
---------- Begin Simulation Statistics ----------
simSeconds                                   0.014258                       # Number of seconds simulated (Second)
simTicks                                  14258381130                       # Number of ticks simulated (Tick)
finalTick                                 14258381130                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5977.94                       # Real time elapsed on the host (Second)
hostTickRate                                  2385165                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1400920                       # Number of bytes of host memory used (Byte)
simInsts                                    203486114                       # Number of instructions simulated (Count)
simOps                                      379543792                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    34039                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      63491                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        35735770                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              0.643321                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              1.554435                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      112376303                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   38677                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     107219382                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                 12986                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            10721712                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined         26434622                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              13102                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           35596966                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              3.012037                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.020310                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  4458652     12.53%     12.53% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  5024570     14.12%     26.64% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  5955382     16.73%     43.37% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  5581091     15.68%     59.05% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  6132135     17.23%     76.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  3772278     10.60%     86.87% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  3081750      8.66%     95.53% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1068519      3.00%     98.53% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   522589      1.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             35596966                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 447810     42.69%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                257567     24.55%     67.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               166731     15.89%     83.14% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            75657      7.21%     90.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite          101259      9.65%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       461533      0.43%      0.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     84446384     78.76%     79.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      1235563      1.15%     80.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv       479354      0.45%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd       225589      0.21%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd           14      0.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     81.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu       156359      0.15%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt           14      0.00%     81.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       438082      0.41%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            6      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     81.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd        28565      0.03%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt        16456      0.02%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     81.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     11663634     10.88%     92.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      6527962      6.09%     98.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead       603640      0.56%     99.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite       936227      0.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     107219382                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        3.000338                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1049024                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.009784                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               245868702                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              120311062                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      104122362                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                  5229038                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                 2830893                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses         2484018                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  105103989                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                     2702884                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numSquashedInsts                   367820                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                            799                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         138804                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                    12762126                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      12498389                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      7729375                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       866875                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       863096                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch           20      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return       435524      3.64%      3.64% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect       424647      3.55%      7.18% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect        11834      0.10%      7.28% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond      9672576     80.78%     88.06% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      1310146     10.94%     99.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%     99.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond       119449      1.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      11974196                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch           20      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return        26045      1.75%      1.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect        23535      1.58%      3.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect         3462      0.23%      3.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond      1304655     87.56%     91.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond       121845      8.18%     99.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%     99.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond        10448      0.70%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total      1490010                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return          534      0.26%      0.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect         8085      3.87%      4.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect           56      0.03%      4.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond       183049     87.59%     91.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond         8054      3.85%     95.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     95.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond         9202      4.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total       208981                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return       409479      3.91%      3.91% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect       401112      3.83%      7.73% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect         8372      0.08%      7.81% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond      8367920     79.81%     87.63% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond      1188301     11.33%     98.96% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%     98.96% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond       109001      1.04%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     10484185                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect         7861      3.83%      3.83% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect           53      0.03%      3.86% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond       180176     87.84%     91.70% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond         7821      3.81%     95.52% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     95.52% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond         9198      4.48%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total       205109                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget      5603805     46.80%     46.80% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB      5822142     48.62%     95.42% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS       435524      3.64%     99.06% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect       112725      0.94%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     11974196                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch        73276     37.57%     37.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return       112102     57.48%     95.04% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect          534      0.27%     95.32% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect         9131      4.68%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total       195043                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted          9672596                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken      4122908                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect           208981                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss         24278                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.NotTakenMispredicted        84064                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu0.branchPred.TakenMispredicted       124917                       # Number branches predicted taken but are actually not taken (Count)
system.cpu0.branchPred.BTBLookups            11974196                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates               74271                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                7948332                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.663788                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted          24945                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups         131283                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits            112725                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses           18558                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch           20      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return       435524      3.64%      3.64% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect       424647      3.55%      7.18% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect        11834      0.10%      7.28% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond      9672576     80.78%     88.06% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      1310146     10.94%     99.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%     99.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond       119449      1.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     11974196                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch           20      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return       402730     10.00%     10.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect         8233      0.20%     10.21% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect        11834      0.29%     10.50% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond      3475402     86.33%     96.83% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond         8196      0.20%     97.03% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%     97.03% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond       119449      2.97%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total      4025864                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect         8085     10.89%     10.89% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%     10.89% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond        58132     78.27%     89.16% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond         8054     10.84%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total        74271                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect         8085     10.89%     10.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%     10.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond        58132     78.27%     89.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond         8054     10.84%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total        74271                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups       131283                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits       112725                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses        18558                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords         9258                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords       140541                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu0.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.ras.pushes              462526                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops                462521                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes             53042                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used                409479                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct             409479                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.statistical_corrector.correct      5018876                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu0.branchPred.statistical_corrector.wrong      3349044                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.longestMatchProviderCorrect      2303472                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.altMatchProviderCorrect        31032                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderCorrect          766                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu0.branchPred.tage.bimodalProviderCorrect      5847401                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWrong        35360                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWrong        23515                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalAltMatchProviderWrong           58                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu0.branchPred.tage.bimodalProviderWrong         1357                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu0.branchPred.tage.altMatchProviderWouldHaveHit         4206                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProviderWouldHaveHit        19490                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu0.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::2       119257                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::6       578240                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::9       263722                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::10       188530                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::11        74541                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::12        67456                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::13       184147                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::14       114778                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::15        62025                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::16        97359                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::17        60828                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::18        61096                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::19        52104                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::20        51999                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::21        33921                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::22        43645                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::24        59322                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::26        39545                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::28        43138                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::32        86474                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.longestMatchProvider::36       111252                       # TAGE provider for longest match (Count)
system.cpu0.branchPred.tage.altMatchProvider::0       285116                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::2       478094                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::6       415745                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::9       200681                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::10       170097                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::11       103745                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::12        29002                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::13        82126                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::14        46099                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::15        61780                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::16        92819                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::17        69196                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::18        36938                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::19        12870                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::20        19734                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::21        25084                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::22        22435                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::24        32552                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::26        32681                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::28        73361                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::32       103224                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu0.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu0.clk_domain.clock                      294                       # Clock period in ticks (Tick)
system.cpu0.commit.commitSquashedInsts       10712386                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          25575                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           193778                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     34171693                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.975950                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.851008                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        7372237     21.57%     21.57% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        6873625     20.11%     41.69% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        4937904     14.45%     56.14% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        4662996     13.65%     69.79% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        1544352      4.52%     74.30% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         910741      2.67%     76.97% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         837298      2.45%     79.42% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7        1060380      3.10%     82.52% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        5972160     17.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     34171693                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      17050                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls               409484                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       453683      0.45%      0.45% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     79865143     78.54%     78.98% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      1194008      1.17%     80.16% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv       440838      0.43%     80.59% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd       220784      0.22%     80.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd           10      0.00%     80.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.81% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu       141141      0.14%     80.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     80.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt           10      0.00%     80.95% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       437856      0.43%     81.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     81.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            3      0.00%     81.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     81.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     81.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd        28300      0.03%     81.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.40% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt        16384      0.02%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     81.42% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     11158759     10.97%     92.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      6329820      6.22%     98.62% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead       539738      0.53%     99.15% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite       866785      0.85%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    101693262                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      5972160                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commit.memoryViolations              5055                       # Number of memory violations (Cycle)
system.cpu0.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu0.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu0.commit.protStores                 1347644                       # [Protean] Number of protected stores (Count)
system.cpu0.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu0.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu0.commit.xmitTaints                  930023                       # [Protean] Number of x-taint primitives (Count)
system.cpu0.commit.predAccess                 1687591                       # [Protean] Correctly predicted access loads (Count)
system.cpu0.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu0.commit.mispredAccess             10010906                       # [Protean] Mispredicted access loads (Count)
system.cpu0.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu0.commitStats0.numInsts            55548934                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             101693262                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP      55548934                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP       101693262                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 0.643321                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 1.554435                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs          18895102                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts           2371819                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts        100366976                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        11698497                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts        7196605                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass       453683      0.45%      0.45% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu     79865143     78.54%     78.98% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult      1194008      1.17%     80.16% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv       440838      0.43%     80.59% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd       220784      0.22%     80.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           10      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.81% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu       141141      0.14%     80.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     80.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt           10      0.00%     80.95% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc       437856      0.43%     81.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     81.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            3      0.00%     81.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     81.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.38% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd        28300      0.03%     81.40% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.40% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.40% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt        16384      0.02%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     81.42% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     11158759     10.97%     92.39% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite      6329820      6.22%     98.62% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       539738      0.53%     99.15% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite       866785      0.85%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    101693262                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     10484185                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl      9957333                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl       526852                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl      8367920                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl      2116265                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall       409484                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn       409479                       # Class of control type instructions committed (Count)
system.cpu0.decltab0.hits                     8821470                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab0.misses                   1344490                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab0.averagePubBytes            12268                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab0.averageBytes               14476                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab0.averageSamples               355                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab1.averageSamples               355                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab2.averageSamples               355                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu0.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu0.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu0.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu0.decltab3.averageSamples               355                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu0.decode.idleCycles                 9410200                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              3214439                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 22109933                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               663256                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                199138                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             5711845                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                16163                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             114578834                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                64790                       # Number of squashed instructions handled by decode (Count)
system.cpu0.executeStats0.numInsts          106826534                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches        10820450                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       12189285                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts       7450318                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           2.989345                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads      55774534                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites     59198363                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads       2424843                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites      1423361                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads    125847470                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites     79626195                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs         19639603                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads     41377367                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches           6370391                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     26336033                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 430556                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1206                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         8112                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          580                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  8900196                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                46860                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          35596966                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             3.269623                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.696593                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                12055507     33.87%     33.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1429821      4.02%     37.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 1930840      5.42%     43.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1734521      4.87%     48.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1594666      4.48%     52.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 1594747      4.48%     57.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                15256864     42.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            35596966                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts             63009401                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.763203                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          11974196                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.335076                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles      9035757                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   199138                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   1371409                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                   20267                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             112414980                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts               11759                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                12498389                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                7729375                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                12893                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     7473                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                   12104                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          5280                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        123131                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        57718                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              180849                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               106668392                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              106606380                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 76414397                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                136703765                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.983184                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.558978                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                    1984937                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu0.lsq0.squashedLoads                 799892                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses               17715                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               5280                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                532770                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads               38234                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                    20                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          11698497                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             3.257524                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            5.232558                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              11569523     98.90%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               51907      0.44%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               31120      0.27%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                 529      0.00%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               19594      0.17%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                5094      0.04%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                 176      0.00%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                7653      0.07%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                1623      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                1055      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               130      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                93      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129              6157      0.05%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139              3380      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                30      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                86      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                35      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                37      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                35      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                33      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              51      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1393                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            11698497                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu0.lsq0.proteanUnprotUnprotForwards      1327268                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu0.lsq0.proteanProtUnprotForwards        27618                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu0.lsq0.proteanProtProtForwards       427155                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu0.lsq0.proteanUnprotProtForwards       202896                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu0.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu0.lsq0.delayedWritebackTicks     2703849761                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu0.lsq0.delayedWritebackCount         617402                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               12209151                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                7468500                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                      370                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     1026                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                8901411                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1497                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             12                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean    625344421                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 1035749729.028412                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       613284                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value   2617312656                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            6                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  10506314604                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   3752066526                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                199138                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 9776561                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                1446499                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          2234                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 22357840                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              1814694                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             113849341                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                   66                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                173432                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.SQFullEvents                 50659                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents        1521644                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands          199409890                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  385956029                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               139805240                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                  2536707                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            175130652                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                24279229                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     37                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 37                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  2516893                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       140601307                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      226237719                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                55548934                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 101693262                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                  166                       # Number of system calls (Count)
system.cpu1.numCycles                         8969573                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              0.911089                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              1.097588                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       18501250                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                      30                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      18563309                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                    38                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               44238                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            62742                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 15                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            8954089                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.073166                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.899364                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  1753041     19.58%     19.58% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  2641970     29.51%     49.08% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  1688616     18.86%     67.94% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1112245     12.42%     80.36% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   737833      8.24%     88.60% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   385380      4.30%     92.91% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   282052      3.15%     96.06% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   186788      2.09%     98.14% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   166164      1.86%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              8954089                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  22714     27.82%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     3      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               2      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     27.82% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   200      0.24%     28.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                27178     33.29%     61.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead            18963     23.22%     84.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           12592     15.42%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          266      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      7889941     42.50%     42.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            4      0.00%     42.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            8      0.00%     42.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       930168      5.01%     47.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     47.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     47.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     47.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     47.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     47.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     47.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     47.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu      1092781      5.89%     53.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     53.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt           20      0.00%     53.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc       318548      1.72%     55.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     55.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     55.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     55.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     55.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1054685      5.68%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt      1164846      6.27%     67.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv       109243      0.59%     67.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1774189      9.56%     77.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt        27362      0.15%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       601939      3.24%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       383080      2.06%     82.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2478503     13.35%     96.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       683126      3.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      18563309                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.069587                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              81652                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.004399                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                24115066                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                7578430                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        7554882                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 22047331                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                10967231                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        10925529                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    7605254                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    11039441                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numSquashedInsts                      318                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                            113                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          15484                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    23472186                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads       3000460                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1067900                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       778093                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       485970                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return       136893     19.22%     19.22% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect       136923     19.23%     38.45% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect            5      0.00%     38.45% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond       410712     57.68%     96.13% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond        27526      3.87%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond            8      0.00%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total        712069                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            2      0.10%      0.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return          368     18.44%     18.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect          399     19.99%     38.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect            3      0.15%     38.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond         1011     50.65%     89.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond          209     10.47%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond            4      0.20%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total         1996                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect           38     18.72%     18.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            2      0.99%     19.70% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond          137     67.49%     87.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond           21     10.34%     97.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     97.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond            5      2.46%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total          203                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           21     12.50%     12.50% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            2      1.19%     13.69% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond          131     77.98%     91.67% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond           10      5.95%     97.62% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.62% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            4      2.38%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total          168                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget       141499     19.87%     19.87% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB       433678     60.90%     80.78% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS       136892     19.22%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total       712069                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch          161     79.31%     79.31% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return           42     20.69%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total          203                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted           410714                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken       269319                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect              203                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss            59                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.NotTakenMispredicted          161                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu1.branchPred.TakenMispredicted           42                       # Number branches predicted taken but are actually not taken (Count)
system.cpu1.branchPred.BTBLookups              712069                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                 154                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                 465433                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.653635                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted            107                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups             13                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              13                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return       136893     19.22%     19.22% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect       136923     19.23%     38.45% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect            5      0.00%     38.45% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond       410712     57.68%     96.13% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond        27526      3.87%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond            8      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total       712069                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return       136893     55.50%     55.50% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect           51      0.02%     55.53% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect            5      0.00%     55.53% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond       109644     44.46%     99.98% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond           33      0.01%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond            8      0.00%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total       246636                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect           38     24.68%     24.68% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%     24.68% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond           95     61.69%     86.36% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond           21     13.64%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total          154                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect           38     24.68%     24.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%     24.68% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond           95     61.69%     86.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond           21     13.64%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total          154                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups           13                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses           13                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords           20                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.loop_predictor.used        26160                       # Number of times the loop predictor is the provider. (Count)
system.cpu1.branchPred.loop_predictor.correct        26160                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.ras.pushes              137296                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops                137295                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes               770                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used                136525                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct             136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.statistical_corrector.correct       140975                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu1.branchPred.statistical_corrector.wrong       268726                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.longestMatchProviderCorrect        55752                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.altMatchProviderCorrect           77                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderCorrect            5                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu1.branchPred.tage.bimodalProviderCorrect       327557                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWrong           51                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWrong           23                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalAltMatchProviderWrong            3                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu1.branchPred.tage.bimodalProviderWrong           59                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu1.branchPred.tage.altMatchProviderWouldHaveHit           12                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProviderWouldHaveHit           12                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu1.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::2          296                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::6           27                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::9          158                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::10          143                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::11         3004                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::12           20                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::13         2005                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::14         3621                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::15         2587                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::16         3905                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::17         1007                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::18         6076                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::19         6469                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::20         9074                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::21         4956                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::22         2987                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::24         6485                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::26         1687                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::28          102                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::32          501                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.longestMatchProvider::36          793                       # TAGE provider for longest match (Count)
system.cpu1.branchPred.tage.altMatchProvider::0          793                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::2           26                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::6          299                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::9         4601                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::10         3651                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::11         1391                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::12         1516                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::13         2097                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::14         8457                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::15         2003                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::16         4778                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::17         7979                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::18         6771                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::19         1896                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::20         5573                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::21         1585                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::22           97                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::24         1096                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::26          402                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::28           99                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::32          793                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu1.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu1.commit.commitSquashedInsts          43976                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              237                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      8947833                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.062739                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.515746                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        3646788     40.76%     40.76% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        1519990     16.99%     57.74% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         596583      6.67%     64.41% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1328607     14.85%     79.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         300142      3.35%     82.61% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         359624      4.02%     86.63% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         318470      3.56%     90.19% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         172475      1.93%     92.12% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         705154      7.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      8947833                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls               136526                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      7875887     42.67%     42.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            4      0.00%     42.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            7      0.00%     42.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       927903      5.03%     47.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu      1092016      5.92%     53.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     53.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           20      0.00%     53.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc       318425      1.73%     55.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1054600      5.71%     61.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp        54600      0.30%     61.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt      1164700      6.31%     67.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     68.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1773900      9.61%     77.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       600837      3.26%     81.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       382384      2.07%     83.34% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2392616     12.96%     96.30% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     18457042                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       705154                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commit.memoryViolations               130                       # Number of memory violations (Cycle)
system.cpu1.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu1.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu1.commit.protStores                  764406                       # [Protean] Number of protected stores (Count)
system.cpu1.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu1.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu1.commit.xmitTaints                  409509                       # [Protean] Number of x-taint primitives (Count)
system.cpu1.commit.predAccess                 2179172                       # [Protean] Correctly predicted access loads (Count)
system.cpu1.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu1.commit.mispredAccess               814281                       # [Protean] Mispredicted access loads (Count)
system.cpu1.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu1.commitStats0.numInsts             9844892                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              18457042                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP       9844892                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP        18457042                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 0.911089                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 1.097588                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs           4058347                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts          10916801                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts         10851733                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts         2993453                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts        1064894                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass          133      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      7875887     42.67%     42.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            4      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            7      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd       927903      5.03%     47.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu      1092016      5.92%     53.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     53.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt           20      0.00%     53.62% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc       318425      1.73%     55.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd      1054600      5.71%     61.06% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp        54600      0.30%     61.35% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt      1164700      6.31%     67.66% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     68.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult      1773900      9.61%     77.86% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead       600837      3.26%     81.27% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite       382384      2.07%     83.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead      2392616     12.96%     96.30% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     18457042                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu1.decltab0.hits                      570232                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab0.misses                   1677652                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab0.averagePubBytes              836                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab0.averageBytes                2024                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab0.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab1.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab2.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu1.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu1.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu1.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu1.decltab3.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu1.decode.idleCycles                  699143                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              5091220                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  1622246                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1541105                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   375                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              433659                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   60                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              18503195                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  265                       # Number of squashed instructions handled by decode (Count)
system.cpu1.executeStats0.numInsts           18562991                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches          711141                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts        3080372                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts       1066177                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           2.069551                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads       2260390                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites      3589646                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads      17325970                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites     10024270                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads      9833959                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites      6269047                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs          4146549                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads      7214916                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches            570570                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      7736997                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    868                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          665                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  1209660                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  105                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           8954089                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.067028                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.639136                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 5099830     56.96%     56.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  346839      3.87%     60.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  265932      2.97%     63.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  329801      3.68%     67.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  275986      3.08%     70.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  277906      3.10%     73.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 2357795     26.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             8954089                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts              9872430                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            1.100658                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches            712069                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.079387                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles      1215898                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      375                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    410647                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                   42712                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              18501280                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3000460                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1067900                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   10                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    39305                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           143                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect             4                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 152                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                18480652                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               18480411                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 13910710                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 23561753                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.060345                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.590394                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                     750672                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu1.lsq0.squashedLoads                   7007                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                143                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                  3006                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads               81813                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2993453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             9.095864                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           28.653958                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2802265     93.61%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                  11      0.00%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                   9      0.00%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                  29      0.00%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               81862      2.73%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                  50      0.00%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                  38      0.00%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                  29      0.00%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               25431      0.85%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                1117      0.04%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                25      0.00%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             27242      0.91%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                12      0.00%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               106      0.00%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                39      0.00%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                83      0.00%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                25      0.00%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               384      0.01%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             21503      0.72%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             33095      1.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             599                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2993453                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu1.lsq0.proteanUnprotUnprotForwards       136481                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu1.lsq0.proteanProtUnprotForwards       109112                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu1.lsq0.proteanProtProtForwards       395973                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu1.lsq0.proteanUnprotProtForwards       109106                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu1.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu1.lsq0.delayedWritebackTicks    12495038937                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu1.lsq0.delayedWritebackCount        1710239                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                3080374                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1066178                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                       33                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        4                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1209764                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      130                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   375                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1281276                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                1659072                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  2547364                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              3466002                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              18502322                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                42398                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               3112288                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.fullRegistersEvents             30                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           21905000                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   46059984                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                 9763089                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 17360686                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             21850937                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   54063                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  6454996                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        26743606                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       37008311                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                 9844892                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  18457042                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                        8958971                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                             0.909624                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             1.099355                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      18490076                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                     33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     18535966                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                    6                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined              26467                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined           29055                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                18                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples           8958729                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             2.069040                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.618772                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                 1272684     14.21%     14.21% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                 2583701     28.84%     43.05% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                 2162758     24.14%     67.19% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                 1411181     15.75%     82.94% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                  859603      9.60%     92.53% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  327249      3.65%     96.19% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  152905      1.71%     97.89% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                  108065      1.21%     99.10% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                   80583      0.90%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total             8958729                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                 15570     35.01%     35.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     35.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     35.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%     35.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     35.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%     35.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     35.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     35.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     35.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     35.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     35.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%     35.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     35.01% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                13866     31.18%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMatMultAcc             0      0.00%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     66.19% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt              16      0.04%     66.22% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     66.22% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     66.22% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              3      0.01%     66.23% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     66.23% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMatMultAcc            0      0.00%     66.23% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt           8627     19.40%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0      0.00%     85.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                  180      0.40%     86.03% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                1599      3.60%     89.63% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead             452      1.02%     90.65% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite           4160      9.35%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass          390      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu      7888133     42.56%     42.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult            4      0.00%     42.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv            7      0.00%     42.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd       929965      5.02%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu      1092520      5.89%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt           22      0.00%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc       318803      1.72%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd      1055290      5.69%     60.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt      1165059      6.29%     67.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv       109251      0.59%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult      1775461      9.58%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt        27349      0.15%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       601897      3.25%     81.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite       382956      2.07%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead      2451162     13.22%     96.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite       683097      3.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     18535966                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       2.068984                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             44473                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.002399                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               24084626                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites               7568921                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses       7553606                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                21990514                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites               10947727                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses       10926494                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                   7571230                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                   11008819                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numSquashedInsts                     340                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.timesIdled                            38                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                           242                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                   17282393                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.MemDepUnit__0.insertedLoads      2999109                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores      1067087                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads       456399                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores       227000                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::Return       136836     19.23%     19.23% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallDirect       136851     19.23%     38.45% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::CallIndirect            6      0.00%     38.45% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectCond       410575     57.69%     96.14% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::DirectUncond        27450      3.86%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu10.branchPred.lookups_0::total       711730                       # Number of BP lookups (Count)
system.cpu10.branchPred.squashes_0::NoBranch            2      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::Return          311     18.77%     18.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallDirect          327     19.73%     38.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::CallIndirect            4      0.24%     38.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectCond          874     52.75%     91.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::DirectUncond          133      8.03%     99.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectCond            0      0.00%     99.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::IndirectUncond            6      0.36%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.squashes_0::total         1657                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu10.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallDirect           36     13.58%     13.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::CallIndirect            2      0.75%     14.34% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectCond          201     75.85%     90.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::DirectUncond           21      7.92%     98.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectCond            0      0.00%     98.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::IndirectUncond            5      1.89%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.corrected_0::total          265                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu10.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu10.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu10.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu10.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallDirect           20      8.62%      8.62% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::CallIndirect            2      0.86%      9.48% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectCond          196     84.48%     93.97% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::DirectUncond           10      4.31%     98.28% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.28% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::IndirectUncond            4      1.72%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.mispredicted_0::total          232                       # Number of committed branches that were mispredicted. (Count)
system.cpu10.branchPred.targetProvider_0::NoTarget       141286     19.85%     19.85% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::BTB       433609     60.92%     80.77% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::RAS       136835     19.23%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetProvider_0::total       711730                       # The component providing the target for taken branches (Count)
system.cpu10.branchPred.targetWrong_0::NoBranch          179     67.55%     67.55% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::Return           86     32.45%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.targetWrong_0::total          265                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu10.branchPred.condPredicted          410577                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condPredictedTaken       269409                       # Number of conditional branches predicted as taken (Count)
system.cpu10.branchPred.condIncorrect             265                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.predTakenBTBMiss           58                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu10.branchPred.NotTakenMispredicted          179                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu10.branchPred.TakenMispredicted           86                       # Number branches predicted taken but are actually not taken (Count)
system.cpu10.branchPred.BTBLookups             711730                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates                172                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                465144                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.653540                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.BTBMispredicted           104                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu10.branchPred.indirectLookups            16                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses             16                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu10.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::Return       136836     19.23%     19.23% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallDirect       136851     19.23%     38.45% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::CallIndirect            6      0.00%     38.45% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectCond       410575     57.69%     96.14% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::DirectUncond        27450      3.86%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.lookups::total       711730                       # Number of BTB lookups (Count)
system.cpu10.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::Return       136836     55.49%     55.49% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallDirect           56      0.02%     55.52% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::CallIndirect            6      0.00%     55.52% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectCond       109640     44.46%     99.98% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::DirectUncond           36      0.01%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu10.branchPred.btb.misses::total       246586                       # Number of BTB misses (Count)
system.cpu10.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallDirect           36     20.93%     20.93% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::CallIndirect            0      0.00%     20.93% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectCond          115     66.86%     87.79% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::DirectUncond           21     12.21%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu10.branchPred.btb.updates::total          172                       # Number of BTB updates (Count)
system.cpu10.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallDirect           36     20.93%     20.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::CallIndirect            0      0.00%     20.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectCond          115     66.86%     87.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::DirectUncond           21     12.21%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.mispredict::total          172                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu10.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu10.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu10.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu10.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu10.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu10.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu10.branchPred.loop_predictor.used        26043                       # Number of times the loop predictor is the provider. (Count)
system.cpu10.branchPred.loop_predictor.correct        26043                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.ras.pushes             137168                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu10.branchPred.ras.pops               137167                       # Number of times a PC was poped from the RAS (Count)
system.cpu10.branchPred.ras.squashes              642                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu10.branchPred.ras.used               136525                       # Number of times the RAS is the provider (Count)
system.cpu10.branchPred.ras.correct            136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu10.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.statistical_corrector.correct       140783                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu10.branchPred.statistical_corrector.wrong       268918                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.longestMatchProviderCorrect        52902                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.altMatchProviderCorrect          142                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu10.branchPred.tage.bimodalProviderCorrect       330303                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWrong           74                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWrong           38                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu10.branchPred.tage.bimodalProviderWrong           61                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu10.branchPred.tage.altMatchProviderWouldHaveHit           16                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProviderWouldHaveHit           17                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu10.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::2            9                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::6           61                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::9          256                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::10           39                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::11           52                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::12         3705                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::13         1153                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::14          124                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::15         3024                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::16         8005                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::17         3552                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::18         1105                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::19         3684                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::20         2282                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::21        10193                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::22         3247                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::24         3640                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::26         4143                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::28         1464                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::32         2562                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.longestMatchProvider::36          856                       # TAGE provider for longest match (Count)
system.cpu10.branchPred.tage.altMatchProvider::0           13                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::2           57                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::6          291                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::9         2234                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::10         2795                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::11         1036                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::12         5831                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::13         4264                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::14          119                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::15         2295                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::16         5672                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::17         3988                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::18         3633                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::19         5044                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::20         3518                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::21         3207                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::22         1295                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::24         3975                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::26         1470                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::28         1563                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::32          856                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu10.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu10.commit.commitSquashedInsts         26260                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts             432                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples      8955013                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     2.061822                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     2.514782                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0       3650758     40.77%     40.77% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1       1520849     16.98%     57.75% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2        596445      6.66%     64.41% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3       1330345     14.86%     79.27% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        300925      3.36%     82.63% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        360121      4.02%     86.65% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6        318655      3.56%     90.21% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7        172687      1.93%     92.14% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        704228      7.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total      8955013                       # Number of insts commited each cycle (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu10.commit.functionCalls              136526                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu      7878287     42.67%     42.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult            4      0.00%     42.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv            7      0.00%     42.67% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd       928503      5.03%     47.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu      1092016      5.91%     53.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     53.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt           20      0.00%     53.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc       318625      1.73%     55.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd      1055200      5.72%     61.05% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.05% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp        54600      0.30%     61.35% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt      1164900      6.31%     67.66% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     68.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult      1775100      9.61%     77.86% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.86% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead       600837      3.25%     81.27% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite       382384      2.07%     83.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead      2394016     12.97%     96.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     18463642                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       704228                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.commit.memoryViolations               67                       # Number of memory violations (Cycle)
system.cpu10.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu10.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu10.commit.protStores                 764406                       # [Protean] Number of protected stores (Count)
system.cpu10.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu10.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu10.commit.xmitTaints                 409509                       # [Protean] Number of x-taint primitives (Count)
system.cpu10.commit.predAccess                2180387                       # [Protean] Correctly predicted access loads (Count)
system.cpu10.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu10.commit.mispredAccess              814466                       # [Protean] Mispredicted access loads (Count)
system.cpu10.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu10.commitStats0.numInsts            9849092                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps             18463642                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP      9849092                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP       18463642                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi                0.909624                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                1.099355                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs          4059747                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts         10920601                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts        10856133                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts        2994853                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts       1064894                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass          133      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu      7878287     42.67%     42.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            4      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            7      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd       928503      5.03%     47.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu      1092016      5.91%     53.61% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt           20      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc       318625      1.73%     55.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd      1055200      5.72%     61.05% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.05% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp        54600      0.30%     61.35% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt      1164900      6.31%     67.66% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     68.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult      1775100      9.61%     77.86% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead       600837      3.25%     81.27% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite       382384      2.07%     83.34% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead      2394016     12.97%     96.30% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total     18463642                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu10.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu10.decltab0.hits                     603294                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab0.misses                  1738271                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab0.averagePubBytes             969                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab0.averageBytes               2169                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab0.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab1.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab2.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu10.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu10.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu10.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu10.decltab3.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu10.decode.idleCycles                 980681                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles             4895216                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                     681                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles             3081641                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                  510                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved             433474                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                  57                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             18492088                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                 126                       # Number of squashed instructions handled by decode (Count)
system.cpu10.executeStats0.numInsts          18535626                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches         710983                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts       3052984                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts      1066035                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate          2.068946                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numCCRegReads      2260660                       # Number of times the CC registers were read (Count)
system.cpu10.executeStats0.numCCRegWrites      3592746                       # Number of times the CC registers were written (Count)
system.cpu10.executeStats0.numFpRegReads     17330365                       # Number of times the floating registers were read (Count)
system.cpu10.executeStats0.numFpRegWrites     10025331                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numIntRegReads      9808223                       # Number of times the integer registers were read (Count)
system.cpu10.executeStats0.numIntRegWrites      6268051                       # Number of times the integer registers were written (Count)
system.cpu10.executeStats0.numMemRefs         4119019                       # Number of memory refs (Count)
system.cpu10.executeStats0.numMiscRegReads      7185811                       # Number of times the Misc registers were read (Count)
system.cpu10.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetch.predictedBranches           570444                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                     7744117                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                  1134                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                226                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles         1541                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.cacheLines                 1209456                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                  68                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples          8958729                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            2.065024                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.573764                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                4919380     54.91%     54.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                 382786      4.27%     59.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                 347987      3.88%     63.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                 452952      5.06%     68.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 339587      3.79%     71.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                 392192      4.38%     76.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                2123845     23.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total            8958729                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetchStats0.numInsts             9868258                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate           1.101495                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.numBranches           711730                       # Number of branches fetched (Count)
system.cpu10.fetchStats0.branchRate          0.079443                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.icacheStallCycles      1212278                       # ICache total stall cycles (Cycle)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                     510                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                     3206                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             18490109                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                 49                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                2999109                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts               1067087                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  11                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents           72                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect          281                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                284                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               18480391                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              18480100                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                13194063                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                21921749                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      2.062748                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.601871                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                    656830                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu10.lsq0.squashedLoads                  4256                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                 13                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                72                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                 2193                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads              54586                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean            7.586972                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev          20.263101                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9              2803761     93.62%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19                 18      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                143      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                133      0.00%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49              81911      2.74%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59              16413      0.55%     96.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69               1928      0.06%     96.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79               8779      0.29%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                297      0.01%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99               6886      0.23%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109            20242      0.68%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119             9762      0.33%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129            44192      1.48%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139              366      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149                8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows              5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value            594                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu10.lsq0.proteanUnprotUnprotForwards       112491                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu10.lsq0.proteanProtUnprotForwards        95681                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu10.lsq0.proteanProtProtForwards       348911                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu10.lsq0.proteanUnprotProtForwards        99747                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu10.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu10.lsq0.delayedWritebackTicks   12454526635                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu10.lsq0.delayedWritebackCount       1711636                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               3052986                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses               1066036                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                      67                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                      16                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses               1209692                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                     272                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                  510                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                1892644                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles                690251                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 2022990                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles             4352334                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             18491029                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents              763705                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.renamedOperands          21895996                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  46034720                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups                9759259                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                17346047                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            21861537                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                  34459                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 8844596                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       26740557                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      36983521                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                9849092                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 18463642                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                        9395050                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                             0.948632                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                             1.054150                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      18699166                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                  28852                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     18772176                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                    4                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined              32076                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined           30719                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                37                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples           9394724                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             1.998162                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.612653                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                 1628572     17.33%     17.33% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                 2560340     27.25%     44.59% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                 2179540     23.20%     67.79% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                 1456566     15.50%     83.29% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                  887325      9.44%     92.74% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  375518      4.00%     96.73% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  155650      1.66%     98.39% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                   87436      0.93%     99.32% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                   63777      0.68%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total             9394724                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  4795     15.11%     15.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     15.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     15.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%     15.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     15.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%     15.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     15.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     15.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     15.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     15.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     15.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%     15.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     15.11% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                10238     32.26%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMatMultAcc             0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     47.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt              13      0.04%     47.41% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     47.41% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              4      0.01%     47.42% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     47.42% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMatMultAcc            0      0.00%     47.42% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt           5460     17.20%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0      0.00%     64.62% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                  466      1.47%     66.09% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                2248      7.08%     73.17% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            4320     13.61%     86.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite           4194     13.21%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass         5238      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu      8097328     43.13%     43.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult            4      0.00%     43.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv            7      0.00%     43.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd       930214      4.96%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu      1097513      5.85%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt           22      0.00%     53.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc       313925      1.67%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd      1049475      5.59%     61.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt      1160245      6.18%     67.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv       109260      0.58%     68.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult      1755695      9.35%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt        27359      0.15%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead       635917      3.39%     81.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite       419138      2.23%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead      2433054     12.96%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite       683182      3.64%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     18772176                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       1.998092                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             31738                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.001691                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               25060554                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites               7846888                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses       7828310                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                21910264                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites               10913303                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses       10888934                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                   7831430                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                   10967246                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numSquashedInsts                     514                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                           326                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                   17285415                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.MemDepUnit__0.insertedLoads      3016120                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores      1103309                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads       437501                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores       229793                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::Return       141699     18.94%     18.94% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallDirect       141766     18.94%     37.88% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::CallIndirect            6      0.00%     37.88% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectCond       437349     58.44%     96.33% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::DirectUncond        27480      3.67%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu11.branchPred.lookups_0::total       748312                       # Number of BP lookups (Count)
system.cpu11.branchPred.squashes_0::NoBranch            2      0.09%      0.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::Return          374     16.70%     16.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallDirect          442     19.74%     36.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::CallIndirect            4      0.18%     36.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectCond         1248     55.74%     92.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::DirectUncond          163      7.28%     99.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectCond            0      0.00%     99.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::IndirectUncond            6      0.27%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.squashes_0::total         2239                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu11.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::Return            9      2.72%      2.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallDirect           38     11.48%     14.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::CallIndirect            2      0.60%     14.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectCond          256     77.34%     92.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::DirectUncond           21      6.34%     98.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectCond            0      0.00%     98.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::IndirectUncond            5      1.51%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.corrected_0::total          331                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu11.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu11.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::Return       141325     18.94%     18.94% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallDirect       141324     18.94%     37.88% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::CallIndirect            2      0.00%     37.89% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectCond       436101     58.45%     96.34% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::DirectUncond        27317      3.66%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu11.branchPred.committed_0::total       746073                       # Number of branches finally committed  (Count)
system.cpu11.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallDirect           22      7.61%      7.61% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::CallIndirect            2      0.69%      8.30% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectCond          251     86.85%     95.16% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::DirectUncond           10      3.46%     98.62% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.62% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::IndirectUncond            4      1.38%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.mispredicted_0::total          289                       # Number of committed branches that were mispredicted. (Count)
system.cpu11.branchPred.targetProvider_0::NoTarget       162860     21.76%     21.76% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::BTB       443754     59.30%     81.06% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::RAS       141698     18.94%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetProvider_0::total       748312                       # The component providing the target for taken branches (Count)
system.cpu11.branchPred.targetWrong_0::NoBranch          224     67.67%     67.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::Return           98     29.61%     97.28% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallDirect            9      2.72%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.targetWrong_0::total          331                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu11.branchPred.condPredicted          437351                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condPredictedTaken       274612                       # Number of conditional branches predicted as taken (Count)
system.cpu11.branchPred.condIncorrect             331                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.predTakenBTBMiss           60                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu11.branchPred.NotTakenMispredicted          233                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu11.branchPred.TakenMispredicted           98                       # Number branches predicted taken but are actually not taken (Count)
system.cpu11.branchPred.BTBLookups             748312                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates                217                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                558923                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.746912                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.BTBMispredicted           110                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu11.branchPred.indirectLookups            16                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses             16                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu11.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::Return       141699     18.94%     18.94% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallDirect       141766     18.94%     37.88% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::CallIndirect            6      0.00%     37.88% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectCond       437349     58.44%     96.33% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::DirectUncond        27480      3.67%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.lookups::total       748312                       # Number of BTB lookups (Count)
system.cpu11.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::Return        62560     33.03%     33.03% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallDirect           59      0.03%     33.06% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::CallIndirect            6      0.00%     33.07% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectCond       126716     66.91%     99.98% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::DirectUncond           36      0.02%     99.99% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::IndirectUncond           10      0.01%    100.00% # Number of BTB misses (Count)
system.cpu11.branchPred.btb.misses::total       189389                       # Number of BTB misses (Count)
system.cpu11.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallDirect           38     17.51%     17.51% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::CallIndirect            0      0.00%     17.51% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectCond          158     72.81%     90.32% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::DirectUncond           21      9.68%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu11.branchPred.btb.updates::total          217                       # Number of BTB updates (Count)
system.cpu11.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallDirect           38     17.51%     17.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::CallIndirect            0      0.00%     17.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectCond          158     72.81%     90.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::DirectUncond           21      9.68%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.mispredict::total          217                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu11.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu11.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu11.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu11.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu11.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu11.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu11.branchPred.loop_predictor.used        25116                       # Number of times the loop predictor is the provider. (Count)
system.cpu11.branchPred.loop_predictor.correct        25116                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.ras.pushes             142146                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu11.branchPred.ras.pops               142145                       # Number of times a PC was poped from the RAS (Count)
system.cpu11.branchPred.ras.squashes              820                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu11.branchPred.ras.used               141325                       # Number of times the RAS is the provider (Count)
system.cpu11.branchPred.ras.correct            141325                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu11.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.statistical_corrector.correct       162062                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu11.branchPred.statistical_corrector.wrong       274039                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.longestMatchProviderCorrect        83501                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.altMatchProviderCorrect          185                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderCorrect            4                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu11.branchPred.tage.bimodalProviderCorrect       327032                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWrong          118                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWrong           54                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu11.branchPred.tage.bimodalProviderWrong           71                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu11.branchPred.tage.altMatchProviderWouldHaveHit           28                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProviderWouldHaveHit           26                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu11.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::2           85                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::6         3499                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::9         2635                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::10         4429                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::11         1307                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::12          823                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::13         4378                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::14         3416                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::15         6470                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::16          641                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::17         3788                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::18         6686                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::19         4710                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::20         8446                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::21         8502                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::22         4499                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::24        10976                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::26         3209                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::28         2069                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::32         2422                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.longestMatchProvider::36          868                       # TAGE provider for longest match (Count)
system.cpu11.branchPred.tage.altMatchProvider::0          259                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::2         3485                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::6         7040                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::9         1136                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::10         3226                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::11         9611                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::12         2458                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::13         2009                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::14         3119                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::15         5488                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::16         2314                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::17        11556                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::18         8649                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::19         6261                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::20         5123                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::21         1484                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::22         3935                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::24         2829                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::26         1749                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::28         1259                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::32          868                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu11.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu11.commit.commitSquashedInsts         31923                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls         28815                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts             522                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples      9390150                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     1.991016                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     2.491493                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0       3970673     42.29%     42.29% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1       1588504     16.92%     59.20% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2        620191      6.60%     65.81% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3       1333940     14.21%     80.01% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        311419      3.32%     83.33% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        364943      3.89%     87.22% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6        318424      3.39%     90.61% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7        172147      1.83%     92.44% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        709909      7.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total      9390150                       # Number of insts commited each cycle (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu11.commit.functionCalls              141326                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass         4933      0.03%      0.03% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu      8084687     43.24%     43.27% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult            4      0.00%     43.27% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv            7      0.00%     43.27% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd       928203      4.96%     48.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu      1096816      5.87%     54.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     54.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt           20      0.00%     54.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc       313725      1.68%     55.78% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd      1049300      5.61%     61.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     61.68% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt      1160000      6.20%     67.89% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     68.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.47% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult      1755300      9.39%     77.86% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.86% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead       634437      3.39%     81.40% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite       418384      2.24%     83.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead      2376516     12.71%     96.35% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite       682510      3.65%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     18695942                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       709909                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.commit.memoryViolations               93                       # Number of memory violations (Cycle)
system.cpu11.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu11.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu11.commit.protStores                 769206                       # [Protean] Number of protected stores (Count)
system.cpu11.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu11.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu11.commit.xmitTaints                 423909                       # [Protean] Number of x-taint primitives (Count)
system.cpu11.commit.predAccess                2163371                       # [Protean] Correctly predicted access loads (Count)
system.cpu11.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu11.commit.mispredAccess              847582                       # [Protean] Mispredicted access loads (Count)
system.cpu11.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu11.commitStats0.numInsts            9903792                       # Number of instructions committed (thread level) (Count)
system.cpu11.commitStats0.numOps             18695942                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP      9903792                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP       18695942                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                0.948632                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                1.054150                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs          4111847                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts         10881101                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts        11103133                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts        3010953                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts       1100894                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass         4933      0.03%      0.03% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu      8084687     43.24%     43.27% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            4      0.00%     43.27% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            7      0.00%     43.27% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd       928203      4.96%     48.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu      1096816      5.87%     54.10% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt           20      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc       313725      1.68%     55.78% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd      1049300      5.61%     61.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     61.68% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt      1160000      6.20%     67.89% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     68.47% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.47% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult      1755300      9.39%     77.86% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead       634437      3.39%     81.40% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite       418384      2.24%     83.64% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead      2376516     12.71%     96.35% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite       682510      3.65%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total     18695942                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedControl::IsControl       746073                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsDirectControl       604742                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsIndirectControl       141331                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCondControl       436101                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsUncondControl       309972                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsCall       141326                       # Class of control type instructions committed (Count)
system.cpu11.commitStats0.committedControl::IsReturn       141325                       # Class of control type instructions committed (Count)
system.cpu11.decltab0.hits                     673273                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab0.misses                  1752572                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab0.averagePubBytes             955                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab0.averageBytes               2156                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab0.averageSamples               93                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab1.averageSamples               93                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab2.averageSamples               93                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu11.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu11.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu11.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu11.decltab3.averageSamples               93                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu11.decode.idleCycles                1006773                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles             5265192                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                     849                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles             3121286                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                  624                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved             443521                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                  59                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             18730568                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                 126                       # Number of squashed instructions handled by decode (Count)
system.cpu11.executeStats0.numInsts          18771662                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches         747371                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts       3068862                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts      1102277                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate          1.998037                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numCCRegReads      2396346                       # Number of times the CC registers were read (Count)
system.cpu11.executeStats0.numCCRegWrites      3702924                       # Number of times the CC registers were written (Count)
system.cpu11.executeStats0.numFpRegReads     17265561                       # Number of times the floating registers were read (Count)
system.cpu11.executeStats0.numFpRegWrites      9987680                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numIntRegReads     10081807                       # Number of times the integer registers were read (Count)
system.cpu11.executeStats0.numIntRegWrites      6417221                       # Number of times the integer registers were written (Count)
system.cpu11.executeStats0.numMemRefs         4171139                       # Number of memory refs (Count)
system.cpu11.executeStats0.numMiscRegReads      7307825                       # Number of times the Misc registers were read (Count)
system.cpu11.executeStats0.numMiscRegWrites        26401                       # Number of times the Misc registers were written (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetch.predictedBranches           585452                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                     8164481                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                  1366                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                252                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles         1675                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.cacheLines                 1224590                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                  81                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples          9394724                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            1.994901                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.556855                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                5295884     56.37%     56.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                 391299      4.17%     60.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                 375987      4.00%     64.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                 427177      4.55%     69.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 356439      3.79%     72.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                 396640      4.22%     77.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                2151298     22.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total            9394724                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetchStats0.numInsts             9927239                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate           1.056646                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.numBranches           748312                       # Number of branches fetched (Count)
system.cpu11.fetchStats0.branchRate          0.079650                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.icacheStallCycles      1227633                       # ICache total stall cycles (Cycle)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                     624                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                     3950                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                    256                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             18728018                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                 46                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                3016120                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts               1103309                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts               28830                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                    256                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents           97                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect           12                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect          306                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                318                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               18717562                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              18717244                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                13272887                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                21999740                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      1.992245                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.603320                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                    589647                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu11.lsq0.squashedLoads                  5167                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                 11                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                97                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                 2415                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads              53367                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          3010953                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean            7.281019                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev          19.257598                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9              2823349     93.77%     93.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19               3604      0.12%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29               1808      0.06%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                938      0.03%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49              79231      2.63%     96.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59              14387      0.48%     97.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69               3060      0.10%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79              10018      0.33%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89               1512      0.05%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99               9242      0.31%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109            16654      0.55%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119            11879      0.39%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129            34941      1.16%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139              302      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149                8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows              2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value            313                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            3010953                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu11.lsq0.proteanUnprotUnprotForwards       109025                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu11.lsq0.proteanProtUnprotForwards        89937                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu11.lsq0.proteanProtProtForwards       323773                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu11.lsq0.proteanUnprotProtForwards        66912                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu11.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu11.lsq0.delayedWritebackTicks   11754784514                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu11.lsq0.delayedWritebackCount       1691445                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               3068864                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses               1102278                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                     101                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                      19                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses               1224851                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                     305                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                  624                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                1949215                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles                585431                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles       425537                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 2055940                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles             4377977                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             18729270                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents              639193                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.SQFullEvents                    6                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands          22190877                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  46714621                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               10034269                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                17283197                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            22149437                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                  41440                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                 26420                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing             26420                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 8862413                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       27408002                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      37460309                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                9903792                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 18695942                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                        8953244                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                             0.909200                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                             1.099869                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      18492546                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                     33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     18535850                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                    6                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined              31237                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined           38064                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                18                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples           8952827                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             2.070391                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.620198                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                 1287102     14.38%     14.38% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                 2542819     28.40%     42.78% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                 2178466     24.33%     67.11% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                 1426761     15.94%     83.05% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                  846309      9.45%     92.50% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  326461      3.65%     96.15% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  159386      1.78%     97.93% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                  102225      1.14%     99.07% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                   83298      0.93%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total             8952827                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                 15290     37.16%     37.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     37.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     37.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%     37.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     37.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%     37.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     37.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     37.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     37.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     37.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     37.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%     37.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     37.16% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                13599     33.05%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMatMultAcc             0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     70.21% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt              98      0.24%     70.45% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              5      0.01%     70.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     70.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.46% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt           6264     15.22%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0      0.00%     85.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                   52      0.13%     85.81% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                1570      3.82%     89.63% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead             187      0.45%     90.08% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite           4081      9.92%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass          398      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu      7888891     42.56%     42.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult            4      0.00%     42.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv            7      0.00%     42.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd       929878      5.02%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu      1092441      5.89%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt           22      0.00%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc       318738      1.72%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd      1055379      5.69%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt      1165010      6.29%     67.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv       109245      0.59%     68.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult      1774915      9.58%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt        27344      0.15%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead       601861      3.25%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite       383005      2.07%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead      2451020     13.22%     96.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite       683092      3.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     18535850                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       2.070294                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             41146                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.002220                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               24078515                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites               7571128                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses       7553703                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                21987164                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites               10952757                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses       10926125                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                   7570899                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                   11005699                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numSquashedInsts                     289                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.timesIdled                            49                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                           417                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                   17288780                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.MemDepUnit__0.insertedLoads      2998912                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores      1067463                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads       454609                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores       226510                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::Return       136915     19.23%     19.23% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallDirect       136882     19.23%     38.46% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::CallIndirect            5      0.00%     38.46% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectCond       410599     57.68%     96.14% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::DirectUncond        27440      3.85%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu12.branchPred.lookups_0::total       711853                       # Number of BP lookups (Count)
system.cpu12.branchPred.squashes_0::NoBranch            2      0.11%      0.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::Return          390     21.91%     22.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallDirect          358     20.11%     42.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::CallIndirect            3      0.17%     42.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectCond          898     50.45%     92.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::DirectUncond          123      6.91%     99.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectCond            0      0.00%     99.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::IndirectUncond            6      0.34%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.squashes_0::total         1780                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu12.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallDirect           36     12.04%     12.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::CallIndirect            2      0.67%     12.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectCond          235     78.60%     91.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::DirectUncond           21      7.02%     98.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectCond            0      0.00%     98.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::IndirectUncond            5      1.67%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.corrected_0::total          299                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu12.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu12.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu12.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu12.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallDirect           16      6.13%      6.13% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::CallIndirect            2      0.77%      6.90% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectCond          229     87.74%     94.64% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::DirectUncond           10      3.83%     98.47% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.47% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::IndirectUncond            4      1.53%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.mispredicted_0::total          261                       # Number of committed branches that were mispredicted. (Count)
system.cpu12.branchPred.targetProvider_0::NoTarget       141668     19.90%     19.90% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::BTB       433271     60.87%     80.77% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::RAS       136914     19.23%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetProvider_0::total       711853                       # The component providing the target for taken branches (Count)
system.cpu12.branchPred.targetWrong_0::NoBranch          252     84.28%     84.28% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::Return           47     15.72%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.targetWrong_0::total          299                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu12.branchPred.condPredicted          410601                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condPredictedTaken       269053                       # Number of conditional branches predicted as taken (Count)
system.cpu12.branchPred.condIncorrect             299                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.predTakenBTBMiss           58                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu12.branchPred.NotTakenMispredicted          252                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu12.branchPred.TakenMispredicted           47                       # Number branches predicted taken but are actually not taken (Count)
system.cpu12.branchPred.BTBLookups             711853                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates                245                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                465212                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.653523                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.BTBMispredicted           104                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu12.branchPred.indirectLookups            15                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses             15                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu12.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::Return       136915     19.23%     19.23% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallDirect       136882     19.23%     38.46% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::CallIndirect            5      0.00%     38.46% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectCond       410599     57.68%     96.14% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::DirectUncond        27440      3.85%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.lookups::total       711853                       # Number of BTB lookups (Count)
system.cpu12.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::Return       136915     55.51%     55.51% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallDirect           59      0.02%     55.54% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::CallIndirect            5      0.00%     55.54% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectCond       109614     44.44%     99.98% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::DirectUncond           36      0.01%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu12.branchPred.btb.misses::total       246641                       # Number of BTB misses (Count)
system.cpu12.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallDirect           36     14.69%     14.69% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::CallIndirect            0      0.00%     14.69% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectCond          188     76.73%     91.43% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::DirectUncond           21      8.57%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu12.branchPred.btb.updates::total          245                       # Number of BTB updates (Count)
system.cpu12.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallDirect           36     14.69%     14.69% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.69% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectCond          188     76.73%     91.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::DirectUncond           21      8.57%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.mispredict::total          245                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu12.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.branchPred.indirectBranchPred.lookups           15                       # Number of lookups (Count)
system.cpu12.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu12.branchPred.indirectBranchPred.misses           15                       # Number of misses (Count)
system.cpu12.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu12.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu12.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu12.branchPred.loop_predictor.used        25878                       # Number of times the loop predictor is the provider. (Count)
system.cpu12.branchPred.loop_predictor.correct        25878                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.ras.pushes             137277                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu12.branchPred.ras.pops               137276                       # Number of times a PC was poped from the RAS (Count)
system.cpu12.branchPred.ras.squashes              751                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu12.branchPred.ras.used               136525                       # Number of times the RAS is the provider (Count)
system.cpu12.branchPred.ras.correct            136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu12.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.statistical_corrector.correct       141085                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu12.branchPred.statistical_corrector.wrong       268616                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.longestMatchProviderCorrect        55209                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.altMatchProviderCorrect           85                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderCorrect            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu12.branchPred.tage.bimodalProviderCorrect       328270                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWrong          134                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWrong           35                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu12.branchPred.tage.bimodalProviderWrong           62                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu12.branchPred.tage.altMatchProviderWouldHaveHit           10                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProviderWouldHaveHit            6                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu12.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::2           12                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::6         2371                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::9         4489                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::10          149                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::11          621                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::12          159                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::13           45                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::14         5466                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::15         5458                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::16         3900                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::17          405                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::18         2538                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::19         4649                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::20         5897                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::21         2032                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::22         7422                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::24         4288                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::26          707                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::28         1096                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::32         2624                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.longestMatchProvider::36         1135                       # TAGE provider for longest match (Count)
system.cpu12.branchPred.tage.altMatchProvider::0           22                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::2         2369                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::6         4636                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::9         2515                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::10         3569                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::11         3027                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::12          480                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::13         3584                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::14         5106                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::15         1895                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::16         1741                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::17         1097                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::18        10300                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::19         2989                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::20         5336                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::21          952                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::22          492                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::24         1194                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::26         1369                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::28         1753                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::32         1037                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu12.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu12.commit.commitSquashedInsts         31121                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts             471                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples      8948453                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     2.063076                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     2.515390                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0       3646452     40.75%     40.75% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1       1519500     16.98%     57.73% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        595089      6.65%     64.38% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3       1331059     14.87%     79.26% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        300707      3.36%     82.62% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        359869      4.02%     86.64% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6        318526      3.56%     90.20% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7        172850      1.93%     92.13% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        704401      7.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total      8948453                       # Number of insts commited each cycle (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu12.commit.functionCalls              136526                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu      7877687     42.67%     42.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult            4      0.00%     42.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv            7      0.00%     42.67% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd       928203      5.03%     47.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu      1092016      5.92%     53.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     53.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt           20      0.00%     53.62% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc       318525      1.73%     55.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd      1055300      5.72%     61.06% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp        54600      0.30%     61.35% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt      1164800      6.31%     67.66% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     68.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult      1774500      9.61%     77.87% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.87% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead       600837      3.25%     81.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite       382384      2.07%     83.34% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead      2393316     12.96%     96.30% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     18461342                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       704401                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.commit.memoryViolations               68                       # Number of memory violations (Cycle)
system.cpu12.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu12.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu12.commit.protStores                 764406                       # [Protean] Number of protected stores (Count)
system.cpu12.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu12.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu12.commit.xmitTaints                 409509                       # [Protean] Number of x-taint primitives (Count)
system.cpu12.commit.predAccess                2179465                       # [Protean] Correctly predicted access loads (Count)
system.cpu12.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu12.commit.mispredAccess              814688                       # [Protean] Mispredicted access loads (Count)
system.cpu12.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu12.commitStats0.numInsts            9847392                       # Number of instructions committed (thread level) (Count)
system.cpu12.commitStats0.numOps             18461342                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP      9847392                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP       18461342                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                0.909200                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                1.099869                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs          4059047                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts         10919501                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts        10854133                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts        2994153                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts       1064894                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass          133      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu      7877687     42.67%     42.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            4      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            7      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd       928203      5.03%     47.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu      1092016      5.92%     53.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0      0.00%     53.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt           20      0.00%     53.62% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc       318525      1.73%     55.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd      1055300      5.72%     61.06% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp        54600      0.30%     61.35% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt      1164800      6.31%     67.66% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     68.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult      1774500      9.61%     77.87% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.87% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead       600837      3.25%     81.27% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite       382384      2.07%     83.34% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead      2393316     12.96%     96.30% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total     18461342                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu12.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu12.decltab0.hits                     608063                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab0.misses                  1742821                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab0.averagePubBytes             920                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab0.averageBytes               2112                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab0.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab1.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab2.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu12.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu12.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu12.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu12.decltab3.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu12.decode.idleCycles                 988253                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles             4881190                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                     679                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles             3082158                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                  547                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved             433137                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                  57                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             18495158                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                 132                       # Number of squashed instructions handled by decode (Count)
system.cpu12.executeStats0.numInsts          18535561                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches         710996                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts       3052813                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts      1066087                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate          2.070262                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numCCRegReads      2260382                       # Number of times the CC registers were read (Count)
system.cpu12.executeStats0.numCCRegWrites      3592212                       # Number of times the CC registers were written (Count)
system.cpu12.executeStats0.numFpRegReads     17329954                       # Number of times the floating registers were read (Count)
system.cpu12.executeStats0.numFpRegWrites     10025077                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numIntRegReads      9807528                       # Number of times the integer registers were read (Count)
system.cpu12.executeStats0.numIntRegWrites      6268157                       # Number of times the integer registers were written (Count)
system.cpu12.executeStats0.numMemRefs         4118900                       # Number of memory refs (Count)
system.cpu12.executeStats0.numMiscRegReads      7185952                       # Number of times the Misc registers were read (Count)
system.cpu12.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetch.predictedBranches           570185                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                     7738302                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                  1208                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                232                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles         1534                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.cacheLines                 1209270                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                  67                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples          8952827                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            2.066868                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.572973                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                4898797     54.72%     54.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                 396962      4.43%     59.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                 368931      4.12%     63.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                 423307      4.73%     68.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 341300      3.81%     71.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                 406812      4.54%     76.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                2116718     23.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total            8952827                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetchStats0.numInsts             9870153                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate           1.102411                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.numBranches           711853                       # Number of branches fetched (Count)
system.cpu12.fetchStats0.branchRate          0.079508                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.icacheStallCycles      1212155                       # ICache total stall cycles (Cycle)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                     547                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                     3827                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                    174                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             18492579                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                 40                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                2998912                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts               1067463                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  11                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                    175                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents           69                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect          284                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                287                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               18480099                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              18479828                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                13217963                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                21955489                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      2.064037                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.602035                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                    647344                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu12.lsq0.squashedLoads                  4759                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                 14                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                69                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                 2569                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads              54582                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          2994153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean            7.572600                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev          20.186535                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9              2803097     93.62%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19                 24      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                 82      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                295      0.01%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49              81901      2.74%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59              17304      0.58%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                970      0.03%     96.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79               8398      0.28%     97.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                786      0.03%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99               7159      0.24%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109            20067      0.67%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119            12051      0.40%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129            41862      1.40%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139              135      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149                7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows              7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value            629                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            2994153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu12.lsq0.proteanUnprotUnprotForwards       112384                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu12.lsq0.proteanProtUnprotForwards        91264                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu12.lsq0.proteanProtProtForwards       348276                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu12.lsq0.proteanUnprotProtForwards        95420                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu12.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu12.lsq0.delayedWritebackTicks   12414150739                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu12.lsq0.delayedWritebackCount       1710937                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               3052815                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses               1066088                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                      68                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                      14                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses               1209511                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                     277                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                  547                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                1899519                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles                687355                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 2019070                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles             4346336                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             18493880                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents              722428                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.SQFullEvents                    1                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands          21898877                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  46041744                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups                9760289                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                17350497                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            21857237                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                  41640                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 8799731                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       26736424                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      36989301                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                9847392                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 18461342                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                        8958372                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                             0.909489                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                             1.099518                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      18498742                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                     33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     18541091                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                    6                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined              33133                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined           40194                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                18                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples           8958050                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             2.069769                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.617448                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                 1257542     14.04%     14.04% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                 2577637     28.77%     42.81% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                 2232437     24.92%     67.73% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                 1367546     15.27%     83.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  828981      9.25%     92.25% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  337775      3.77%     96.02% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  182062      2.03%     98.06% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                   93789      1.05%     99.10% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                   80281      0.90%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total             8958050                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                  8156     21.36%     21.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     21.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     21.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%     21.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     21.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     21.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     21.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     21.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     21.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     21.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     21.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%     21.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     21.36% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                11467     30.03%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMatMultAcc             0      0.00%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     51.39% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               9      0.02%     51.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     51.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     51.41% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              4      0.01%     51.42% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     51.42% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMatMultAcc            0      0.00%     51.42% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt           8202     21.48%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0      0.00%     72.90% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                  143      0.37%     73.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                3552      9.30%     82.58% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead            4060     10.63%     93.21% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite           2592      6.79%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass          334      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu      7891098     42.56%     42.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult            4      0.00%     42.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv            7      0.00%     42.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       930224      5.02%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu      1092681      5.89%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt           22      0.00%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc       318853      1.72%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd      1056093      5.70%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt      1165025      6.28%     67.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv       109250      0.59%     68.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult      1775537      9.58%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt        27349      0.15%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       602057      3.25%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       383030      2.07%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead      2451792     13.22%     96.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite       683135      3.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     18541091                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       2.069694                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             38185                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.002059                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               24083100                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites               7574821                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses       7555900                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                21995323                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites               10957155                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses       10929199                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                   7568113                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                   11010829                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numSquashedInsts                     380                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                           322                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                   17292001                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.MemDepUnit__0.insertedLoads      3000373                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores      1067555                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads       456810                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores       230971                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::Return       136941     19.23%     19.23% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallDirect       136889     19.23%     38.46% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::CallIndirect            5      0.00%     38.46% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectCond       410654     57.68%     96.14% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::DirectUncond        27448      3.86%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu13.branchPred.lookups_0::total       711949                       # Number of BP lookups (Count)
system.cpu13.branchPred.squashes_0::NoBranch            2      0.11%      0.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::Return          416     22.17%     22.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallDirect          365     19.46%     41.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::CallIndirect            3      0.16%     41.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectCond          953     50.80%     92.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::DirectUncond          131      6.98%     99.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectCond            0      0.00%     99.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::IndirectUncond            6      0.32%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.squashes_0::total         1876                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu13.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallDirect           36     11.73%     11.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::CallIndirect            2      0.65%     12.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectCond          243     79.15%     91.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::DirectUncond           21      6.84%     98.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectCond            0      0.00%     98.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::IndirectUncond            5      1.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.corrected_0::total          307                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu13.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu13.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu13.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu13.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallDirect           19      6.96%      6.96% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::CallIndirect            2      0.73%      7.69% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectCond          238     87.18%     94.87% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::DirectUncond           10      3.66%     98.53% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.53% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::IndirectUncond            4      1.47%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.mispredicted_0::total          273                       # Number of committed branches that were mispredicted. (Count)
system.cpu13.branchPred.targetProvider_0::NoTarget       141593     19.89%     19.89% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::BTB       433416     60.88%     80.77% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::RAS       136940     19.23%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetProvider_0::total       711949                       # The component providing the target for taken branches (Count)
system.cpu13.branchPred.targetWrong_0::NoBranch          163     53.09%     53.09% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::Return          144     46.91%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.targetWrong_0::total          307                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu13.branchPred.condPredicted          410656                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condPredictedTaken       269180                       # Number of conditional branches predicted as taken (Count)
system.cpu13.branchPred.condIncorrect             307                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.predTakenBTBMiss           58                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu13.branchPred.NotTakenMispredicted          163                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu13.branchPred.TakenMispredicted          144                       # Number branches predicted taken but are actually not taken (Count)
system.cpu13.branchPred.BTBLookups             711949                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates                156                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                465264                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.653507                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.BTBMispredicted           104                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu13.branchPred.indirectLookups            15                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses             15                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu13.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::Return       136941     19.23%     19.23% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallDirect       136889     19.23%     38.46% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::CallIndirect            5      0.00%     38.46% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectCond       410654     57.68%     96.14% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::DirectUncond        27448      3.86%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.lookups::total       711949                       # Number of BTB lookups (Count)
system.cpu13.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::Return       136941     55.51%     55.51% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallDirect           56      0.02%     55.54% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::CallIndirect            5      0.00%     55.54% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectCond       109635     44.44%     99.98% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::DirectUncond           36      0.01%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu13.branchPred.btb.misses::total       246685                       # Number of BTB misses (Count)
system.cpu13.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallDirect           36     23.08%     23.08% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::CallIndirect            0      0.00%     23.08% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectCond           99     63.46%     86.54% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::DirectUncond           21     13.46%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu13.branchPred.btb.updates::total          156                       # Number of BTB updates (Count)
system.cpu13.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallDirect           36     23.08%     23.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectCond           99     63.46%     86.54% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::DirectUncond           21     13.46%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.mispredict::total          156                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu13.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.branchPred.indirectBranchPred.lookups           15                       # Number of lookups (Count)
system.cpu13.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu13.branchPred.indirectBranchPred.misses           15                       # Number of misses (Count)
system.cpu13.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu13.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu13.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu13.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu13.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.ras.pushes             137310                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu13.branchPred.ras.pops               137309                       # Number of times a PC was poped from the RAS (Count)
system.cpu13.branchPred.ras.squashes              784                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu13.branchPred.ras.used               136525                       # Number of times the RAS is the provider (Count)
system.cpu13.branchPred.ras.correct            136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu13.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.statistical_corrector.correct       141190                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu13.branchPred.statistical_corrector.wrong       268511                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.longestMatchProviderCorrect        55162                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.altMatchProviderCorrect           90                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderCorrect            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu13.branchPred.tage.bimodalProviderCorrect       354165                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWrong          151                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWrong           24                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu13.branchPred.tage.bimodalProviderWrong           58                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu13.branchPred.tage.altMatchProviderWouldHaveHit            9                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProviderWouldHaveHit            8                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu13.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::2           26                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::6          231                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::9           59                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::10           50                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::11          120                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::12         1599                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::13         2042                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::14         6567                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::15         4501                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::16         4741                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::17         3521                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::18         6332                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::19         2005                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::20         5483                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::21         7458                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::22         3581                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::24         2591                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::26          999                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::28          602                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::32         1664                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.longestMatchProvider::36         1255                       # TAGE provider for longest match (Count)
system.cpu13.branchPred.tage.altMatchProvider::0           27                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::2          230                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::6          107                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::9         3647                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::10         6574                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::11         1625                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::12         2686                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::13         7035                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::14         2360                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::15         1609                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::16         5478                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::17         6896                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::18         7561                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::19         1097                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::20         3479                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::21          998                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::22          497                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::24          105                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::26          981                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::28         1180                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::32         1255                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu13.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu13.commit.commitSquashedInsts         32951                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts             420                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples      8953495                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     2.062395                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     2.514998                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0       3648700     40.75%     40.75% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1       1521284     16.99%     57.74% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        596444      6.66%     64.40% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3       1330229     14.86%     79.26% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        300947      3.36%     82.62% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        359909      4.02%     86.64% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6        318725      3.56%     90.20% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7        172956      1.93%     92.13% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        704301      7.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total      8953495                       # Number of insts commited each cycle (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu13.commit.functionCalls              136526                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu      7879487     42.67%     42.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult            4      0.00%     42.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv            7      0.00%     42.67% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       928503      5.03%     47.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu      1092016      5.91%     53.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     53.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt           20      0.00%     53.61% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc       318625      1.73%     55.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd      1056000      5.72%     61.06% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp        54600      0.30%     61.35% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt      1164900      6.31%     67.66% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     68.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult      1775100      9.61%     77.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.87% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead       600837      3.25%     81.27% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       382384      2.07%     83.34% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead      2394016     12.96%     96.30% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     18465642                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       704301                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.commit.memoryViolations               68                       # Number of memory violations (Cycle)
system.cpu13.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu13.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu13.commit.protStores                 764406                       # [Protean] Number of protected stores (Count)
system.cpu13.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu13.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu13.commit.xmitTaints                 409509                       # [Protean] Number of x-taint primitives (Count)
system.cpu13.commit.predAccess                2179962                       # [Protean] Correctly predicted access loads (Count)
system.cpu13.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu13.commit.mispredAccess              814891                       # [Protean] Mispredicted access loads (Count)
system.cpu13.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu13.commitStats0.numInsts            9849892                       # Number of instructions committed (thread level) (Count)
system.cpu13.commitStats0.numOps             18465642                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP      9849892                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP       18465642                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                0.909489                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                1.099518                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs          4059747                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts         10922201                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts        10856533                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts        2994853                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts       1064894                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass          133      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu      7879487     42.67%     42.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            4      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            7      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd       928503      5.03%     47.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu      1092016      5.91%     53.61% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt           20      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc       318625      1.73%     55.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd      1056000      5.72%     61.06% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp        54600      0.30%     61.35% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt      1164900      6.31%     67.66% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     68.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult      1775100      9.61%     77.87% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.87% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead       600837      3.25%     81.27% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite       382384      2.07%     83.34% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead      2394016     12.96%     96.30% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total     18465642                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu13.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu13.decltab0.hits                     604355                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab0.misses                  1739451                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab0.averagePubBytes             699                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab0.averageBytes               1879                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab0.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab1.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab2.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu13.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu13.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu13.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu13.decltab3.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu13.decode.idleCycles                 991675                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles             4882124                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                     621                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles             3083132                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                  498                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved             433274                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                  57                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             18500958                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                 132                       # Number of squashed instructions handled by decode (Count)
system.cpu13.executeStats0.numInsts          18540711                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches         711065                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts       3053777                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts      1066154                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate          2.069652                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numCCRegReads      2260664                       # Number of times the CC registers were read (Count)
system.cpu13.executeStats0.numCCRegWrites      3592942                       # Number of times the CC registers were written (Count)
system.cpu13.executeStats0.numFpRegReads     17334960                       # Number of times the floating registers were read (Count)
system.cpu13.executeStats0.numFpRegWrites     10028138                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numIntRegReads      9810253                       # Number of times the integer registers were read (Count)
system.cpu13.executeStats0.numIntRegWrites      6270149                       # Number of times the integer registers were written (Count)
system.cpu13.executeStats0.numMemRefs         4119931                       # Number of memory refs (Count)
system.cpu13.executeStats0.numMiscRegReads      7187960                       # Number of times the Misc registers were read (Count)
system.cpu13.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetch.predictedBranches           570356                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                     7743508                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                  1110                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                173                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles         1173                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.cacheLines                 1209713                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                  73                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples          8958050                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            2.066346                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           2.571751                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                4898121     54.68%     54.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                 400932      4.48%     59.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                 366029      4.09%     63.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 430846      4.81%     68.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 341845      3.82%     71.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                 404137      4.51%     76.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                2116140     23.62%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total            8958050                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetchStats0.numInsts             9873642                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate           1.102169                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.numBranches           711949                       # Number of branches fetched (Count)
system.cpu13.fetchStats0.branchRate          0.079473                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.icacheStallCycles      1212641                       # ICache total stall cycles (Cycle)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                     498                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                     4057                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             18498775                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                 38                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                3000373                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts               1067555                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  11                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents           68                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect          224                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                227                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               18485314                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              18485099                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                13262647                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                21982048                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      2.063444                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.603340                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                    655393                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu13.lsq0.squashedLoads                  5520                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                101                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                68                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                 2661                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads              54575                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean            7.582853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev          20.242963                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              2803795     93.62%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19                 19      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29                168      0.01%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                116      0.00%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49              81912      2.74%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59              16650      0.56%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69               1586      0.05%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79               7128      0.24%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89               2221      0.07%     97.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99               8908      0.30%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109            18248      0.61%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119            11949      0.40%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129            41917      1.40%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139              217      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows              3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value            654                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu13.lsq0.proteanUnprotUnprotForwards       112375                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu13.lsq0.proteanProtUnprotForwards        95307                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu13.lsq0.proteanProtProtForwards       348365                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu13.lsq0.proteanUnprotProtForwards        99346                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu13.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu13.lsq0.delayedWritebackTicks   12437937864                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu13.lsq0.delayedWritebackCount       1711645                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               3053779                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses               1066155                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                      76                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                      16                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses               1209895                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                     218                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                  498                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                1903467                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles                681096                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 2021152                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles             4351837                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             18499655                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents              751881                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.renamedOperands          21905588                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  46055940                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups                9763269                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                17355986                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            21863537                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                  42051                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 8844343                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       26747670                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      37001742                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                9849892                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 18465642                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                        8954343                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                             0.909681                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                             1.099287                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      18484428                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                     33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     18526602                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                    2                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined              33119                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined           41076                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                18                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples           8954027                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             2.069080                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.614915                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                 1254764     14.01%     14.01% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                 2589933     28.92%     42.94% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                 2198193     24.55%     67.49% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                 1393938     15.57%     83.06% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                  828390      9.25%     92.31% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  343326      3.83%     96.14% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  171007      1.91%     98.05% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                   93571      1.05%     99.10% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                   80905      0.90%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total             8954027                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  7047     17.62%     17.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     17.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     17.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%     17.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     17.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     17.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     17.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     17.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     17.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     17.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     17.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%     17.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     17.62% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                12865     32.16%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMatMultAcc             0      0.00%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     49.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt              12      0.03%     49.81% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     49.81% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     49.81% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              1      0.00%     49.81% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     49.81% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMatMultAcc            0      0.00%     49.81% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt           9425     23.56%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0      0.00%     73.38% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                  230      0.57%     73.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                3860      9.65%     83.60% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead            3804      9.51%     93.11% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite           2756      6.89%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass          342      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu      7883176     42.55%     42.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult            4      0.00%     42.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv            7      0.00%     42.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd       929887      5.02%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu      1092702      5.90%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt           22      0.00%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc       318737      1.72%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd      1051365      5.67%     60.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt      1164968      6.29%     67.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv       109249      0.59%     68.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult      1774949      9.58%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt        27345      0.15%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       601992      3.25%     81.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite       383047      2.07%     83.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead      2451101     13.23%     96.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite       683109      3.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     18526602                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       2.069007                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             40000                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.002159                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               24070828                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites               7571257                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses       7552151                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                21976405                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites               10946395                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses       10918443                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                   7563626                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                   11002634                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numSquashedInsts                     366                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                           316                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                   17295361                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.MemDepUnit__0.insertedLoads      2999518                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores      1067564                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads       453700                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores       241855                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::Return       136936     19.23%     19.23% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallDirect       136891     19.23%     38.46% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::CallIndirect            5      0.00%     38.46% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectCond       410659     57.68%     96.14% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::DirectUncond        27451      3.86%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu14.branchPred.lookups_0::total       711954                       # Number of BP lookups (Count)
system.cpu14.branchPred.squashes_0::NoBranch            2      0.11%      0.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::Return          411     21.85%     21.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallDirect          367     19.51%     41.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::CallIndirect            3      0.16%     41.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectCond          958     50.93%     92.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::DirectUncond          134      7.12%     99.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectCond            0      0.00%     99.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::IndirectUncond            6      0.32%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.squashes_0::total         1881                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu14.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallDirect           36     12.46%     12.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::CallIndirect            2      0.69%     13.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectCond          225     77.85%     91.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::DirectUncond           21      7.27%     98.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectCond            0      0.00%     98.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::IndirectUncond            5      1.73%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.corrected_0::total          289                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu14.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu14.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu14.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu14.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallDirect           20      7.81%      7.81% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::CallIndirect            2      0.78%      8.59% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectCond          220     85.94%     94.53% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::DirectUncond           10      3.91%     98.44% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.44% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::IndirectUncond            4      1.56%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.mispredicted_0::total          256                       # Number of committed branches that were mispredicted. (Count)
system.cpu14.branchPred.targetProvider_0::NoTarget       139491     19.59%     19.59% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::BTB       435528     61.17%     80.77% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::RAS       136935     19.23%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetProvider_0::total       711954                       # The component providing the target for taken branches (Count)
system.cpu14.branchPred.targetWrong_0::NoBranch          151     52.25%     52.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::Return          138     47.75%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.targetWrong_0::total          289                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu14.branchPred.condPredicted          410661                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condPredictedTaken       271286                       # Number of conditional branches predicted as taken (Count)
system.cpu14.branchPred.condIncorrect             289                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.predTakenBTBMiss           58                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu14.branchPred.NotTakenMispredicted          151                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu14.branchPred.TakenMispredicted          138                       # Number branches predicted taken but are actually not taken (Count)
system.cpu14.branchPred.BTBLookups             711954                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates                144                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                465278                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.653523                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.BTBMispredicted           104                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu14.branchPred.indirectLookups            15                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses             15                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu14.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::Return       136936     19.23%     19.23% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallDirect       136891     19.23%     38.46% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::CallIndirect            5      0.00%     38.46% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectCond       410659     57.68%     96.14% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::DirectUncond        27451      3.86%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.lookups::total       711954                       # Number of BTB lookups (Count)
system.cpu14.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::Return       136936     55.51%     55.51% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallDirect           56      0.02%     55.54% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::CallIndirect            5      0.00%     55.54% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectCond       109631     44.44%     99.98% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::DirectUncond           36      0.01%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu14.branchPred.btb.misses::total       246676                       # Number of BTB misses (Count)
system.cpu14.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallDirect           36     25.00%     25.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::CallIndirect            0      0.00%     25.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectCond           87     60.42%     85.42% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::DirectUncond           21     14.58%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu14.branchPred.btb.updates::total          144                       # Number of BTB updates (Count)
system.cpu14.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallDirect           36     25.00%     25.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::CallIndirect            0      0.00%     25.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectCond           87     60.42%     85.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::DirectUncond           21     14.58%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.mispredict::total          144                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu14.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.branchPred.indirectBranchPred.lookups           15                       # Number of lookups (Count)
system.cpu14.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu14.branchPred.indirectBranchPred.misses           15                       # Number of misses (Count)
system.cpu14.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu14.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu14.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu14.branchPred.loop_predictor.used        25662                       # Number of times the loop predictor is the provider. (Count)
system.cpu14.branchPred.loop_predictor.correct        25662                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.ras.pushes             137307                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu14.branchPred.ras.pops               137306                       # Number of times a PC was poped from the RAS (Count)
system.cpu14.branchPred.ras.squashes              781                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu14.branchPred.ras.used               136525                       # Number of times the RAS is the provider (Count)
system.cpu14.branchPred.ras.correct            136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu14.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.statistical_corrector.correct       139062                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu14.branchPred.statistical_corrector.wrong       270639                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.longestMatchProviderCorrect        53695                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.altMatchProviderCorrect          103                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu14.branchPred.tage.bimodalProviderCorrect       330015                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWrong          144                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWrong           23                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu14.branchPred.tage.bimodalProviderWrong           56                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu14.branchPred.tage.altMatchProviderWouldHaveHit            9                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProviderWouldHaveHit            9                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu14.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::2           24                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::6          249                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::9           68                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::10         5619                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::11           97                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::12         1677                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::13           39                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::14         1089                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::15         3092                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::16         3194                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::17         4128                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::18          612                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::19         1108                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::20         5453                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::21        10628                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::22         1287                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::24         7879                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::26         3580                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::28         2189                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::32         1183                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.longestMatchProvider::36          770                       # TAGE provider for longest match (Count)
system.cpu14.branchPred.tage.altMatchProvider::0           25                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::2          248                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::6         5685                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::9         1138                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::10          847                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::11          901                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::12         2937                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::13         1193                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::14         3988                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::15         2327                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::16         4093                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::17         9117                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::18         1286                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::19         4972                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::20         6617                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::21         3659                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::22          494                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::24         1888                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::26         1193                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::28          587                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::32          770                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu14.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu14.commit.commitSquashedInsts         32790                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls            15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts             407                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples      8949502                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     2.061717                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     2.514221                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0       3647750     40.76%     40.76% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1       1519994     16.98%     57.74% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2        596007      6.66%     64.40% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3       1330608     14.87%     79.27% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        300722      3.36%     82.63% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        360692      4.03%     86.66% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6        318519      3.56%     90.22% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7        171632      1.92%     92.14% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        703578      7.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total      8949502                       # Number of insts commited each cycle (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu14.commit.functionCalls              136526                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu      7871687     42.66%     42.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult            4      0.00%     42.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv            7      0.00%     42.66% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd       928203      5.03%     47.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu      1092016      5.92%     53.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     53.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt           20      0.00%     53.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc       318525      1.73%     55.34% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd      1051300      5.70%     61.04% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.04% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp        54600      0.30%     61.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt      1164800      6.31%     67.64% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     68.24% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.24% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult      1774500      9.62%     77.85% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.85% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.85% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead       600837      3.26%     81.26% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite       382384      2.07%     83.33% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead      2393316     12.97%     96.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     18451342                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       703578                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.commit.memoryViolations               70                       # Number of memory violations (Cycle)
system.cpu14.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu14.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu14.commit.protStores                 764406                       # [Protean] Number of protected stores (Count)
system.cpu14.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu14.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu14.commit.xmitTaints                 409509                       # [Protean] Number of x-taint primitives (Count)
system.cpu14.commit.predAccess                2181451                       # [Protean] Correctly predicted access loads (Count)
system.cpu14.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu14.commit.mispredAccess              812702                       # [Protean] Mispredicted access loads (Count)
system.cpu14.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu14.commitStats0.numInsts            9843392                       # Number of instructions committed (thread level) (Count)
system.cpu14.commitStats0.numOps             18451342                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP      9843392                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP       18451342                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                0.909681                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                1.099287                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs          4059047                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts         10911501                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts        10852133                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts        2994153                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts       1064894                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass          133      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu      7871687     42.66%     42.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            4      0.00%     42.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            7      0.00%     42.66% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd       928203      5.03%     47.69% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu      1092016      5.92%     53.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt           20      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc       318525      1.73%     55.34% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd      1051300      5.70%     61.04% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.04% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp        54600      0.30%     61.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt      1164800      6.31%     67.64% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     68.24% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.24% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult      1774500      9.62%     77.85% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.85% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.85% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead       600837      3.26%     81.26% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite       382384      2.07%     83.33% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead      2393316     12.97%     96.30% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total     18451342                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu14.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu14.decltab0.hits                     601790                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab0.misses                  1739111                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab0.averagePubBytes             937                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab0.averageBytes               2149                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab0.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab1.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab2.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu14.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu14.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu14.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu14.decltab3.averageSamples               89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu14.decode.idleCycles                 992843                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles             4879324                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                     614                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles             3080754                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                  492                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved             435415                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                  57                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             18486601                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                 132                       # Number of squashed instructions handled by decode (Count)
system.cpu14.executeStats0.numInsts          18526236                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches         711029                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts       3053011                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts      1066146                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate          2.068967                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numCCRegReads      2260389                       # Number of times the CC registers were read (Count)
system.cpu14.executeStats0.numCCRegWrites      3591280                       # Number of times the CC registers were written (Count)
system.cpu14.executeStats0.numFpRegReads     17310413                       # Number of times the floating registers were read (Count)
system.cpu14.executeStats0.numFpRegWrites     10017427                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numIntRegReads      9807982                       # Number of times the integer registers were read (Count)
system.cpu14.executeStats0.numIntRegWrites      6266431                       # Number of times the integer registers were written (Count)
system.cpu14.executeStats0.numMemRefs         4119157                       # Number of memory refs (Count)
system.cpu14.executeStats0.numMiscRegReads      7184472                       # Number of times the Misc registers were read (Count)
system.cpu14.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetch.predictedBranches           572463                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                     7737583                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                  1098                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                178                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles         1219                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.cacheLines                 1211583                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                  71                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples          8954027                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            2.065691                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.573724                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                4909785     54.83%     54.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                 384220      4.29%     59.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                 379959      4.24%     63.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                 404249      4.51%     67.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 359281      4.01%     71.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                 396950      4.43%     76.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                2119583     23.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total            8954027                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetchStats0.numInsts             9867217                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate           1.101948                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.numBranches           711954                       # Number of branches fetched (Count)
system.cpu14.fetchStats0.branchRate          0.079509                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.icacheStallCycles      1214498                       # ICache total stall cycles (Cycle)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                     492                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                     4033                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             18484461                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                 43                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                2999518                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts               1067564                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  11                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents           72                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect            3                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect          230                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                233                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               18470834                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              18470594                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                13256491                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                21987322                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      2.062753                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.602915                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                    657530                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu14.lsq0.squashedLoads                  5365                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                 97                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                72                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                 2670                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads              54577                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          2994153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean            7.586793                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev          20.253437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9              2803110     93.62%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19                 26      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 99      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                114      0.00%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49              81912      2.74%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59              14773      0.49%     96.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69               3516      0.12%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79               6596      0.22%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89               2684      0.09%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99               9188      0.31%     97.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109            17965      0.60%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119            11662      0.39%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129            42222      1.41%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139              266      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149                8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows              1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value            349                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            2994153                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu14.lsq0.proteanUnprotUnprotForwards       112694                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu14.lsq0.proteanProtUnprotForwards        95818                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu14.lsq0.proteanProtProtForwards       349668                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu14.lsq0.proteanUnprotProtForwards        99350                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu14.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu14.lsq0.delayedWritebackTicks   12440720991                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu14.lsq0.delayedWritebackCount       1710935                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               3053013                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses               1066147                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                      63                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                      15                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses               1211770                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                     223                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                  492                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                1907383                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles                669331                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 2023738                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles             4353083                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             18485792                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents              752773                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.renamedOperands          21889481                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  46023777                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups                9761352                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                17332064                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            21847237                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                  42244                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     0                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 8815980                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       26729874                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      36972789                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                9843392                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 18451342                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                        9393389                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                             0.948502                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                             1.054294                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      18702006                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                  28848                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     18773449                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                    6                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined              35912                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined           35501                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                33                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples           9393106                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             1.998641                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.624464                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                 1632970     17.38%     17.38% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                 2561162     27.27%     44.65% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                 2203353     23.46%     68.11% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                 1433568     15.26%     83.37% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                  869998      9.26%     92.63% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  357494      3.81%     96.44% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  174444      1.86%     98.30% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                   90185      0.96%     99.26% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                   69932      0.74%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total             9393106                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  4981     14.17%     14.17% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     14.17% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     14.17% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%     14.17% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     14.17% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%     14.17% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     14.17% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     14.17% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     14.17% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     14.17% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     14.17% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%     14.17% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     14.17% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                10039     28.56%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0      0.00%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMatMultAcc             0      0.00%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0      0.00%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     42.74% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt              26      0.07%     42.81% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     42.81% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     42.81% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              8      0.02%     42.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.83% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt           5712     16.25%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0      0.00%     59.09% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                  424      1.21%     60.29% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                2168      6.17%     66.46% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead            8055     22.92%     89.38% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite           3732     10.62%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdExt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatExt               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass         5242      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu      8097926     43.13%     43.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult            4      0.00%     43.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv            7      0.00%     43.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd       930417      4.96%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu      1097572      5.85%     53.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     53.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt           22      0.00%     53.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc       313955      1.67%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     55.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd      1049097      5.59%     61.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt      1160261      6.18%     67.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv       109267      0.58%     68.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult      1755754      9.35%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt        27367      0.15%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       635998      3.39%     81.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite       419212      2.23%     83.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead      2433473     12.96%     96.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite       683275      3.64%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     18773449                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       1.998581                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             35145                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.001872                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               25061187                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites               7849684                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses       7829386                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                21913968                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites               10917167                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses       10889042                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                   7832582                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                   10970770                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numSquashedInsts                     528                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                           283                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.quiesceCycles                   17298651                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu15.MemDepUnit__0.insertedLoads      3016715                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores      1103687                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads       438505                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores       223662                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::Return       141736     18.94%     18.94% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallDirect       141792     18.95%     37.88% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::CallIndirect            5      0.00%     37.88% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectCond       437407     58.44%     96.33% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::DirectUncond        27483      3.67%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu15.branchPred.lookups_0::total       748435                       # Number of BP lookups (Count)
system.cpu15.branchPred.squashes_0::NoBranch            2      0.08%      0.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::Return          411     17.40%     17.49% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallDirect          468     19.81%     37.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::CallIndirect            3      0.13%     37.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectCond         1306     55.29%     92.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::DirectUncond          166      7.03%     99.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectCond            0      0.00%     99.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::IndirectUncond            6      0.25%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.squashes_0::total         2362                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu15.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::Return            5      1.42%      1.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallDirect           38     10.76%     12.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::CallIndirect            2      0.57%     12.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectCond          282     79.89%     92.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::DirectUncond           21      5.95%     98.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectCond            0      0.00%     98.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::IndirectUncond            5      1.42%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.corrected_0::total          353                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu15.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu15.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::Return       141325     18.94%     18.94% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallDirect       141324     18.94%     37.88% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::CallIndirect            2      0.00%     37.89% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectCond       436101     58.45%     96.34% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::DirectUncond        27317      3.66%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu15.branchPred.committed_0::total       746073                       # Number of branches finally committed  (Count)
system.cpu15.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallDirect           20      6.39%      6.39% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::CallIndirect            2      0.64%      7.03% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectCond          277     88.50%     95.53% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::DirectUncond           10      3.19%     98.72% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.72% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::IndirectUncond            4      1.28%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.mispredicted_0::total          313                       # Number of committed branches that were mispredicted. (Count)
system.cpu15.branchPred.targetProvider_0::NoTarget       162658     21.73%     21.73% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::BTB       444042     59.33%     81.06% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::RAS       141735     18.94%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetProvider_0::total       748435                       # The component providing the target for taken branches (Count)
system.cpu15.branchPred.targetWrong_0::NoBranch          243     68.84%     68.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::Return          105     29.75%     98.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallDirect            5      1.42%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.targetWrong_0::total          353                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu15.branchPred.condPredicted          437409                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condPredictedTaken       274871                       # Number of conditional branches predicted as taken (Count)
system.cpu15.branchPred.condIncorrect             353                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.predTakenBTBMiss           59                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu15.branchPred.NotTakenMispredicted          248                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu15.branchPred.TakenMispredicted          105                       # Number branches predicted taken but are actually not taken (Count)
system.cpu15.branchPred.BTBLookups             748435                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates                236                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                559319                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.747318                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.BTBMispredicted           110                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu15.branchPred.indirectLookups            15                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses             15                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu15.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::Return       141736     18.94%     18.94% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallDirect       141792     18.95%     37.88% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::CallIndirect            5      0.00%     37.88% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectCond       437407     58.44%     96.33% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::DirectUncond        27483      3.67%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.lookups::total       748435                       # Number of BTB lookups (Count)
system.cpu15.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::Return        62293     32.94%     32.94% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallDirect           56      0.03%     32.97% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::CallIndirect            5      0.00%     32.97% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectCond       126714     67.00%     99.98% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::DirectUncond           36      0.02%     99.99% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::IndirectUncond           10      0.01%    100.00% # Number of BTB misses (Count)
system.cpu15.branchPred.btb.misses::total       189116                       # Number of BTB misses (Count)
system.cpu15.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallDirect           38     16.10%     16.10% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::CallIndirect            0      0.00%     16.10% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectCond          177     75.00%     91.10% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::DirectUncond           21      8.90%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu15.branchPred.btb.updates::total          236                       # Number of BTB updates (Count)
system.cpu15.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallDirect           38     16.10%     16.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::CallIndirect            0      0.00%     16.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectCond          177     75.00%     91.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::DirectUncond           21      8.90%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.mispredict::total          236                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu15.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.branchPred.indirectBranchPred.lookups           15                       # Number of lookups (Count)
system.cpu15.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu15.branchPred.indirectBranchPred.misses           15                       # Number of misses (Count)
system.cpu15.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu15.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu15.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu15.branchPred.loop_predictor.used        25989                       # Number of times the loop predictor is the provider. (Count)
system.cpu15.branchPred.loop_predictor.correct        25989                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.ras.pushes             142208                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu15.branchPred.ras.pops               142207                       # Number of times a PC was poped from the RAS (Count)
system.cpu15.branchPred.ras.squashes              882                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu15.branchPred.ras.used               141325                       # Number of times the RAS is the provider (Count)
system.cpu15.branchPred.ras.correct            141325                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu15.branchPred.ras.incorrect               0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.statistical_corrector.correct       161865                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu15.branchPred.statistical_corrector.wrong       274236                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.longestMatchProviderCorrect        93157                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.altMatchProviderCorrect          194                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderCorrect            4                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu15.branchPred.tage.bimodalProviderCorrect       316462                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWrong          123                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWrong           74                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu15.branchPred.tage.bimodalProviderWrong           77                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu15.branchPred.tage.altMatchProviderWouldHaveHit           35                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProviderWouldHaveHit           24                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu15.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::2          392                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::6        12843                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::9         1716                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::10          532                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::11         1305                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::12         1516                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::13         1675                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::14         4889                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::15         9115                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::16         5768                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::17         5794                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::18         5764                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::19         2117                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::20         9357                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::21         2774                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::22        12427                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::24         5989                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::26         3655                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::28         1781                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::32         2604                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.longestMatchProvider::36         1535                       # TAGE provider for longest match (Count)
system.cpu15.branchPred.tage.altMatchProvider::0          401                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::2        12835                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::6         2225                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::9         4214                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::10         3501                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::11         3979                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::12         4441                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::13         4149                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::14         6877                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::15         4385                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::16         7339                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::17         6937                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::18         9255                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::19         4487                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::20         4925                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::21         1174                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::22         5027                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::24         2764                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::26         2131                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::28          967                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::32         1535                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu15.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu15.commit.commitSquashedInsts         35790                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls         28815                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts             554                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples      9388029                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     1.991360                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     2.491584                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0       3969928     42.29%     42.29% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1       1586957     16.90%     59.19% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2        619279      6.60%     65.79% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3       1335273     14.22%     80.01% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        311331      3.32%     83.33% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        364970      3.89%     87.21% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6        318434      3.39%     90.61% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7        172026      1.83%     92.44% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        709831      7.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total      9388029                       # Number of insts commited each cycle (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        10                       # Number of memory barriers committed (Count)
system.cpu15.commit.functionCalls              141326                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass         4933      0.03%      0.03% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu      8084087     43.24%     43.27% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult            4      0.00%     43.27% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv            7      0.00%     43.27% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd       928203      4.96%     48.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu      1096816      5.87%     54.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     54.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt           20      0.00%     54.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc       313725      1.68%     55.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd      1048900      5.61%     61.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     61.68% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt      1160000      6.20%     67.89% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     68.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.47% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult      1755300      9.39%     77.86% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.86% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead       634437      3.39%     81.40% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite       418384      2.24%     83.64% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead      2376516     12.71%     96.35% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite       682510      3.65%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     18694942                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       709831                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.commit.memoryViolations               81                       # Number of memory violations (Cycle)
system.cpu15.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu15.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu15.commit.protStores                 769206                       # [Protean] Number of protected stores (Count)
system.cpu15.commit.regTaints                       0                       # [Protean] Number of r-taint primitives (Count)
system.cpu15.commit.memTaints                       0                       # [Protean] Number of m-taint primitives (Count)
system.cpu15.commit.xmitTaints                 423909                       # [Protean] Number of x-taint primitives (Count)
system.cpu15.commit.predAccess                2163441                       # [Protean] Correctly predicted access loads (Count)
system.cpu15.commit.predNoAccess                    0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu15.commit.mispredAccess              847512                       # [Protean] Mispredicted access loads (Count)
system.cpu15.commit.mispredNoAccess                 0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu15.commitStats0.numInsts            9903392                       # Number of instructions committed (thread level) (Count)
system.cpu15.commitStats0.numOps             18694942                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP      9903392                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP       18694942                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                0.948502                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                1.054294                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs          4111847                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts         10880301                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts        11102933                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts        3010953                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts       1100894                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass         4933      0.03%      0.03% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu      8084087     43.24%     43.27% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            4      0.00%     43.27% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            7      0.00%     43.27% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd       928203      4.96%     48.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu      1096816      5.87%     54.10% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt           20      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc       313725      1.68%     55.78% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd      1048900      5.61%     61.39% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     61.68% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt      1160000      6.20%     67.89% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     68.47% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.47% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult      1755300      9.39%     77.86% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead       634437      3.39%     81.40% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite       418384      2.24%     83.64% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead      2376516     12.71%     96.35% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite       682510      3.65%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total     18694942                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedControl::IsControl       746073                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsDirectControl       604742                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsIndirectControl       141331                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCondControl       436101                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsUncondControl       309972                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsCall       141326                       # Class of control type instructions committed (Count)
system.cpu15.commitStats0.committedControl::IsReturn       141325                       # Class of control type instructions committed (Count)
system.cpu15.decltab0.hits                     656844                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab0.misses                  1751680                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab0.averagePubBytes             818                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab0.averageBytes               2035                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab0.averageSamples               93                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab1.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab1.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab1.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab1.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab1.averageSamples               93                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab2.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab2.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab2.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab2.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab2.averageSamples               93                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decltab3.hits                          0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu15.decltab3.misses                        0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu15.decltab3.averagePubBytes               0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu15.decltab3.averageBytes                  0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu15.decltab3.averageSamples               93                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu15.decode.idleCycles                1008705                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles             5261145                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                     870                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles             3121743                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                  643                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved             443803                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                  59                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             18733448                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                 132                       # Number of squashed instructions handled by decode (Count)
system.cpu15.executeStats0.numInsts          18772921                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches         747444                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts       3069360                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts      1102441                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate          1.998525                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numCCRegReads      2396492                       # Number of times the CC registers were read (Count)
system.cpu15.executeStats0.numCCRegWrites      3703580                       # Number of times the CC registers were written (Count)
system.cpu15.executeStats0.numFpRegReads     17264250                       # Number of times the floating registers were read (Count)
system.cpu15.executeStats0.numFpRegWrites      9987767                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numIntRegReads     10083373                       # Number of times the integer registers were read (Count)
system.cpu15.executeStats0.numIntRegWrites      6418145                       # Number of times the integer registers were written (Count)
system.cpu15.executeStats0.numMemRefs         4171801                       # Number of memory refs (Count)
system.cpu15.executeStats0.numMiscRegReads      7308790                       # Number of times the Misc registers were read (Count)
system.cpu15.executeStats0.numMiscRegWrites        26401                       # Number of times the Misc registers were written (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetch.predictedBranches           585777                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                     8162384                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                  1404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                263                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles         1714                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.cacheLines                 1225095                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                  96                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples          9393106                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            1.995597                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           2.555945                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                5286630     56.28%     56.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                 399432      4.25%     60.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                 373888      3.98%     64.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 431967      4.60%     69.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 352371      3.75%     72.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                 400643      4.27%     77.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                2148175     22.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total            9393106                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetchStats0.numInsts             9929251                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate           1.057047                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.numBranches           748435                       # Number of branches fetched (Count)
system.cpu15.fetchStats0.branchRate          0.079677                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.icacheStallCycles      1228043                       # ICache total stall cycles (Cycle)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                     643                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                     4434                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                      0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             18730854                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                 40                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                3016715                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts               1103687                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts               28826                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                       0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                      0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents           85                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect          316                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                324                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               18718755                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              18718428                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                13286873                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                22012489                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      1.992724                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.603606                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         6400                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                    607457                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.taintedForwLoads                  0                       # Number of loads that forwarded tainted data (Count)
system.cpu15.lsq0.squashedLoads                  5762                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  7                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                85                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                 2793                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads              53376                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                    0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          3010953                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean            7.269233                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev          19.245570                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9              2823469     93.77%     93.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19               3622      0.12%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29               1813      0.06%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                953      0.03%     93.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49              79272      2.63%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59              14835      0.49%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69               2629      0.09%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79               9665      0.32%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89               1845      0.06%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99               9451      0.31%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109            16445      0.55%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119            11987      0.40%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129            34796      1.16%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139              150      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219                4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value            299                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            3010953                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadsFromUnprotPages              0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu15.lsq0.proteanUnprotUnprotForwards       109102                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu15.lsq0.proteanProtUnprotForwards        90588                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu15.lsq0.proteanProtProtForwards       324454                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu15.lsq0.proteanUnprotProtForwards        83313                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu15.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu15.lsq0.delayedWritebackTicks   11766994210                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu15.lsq0.delayedWritebackCount       1691356                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               3069362                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses               1102442                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                     152                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                      28                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses               1225365                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                     323                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                  643                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                1951016                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles                584597                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles       425118                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 2055284                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles             4376448                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             18732175                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents              639692                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.renamedOperands          22194895                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  46722764                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               10036684                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                17284687                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            22148437                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                  46458                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                 26415                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing             26416                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 8875045                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       27408839                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      37466543                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                9903392                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 18694942                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                         8969424                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              0.910574                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              1.098208                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       18505136                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                      36                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      18569770                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                    20                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               38530                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            54816                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 21                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples            8962706                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              2.071893                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.907691                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                  1798719     20.07%     20.07% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  2612090     29.14%     49.21% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  1737116     19.38%     68.59% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   968167     10.80%     79.40% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   779115      8.69%     88.09% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   429953      4.80%     92.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   307716      3.43%     96.32% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   172214      1.92%     98.24% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                   157616      1.76%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total              8962706                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  21370     25.29%     25.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     25.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     25.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     25.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     25.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     25.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     25.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     25.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     25.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     25.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     25.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     25.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     25.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     3      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               1      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     25.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                  3220      3.81%     29.11% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                27280     32.29%     61.40% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead            27861     32.98%     94.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite            4754      5.63%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          464      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu      7892071     42.50%     42.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            4      0.00%     42.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            8      0.00%     42.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       930443      5.01%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu      1092704      5.88%     53.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     53.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           32      0.00%     53.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc       318740      1.72%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1056457      5.69%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt      1165033      6.27%     67.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv       109236      0.59%     67.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1775337      9.56%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt        27348      0.15%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       601787      3.24%     80.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       382984      2.06%     82.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      2479506     13.35%     96.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite       683016      3.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      18569770                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        2.070341                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              84489                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.004550                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                24128150                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                7576679                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses        7556089                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 22058605                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                10967137                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        10930577                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                    7608184                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    11045611                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numSquashedInsts                      288                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                             76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           6718                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                    23477256                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads       3000979                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      1067487                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       763919                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       386764                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return       136847     19.23%     19.23% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect       136880     19.23%     38.46% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect            5      0.00%     38.46% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond       410568     57.68%     96.14% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond        27490      3.86%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total        711802                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            2      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return          322     18.62%     18.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect          356     20.59%     39.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect            3      0.17%     39.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond          867     50.14%     89.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond          173     10.01%     99.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     99.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond            6      0.35%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total         1729                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect           39     20.10%     20.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            2      1.03%     21.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond          127     65.46%     86.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond           21     10.82%     97.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     97.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond            5      2.58%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total          194                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect           20     12.82%     12.82% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            2      1.28%     14.10% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond          120     76.92%     91.03% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond           10      6.41%     97.44% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.44% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond            4      2.56%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total          156                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget       141835     19.93%     19.93% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB       433121     60.85%     80.77% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS       136846     19.23%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total       711802                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch          151     77.84%     77.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return           43     22.16%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total          194                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted           410570                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken       268843                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect              194                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss            60                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.NotTakenMispredicted          151                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu2.branchPred.TakenMispredicted           43                       # Number branches predicted taken but are actually not taken (Count)
system.cpu2.branchPred.BTBLookups              711802                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                 144                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                 465249                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.653621                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted            108                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups             15                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses              15                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return       136847     19.23%     19.23% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect       136880     19.23%     38.46% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect            5      0.00%     38.46% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond       410568     57.68%     96.14% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond        27490      3.86%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total       711802                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return       136847     55.50%     55.50% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect           52      0.02%     55.53% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect            5      0.00%     55.53% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond       109603     44.45%     99.98% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond           34      0.01%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total       246553                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect           39     27.08%     27.08% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%     27.08% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond           84     58.33%     85.42% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond           21     14.58%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total          144                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect           39     27.08%     27.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%     27.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond           84     58.33%     85.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond           21     14.58%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total          144                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups           15                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses           15                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.loop_predictor.used        25878                       # Number of times the loop predictor is the provider. (Count)
system.cpu2.branchPred.loop_predictor.correct        25878                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.ras.pushes              137207                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops                137206                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes               681                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used                136525                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct             136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.statistical_corrector.correct       141375                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu2.branchPred.statistical_corrector.wrong       268326                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.longestMatchProviderCorrect        56148                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.altMatchProviderCorrect           81                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderCorrect            8                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu2.branchPred.tage.bimodalProviderCorrect       327443                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWrong           32                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWrong           29                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalAltMatchProviderWrong            4                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu2.branchPred.tage.bimodalProviderWrong           57                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu2.branchPred.tage.altMatchProviderWouldHaveHit            5                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProviderWouldHaveHit            4                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu2.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::2          382                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::6           48                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::9          205                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::10         4620                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::12         3055                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::13         4874                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::14         2097                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::15          997                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::16         4215                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::17         3048                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::18         1013                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::19        11945                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::20         5983                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::21         3036                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::22         1501                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::24         5089                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::26         3079                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::28           11                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::32          993                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.longestMatchProvider::36           99                       # TAGE provider for longest match (Count)
system.cpu2.branchPred.tage.altMatchProvider::0          981                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::2           43                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::6         4821                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::9         4035                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::10         5991                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::11            2                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::12         3694                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::13         2500                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::14         1034                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::15         6471                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::16         2077                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::17         4508                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::18         8968                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::19         4086                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::20         2989                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::21         1002                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::22           95                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::24         1999                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::26          993                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::32            1                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu2.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu2.commit.commitSquashedInsts          38279                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              423                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples      8956912                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     2.061720                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.515486                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0        3653170     40.79%     40.79% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        1520948     16.98%     57.77% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         596266      6.66%     64.42% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        1329377     14.84%     79.27% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         300723      3.36%     82.62% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         359670      4.02%     86.64% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         318651      3.56%     90.20% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         172973      1.93%     92.13% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         705134      7.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total      8956912                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls               136526                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu      7880087     42.67%     42.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            4      0.00%     42.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            7      0.00%     42.67% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       928503      5.03%     47.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu      1092016      5.91%     53.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     53.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           20      0.00%     53.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc       318625      1.73%     55.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1056400      5.72%     61.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp        54600      0.30%     61.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt      1164900      6.31%     67.66% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     68.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1775100      9.61%     77.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       600837      3.25%     81.27% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       382384      2.07%     83.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      2394016     12.96%     96.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     18466642                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       705134                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commit.memoryViolations               112                       # Number of memory violations (Cycle)
system.cpu2.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu2.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu2.commit.protStores                  764406                       # [Protean] Number of protected stores (Count)
system.cpu2.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu2.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu2.commit.xmitTaints                  409509                       # [Protean] Number of x-taint primitives (Count)
system.cpu2.commit.predAccess                 2179970                       # [Protean] Correctly predicted access loads (Count)
system.cpu2.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu2.commit.mispredAccess               814883                       # [Protean] Mispredicted access loads (Count)
system.cpu2.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu2.commitStats0.numInsts             9850292                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps              18466642                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP       9850292                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP        18466642                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 0.910574                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 1.098208                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs           4059747                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts          10923001                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts         10856733                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts         2994853                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts        1064894                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass          133      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu      7880087     42.67%     42.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            4      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            7      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd       928503      5.03%     47.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu      1092016      5.91%     53.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt           20      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc       318625      1.73%     55.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd      1056400      5.72%     61.06% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp        54600      0.30%     61.36% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt      1164900      6.31%     67.66% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     68.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult      1775100      9.61%     77.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.87% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead       600837      3.25%     81.27% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite       382384      2.07%     83.34% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead      2394016     12.96%     96.30% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total     18466642                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu2.decltab0.hits                      570596                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab0.misses                   1678189                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab0.averagePubBytes              998                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab0.averageBytes                2174                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab0.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab1.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab2.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu2.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu2.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu2.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu2.decltab3.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu2.decode.idleCycles                  720497                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles              5071635                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  1649491                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1520540                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   543                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved              433091                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   61                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              18506846                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  272                       # Number of squashed instructions handled by decode (Count)
system.cpu2.executeStats0.numInsts           18569482                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches          710963                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts        3081230                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts       1065969                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           2.070309                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads       2260133                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites      3591732                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads      17336488                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites     10029421                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads      9835796                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites      6270578                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs          4147199                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads      7216201                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches            569967                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                      7746174                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                   1206                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 291                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         1883                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  1209225                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   99                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples           8962706                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             2.065385                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.639132                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 5113344     57.05%     57.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  351068      3.92%     60.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  235669      2.63%     63.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  355931      3.97%     67.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  264369      2.95%     70.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  290189      3.24%     73.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                 2352136     26.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total             8962706                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts              9874387                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            1.100894                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches            711802                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.079359                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles      1213755                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      543                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    447786                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                   56556                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              18505172                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 3000979                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                1067487                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   12                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                    46724                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           114                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect             5                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          347                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 352                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                18487087                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               18486666                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 13943078                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 23619847                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       2.061076                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.590312                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                     750529                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu2.lsq0.squashedLoads                   6126                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                114                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                  2593                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads               81913                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             9.695932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           31.133091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               2803674     93.62%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                  18      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                   5      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                  17      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49               81868      2.73%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                  37      0.00%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                  38      0.00%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  19      0.00%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                6212      0.21%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  55      0.00%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                22      0.00%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             27245      0.91%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                 8      0.00%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                63      0.00%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                31      0.00%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                69      0.00%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169                31      0.00%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             13880      0.46%     97.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             30677      1.02%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             30651      1.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209                17      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219                14      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               157      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows              20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1052                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu2.lsq0.proteanUnprotUnprotForwards       136504                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu2.lsq0.proteanProtUnprotForwards       109120                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu2.lsq0.proteanProtProtForwards       395790                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu2.lsq0.proteanUnprotProtForwards       109115                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu2.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu2.lsq0.delayedWritebackTicks    12519527430                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu2.lsq0.delayedWritebackCount        1711637                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                3081233                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                1065970                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                       27                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1209526                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      327                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   543                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1282227                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                1749787                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  2566801                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles              3363348                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              18506078                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                17124                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               3049121                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.fullRegistersEvents             30                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands           21911150                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   46068709                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                 9763403                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 17366954                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             21864537                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   46613                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  6310079                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        26756608                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       37015644                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                 9850292                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  18466642                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                         8965224                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              0.910610                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              1.098165                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       18493049                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                      36                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      18557463                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    24                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               38943                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            55426                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 21                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples            8962094                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              2.070661                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.905083                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                  1748633     19.51%     19.51% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  2672945     29.83%     49.34% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  1703972     19.01%     68.35% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1081004     12.06%     80.41% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   721693      8.05%     88.46% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   383665      4.28%     92.75% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   289677      3.23%     95.98% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   193637      2.16%     98.14% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                   166868      1.86%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total              8962094                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  20845     24.83%     24.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     24.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     24.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     24.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     24.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     24.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     24.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     24.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     24.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     24.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     24.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     24.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     24.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     7      0.01%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                1      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     24.84% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                  2788      3.32%     28.16% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                27170     32.36%     60.52% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead            19109     22.76%     83.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           14041     16.72%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          436      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu      7884800     42.49%     42.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            4      0.00%     42.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            8      0.00%     42.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       930453      5.01%     47.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     47.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     47.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     47.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     47.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     47.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     47.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     47.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu      1092700      5.89%     53.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     53.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           28      0.00%     53.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc       318733      1.72%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1051463      5.67%     60.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt      1165035      6.28%     67.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv       109236      0.59%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1775343      9.57%     77.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt        27351      0.15%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     77.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       601816      3.24%     80.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       382989      2.06%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      2479430     13.36%     96.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       683038      3.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      18557463                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        2.069939                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              83961                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.004524                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                24121950                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                7574844                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses        7553843                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 22039055                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                10957329                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        10920615                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                    7604882                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    11036106                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numSquashedInsts                      304                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                             55                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           3130                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                    23481566                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads       3001039                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      1067562                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       781889                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       487360                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return       136854     19.23%     19.23% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect       136888     19.23%     38.46% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect            5      0.00%     38.46% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond       410596     57.68%     96.14% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond        27495      3.86%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total        711850                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            2      0.11%      0.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return          329     18.51%     18.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect          364     20.48%     39.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect            3      0.17%     39.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond          895     50.37%     89.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond          178     10.02%     99.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     99.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond            6      0.34%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total         1777                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect           39     20.53%     20.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            2      1.05%     21.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond          123     64.74%     86.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond           21     11.05%     97.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     97.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond            5      2.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total          190                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect           20     13.07%     13.07% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            2      1.31%     14.38% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond          117     76.47%     90.85% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond           10      6.54%     97.39% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.39% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond            4      2.61%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total          153                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget       139355     19.58%     19.58% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB       435642     61.20%     80.78% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS       136853     19.22%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total       711850                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch          153     80.53%     80.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return           37     19.47%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total          190                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted           410598                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken       271349                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect              190                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss            60                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.NotTakenMispredicted          153                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu3.branchPred.TakenMispredicted           37                       # Number branches predicted taken but are actually not taken (Count)
system.cpu3.branchPred.BTBLookups              711850                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                 146                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                 465280                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.653621                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted            108                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups             15                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses              15                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return       136854     19.23%     19.23% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect       136888     19.23%     38.46% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect            5      0.00%     38.46% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond       410596     57.68%     96.14% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond        27495      3.86%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total       711850                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return       136854     55.50%     55.50% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect           52      0.02%     55.53% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect            5      0.00%     55.53% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond       109613     44.46%     99.98% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond           34      0.01%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total       246570                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect           39     26.71%     26.71% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%     26.71% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond           86     58.90%     85.62% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond           21     14.38%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total          146                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect           39     26.71%     26.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%     26.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond           86     58.90%     85.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond           21     14.38%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total          146                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups           15                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses           15                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.loop_predictor.used        26151                       # Number of times the loop predictor is the provider. (Count)
system.cpu3.branchPred.loop_predictor.correct        26151                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.ras.pushes              137222                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops                137221                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes               696                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used                136525                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct             136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.statistical_corrector.correct       138862                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu3.branchPred.statistical_corrector.wrong       270839                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.longestMatchProviderCorrect        55240                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.altMatchProviderCorrect           81                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderCorrect            6                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu3.branchPred.tage.bimodalProviderCorrect       328099                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWrong           41                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWrong           21                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu3.branchPred.tage.bimodalProviderWrong           56                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu3.branchPred.tage.altMatchProviderWouldHaveHit            7                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProviderWouldHaveHit           10                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu3.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::2          313                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::6           73                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::9          321                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::10         5392                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::11          604                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::12         1195                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::13         2961                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::14           25                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::15         2684                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::16         4176                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::17         5184                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::18          967                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::19         2178                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::20          906                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::21        17271                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::22         1794                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::24         3177                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::26         2295                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::28         2284                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::32          991                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.longestMatchProvider::36          592                       # TAGE provider for longest match (Count)
system.cpu3.branchPred.tage.altMatchProvider::0          313                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::2           73                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::6         5711                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::9         3589                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::10         1196                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::11            7                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::12         3279                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::13         4986                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::14         1789                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::15         3315                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::16         2767                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::17         8733                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::18           53                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::19         8539                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::20         1992                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::21         4376                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::22          897                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::24         1288                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::26         1195                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::28          792                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::32          493                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu3.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu3.commit.commitSquashedInsts          38692                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              389                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples      8956234                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     2.060480                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.514230                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0        3653359     40.79%     40.79% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        1520962     16.98%     57.77% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         597100      6.67%     64.44% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        1329333     14.84%     79.28% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         300713      3.36%     82.64% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         360479      4.02%     86.67% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         318647      3.56%     90.22% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         171276      1.91%     92.14% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         704365      7.86%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total      8956234                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls               136526                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu      7872587     42.66%     42.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            4      0.00%     42.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            7      0.00%     42.66% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       928503      5.03%     47.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu      1092016      5.92%     53.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     53.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           20      0.00%     53.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc       318625      1.73%     55.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1051400      5.70%     61.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp        54600      0.30%     61.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt      1164900      6.31%     67.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     68.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1775100      9.62%     77.85% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.85% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.85% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       600837      3.26%     81.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       382384      2.07%     83.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      2394016     12.97%     96.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     18454142                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       704365                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commit.memoryViolations               131                       # Number of memory violations (Cycle)
system.cpu3.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu3.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu3.commit.protStores                  764406                       # [Protean] Number of protected stores (Count)
system.cpu3.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu3.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu3.commit.xmitTaints                  409509                       # [Protean] Number of x-taint primitives (Count)
system.cpu3.commit.predAccess                 2182468                       # [Protean] Correctly predicted access loads (Count)
system.cpu3.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu3.commit.mispredAccess               812385                       # [Protean] Mispredicted access loads (Count)
system.cpu3.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu3.commitStats0.numInsts             9845292                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps              18454142                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP       9845292                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP        18454142                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 0.910610                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 1.098165                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs           4059747                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts          10913001                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts         10854233                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts         2994853                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts        1064894                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass          133      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu      7872587     42.66%     42.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            4      0.00%     42.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            7      0.00%     42.66% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd       928503      5.03%     47.69% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.69% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu      1092016      5.92%     53.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt           20      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc       318625      1.73%     55.34% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd      1051400      5.70%     61.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.03% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp        54600      0.30%     61.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt      1164900      6.31%     67.64% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     68.23% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.23% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult      1775100      9.62%     77.85% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.85% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.85% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead       600837      3.26%     81.26% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite       382384      2.07%     83.33% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead      2394016     12.97%     96.30% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total     18454142                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu3.decltab0.hits                      568065                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab0.misses                   1678191                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab0.averagePubBytes              998                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab0.averageBytes                2214                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab0.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab1.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab2.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu3.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu3.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu3.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu3.decltab3.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu3.decode.idleCycles                  712905                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles              5081505                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  1609171                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1557984                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   529                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved              435620                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   61                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              18494966                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  272                       # Number of squashed instructions handled by decode (Count)
system.cpu3.executeStats0.numInsts           18557159                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches          710988                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts        3081172                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts       1065996                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           2.069905                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads       2260208                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites      3591800                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads      17311520                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites     10019437                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads      9835868                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites      6268293                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs          4147168                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads      7213771                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches            572495                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                      7744022                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                   1178                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         1721                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  1211786                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                  105                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples           8962094                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             2.064211                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.640217                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 5119285     57.12%     57.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  341439      3.81%     60.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  258703      2.89%     63.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  329470      3.68%     67.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  268854      3.00%     70.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  289076      3.23%     73.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 2355267     26.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total             8962094                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts              9869736                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            1.100891                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches            711850                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.079401                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles      1215501                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      529                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    454703                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                   51081                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              18493085                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 3001039                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                1067562                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   12                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                    40922                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           145                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect             4                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          319                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 323                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                18474865                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               18474458                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 13938215                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 23653641                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       2.060680                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.589263                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                     753097                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu3.lsq0.squashedLoads                   6186                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                145                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                  2668                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads               81816                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             9.093699                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           28.674904                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               2803664     93.62%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  10      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                   9      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                  34      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               81872      2.73%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                  41      0.00%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  34      0.00%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  29      0.00%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               25346      0.85%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                1111      0.04%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                20      0.00%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             27255      0.91%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                10      0.00%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139               214      0.01%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                36      0.00%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159                70      0.00%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169                26      0.00%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               375      0.01%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             24938      0.83%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             29665      0.99%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209                15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219                21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229                12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239                12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows              19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1219                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu3.lsq0.proteanUnprotUnprotForwards       136557                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu3.lsq0.proteanProtUnprotForwards       109126                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu3.lsq0.proteanProtProtForwards       398296                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu3.lsq0.proteanUnprotProtForwards       109118                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu3.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu3.lsq0.delayedWritebackTicks    12520801756                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu3.lsq0.delayedWritebackCount        1711638                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                3081174                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                1065997                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                       27                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1212059                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      299                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   529                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1279204                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                1684376                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  2555550                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles              3442435                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              18494108                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                28999                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               3089500                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.fullRegistersEvents             30                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands           21899252                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   46042693                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                 9763808                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 17342198                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             21852037                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   47215                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  6434459                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        26744599                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       36991547                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                 9845292                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  18454142                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                         9409131                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              0.950332                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              1.052264                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       19130376                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                   28854                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      19000759                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    31                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined              468588                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined           706679                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 39                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples            9407640                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              2.019716                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.920940                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                  2134517     22.69%     22.69% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  2617094     27.82%     50.51% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  1688292     17.95%     68.45% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  1132690     12.04%     80.49% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   750479      7.98%     88.47% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   421301      4.48%     92.95% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   309929      3.29%     96.24% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   185688      1.97%     98.22% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                   167650      1.78%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total              9407640                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                  26465     32.17%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     6      0.01%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               1      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     32.17% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   198      0.24%     32.41% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                26592     32.32%     64.73% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead            15466     18.80%     83.53% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           13550     16.47%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass         5277      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu      8197307     43.14%     43.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult            4      0.00%     43.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv            8      0.00%     43.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       947686      4.99%     48.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     48.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     48.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     48.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     48.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     48.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     48.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     48.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu      1109774      5.84%     54.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     54.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt           32      0.00%     54.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc       315015      1.66%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     55.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1048338      5.52%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt      1162500      6.12%     67.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv       109262      0.58%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      1756310      9.24%     77.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt        27374      0.14%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     77.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       640626      3.37%     80.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       422918      2.23%     83.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      2516844     13.25%     96.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite       686884      3.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      19000759                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        2.019396                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              82278                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.004330                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                25303627                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                8092327                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses        7914607                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 22187840                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                11535641                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        10989719                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                    7969330                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    11108430                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numSquashedInsts                     7406                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                             53                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           1491                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                    23485739                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads       3091307                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      1120447                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       781757                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       479276                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return       144251     19.02%     19.02% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect       144257     19.02%     38.04% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect            5      0.00%     38.04% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond       442331     58.33%     96.37% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond        27515      3.63%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond           11      0.00%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total        758372                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch            2      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return         2926     23.79%     23.81% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect         2933     23.85%     47.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect            3      0.02%     47.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond         6230     50.65%     98.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond          198      1.61%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     99.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond            7      0.06%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total        12299                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            6      0.41%      0.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect           41      2.79%      3.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect            2      0.14%      3.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond         1397     94.90%     98.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond           21      1.43%     99.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%     99.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond            5      0.34%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total         1472                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return       141325     18.94%     18.94% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect       141324     18.94%     37.88% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect            2      0.00%     37.89% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond       436101     58.45%     96.34% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond        27317      3.66%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total       746073                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect           20      1.41%      1.41% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect            2      0.14%      1.55% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond         1386     97.47%     99.02% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond           10      0.70%     99.72% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.72% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond            4      0.28%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total         1422                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget       161363     21.28%     21.28% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB       452759     59.70%     80.98% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS       144250     19.02%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total       758372                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch          216     14.67%     14.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return         1250     84.92%     99.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            6      0.41%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total         1472                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted           442333                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken       281079                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect             1472                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss            62                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.NotTakenMispredicted          222                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu4.branchPred.TakenMispredicted         1250                       # Number branches predicted taken but are actually not taken (Count)
system.cpu4.branchPred.BTBLookups              758372                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                 209                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                 569275                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.750654                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted            114                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups             16                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses              16                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return       144251     19.02%     19.02% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect       144257     19.02%     38.04% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect            5      0.00%     38.04% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond       442331     58.33%     96.37% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond        27515      3.63%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond           11      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total       758372                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return        62300     32.95%     32.95% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect           54      0.03%     32.98% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect            5      0.00%     32.98% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond       126692     67.00%     99.98% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond           33      0.02%     99.99% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond           11      0.01%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total       189097                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect           41     19.62%     19.62% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%     19.62% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond          147     70.33%     89.95% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond           21     10.05%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total          209                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect           41     19.62%     19.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%     19.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond          147     70.33%     89.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond           21     10.05%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total          209                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu4.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.ras.pushes              147188                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops                147187                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes              5862                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used                141325                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct             141325                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.statistical_corrector.correct       160617                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu4.branchPred.statistical_corrector.wrong       275484                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.longestMatchProviderCorrect        76882                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.altMatchProviderCorrect          147                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderCorrect            7                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu4.branchPred.tage.bimodalProviderCorrect       331441                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWrong          105                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWrong           44                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu4.branchPred.tage.bimodalProviderWrong           66                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu4.branchPred.tage.altMatchProviderWouldHaveHit           24                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProviderWouldHaveHit           27                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu4.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::2          488                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::6         4341                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::9         2828                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::10         3899                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::11         1225                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::12         3567                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::13         2173                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::14         4510                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::15         2751                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::16         1643                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::17         2195                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::18        10633                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::19         6911                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::20         8061                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::21         5729                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::22         4297                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::24         4960                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::26         2480                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::28         1191                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::32         2908                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.longestMatchProvider::36          388                       # TAGE provider for longest match (Count)
system.cpu4.branchPred.tage.altMatchProvider::0          799                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::2         4329                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::6         6731                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::9        10236                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::10         1223                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::11           32                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::12          652                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::13         3760                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::14         3006                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::15         4998                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::16         8807                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::17         5251                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::18        10008                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::19         4718                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::20         2201                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::21         2094                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::22         2560                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::24         2182                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::26         1561                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::28         1642                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::32          388                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu4.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu4.commit.commitSquashedInsts         468341                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls          28815                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts             1693                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples      9347540                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     1.999525                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     2.509581                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0        3972358     42.50%     42.50% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        1569337     16.79%     59.29% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         608267      6.51%     65.79% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3        1314365     14.06%     79.85% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         304945      3.26%     83.12% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         359116      3.84%     86.96% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         316119      3.38%     90.34% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         174662      1.87%     92.21% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         728371      7.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total      9347540                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls               141326                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass         4933      0.03%      0.03% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu      8082287     43.24%     43.27% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult            4      0.00%     43.27% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv            7      0.00%     43.27% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       927903      4.96%     48.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu      1096816      5.87%     54.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     54.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt           20      0.00%     54.10% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc       313625      1.68%     55.78% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     55.78% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1048200      5.61%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     61.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt      1159900      6.21%     67.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv       109200      0.58%     68.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      1754700      9.39%     77.86% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.86% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       634437      3.39%     81.40% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       418384      2.24%     83.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      2375816     12.71%     96.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite       682510      3.65%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     18690642                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       728371                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commit.memoryViolations               131                       # Number of memory violations (Cycle)
system.cpu4.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu4.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu4.commit.protStores                  769206                       # [Protean] Number of protected stores (Count)
system.cpu4.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu4.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu4.commit.xmitTaints                  423909                       # [Protean] Number of x-taint primitives (Count)
system.cpu4.commit.predAccess                 2164368                       # [Protean] Correctly predicted access loads (Count)
system.cpu4.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu4.commit.mispredAccess               845885                       # [Protean] Mispredicted access loads (Count)
system.cpu4.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu4.commitStats0.numInsts             9900892                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps              18690642                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP       9900892                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP        18690642                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 0.950332                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 1.052264                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs           4111147                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts          10877601                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts         11100533                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts         3010253                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts        1100894                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass         4933      0.03%      0.03% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu      8082287     43.24%     43.27% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            4      0.00%     43.27% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            7      0.00%     43.27% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd       927903      4.96%     48.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.23% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu      1096816      5.87%     54.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt           20      0.00%     54.10% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc       313625      1.68%     55.78% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.78% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd      1048200      5.61%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     61.68% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt      1159900      6.21%     67.89% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv       109200      0.58%     68.47% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.47% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult      1754700      9.39%     77.86% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead       634437      3.39%     81.40% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite       418384      2.24%     83.64% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead      2375816     12.71%     96.35% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite       682510      3.65%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total     18690642                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl       746073                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl       604742                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl       141331                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl       436101                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl       309972                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall       141326                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn       141325                       # Class of control type instructions committed (Count)
system.cpu4.decltab0.hits                      613195                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab0.misses                   1710173                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab0.averagePubBytes             1013                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab0.averageBytes                2222                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab0.averageSamples                94                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab1.averageSamples                94                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab2.averageSamples                94                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu4.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu4.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu4.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu4.decltab3.averageSamples                94                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu4.decode.idleCycles                  763750                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles              5331825                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  1827979                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1482254                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                  1832                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved              451532                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   63                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              19183256                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  277                       # Number of squashed instructions handled by decode (Count)
system.cpu4.executeStats0.numInsts           18993353                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches          750019                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts        3155093                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts       1108621                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           2.018609                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads       2396284                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites      3706872                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads      17332870                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites     10090753                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads     10195712                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites      6499416                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs          4263714                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads      7455907                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites        26401                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches            597009                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                      8144992                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                   3788                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                 285                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         1899                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  1253608                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                  166                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples           9407640                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             2.042525                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.635689                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                 5417049     57.58%     57.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  356944      3.79%     61.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  267935      2.85%     64.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  337495      3.59%     67.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  285646      3.04%     70.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  287972      3.06%     73.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                 2454599     26.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total             9407640                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts             10189811                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            1.082970                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches            758372                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.080600                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles      1258570                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                     1832                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                    458234                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                   37921                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              19159230                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 3091307                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                1120447                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                28830                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                    35082                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents           150                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect            13                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          345                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 358                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                18904771                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               18904326                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 14127702                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 23847921                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       2.009147                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.592408                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                     751089                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu4.lsq0.squashedLoads                  81054                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                150                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                 19553                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads               80633                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           3010253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean             8.918738                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev           28.166381                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               2821534     93.73%     93.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                   6      0.00%     93.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                   8      0.00%     93.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                4835      0.16%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               79473      2.64%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                  39      0.00%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                  44      0.00%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                  32      0.00%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               18586      0.62%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                1078      0.04%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                29      0.00%     97.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             31535      1.05%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129                15      0.00%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139               189      0.01%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149                89      0.00%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159               121      0.00%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169                77      0.00%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179               398      0.01%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             21120      0.70%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             30974      1.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows              18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value             514                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             3010253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu4.lsq0.proteanUnprotUnprotForwards       137657                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu4.lsq0.proteanProtUnprotForwards       110224                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu4.lsq0.proteanProtProtForwards       390596                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu4.lsq0.proteanUnprotProtForwards       112612                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu4.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu4.lsq0.delayedWritebackTicks    12116778561                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu4.lsq0.delayedWritebackCount        1691041                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                3155096                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                1108622                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                       27                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                       10                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                1253904                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      322                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                  1832                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1317137                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                1651072                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles        401806                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  2720187                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles              3315606                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              19174705                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                34427                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               2962291                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.fullRegistersEvents             30                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands           22672713                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   47772577                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                10215220                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 17812961                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             22142137                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                  530576                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                  26418                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing              26418                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  6204049                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        27778061                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       38378085                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                 9900892                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  18690642                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                         8961694                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              0.909771                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              1.099177                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       18504621                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                      36                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      18569400                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    20                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               37515                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            53742                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 21                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples            8961036                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              2.072238                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.898887                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                  1757552     19.61%     19.61% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  2643830     29.50%     49.12% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  1687122     18.83%     67.94% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  1111430     12.40%     80.35% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   739449      8.25%     88.60% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   387008      4.32%     92.92% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   283612      3.16%     96.08% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   185736      2.07%     98.16% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                   165297      1.84%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total              8961036                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  22800     27.70%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     3      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               1      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     27.70% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   199      0.24%     27.94% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                27190     33.03%     60.97% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead            19195     23.32%     84.29% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           12933     15.71%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          527      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu      7891860     42.50%     42.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult            4      0.00%     42.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv            8      0.00%     42.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       930372      5.01%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu      1092669      5.88%     53.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     53.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt           28      0.00%     53.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc       318730      1.72%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     55.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1056658      5.69%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt      1165027      6.27%     67.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv       109233      0.59%     67.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      1775335      9.56%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt        27340      0.15%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     77.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       601728      3.24%     80.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       382948      2.06%     82.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      2479359     13.35%     96.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite       682974      3.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      18569400                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        2.072086                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              82321                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.004433                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                24123965                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                7575532                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses        7555612                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 22058212                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                10966775                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        10930711                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                    7606024                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    11045170                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numSquashedInsts                      294                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                            658                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                    23490829                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads       3000858                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      1067406                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       778419                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       479657                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return       136831     19.23%     19.23% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect       136868     19.23%     38.46% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect            5      0.00%     38.46% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond       410511     57.68%     96.14% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond        27485      3.86%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total        711712                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch            2      0.12%      0.12% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return          306     18.67%     18.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect          344     20.99%     39.78% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect            3      0.18%     39.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond          810     49.42%     89.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond          168     10.25%     99.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     99.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond            6      0.37%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total         1639                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect           39     20.86%     20.86% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect            2      1.07%     21.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond          120     64.17%     86.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond           21     11.23%     97.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     97.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond            5      2.67%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total          187                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect           20     13.33%     13.33% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect            2      1.33%     14.67% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond          114     76.00%     90.67% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond           10      6.67%     97.33% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.33% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond            4      2.67%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total          150                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget       141903     19.94%     19.94% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB       432979     60.84%     80.77% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS       136830     19.23%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total       711712                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch          149     79.68%     79.68% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return           38     20.32%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total          187                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted           410513                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken       268717                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect              187                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss            60                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.NotTakenMispredicted          149                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu5.branchPred.TakenMispredicted           38                       # Number branches predicted taken but are actually not taken (Count)
system.cpu5.branchPred.BTBLookups              711712                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                 142                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                 465186                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.653616                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted            108                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups             15                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses              15                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return       136831     19.23%     19.23% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect       136868     19.23%     38.46% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect            5      0.00%     38.46% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond       410511     57.68%     96.14% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond        27485      3.86%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total       711712                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return       136831     55.50%     55.50% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect           52      0.02%     55.53% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect            5      0.00%     55.53% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond       109592     44.45%     99.98% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond           34      0.01%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total       246526                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect           39     27.46%     27.46% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%     27.46% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond           82     57.75%     85.21% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond           21     14.79%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total          142                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect           39     27.46%     27.46% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%     27.46% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond           82     57.75%     85.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond           21     14.79%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total          142                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups           15                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses           15                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.loop_predictor.used        26208                       # Number of times the loop predictor is the provider. (Count)
system.cpu5.branchPred.loop_predictor.correct        26208                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.ras.pushes              137179                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops                137178                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes               653                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used                136525                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct             136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.statistical_corrector.correct       141472                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu5.branchPred.statistical_corrector.wrong       268229                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.longestMatchProviderCorrect        55423                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.altMatchProviderCorrect           92                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderCorrect            6                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu5.branchPred.tage.bimodalProviderCorrect       327837                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWrong           31                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWrong           28                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu5.branchPred.tage.bimodalProviderWrong           54                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu5.branchPred.tage.altMatchProviderWouldHaveHit            2                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProviderWouldHaveHit            7                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu5.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::2            9                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::6           30                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::9         4521                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::10          397                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::12         3053                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::13         6586                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::14           15                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::16         1295                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::17        10360                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::18         4499                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::19         1993                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::20         3088                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::21         5989                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::22         3984                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::24         3880                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::26         1898                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::28         2490                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::32          993                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.longestMatchProvider::36          494                       # TAGE provider for longest match (Count)
system.cpu5.branchPred.tage.altMatchProvider::0          511                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::2           26                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::6         4916                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::9         8087                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::10         1562                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::11            2                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::12          199                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::13         3692                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::14         2603                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::15         1495                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::16        11169                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::17         8566                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::18         2492                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::19         1486                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::20         1493                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::21          508                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::22         2790                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::24         1993                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::26          595                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::28          895                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::32          494                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu5.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu5.commit.commitSquashedInsts          37263                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              482                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples      8955207                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     2.062168                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     2.515624                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0        3651383     40.77%     40.77% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        1520964     16.98%     57.76% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         596330      6.66%     64.42% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3        1329370     14.84%     79.26% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         300717      3.36%     82.62% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         359583      4.02%     86.64% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         318643      3.56%     90.19% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         172969      1.93%     92.12% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         705248      7.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total      8955207                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls               136526                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu      7880387     42.67%     42.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult            4      0.00%     42.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv            7      0.00%     42.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       928503      5.03%     47.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu      1092016      5.91%     53.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     53.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt           20      0.00%     53.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc       318625      1.73%     55.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1056600      5.72%     61.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp        54600      0.30%     61.36% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt      1164900      6.31%     67.67% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     68.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      1775100      9.61%     77.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.87% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       600837      3.25%     81.27% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       382384      2.07%     83.34% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      2394016     12.96%     96.30% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     18467142                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       705248                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commit.memoryViolations               127                       # Number of memory violations (Cycle)
system.cpu5.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu5.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu5.commit.protStores                  764406                       # [Protean] Number of protected stores (Count)
system.cpu5.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu5.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu5.commit.xmitTaints                  409509                       # [Protean] Number of x-taint primitives (Count)
system.cpu5.commit.predAccess                 2179868                       # [Protean] Correctly predicted access loads (Count)
system.cpu5.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu5.commit.mispredAccess               814985                       # [Protean] Mispredicted access loads (Count)
system.cpu5.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu5.commitStats0.numInsts             9850492                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps              18467142                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP       9850492                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP        18467142                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 0.909771                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 1.099177                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs           4059747                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts          10923401                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts         10856833                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts         2994853                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts        1064894                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass          133      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu      7880387     42.67%     42.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            4      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            7      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd       928503      5.03%     47.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu      1092016      5.91%     53.61% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt           20      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc       318625      1.73%     55.34% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd      1056600      5.72%     61.06% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp        54600      0.30%     61.36% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt      1164900      6.31%     67.67% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     68.26% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult      1775100      9.61%     77.87% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.87% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead       600837      3.25%     81.27% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite       382384      2.07%     83.34% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead      2394016     12.96%     96.30% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total     18467142                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu5.decltab0.hits                      570636                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab0.misses                   1678126                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab0.averagePubBytes              998                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab0.averageBytes                2154                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab0.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab1.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab2.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu5.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu5.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu5.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu5.decltab3.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu5.decode.idleCycles                  696266                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles              5100545                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  1622187                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1541421                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   617                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved              432941                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   61                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              18506327                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  272                       # Number of squashed instructions handled by decode (Count)
system.cpu5.executeStats0.numInsts           18569106                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches          710916                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts        3081020                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts       1065885                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           2.072053                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads       2260002                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites      3591512                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads      17337239                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites     10029605                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads      9835110                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites      6270194                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs          4146905                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads      7215831                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches            569809                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                      7745303                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                   1354                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                 357                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         2285                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  1209031                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   93                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples           8961036                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             2.065723                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.638398                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                 5104858     56.97%     56.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  346917      3.87%     60.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  267441      2.98%     63.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  329813      3.68%     67.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  277659      3.10%     70.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  276946      3.09%     73.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                 2357402     26.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total             8961036                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts              9874161                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            1.101819                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches            711712                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.079417                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles      1212414                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      617                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    411691                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                   41735                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              18504657                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 3000858                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                1067406                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   12                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                    38293                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents           135                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect             4                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          413                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 417                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                18486819                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               18486323                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 13916474                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 23568991                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       2.062816                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.590457                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                     750437                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu5.lsq0.squashedLoads                   6005                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                135                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                  2512                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads               81818                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean             9.090815                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev           28.633685                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               2803649     93.62%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                   5      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                   5      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                  45      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49               81885      2.73%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                  58      0.00%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                  34      0.00%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                  24      0.00%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               25392      0.85%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                1132      0.04%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                23      0.00%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             27228      0.91%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129                10      0.00%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139               210      0.01%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149                40      0.00%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159                79      0.00%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169                24      0.00%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179               357      0.01%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             21579      0.72%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             33026      1.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows               4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1268                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu5.lsq0.proteanUnprotUnprotForwards       136516                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu5.lsq0.proteanProtUnprotForwards       109120                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu5.lsq0.proteanProtProtForwards       395684                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu5.lsq0.proteanUnprotProtForwards       109117                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu5.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu5.lsq0.delayedWritebackTicks    12511566389                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu5.lsq0.delayedWritebackCount        1711640                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                3081022                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                1065886                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                       33                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                1209397                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      392                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   617                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1278983                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                1665167                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  2547007                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles              3469262                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              18505505                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                42449                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               3115069                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.fullRegistersEvents             30                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands           21909941                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   46066726                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                 9762506                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 17367473                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             21865037                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   44904                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  6462592                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        26754273                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       37014660                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                 9850492                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  18467142                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                         8969461                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              0.910560                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              1.098226                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       18553296                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                      36                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      18590662                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    19                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               86190                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined           136447                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 21                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples            8968816                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              2.072811                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.901280                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                  1771942     19.76%     19.76% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  2620912     29.22%     48.98% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  1703954     19.00%     67.98% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  1105288     12.32%     80.30% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   744907      8.31%     88.61% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   384690      4.29%     92.90% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   285658      3.19%     96.08% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   182768      2.04%     98.12% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                   168697      1.88%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total              8968816                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  22795     28.46%     28.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     28.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     28.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     28.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     28.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     28.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     28.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     28.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     28.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     28.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     28.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     28.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     28.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     3      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               1      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%     28.47% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   177      0.22%     28.69% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                27188     33.95%     62.63% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead            17111     21.36%     84.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           12816     16.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          422      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu      7904006     42.52%     42.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult            4      0.00%     42.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv            8      0.00%     42.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       932619      5.02%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu      1093439      5.88%     53.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     53.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt           28      0.00%     53.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc       318867      1.72%     55.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     55.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     55.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     55.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     55.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1056663      5.68%     60.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt      1165049      6.27%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv       109238      0.59%     67.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      1775615      9.55%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt        27348      0.15%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     77.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       602088      3.24%     80.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       383379      2.06%     82.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      2484130     13.36%     96.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite       683159      3.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      18590662                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        2.072662                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              80091                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.004308                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                24156072                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                7609683                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses        7567867                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 22074178                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                11029979                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        10939417                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                    7618278                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    11052053                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numSquashedInsts                      291                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                            645                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                    23495977                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads       3008850                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      1070171                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       779386                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       473996                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return       137253     19.25%     19.25% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect       137144     19.23%     38.48% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect            5      0.00%     38.48% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond       411125     57.66%     96.14% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond        27494      3.86%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total        713033                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch            2      0.07%      0.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return          728     24.59%     24.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect          620     20.95%     45.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect            3      0.10%     45.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond         1424     48.11%     93.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond          177      5.98%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond            6      0.20%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total         2960                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect           39     12.04%     12.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect            2      0.62%     12.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond          257     79.32%     91.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond           21      6.48%     98.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%     98.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond            5      1.54%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total          324                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect           20      6.97%      6.97% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect            2      0.70%      7.67% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond          251     87.46%     95.12% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond           10      3.48%     98.61% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.61% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond            4      1.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total          287                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget       141860     19.90%     19.90% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB       433921     60.86%     80.75% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS       137252     19.25%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total       713033                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch          170     52.47%     52.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return          154     47.53%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total          324                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted           411127                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken       269375                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect              324                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss            60                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.NotTakenMispredicted          170                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu6.branchPred.TakenMispredicted          154                       # Number branches predicted taken but are actually not taken (Count)
system.cpu6.branchPred.BTBLookups              713033                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                 163                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                 466048                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.653614                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted            108                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups             15                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses              15                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return       137253     19.25%     19.25% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect       137144     19.23%     38.48% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect            5      0.00%     38.48% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond       411125     57.66%     96.14% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond        27494      3.86%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total       713033                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return       137253     55.57%     55.57% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect           52      0.02%     55.59% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect            5      0.00%     55.60% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond       109628     44.39%     99.98% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond           35      0.01%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total       246985                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect           39     23.93%     23.93% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%     23.93% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond          103     63.19%     87.12% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond           21     12.88%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total          163                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect           39     23.93%     23.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond          103     63.19%     87.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond           21     12.88%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total          163                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups           15                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses           15                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu6.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.ras.pushes              137877                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops                137876                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes              1351                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used                136525                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct             136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.statistical_corrector.correct       141471                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu6.branchPred.statistical_corrector.wrong       268230                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.longestMatchProviderCorrect        81347                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.altMatchProviderCorrect          149                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderCorrect            4                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu6.branchPred.tage.bimodalProviderCorrect       327913                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWrong          156                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWrong           33                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalAltMatchProviderWrong            3                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu6.branchPred.tage.bimodalProviderWrong           58                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu6.branchPred.tage.altMatchProviderWouldHaveHit           13                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProviderWouldHaveHit           18                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu6.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::2         8893                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::6           21                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::9           65                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::10        13490                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::11         2583                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::12         2419                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::13         2597                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::14         5823                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::15         3276                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::16         2119                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::17         4485                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::18         6556                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::19         2819                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::20          417                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::21         2900                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::22        10157                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::24         4203                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::26         4026                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::28         1688                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::32         2069                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.longestMatchProvider::36         1079                       # TAGE provider for longest match (Count)
system.cpu6.branchPred.tage.altMatchProvider::0         9191                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::2           21                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::6        13553                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::9         5091                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::10         8327                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::11         1021                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::12          924                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::13         2509                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::14         2250                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::15         5902                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::16         5303                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::17         3298                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::18         4778                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::19         6156                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::20         1097                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::21          596                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::22         4184                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::24         3550                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::26         1769                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::28         1086                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::32         1079                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu6.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu6.commit.commitSquashedInsts          85932                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              512                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples      8957005                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     2.061754                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     2.515424                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0        3652914     40.78%     40.78% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        1521040     16.98%     57.76% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         596485      6.66%     64.42% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3        1329439     14.84%     79.27% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         300726      3.36%     82.62% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         359598      4.01%     86.64% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         318768      3.56%     90.20% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         172967      1.93%     92.13% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         705068      7.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total      8957005                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls               136526                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu      7880387     42.67%     42.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult            4      0.00%     42.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv            7      0.00%     42.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       928503      5.03%     47.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu      1092016      5.91%     53.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     53.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt           20      0.00%     53.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc       318625      1.73%     55.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1056600      5.72%     61.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp        54600      0.30%     61.36% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt      1164900      6.31%     67.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     68.26% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      1775100      9.61%     77.87% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.87% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     78.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       600837      3.25%     81.27% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       382384      2.07%     83.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      2394016     12.96%     96.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     18467142                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       705068                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commit.memoryViolations               128                       # Number of memory violations (Cycle)
system.cpu6.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu6.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu6.commit.protStores                  764406                       # [Protean] Number of protected stores (Count)
system.cpu6.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu6.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu6.commit.xmitTaints                  409509                       # [Protean] Number of x-taint primitives (Count)
system.cpu6.commit.predAccess                 2179868                       # [Protean] Correctly predicted access loads (Count)
system.cpu6.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu6.commit.mispredAccess               814985                       # [Protean] Mispredicted access loads (Count)
system.cpu6.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu6.commitStats0.numInsts             9850492                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps              18467142                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP       9850492                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP        18467142                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 0.910560                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 1.098226                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs           4059747                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts          10923401                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts         10856833                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts         2994853                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts        1064894                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass          133      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu      7880387     42.67%     42.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            4      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            7      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd       928503      5.03%     47.70% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu      1092016      5.91%     53.61% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt           20      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc       318625      1.73%     55.34% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd      1056600      5.72%     61.06% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp        54600      0.30%     61.36% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt      1164900      6.31%     67.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     68.26% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.26% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult      1775100      9.61%     77.87% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.87% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     78.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead       600837      3.25%     81.27% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite       382384      2.07%     83.34% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead      2394016     12.96%     96.30% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total     18467142                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu6.decltab0.hits                      572063                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab0.misses                   1682360                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab0.averagePubBytes             1006                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab0.averageBytes                2158                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab0.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab1.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab2.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu6.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu6.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu6.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu6.decltab3.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu6.decode.idleCycles                  700661                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles              5092661                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  1647590                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1527255                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   649                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved              433896                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   61                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              18556019                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  272                       # Number of squashed instructions handled by decode (Count)
system.cpu6.executeStats0.numInsts           18590371                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches          711385                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts        3086133                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts       1066512                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           2.072630                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads       2260333                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites      3593366                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads      17341375                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites     10038506                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads      9846019                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites      6281542                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs          4152645                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads      7228038                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches            571173                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                      7750096                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                   1418                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                 250                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles         1654                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  1212601                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   96                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples           8968816                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             2.070050                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.639108                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                 5106021     56.93%     56.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  339752      3.79%     60.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  267711      2.98%     63.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  329642      3.68%     67.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  286346      3.19%     70.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  279650      3.12%     73.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                 2359694     26.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total             8968816                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts              9904310                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            1.104226                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches            713033                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.079496                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles      1216107                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      649                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    429984                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                   42009                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              18553332                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 3008850                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                1070171                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   12                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                    38576                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents           140                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect             4                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          306                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 310                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                18507670                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               18507284                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 13928969                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 23590364                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       2.063366                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.590452                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                     749893                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu6.lsq0.squashedLoads                  13997                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                140                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                  5277                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads               81814                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean             9.091924                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev           28.633960                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               2803818     93.62%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                   4      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                   6      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                  38      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49               81886      2.73%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                  43      0.00%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                  31      0.00%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  20      0.00%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               25095      0.84%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                1111      0.04%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109               132      0.00%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             27085      0.90%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                13      0.00%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139               202      0.01%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149                86      0.00%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159               313      0.01%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169                26      0.00%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179               502      0.02%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             22014      0.74%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             32372      1.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows               5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value             409                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu6.lsq0.proteanUnprotUnprotForwards       136385                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu6.lsq0.proteanProtUnprotForwards       108988                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu6.lsq0.proteanProtProtForwards       395535                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu6.lsq0.proteanUnprotProtForwards       108985                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu6.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu6.lsq0.delayedWritebackTicks    12485936218                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu6.lsq0.delayedWritebackCount        1711638                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                3086135                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                1066513                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                       27                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                       11                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                1212861                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      286                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   649                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1278161                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                1686497                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  2563592                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles              3439917                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              18554335                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                36710                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               3101111                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.fullRegistersEvents             30                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands           21966124                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   46186921                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                 9786280                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 17419025                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             21865037                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                  101087                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  6411369                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        26804907                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       37117977                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                 9850492                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  18467142                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                         9150150                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              0.927115                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              1.078615                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       18759628                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                   12192                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      18748602                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    21                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined              218178                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined           309650                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                177                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples            9149435                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              2.049154                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.901695                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                  1937033     21.17%     21.17% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  2563181     28.01%     49.19% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  1810468     19.79%     68.97% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   975960     10.67%     79.64% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   779851      8.52%     88.16% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   453302      4.95%     93.12% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   303898      3.32%     96.44% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   178633      1.95%     98.39% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                   147109      1.61%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total              9149435                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  25393     27.98%     27.98% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     27.98% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     27.98% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     27.98% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     27.98% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     27.98% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     27.98% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     27.98% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     27.98% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     27.98% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     27.98% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     27.98% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     27.98% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     8      0.01%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     27.99% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult             114      0.13%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     28.12% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                    16      0.02%     28.14% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                23914     26.35%     54.49% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead            36700     40.45%     94.94% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite            4595      5.06%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass         2564      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu      8021487     42.78%     42.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult            4      0.00%     42.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv            8      0.00%     42.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       937934      5.00%     47.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     47.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     47.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     47.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     47.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     47.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     47.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     47.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu      1099834      5.87%     53.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     53.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt           28      0.00%     53.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc       317233      1.69%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1049826      5.60%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt      1164156      6.21%     67.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv       109244      0.58%     68.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      1767843      9.43%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt        27352      0.15%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     77.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       618109      3.30%     80.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       400253      2.13%     83.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      2494308     13.30%     96.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite       683819      3.65%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      18748602                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        2.048994                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              90740                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.004840                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                24630091                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                7804591                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses        7713338                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 22107309                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                11185543                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        10947923                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                    7762416                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    11074362                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numSquashedInsts                     2054                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                             50                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                            715                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                    23500589                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads       3037667                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      1089475                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       755010                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       387498                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return       140153     19.12%     19.12% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect       140174     19.12%     38.24% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect            5      0.00%     38.24% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond       425269     58.01%     96.25% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond        27492      3.75%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total        733105                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch            2      0.02%      0.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return         1628     20.27%     20.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect         1650     20.54%     40.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect            3      0.04%     40.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond         4568     56.87%     97.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond          175      2.18%     99.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     99.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond            6      0.07%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total         8032                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            7      0.83%      0.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect           41      4.88%      5.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect            2      0.24%      5.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond          765     90.96%     96.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond           21      2.50%     99.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     99.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond            5      0.59%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total          841                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return       138525     19.10%     19.10% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect       138524     19.10%     38.21% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect            2      0.00%     38.21% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond       420701     58.02%     96.23% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond        27317      3.77%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total       725073                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect           22      2.76%      2.76% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect            2      0.25%      3.01% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond          759     95.23%     98.24% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond           10      1.25%     99.50% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.50% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond            4      0.50%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total          797                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget       149247     20.36%     20.36% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB       443706     60.52%     80.88% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS       140152     19.12%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total       733105                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch          322     38.29%     38.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return          512     60.88%     99.17% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            7      0.83%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total          841                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted           425271                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken       276135                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect              841                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss            62                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.NotTakenMispredicted          329                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu7.branchPred.TakenMispredicted          512                       # Number branches predicted taken but are actually not taken (Count)
system.cpu7.branchPred.BTBLookups              733105                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                 315                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                 556367                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.758919                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted            114                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups             15                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses              15                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return       140153     19.12%     19.12% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect       140174     19.12%     38.24% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect            5      0.00%     38.24% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond       425269     58.01%     96.25% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond        27492      3.75%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total       733105                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return        58909     33.33%     33.33% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect           55      0.03%     33.36% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect            5      0.00%     33.37% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond       117723     66.61%     99.98% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond           34      0.02%     99.99% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond           10      0.01%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total       176738                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect           41     13.02%     13.02% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%     13.02% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond          253     80.32%     93.33% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond           21      6.67%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total          315                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect           41     13.02%     13.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond          253     80.32%     93.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond           21      6.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total          315                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups           15                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses           15                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords           22                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.loop_predictor.used        14742                       # Number of times the loop predictor is the provider. (Count)
system.cpu7.branchPred.loop_predictor.correct        14742                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.ras.pushes              141807                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops                141806                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes              3281                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used                138525                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct             138525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.statistical_corrector.correct       147619                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu7.branchPred.statistical_corrector.wrong       273082                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.longestMatchProviderCorrect        87635                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.altMatchProviderCorrect          224                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderCorrect            9                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu7.branchPred.tage.bimodalProviderCorrect       317303                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWrong           58                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWrong          130                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalAltMatchProviderWrong            3                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu7.branchPred.tage.bimodalProviderWrong           65                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu7.branchPred.tage.altMatchProviderWouldHaveHit           11                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProviderWouldHaveHit           19                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu7.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::2         4329                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::6         3863                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::9          280                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::10         5396                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::11         1474                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::12         2378                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::13         3660                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::14         5575                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::15         3000                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::16         4386                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::17         5508                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::18         2507                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::19         7386                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::20         8455                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::21        17352                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::22         2286                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::24         3688                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::26         3478                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::28          801                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::32         1590                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.longestMatchProvider::36          655                       # TAGE provider for longest match (Count)
system.cpu7.branchPred.tage.altMatchProvider::0         4360                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::2         3832                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::6         5673                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::9         2318                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::10         8272                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::11         3024                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::12         4885                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::13         5619                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::14          913                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::15         4668                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::16            6                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::17        19206                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::18         9123                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::19         7608                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::20          232                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::21         2087                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::22         1982                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::24         1396                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::26         1005                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::28         1183                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::32          655                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu7.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu7.commit.commitSquashedInsts         217930                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls          12015                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts             1012                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples      9120746                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     2.034224                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     2.512074                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0        3786446     41.51%     41.51% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        1541656     16.90%     58.42% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         602354      6.60%     65.02% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3        1323382     14.51%     79.53% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         302667      3.32%     82.85% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         359983      3.95%     86.80% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         317656      3.48%     90.28% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         172203      1.89%     92.17% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         714399      7.83%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total      9120746                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls               138526                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass         2133      0.01%      0.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu      7959887     42.90%     42.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult            4      0.00%     42.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv            7      0.00%     42.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       928503      5.00%     47.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     47.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     47.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     47.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     47.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     47.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     47.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     47.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.92% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu      1094016      5.90%     53.81% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     53.81% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt           20      0.00%     53.81% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc       316625      1.71%     55.52% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     55.52% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.52% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.52% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     55.52% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.52% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     55.52% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     55.52% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1049600      5.66%     61.18% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.18% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     61.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt      1162900      6.27%     67.74% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     68.33% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.33% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      1767100      9.52%     77.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     78.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       614837      3.31%     81.31% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       397384      2.14%     83.46% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      2387016     12.87%     96.32% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       682510      3.68%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     18553642                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       714399                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commit.memoryViolations               132                       # Number of memory violations (Cycle)
system.cpu7.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu7.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu7.commit.protStores                  766406                       # [Protean] Number of protected stores (Count)
system.cpu7.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu7.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu7.commit.xmitTaints                  415509                       # [Protean] Number of x-taint primitives (Count)
system.cpu7.commit.predAccess                 2175869                       # [Protean] Correctly predicted access loads (Count)
system.cpu7.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu7.commit.mispredAccess               825984                       # [Protean] Mispredicted access loads (Count)
system.cpu7.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu7.commitStats0.numInsts             9869492                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps              18553642                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP       9869492                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP        18553642                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 0.927115                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 1.078615                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs           4081747                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts          10898401                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts         10958333                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts         3001853                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts        1079894                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass         2133      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu      7959887     42.90%     42.91% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            4      0.00%     42.91% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            7      0.00%     42.91% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd       928503      5.00%     47.92% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     47.92% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     47.92% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     47.92% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.92% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     47.92% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     47.92% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.92% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0      0.00%     47.92% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.92% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu      1094016      5.90%     53.81% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt           20      0.00%     53.81% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc       316625      1.71%     55.52% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     55.52% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.52% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.52% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     55.52% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.52% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     55.52% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.52% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd      1049600      5.66%     61.18% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.18% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     61.47% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt      1162900      6.27%     67.74% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     68.33% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.33% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult      1767100      9.52%     77.85% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.85% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.85% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     78.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead       614837      3.31%     81.31% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite       397384      2.14%     83.46% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead      2387016     12.87%     96.32% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite       682510      3.68%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total     18553642                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl       725073                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl       586542                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl       138531                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl       420701                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl       304372                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall       138526                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn       138525                       # Class of control type instructions committed (Count)
system.cpu7.decltab0.hits                      611975                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab0.misses                   1692276                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab0.averagePubBytes             1027                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab0.averageBytes                2236                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab0.averageSamples                91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab1.averageSamples                91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab2.averageSamples                91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu7.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu7.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu7.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu7.decltab3.averageSamples                91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu7.decode.idleCycles                  751384                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles              5166560                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  1734712                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1495627                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                  1152                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved              442973                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   63                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              18784101                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  277                       # Number of squashed instructions handled by decode (Count)
system.cpu7.executeStats0.numInsts           18746548                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches          729003                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts        3111767                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts       1083822                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           2.048769                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads       2324227                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites      3645586                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads      17318315                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites     10047731                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads      9994462                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites      6369967                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs          4195589                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads      7317014                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites        11001                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches            583858                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                      7911791                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                   2428                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                 235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         1547                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  1230630                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                  279                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples           9149435                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             2.055522                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.638603                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                 5243600     57.31%     57.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  357146      3.90%     61.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  236920      2.59%     63.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  355353      3.88%     67.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  269915      2.95%     70.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  288848      3.16%     73.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                 2397653     26.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total             9149435                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts             10004011                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            1.093317                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches            733105                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.080119                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles      1234648                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                     1152                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    432057                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                   51572                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              18771820                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 3037667                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                1089475                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                12168                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                    46538                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents           136                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect            11                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          293                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 304                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                18661632                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               18661261                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 13997801                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 23700219                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       2.039449                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.590619                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4704                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                     726235                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu7.lsq0.squashedLoads                  35814                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                136                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                  9581                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads               81278                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           3001853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean             9.574763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev           30.728861                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               2811699     93.67%     93.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                 144      0.00%     93.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                  12      0.00%     93.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                2174      0.07%     93.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49               80734      2.69%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                  40      0.00%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                  49      0.00%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                  11      0.00%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                6009      0.20%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  78      0.00%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109               151      0.01%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             26579      0.89%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                14      0.00%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                57      0.00%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149                54      0.00%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159               194      0.01%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169               253      0.01%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             13494      0.45%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             34425      1.15%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             25502      0.85%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209                 9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219                10      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229                82      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239                51      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows              11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value             612                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             3001853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu7.lsq0.proteanUnprotUnprotForwards       136815                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu7.lsq0.proteanProtUnprotForwards       109394                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu7.lsq0.proteanProtProtForwards       394545                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu7.lsq0.proteanUnprotProtForwards        85481                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu7.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu7.lsq0.delayedWritebackTicks    12307254283                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu7.lsq0.delayedWritebackCount        1703638                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                3111769                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                1083823                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                       27                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                       10                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                1230874                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      270                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                  1152                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1317525                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                1691796                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles        194806                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  2626088                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles              3318068                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              18778594                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                18421                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               2977708                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.fullRegistersEvents             30                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands           22226523                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   46768823                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                 9957107                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 17525594                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             21975537                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                  250986                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                  11157                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing              11157                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  6258327                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        27177828                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       37571843                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                 9869492                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  18553642                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                         9189808                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                              0.930285                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              1.074940                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       18624174                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                   16844                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      18679200                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                     6                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined               45376                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined            51619                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 29                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples            9189494                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              2.032669                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.632170                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                  1526764     16.61%     16.61% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                  2493111     27.13%     43.74% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  2174238     23.66%     67.40% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                  1425261     15.51%     82.91% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                   864318      9.41%     92.32% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   365688      3.98%     96.30% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   182588      1.99%     98.29% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                    79618      0.87%     99.15% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                    77908      0.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total              9189494                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                    221      0.68%      0.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                 10395     31.97%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMatMultAcc              0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     32.65% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt               35      0.11%     32.76% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     32.76% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     32.76% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               6      0.02%     32.78% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     32.78% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMatMultAcc            0      0.00%     32.78% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt            7260     22.33%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%     55.10% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                   354      1.09%     56.19% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                 2312      7.11%     63.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead             8741     26.88%     90.19% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite            3191      9.81%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass         3165      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu      8014372     42.91%     42.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult            4      0.00%     42.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv            7      0.00%     42.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd       930438      4.98%     47.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     47.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     47.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     47.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     47.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     47.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     47.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0      0.00%     47.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu      1095595      5.87%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt           22      0.00%     53.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc       315939      1.69%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     55.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd      1051971      5.63%     61.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt      1162223      6.22%     67.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv       109270      0.58%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult      1763290      9.44%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt        27370      0.15%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead       622028      3.33%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite       404322      2.16%     83.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead      2441226     13.07%     96.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite       683358      3.66%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      18679200                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        2.032600                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              32515                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.001741                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                24628949                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                7742428                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses        7717431                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                 21951466                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                10944045                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses        10906107                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                    7718003                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                    10990547                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numSquashedInsts                      454                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.timesIdled                             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                            314                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                    17276006                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.MemDepUnit__0.insertedLoads       3010202                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores      1089453                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads       424547                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores       188550                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::Return       139876     19.06%     19.07% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallDirect       139832     19.06%     38.12% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::CallIndirect            6      0.00%     38.12% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectCond       426493     58.13%     96.25% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::DirectUncond        27469      3.74%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu8.branchPred.lookups_0::total        733688                       # Number of BP lookups (Count)
system.cpu8.branchPred.squashes_0::NoBranch            2      0.08%      0.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::Return          551     21.07%     21.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallDirect          508     19.43%     40.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::CallIndirect            4      0.15%     40.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectCond         1392     53.23%     93.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::DirectUncond          152      5.81%     99.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectCond            0      0.00%     99.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::IndirectUncond            6      0.23%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.squashes_0::total         2615                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu8.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::Return            5      1.21%      1.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallDirect           38      9.22%     10.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::CallIndirect            2      0.49%     10.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectCond          341     82.77%     93.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::DirectUncond           21      5.10%     98.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectCond            0      0.00%     98.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::IndirectUncond            5      1.21%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.corrected_0::total          412                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu8.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu8.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::Return       139325     19.06%     19.06% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallDirect       139324     19.06%     38.12% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::CallIndirect            2      0.00%     38.12% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectCond       425101     58.15%     96.26% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::DirectUncond        27317      3.74%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu8.branchPred.committed_0::total       731073                       # Number of branches finally committed  (Count)
system.cpu8.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallDirect           22      5.88%      5.88% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::CallIndirect            2      0.53%      6.42% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectCond          336     89.84%     96.26% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::DirectUncond           10      2.67%     98.93% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.93% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::IndirectUncond            4      1.07%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.mispredicted_0::total          374                       # Number of committed branches that were mispredicted. (Count)
system.cpu8.branchPred.targetProvider_0::NoTarget       154415     21.05%     21.05% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::BTB       439398     59.89%     80.94% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::RAS       139875     19.06%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetProvider_0::total       733688                       # The component providing the target for taken branches (Count)
system.cpu8.branchPred.targetWrong_0::NoBranch          316     76.70%     76.70% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::Return           91     22.09%     98.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallDirect            5      1.21%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.targetWrong_0::total          412                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu8.branchPred.condPredicted           426495                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condPredictedTaken       272202                       # Number of conditional branches predicted as taken (Count)
system.cpu8.branchPred.condIncorrect              412                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.predTakenBTBMiss            59                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu8.branchPred.NotTakenMispredicted          321                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu8.branchPred.TakenMispredicted           91                       # Number branches predicted taken but are actually not taken (Count)
system.cpu8.branchPred.BTBLookups              733688                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                 309                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                 554710                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.756057                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.BTBMispredicted            110                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu8.branchPred.indirectLookups             16                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses              16                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu8.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::Return       139876     19.06%     19.07% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallDirect       139832     19.06%     38.12% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::CallIndirect            6      0.00%     38.12% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectCond       426493     58.13%     96.25% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::DirectUncond        27469      3.74%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.lookups::total       733688                       # Number of BTB lookups (Count)
system.cpu8.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::Return        59229     33.09%     33.09% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallDirect           59      0.03%     33.13% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::CallIndirect            6      0.00%     33.13% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectCond       119637     66.84%     99.97% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::DirectUncond           35      0.02%     99.99% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectCond            0      0.00%     99.99% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::IndirectUncond           10      0.01%    100.00% # Number of BTB misses (Count)
system.cpu8.branchPred.btb.misses::total       178978                       # Number of BTB misses (Count)
system.cpu8.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallDirect           38     12.30%     12.30% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::CallIndirect            0      0.00%     12.30% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectCond          250     80.91%     93.20% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::DirectUncond           21      6.80%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu8.branchPred.btb.updates::total          309                       # Number of BTB updates (Count)
system.cpu8.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallDirect           38     12.30%     12.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectCond          250     80.91%     93.20% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::DirectUncond           21      6.80%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.mispredict::total          309                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu8.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu8.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu8.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu8.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu8.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu8.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu8.branchPred.loop_predictor.used        25389                       # Number of times the loop predictor is the provider. (Count)
system.cpu8.branchPred.loop_predictor.correct        25389                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.ras.pushes              140389                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu8.branchPred.ras.pops                140388                       # Number of times a PC was poped from the RAS (Count)
system.cpu8.branchPred.ras.squashes              1063                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu8.branchPred.ras.used                139325                       # Number of times the RAS is the provider (Count)
system.cpu8.branchPred.ras.correct             139325                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu8.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.statistical_corrector.correct       153567                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu8.branchPred.statistical_corrector.wrong       271534                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.longestMatchProviderCorrect        84319                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.altMatchProviderCorrect          235                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderCorrect            4                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu8.branchPred.tage.bimodalProviderCorrect       314794                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWrong          194                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWrong           69                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu8.branchPred.tage.bimodalProviderWrong           76                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu8.branchPred.tage.altMatchProviderWouldHaveHit           22                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProviderWouldHaveHit           24                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu8.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::2          399                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::6         1286                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::9          937                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::10         5542                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::11          525                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::12         2943                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::13         3643                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::14         1607                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::15        12014                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::16         7395                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::17         4986                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::18         1821                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::19         7876                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::20         9031                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::21         3204                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::22        10226                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::24         4358                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::26         2073                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::28         1567                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::32         2437                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.longestMatchProvider::36          947                       # TAGE provider for longest match (Count)
system.cpu8.branchPred.tage.altMatchProvider::0          405                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::2         1282                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::6         6463                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::9         2454                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::10         4456                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::11         5633                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::12         5713                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::13         9671                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::14          336                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::15         5829                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::16         6374                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::17         9348                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::18         5283                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::19         9341                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::20         3643                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::21         1956                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::22          896                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::24         1778                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::26         2026                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::28          983                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::32          947                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu8.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu8.clk_domain.clock                      400                       # Clock period in ticks (Tick)
system.cpu8.commit.commitSquashedInsts          45261                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls          16815                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts              536                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples      9183276                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     2.024946                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     2.503908                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0        3832963     41.74%     41.74% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        1539110     16.76%     58.50% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         590413      6.43%     64.93% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3        1353051     14.73%     79.66% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         306905      3.34%     83.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         363002      3.95%     86.96% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6         318112      3.46%     90.42% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7         172509      1.88%     92.30% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         707211      7.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total      9183276                       # Number of insts commited each cycle (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu8.commit.functionCalls               139326                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass         2933      0.02%      0.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu      7997687     43.01%     43.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult            4      0.00%     43.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv            7      0.00%     43.02% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd       927903      4.99%     48.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     48.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     48.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     48.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     48.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     48.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     48.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     48.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0      0.00%     48.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     48.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu      1094816      5.89%     53.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     53.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt           20      0.00%     53.90% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc       315625      1.70%     55.60% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     55.60% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.60% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.60% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     55.60% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.60% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     55.60% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     55.60% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd      1051800      5.66%     61.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp        54600      0.29%     61.55% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt      1161900      6.25%     67.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     68.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult      1762700      9.48%     77.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.86% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead       620437      3.34%     81.35% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       403384      2.17%     83.52% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      2382816     12.81%     96.33% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite       682510      3.67%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     18595642                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       707211                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.commit.memoryViolations                73                       # Number of memory violations (Cycle)
system.cpu8.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu8.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu8.commit.protStores                  767206                       # [Protean] Number of protected stores (Count)
system.cpu8.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu8.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu8.commit.xmitTaints                  417909                       # [Protean] Number of x-taint primitives (Count)
system.cpu8.commit.predAccess                 2169066                       # [Protean] Correctly predicted access loads (Count)
system.cpu8.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu8.commit.mispredAccess               834187                       # [Protean] Mispredicted access loads (Count)
system.cpu8.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu8.commitStats0.numInsts             9878492                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps              18595642                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP       9878492                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP        18595642                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi                 0.930285                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 1.074940                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs           4089147                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts          10895801                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts         10997333                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts         3003253                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts        1085894                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass         2933      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu      7997687     43.01%     43.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            4      0.00%     43.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            7      0.00%     43.02% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd       927903      4.99%     48.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0      0.00%     48.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0      0.00%     48.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0      0.00%     48.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     48.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0      0.00%     48.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0      0.00%     48.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0      0.00%     48.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0      0.00%     48.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     48.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu      1094816      5.89%     53.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0      0.00%     53.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt           20      0.00%     53.90% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc       315625      1.70%     55.60% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0      0.00%     55.60% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.60% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.60% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0      0.00%     55.60% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.60% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0      0.00%     55.60% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.60% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd      1051800      5.66%     61.26% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp        54600      0.29%     61.55% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt      1161900      6.25%     67.80% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     68.38% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.38% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult      1762700      9.48%     77.86% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.86% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead       620437      3.34%     81.35% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite       403384      2.17%     83.52% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead      2382816     12.81%     96.33% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite       682510      3.67%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total     18595642                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedControl::IsControl       731073                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsDirectControl       591742                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsIndirectControl       139331                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCondControl       425101                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsUncondControl       305972                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsCall       139326                       # Class of control type instructions committed (Count)
system.cpu8.commitStats0.committedControl::IsReturn       139325                       # Class of control type instructions committed (Count)
system.cpu8.decltab0.hits                      641579                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab0.misses                   1747236                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab0.averagePubBytes              865                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab0.averageBytes                2090                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab0.averageSamples                91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab1.averageSamples                91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab2.averageSamples                91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu8.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu8.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu8.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu8.decltab3.averageSamples                91                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu8.decode.idleCycles                  997901                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles              5083265                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                      770                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles              3106941                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                   617                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved              439207                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                   59                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              18644428                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                  132                       # Number of squashed instructions handled by decode (Count)
system.cpu8.executeStats0.numInsts           18678746                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches          732553                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts        3063168                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts       1087650                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate           2.032550                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numCCRegReads       2340328                       # Number of times the CC registers were read (Count)
system.cpu8.executeStats0.numCCRegWrites      3657586                       # Number of times the CC registers were written (Count)
system.cpu8.executeStats0.numFpRegReads      17293502                       # Number of times the floating registers were read (Count)
system.cpu8.executeStats0.numFpRegWrites     10004934                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numIntRegReads      9970855                       # Number of times the integer registers were read (Count)
system.cpu8.executeStats0.numIntRegWrites      6358055                       # Number of times the integer registers were written (Count)
system.cpu8.executeStats0.numMemRefs          4150818                       # Number of memory refs (Count)
system.cpu8.executeStats0.numMiscRegReads      7260084                       # Number of times the Misc registers were read (Count)
system.cpu8.executeStats0.numMiscRegWrites        15401                       # Number of times the Misc registers were written (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetch.predictedBranches            579273                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                      7965446                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                   1352                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                 186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles         1265                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.cacheLines                  1218915                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                   99                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples           9189494                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             2.030286                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.564019                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                 5100167     55.50%     55.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                  401125      4.37%     59.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                  370070      4.03%     63.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                  431013      4.69%     68.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  346636      3.77%     72.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                  406447      4.42%     76.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                 2134036     23.22%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total             9189494                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetchStats0.numInsts              9910705                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate            1.078445                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.numBranches            733688                       # Number of branches fetched (Count)
system.cpu8.fetchStats0.branchRate           0.079837                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.icacheStallCycles      1221921                       # ICache total stall cycles (Cycle)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                      617                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                      5601                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              18641018                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                  42                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 3010202                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                1089453                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                16822                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents            79                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect             8                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect          239                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                 247                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                18623773                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               18623538                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 13277018                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 22004556                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       2.026543                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.603376                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                     620469                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu8.lsq0.squashedLoads                   6949                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                  13                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                 79                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                  3559                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads               53881                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           3003253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean             7.370018                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev           19.512602                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9               2814338     93.71%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                2296      0.08%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                1003      0.03%     93.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                 757      0.03%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49               80583      2.68%     96.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59               15373      0.51%     97.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                2641      0.09%     97.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                8567      0.29%     97.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                1701      0.06%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                9841      0.33%     97.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109             16549      0.55%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119             12635      0.42%     98.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129             36925      1.23%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139                23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows               1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value             341                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             3003253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu8.lsq0.proteanUnprotUnprotForwards       110291                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu8.lsq0.proteanProtUnprotForwards        91952                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu8.lsq0.proteanProtProtForwards       334029                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu8.lsq0.proteanUnprotProtForwards        84197                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu8.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu8.lsq0.delayedWritebackTicks    11967797615                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu8.lsq0.delayedWritebackCount        1698840                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                3063170                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                1087651                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                       65                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                       15                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                1219110                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                      232                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                   617                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                 1935076                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                 620419                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles        246484                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  2031243                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles              4355655                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              18642703                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents               647690                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.renamedOperands           22083198                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   46464322                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                 9926805                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                 17322406                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             22023137                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                   60061                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                  15412                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing              15411                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  8887852                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        27116877                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       37288025                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                 9878492                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  18595642                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                         8953136                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                              0.908958                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              1.100161                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       18484009                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                      33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      18533507                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                     6                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined               18400                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined            17440                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 18                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples            8952868                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              2.070120                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.619061                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                  1269897     14.18%     14.18% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                  2567670     28.68%     42.86% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                  2194573     24.51%     67.38% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                  1397314     15.61%     82.98% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   845149      9.44%     92.42% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   330141      3.69%     96.11% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   165385      1.85%     97.96% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   100774      1.13%     99.08% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                    81965      0.92%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total              8952868                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                  13410     32.51%     32.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     32.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     32.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%     32.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     32.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%     32.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     32.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     32.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     32.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     32.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     32.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%     32.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     32.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                 12952     31.40%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMatMultAcc              0      0.00%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     63.91% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt               11      0.03%     63.93% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     63.93% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     63.93% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               3      0.01%     63.94% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     63.94% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMatMultAcc            0      0.00%     63.94% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt            7681     18.62%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0      0.00%     82.56% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                    48      0.12%     82.68% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                 2134      5.17%     87.85% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             1376      3.34%     91.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite            3635      8.81%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass          352      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu      7886905     42.55%     42.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult            4      0.00%     42.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv            7      0.00%     42.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       929580      5.02%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu      1092388      5.89%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt           22      0.00%     53.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc       318751      1.72%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     55.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd      1056083      5.70%     60.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp        54600      0.29%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt      1165021      6.29%     67.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv       109249      0.59%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult      1775335      9.58%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt        27348      0.15%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead       601718      3.25%     81.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       382843      2.07%     83.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead      2450281     13.22%     96.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite       683020      3.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      18533507                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        2.070058                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              41250                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.002226                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                24072468                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                7562630                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses        7551464                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                 21988670                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                10939883                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses        10926525                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                    7567241                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                    11007164                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numSquashedInsts                      279                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                            268                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                    17279067                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.MemDepUnit__0.insertedLoads       2997742                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores      1066521                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads       456465                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores       234305                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups_0::NoBranch            2      0.00%      0.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::Return       136737     19.22%     19.22% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallDirect       136793     19.23%     38.45% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::CallIndirect            6      0.00%     38.45% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectCond       410448     57.69%     96.14% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::DirectUncond        27444      3.86%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::IndirectUncond           10      0.00%    100.00% # Number of BP lookups (Count)
system.cpu9.branchPred.lookups_0::total        711440                       # Number of BP lookups (Count)
system.cpu9.branchPred.squashes_0::NoBranch            2      0.15%      0.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::Return          212     15.51%     15.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallDirect          269     19.68%     35.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::CallIndirect            4      0.29%     35.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectCond          747     54.65%     90.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::DirectUncond          127      9.29%     99.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectCond            0      0.00%     99.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::IndirectUncond            6      0.44%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.squashes_0::total         1367                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu9.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallDirect           36     17.14%     17.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::CallIndirect            2      0.95%     18.10% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectCond          146     69.52%     87.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::DirectUncond           21     10.00%     97.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectCond            0      0.00%     97.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::IndirectUncond            5      2.38%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.corrected_0::total          210                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu9.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu9.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::Return       136525     19.23%     19.23% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallDirect       136524     19.23%     38.45% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::CallIndirect            2      0.00%     38.45% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectCond       409701     57.70%     96.15% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::DirectUncond        27317      3.85%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::IndirectUncond            4      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu9.branchPred.committed_0::total       710073                       # Number of branches finally committed  (Count)
system.cpu9.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallDirect           20     11.30%     11.30% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::CallIndirect            2      1.13%     12.43% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectCond          141     79.66%     92.09% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::DirectUncond           10      5.65%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.74% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::IndirectUncond            4      2.26%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.mispredicted_0::total          177                       # Number of committed branches that were mispredicted. (Count)
system.cpu9.branchPred.targetProvider_0::NoTarget       141679     19.91%     19.91% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::BTB       433025     60.87%     80.78% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::RAS       136736     19.22%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetProvider_0::total       711440                       # The component providing the target for taken branches (Count)
system.cpu9.branchPred.targetWrong_0::NoBranch          158     75.24%     75.24% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::Return           52     24.76%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.targetWrong_0::total          210                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu9.branchPred.condPredicted           410450                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condPredictedTaken       268887                       # Number of conditional branches predicted as taken (Count)
system.cpu9.branchPred.condIncorrect              210                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.predTakenBTBMiss            57                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu9.branchPred.NotTakenMispredicted          158                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu9.branchPred.TakenMispredicted           52                       # Number branches predicted taken but are actually not taken (Count)
system.cpu9.branchPred.BTBLookups              711440                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                 151                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                 464962                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.653551                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.BTBMispredicted            104                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu9.branchPred.indirectLookups             16                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses              16                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu9.branchPred.btb.lookups::NoBranch            2      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::Return       136737     19.22%     19.22% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallDirect       136793     19.23%     38.45% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::CallIndirect            6      0.00%     38.45% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectCond       410448     57.69%     96.14% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::DirectUncond        27444      3.86%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::IndirectUncond           10      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.lookups::total       711440                       # Number of BTB lookups (Count)
system.cpu9.branchPred.btb.misses::NoBranch            2      0.00%      0.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::Return       136737     55.48%     55.48% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallDirect           54      0.02%     55.50% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::CallIndirect            6      0.00%     55.50% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectCond       109633     44.48%     99.98% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::DirectUncond           36      0.01%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::IndirectUncond           10      0.00%    100.00% # Number of BTB misses (Count)
system.cpu9.branchPred.btb.misses::total       246478                       # Number of BTB misses (Count)
system.cpu9.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallDirect           36     23.84%     23.84% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::CallIndirect            0      0.00%     23.84% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectCond           94     62.25%     86.09% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::DirectUncond           21     13.91%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu9.branchPred.btb.updates::total          151                       # Number of BTB updates (Count)
system.cpu9.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallDirect           36     23.84%     23.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::CallIndirect            0      0.00%     23.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectCond           94     62.25%     86.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::DirectUncond           21     13.91%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.mispredict::total          151                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu9.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.branchPred.indirectBranchPred.lookups           16                       # Number of lookups (Count)
system.cpu9.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu9.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
system.cpu9.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu9.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu9.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu9.branchPred.loop_predictor.used        25389                       # Number of times the loop predictor is the provider. (Count)
system.cpu9.branchPred.loop_predictor.correct        25389                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.ras.pushes              137011                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu9.branchPred.ras.pops                137010                       # Number of times a PC was poped from the RAS (Count)
system.cpu9.branchPred.ras.squashes               485                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu9.branchPred.ras.used                136525                       # Number of times the RAS is the provider (Count)
system.cpu9.branchPred.ras.correct             136525                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu9.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.statistical_corrector.correct       141197                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu9.branchPred.statistical_corrector.wrong       268504                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.longestMatchProviderCorrect        55235                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.altMatchProviderCorrect           76                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderCorrect            4                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu9.branchPred.tage.bimodalProviderCorrect       328803                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWrong           56                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWrong           24                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu9.branchPred.tage.bimodalProviderWrong           58                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu9.branchPred.tage.altMatchProviderWouldHaveHit           12                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProviderWouldHaveHit           10                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu9.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::2            1                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::6           49                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::9           36                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::10           44                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::11         7607                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::12          108                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::13         2181                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::14           44                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::15        10044                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::16         2027                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::17         3633                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::18         3230                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::19          501                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::20         7940                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::21         2071                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::22         7930                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::24         3071                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::26         1883                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::28          501                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::31            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::32         1788                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::33            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::34            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::35            0                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.longestMatchProvider::36          702                       # TAGE provider for longest match (Count)
system.cpu9.branchPred.tage.altMatchProvider::0           99                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::2           48                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::6           75                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::9         5243                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::10         4568                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::11        10177                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::12            6                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::13         2012                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::14          107                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::15         7753                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::16         4488                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::17         2070                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::18         8455                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::19          996                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::20         4010                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::21         1005                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::22         1382                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::24          503                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::26         1393                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::28          396                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::31            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::32          605                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::33            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::34            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::35            0                       # TAGE provider for alt match (Count)
system.cpu9.branchPred.tage.altMatchProvider::36            0                       # TAGE provider for alt match (Count)
system.cpu9.commit.commitSquashedInsts          18279                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls             15                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts              342                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples      8950147                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     2.063166                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     2.515342                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0        3646403     40.74%     40.74% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1        1520210     16.99%     57.73% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         595976      6.66%     64.39% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3        1330708     14.87%     79.25% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         300914      3.36%     82.62% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         359890      4.02%     86.64% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6         318628      3.56%     90.20% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7         172862      1.93%     92.13% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         704556      7.87%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total      8950147                       # Number of insts commited each cycle (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         10                       # Number of memory barriers committed (Count)
system.cpu9.commit.functionCalls               136526                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu      7879487     42.67%     42.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult            4      0.00%     42.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv            7      0.00%     42.67% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       928503      5.03%     47.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu      1092016      5.91%     53.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     53.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt           20      0.00%     53.61% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc       318625      1.73%     55.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     55.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd      1056000      5.72%     61.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp        54600      0.30%     61.35% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt      1164900      6.31%     67.66% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv       109200      0.59%     68.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult      1775100      9.61%     77.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.87% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0      0.00%     78.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead       600837      3.25%     81.27% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       382384      2.07%     83.34% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead      2394016     12.96%     96.30% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     18465642                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       704556                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.commit.memoryViolations                69                       # Number of memory violations (Cycle)
system.cpu9.commit.stalledBranchMispredicts            0                       # Number of delayed branch squashes (Cycle)
system.cpu9.commit.stalledMemoryViolations            0                       # Number of delayed memory violation squashes (Cycle)
system.cpu9.commit.protStores                  764406                       # [Protean] Number of protected stores (Count)
system.cpu9.commit.regTaints                        0                       # [Protean] Number of r-taint primitives (Count)
system.cpu9.commit.memTaints                        0                       # [Protean] Number of m-taint primitives (Count)
system.cpu9.commit.xmitTaints                  409509                       # [Protean] Number of x-taint primitives (Count)
system.cpu9.commit.predAccess                 2180056                       # [Protean] Correctly predicted access loads (Count)
system.cpu9.commit.predNoAccess                     0                       # [Protean] Correctly predicted no-access loads (Count)
system.cpu9.commit.mispredAccess               814797                       # [Protean] Mispredicted access loads (Count)
system.cpu9.commit.mispredNoAccess                  0                       # [Protean] Mispredicted no-access loads (Count)
system.cpu9.commitStats0.numInsts             9849892                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps              18465642                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP       9849892                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP        18465642                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi                 0.908958                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 1.100161                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs           4059747                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts          10922201                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts         10856533                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts         2994853                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts        1064894                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass          133      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu      7879487     42.67%     42.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            4      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            7      0.00%     42.67% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd       928503      5.03%     47.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.70% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu      1092016      5.91%     53.61% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt           20      0.00%     53.61% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc       318625      1.73%     55.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd      1056000      5.72%     61.06% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp        54600      0.30%     61.35% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt      1164900      6.31%     67.66% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv       109200      0.59%     68.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.25% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult      1775100      9.61%     77.87% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.87% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.87% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt        27300      0.15%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0      0.00%     78.01% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead       600837      3.25%     81.27% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite       382384      2.07%     83.34% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead      2394016     12.96%     96.30% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite       682510      3.70%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total     18465642                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedControl::IsControl       710073                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsDirectControl       573542                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsIndirectControl       136531                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCondControl       409701                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsUncondControl       300372                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsCall       136526                       # Class of control type instructions committed (Count)
system.cpu9.commitStats0.committedControl::IsReturn       136525                       # Class of control type instructions committed (Count)
system.cpu9.decltab0.hits                      604791                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab0.misses                   1738932                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab0.averagePubBytes              762                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab0.averageBytes                1902                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab0.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab1.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab1.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab1.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab1.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab1.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab2.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab2.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab2.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab2.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab2.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decltab3.hits                           0                       # [ProtISA] Number of decltab hits (Unspecified)
system.cpu9.decltab3.misses                         0                       # [ProtISA] Number of decltab misses (Unspecified)
system.cpu9.decltab3.averagePubBytes                0                       # [ProtISA] Average public bytes (Unspecified)
system.cpu9.decltab3.averageBytes                   0                       # [ProtISA] Average total bytes (Unspecified)
system.cpu9.decltab3.averageSamples                89                       # [ProtISA] Number of samples for the averages (Unspecified)
system.cpu9.decode.idleCycles                  985183                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles              4886075                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                      653                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles              3080538                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                   419                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved              432900                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                   57                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              18485466                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                  132                       # Number of squashed instructions handled by decode (Count)
system.cpu9.executeStats0.numInsts           18533228                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches          710849                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts        3051938                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts       1065853                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate           2.070026                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numCCRegReads       2260441                       # Number of times the CC registers were read (Count)
system.cpu9.executeStats0.numCCRegWrites      3591844                       # Number of times the CC registers were written (Count)
system.cpu9.executeStats0.numFpRegReads      17333306                       # Number of times the floating registers were read (Count)
system.cpu9.executeStats0.numFpRegWrites     10025277                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numIntRegReads      9805442                       # Number of times the integer registers were read (Count)
system.cpu9.executeStats0.numIntRegWrites      6266134                       # Number of times the integer registers were written (Count)
system.cpu9.executeStats0.numMemRefs          4117791                       # Number of memory refs (Count)
system.cpu9.executeStats0.numMiscRegReads      7183906                       # Number of times the Misc registers were read (Count)
system.cpu9.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetch.predictedBranches            569761                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                      7739766                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                    952                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                 191                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles         1299                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.cacheLines                  1208339                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                   70                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples           8952868                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             2.065468                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.572686                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                 4904730     54.78%     54.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  393503      4.40%     59.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                  359115      4.01%     63.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  437528      4.89%     68.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  339929      3.80%     71.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                  400547      4.47%     76.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                 2117516     23.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total             8952868                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetchStats0.numInsts              9863612                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate            1.101694                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.numBranches            711440                       # Number of branches fetched (Count)
system.cpu9.fetchStats0.branchRate           0.079463                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.icacheStallCycles      1211136                       # ICache total stall cycles (Cycle)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                      419                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                      2302                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                       0                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              18484042                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                  40                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 2997742                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                1066521                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   11                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                        0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                       0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents            71                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect             3                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect          243                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                 246                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                18478220                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               18477989                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 13219653                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 21946679                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       2.063857                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.602353                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          6400                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                     653636                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.taintedForwLoads                   0                       # Number of loads that forwarded tainted data (Count)
system.cpu9.lsq0.squashedLoads                   2889                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                  12                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                 71                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                  1627                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads               54576                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                     0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean             7.589237                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev           20.250826                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               2803684     93.62%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                  15      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                  93      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                 113      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49               81900      2.73%     96.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59               16930      0.57%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                1389      0.05%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                8045      0.27%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                1114      0.04%     97.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                7399      0.25%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109             19700      0.66%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119             11254      0.38%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129             42931      1.43%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139               261      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value             249                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             2994853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadsFromUnprotPages               0                       # [ProtISA] Loads from unprotected pages. (Unspecified)
system.cpu9.lsq0.proteanUnprotUnprotForwards       112409                       # [ProtISA] Forwards from unprotected store to unprotected load (Unspecified)
system.cpu9.lsq0.proteanProtUnprotForwards        94115                       # [ProtISA] Forwards from protected store to unprotected load (Unspecified)
system.cpu9.lsq0.proteanProtProtForwards       348667                       # [ProtISA] Forwards from protected store to protected store (Unspecified)
system.cpu9.lsq0.proteanUnprotProtForwards        98445                       # [ProtISA] Forwards from unprotected store to protected store (Unspecified)
system.cpu9.lsq0.tptUnprotUnprotForwards            0                       # [Protean] Forwards from unprotected store with no prior taint primitives to unprotected load (Unspecified)
system.cpu9.lsq0.delayedWritebackTicks    12460037892                       # [Protean] Average number of cycles the writeback of mispredicted access instructions are delayed (Unspecified)
system.cpu9.lsq0.delayedWritebackCount        1711637                       # [Protean] See delayedWritebackTicks (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                3051940                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                1065854                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                       79                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                       17                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                1208539                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                      236                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                   419                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                 1895569                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                 688600                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  2019586                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles              4348694                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              18484779                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents               749195                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.renamedOperands           21887771                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   46017981                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                 9754421                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                 17342644                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             21863537                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                   24234                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  8828656                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        26729421                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       36970564                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                 9849892                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  18465642                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples      7695.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000768750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               18772                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        7695                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      7695                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  7695                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4748                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     563                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     427                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     363                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     272                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  492480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              34539685.50215069                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14258293500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1852929.63                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0       492480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 34539685.502150692046                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0         7695                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0    246999000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     32098.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0       492480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         492480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0         7695                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            7695                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0     34539686                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          34539686                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0     34539686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         34539686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 7695                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          503                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          640                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               102717750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              38475000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          246999000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13348.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32098.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                6035                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            78.43                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1654                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   297.131802                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   205.580240                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   302.488355                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          212     12.82%     12.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1024     61.91%     74.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           79      4.78%     79.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           56      3.39%     82.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           31      1.87%     84.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           19      1.15%     85.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           17      1.03%     86.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           16      0.97%     87.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          200     12.09%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1654                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            492480                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               34.539686                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               78.43                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         6468840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         3426885                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       26603640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1125405840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1707265710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   4037520960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    6906691875                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   484.395235                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10481619000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    476060000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3300702130                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         5383560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         2850045                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       28338660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1125405840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1518096960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   4196820960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    6876896025                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   482.305527                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10897262500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    476060000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2885058630                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           128                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           1279                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples             86993                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             5.249595                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           35.297093                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |       86128     99.01%     99.01% |         289      0.33%     99.34% |         312      0.36%     99.70% |         197      0.23%     99.92% |          54      0.06%     99.99% |          13      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total               86993                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples     91908632                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.241287                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.168456                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.521933                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |    73174928     79.62%     79.62% |    18240209     19.85%     99.46% |      486542      0.53%     99.99% |        6172      0.01%    100.00% |         536      0.00%    100.00% |         164      0.00%    100.00% |          29      0.00%    100.00% |          21      0.00%    100.00% |          31      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total     91908632                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples       92309712                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.014204                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.003524                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         1.427014                       (Unspecified)
system.ruby.m_latencyHistSeqr            |    92309153    100.00%    100.00% |         504      0.00%    100.00% |          21      0.00%    100.00% |          12      0.00%    100.00% |          21      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total         92309712                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples     92296091                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.004385                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.003018                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.119494                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |    92296073    100.00%    100.00% |           1      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total      92296091                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples        13621                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     67.544600                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    30.591955                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    96.319650                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |       13066     95.93%     95.93% |         501      3.68%     99.60% |          20      0.15%     99.75% |          12      0.09%     99.84% |          21      0.15%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total        13621                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           32                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          319                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples         28926                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         0.764364                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        4.173257                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |       28866     99.79%     99.79% |          49      0.17%     99.96% |           4      0.01%     99.98% |           2      0.01%     99.98% |           1      0.00%     99.99% |           2      0.01%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total           28926                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size          128                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket         1279                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples         49221                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         8.448305                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       46.554937                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |       48361     98.25%     98.25% |         284      0.58%     98.83% |         312      0.63%     99.46% |         197      0.40%     99.86% |          54      0.11%     99.97% |          13      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total           49221                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples          8846                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         2.117793                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        1.791547                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |        1811     20.47%     20.47% |        3345     37.81%     58.29% |           3      0.03%     58.32% |           0      0.00%     58.32% |        3052     34.50%     92.82% |         635      7.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total            8846                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch           7695      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data         7695      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch         7695      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data         7695      0.00%      0.00% (Unspecified)
system.ruby.L0Cache_Controller.Load      |     9238154     22.19%     22.19% |     2085253      5.01%     27.19% |     2080387      5.00%     32.19% |     2086270      5.01%     37.20% |     2144602      5.15%     42.35% |     2086312      5.01%     47.36% |     2090790      5.02%     52.38% |     2120003      5.09%     57.47% |     2230839      5.36%     62.83% |     2195975      5.27%     68.10% |     2198311      5.28%     73.38% |     2252916      5.41%     78.79% |     2199217      5.28%     84.08% |     2193810      5.27%     89.34% |     2189945      5.26%     94.60% |     2246783      5.40%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Load::total     41639567                       (Unspecified)
system.ruby.L0Cache_Controller.Ifetch    |     8899879     32.78%     32.78% |     1209644      4.45%     37.23% |     1209211      4.45%     41.68% |     1211773      4.46%     46.15% |     1253596      4.62%     50.76% |     1209018      4.45%     55.22% |     1212590      4.47%     59.68% |     1230618      4.53%     64.21% |     1218902      4.49%     68.70% |     1208326      4.45%     73.15% |     1209443      4.45%     77.61% |     1224578      4.51%     82.12% |     1209259      4.45%     86.57% |     1209701      4.46%     91.03% |     1211570      4.46%     95.49% |     1225082      4.51%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Ifetch::total     27153190                       (Unspecified)
system.ruby.L0Cache_Controller.Store     |     7389805     31.42%     31.42% |     1064902      4.53%     35.95% |     1064902      4.53%     40.48% |     1064902      4.53%     45.01% |     1103306      4.69%     49.70% |     1064902      4.53%     54.23% |     1064902      4.53%     58.76% |     1080906      4.60%     63.35% |     1087306      4.62%     67.98% |     1064902      4.53%     72.50% |     1064902      4.53%     77.03% |     1103306      4.69%     81.72% |     1064902      4.53%     86.25% |     1064902      4.53%     90.78% |     1064902      4.53%     95.31% |     1103306      4.69%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Store::total     23516955                       (Unspecified)
system.ruby.L0Cache_Controller.InvElse   |         423     11.47%     11.47% |         225      6.10%     17.58% |         243      6.59%     24.17% |         250      6.78%     30.95% |         261      7.08%     38.03% |         240      6.51%     44.53% |         229      6.21%     50.75% |         214      5.80%     56.55% |         110      2.98%     59.53% |         134      3.63%     63.17% |         236      6.40%     69.57% |         243      6.59%     76.16% |         234      6.35%     82.51% |         254      6.89%     89.40% |         243      6.59%     95.99% |         148      4.01%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.InvElse::total         3687                       (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement |        2586     45.46%     45.46% |           4      0.07%     45.53% |           0      0.00%     45.53% |           0      0.00%     45.53% |           0      0.00%     45.53% |          10      0.18%     45.70% |           0      0.00%     45.70% |           0      0.00%     45.70% |           8      0.14%     45.84% |        1073     18.86%     64.70% |          25      0.44%     65.14% |         226      3.97%     69.12% |           6      0.11%     69.22% |        1232     21.66%     90.88% |         514      9.03%     99.91% |           5      0.09%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.L0_Replacement::total         5689                       (Unspecified)
system.ruby.L0Cache_Controller.Data      |         349      4.30%      4.30% |         300      3.70%      8.00% |         355      4.38%     12.38% |         357      4.40%     16.78% |         365      4.50%     21.28% |         376      4.64%     25.91% |         356      4.39%     30.30% |         362      4.46%     34.76% |         361      4.45%     39.21% |        1252     15.43%     54.65% |         372      4.59%     59.23% |         578      7.13%     66.36% |         354      4.36%     70.72% |        1183     14.58%     85.31% |         826     10.18%     95.49% |         366      4.51%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data::total         8112                       (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive |       10794     72.18%     72.18% |         243      1.62%     73.81% |         262      1.75%     75.56% |         269      1.80%     77.36% |         280      1.87%     79.23% |         261      1.75%     80.97% |         248      1.66%     82.63% |         227      1.52%     84.15% |         130      0.87%     85.02% |         333      2.23%     87.25% |         259      1.73%     88.98% |         264      1.77%     90.74% |         254      1.70%     92.44% |         669      4.47%     96.92% |         297      1.99%     98.90% |         164      1.10%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Data_Exclusive::total        14954                       (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement |        6830     99.09%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           0      0.00%     99.09% |           3      0.04%     99.13% |          23      0.33%     99.46% |           6      0.09%     99.55% |           1      0.01%     99.56% |           4      0.06%     99.62% |          16      0.23%     99.85% |           6      0.09%     99.94% |           4      0.06%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_L0_Replacement::total         6893                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Load   |        3383     70.29%     70.29% |          84      1.75%     72.03% |          96      1.99%     74.03% |          96      1.99%     76.02% |          96      1.99%     78.02% |          84      1.75%     79.76% |          96      1.99%     81.76% |          96      1.99%     83.75% |          91      1.89%     85.64% |         124      2.58%     88.22% |          90      1.87%     90.09% |          96      1.99%     92.08% |          90      1.87%     93.95% |         110      2.29%     96.24% |          88      1.83%     98.07% |          93      1.93%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Load::total         4813                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch |         509     44.89%     44.89% |          41      3.62%     48.50% |          41      3.62%     52.12% |          41      3.62%     55.73% |          42      3.70%     59.44% |          41      3.62%     63.05% |          41      3.62%     66.67% |          41      3.62%     70.28% |          43      3.79%     74.07% |          38      3.35%     77.43% |          45      3.97%     81.39% |          45      3.97%     85.36% |          41      3.62%     88.98% |          38      3.35%     92.33% |          41      3.62%     95.94% |          46      4.06%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Ifetch::total         1134                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Store  |        3972     94.08%     94.08% |          16      0.38%     94.46% |          13      0.31%     94.77% |          16      0.38%     95.14% |          16      0.38%     95.52% |          14      0.33%     95.86% |          16      0.38%     96.23% |          16      0.38%     96.61% |          16      0.38%     96.99% |          18      0.43%     97.42% |          16      0.38%     97.80% |          15      0.36%     98.15% |          16      0.38%     98.53% |          31      0.73%     99.27% |          15      0.36%     99.62% |          16      0.38%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Store::total         4222                       (Unspecified)
system.ruby.L0Cache_Controller.I.Load    |         820     16.55%     16.55% |         130      2.62%     19.18% |         115      2.32%     21.50% |         113      2.28%     23.78% |         110      2.22%     26.00% |         139      2.81%     28.81% |         103      2.08%     30.88% |         104      2.10%     32.98% |         110      2.22%     35.20% |        1009     20.37%     55.57% |         128      2.58%     58.16% |         321      6.48%     64.63% |         108      2.18%     66.81% |         952     19.22%     86.03% |         584     11.79%     97.82% |         108      2.18%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Load::total         4954                       (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch  |        1842     48.28%     48.28% |         152      3.98%     52.27% |         130      3.41%     55.67% |         130      3.41%     59.08% |         138      3.62%     62.70% |         130      3.41%     66.11% |         130      3.41%     69.52% |         135      3.54%     73.05% |         130      3.41%     76.46% |         129      3.38%     79.84% |         122      3.20%     83.04% |         127      3.33%     86.37% |         129      3.38%     89.75% |         129      3.38%     93.13% |         129      3.38%     96.51% |         133      3.49%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Ifetch::total         3815                       (Unspecified)
system.ruby.L0Cache_Controller.I.Store   |         750     16.95%     16.95% |         129      2.91%     19.86% |         229      5.17%     25.03% |         237      5.35%     30.39% |         250      5.65%     36.04% |         240      5.42%     41.46% |         225      5.08%     46.54% |         204      4.61%     51.15% |         104      2.35%     53.50% |         308      6.96%     60.46% |         233      5.26%     65.73% |         241      5.45%     71.17% |         231      5.22%     76.39% |         631     14.26%     90.65% |         273      6.17%     96.81% |         141      3.19%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.Store::total         4426                       (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.InvElse::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load |        3352     71.23%     71.23% |          80      1.70%     72.93% |          96      2.04%     74.97% |          96      2.04%     77.01% |          96      2.04%     79.05% |          80      1.70%     80.75% |          96      2.04%     82.79% |          96      2.04%     84.83% |          91      1.93%     86.76% |          88      1.87%     88.63% |          90      1.91%     90.54% |          96      2.04%     92.58% |          90      1.91%     94.50% |          78      1.66%     96.15% |          88      1.87%     98.02% |          93      1.98%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Load::total         4706                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch |         441     47.83%     47.83% |          33      3.58%     51.41% |          30      3.25%     54.66% |          30      3.25%     57.92% |          31      3.36%     61.28% |          30      3.25%     64.53% |          30      3.25%     67.79% |          30      3.25%     71.04% |          36      3.90%     74.95% |          30      3.25%     78.20% |          38      4.12%     82.32% |          38      4.12%     86.44% |          30      3.25%     89.70% |          30      3.25%     92.95% |          30      3.25%     96.20% |          35      3.80%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Ifetch::total          922                       (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store |        3913     94.06%     94.06% |          16      0.38%     94.45% |          13      0.31%     94.76% |          16      0.38%     95.14% |          16      0.38%     95.53% |          14      0.34%     95.87% |          16      0.38%     96.25% |          16      0.38%     96.63% |          16      0.38%     97.02% |          18      0.43%     97.45% |          16      0.38%     97.84% |          15      0.36%     98.20% |          16      0.38%     98.58% |          28      0.67%     99.25% |          15      0.36%     99.62% |          16      0.38%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.I.PF_Store::total         4160                       (Unspecified)
system.ruby.L0Cache_Controller.S.Load    |       25034      0.09%      0.09% |     1818998      6.55%      6.64% |     1816866      6.54%     13.19% |     1820173      6.56%     19.74% |     1841385      6.63%     26.37% |     1820585      6.56%     32.93% |     1824886      6.57%     39.50% |     1825766      6.58%     46.08% |     1868583      6.73%     52.81% |     1875671      6.76%     59.57% |     1877484      6.76%     66.33% |     1860470      6.70%     73.03% |     1875639      6.76%     79.79% |     1877239      6.76%     86.55% |     1873260      6.75%     93.30% |     1861533      6.70%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Load::total     27763572                       (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch  |         482      0.00%      0.00% |     1209444      6.63%      6.63% |     1209066      6.62%     13.25% |     1211629      6.64%     19.89% |     1253429      6.87%     26.76% |     1208873      6.62%     33.38% |     1212446      6.64%     40.03% |     1230471      6.74%     46.77% |     1218762      6.68%     53.45% |     1208191      6.62%     60.06% |     1209312      6.63%     66.69% |     1224441      6.71%     73.40% |     1209120      6.62%     80.02% |     1209565      6.63%     86.65% |     1211434      6.64%     93.29% |     1224941      6.71%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Ifetch::total     18251606                       (Unspecified)
system.ruby.L0Cache_Controller.S.Store   |          25     30.12%     30.12% |           3      3.61%     33.73% |           4      4.82%     38.55% |           4      4.82%     43.37% |           4      4.82%     48.19% |           4      4.82%     53.01% |           4      4.82%     57.83% |           4      4.82%     62.65% |           4      4.82%     67.47% |           3      3.61%     71.08% |           4      4.82%     75.90% |           4      4.82%     80.72% |           4      4.82%     85.54% |           4      4.82%     90.36% |           4      4.82%     95.18% |           4      4.82%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.Store::total           83                       (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse |           5      7.69%      7.69% |           5      7.69%     15.38% |           4      6.15%     21.54% |           4      6.15%     27.69% |           4      6.15%     33.85% |           4      6.15%     40.00% |           4      6.15%     46.15% |           4      6.15%     52.31% |           3      4.62%     56.92% |           3      4.62%     61.54% |           3      4.62%     66.15% |           3      4.62%     70.77% |           3      4.62%     75.38% |           7     10.77%     86.15% |           3      4.62%     90.77% |           6      9.23%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.InvElse::total           65                       (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement |          40      1.60%      1.60% |           4      0.16%      1.76% |           0      0.00%      1.76% |           0      0.00%      1.76% |           0      0.00%      1.76% |           8      0.32%      2.08% |           0      0.00%      2.08% |           0      0.00%      2.08% |           5      0.20%      2.28% |         889     35.50%     37.78% |          22      0.88%     38.66% |         220      8.79%     47.44% |           5      0.20%     47.64% |         829     33.11%     80.75% |         480     19.17%     99.92% |           2      0.08%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.L0_Replacement::total         2504                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement |          37     38.54%     38.54% |           0      0.00%     38.54% |           0      0.00%     38.54% |           0      0.00%     38.54% |           0      0.00%     38.54% |           0      0.00%     38.54% |           0      0.00%     38.54% |           0      0.00%     38.54% |           3      3.12%     41.67% |          23     23.96%     65.62% |           6      6.25%     71.88% |           1      1.04%     72.92% |           4      4.17%     77.08% |          13     13.54%     90.62% |           6      6.25%     96.87% |           3      3.12%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_L0_Replacement::total           96                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load |           2      2.56%      2.56% |           4      5.13%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           0      0.00%      7.69% |           4      5.13%     12.82% |           0      0.00%     12.82% |           0      0.00%     12.82% |           0      0.00%     12.82% |          36     46.15%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |           0      0.00%     58.97% |          32     41.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Load::total           78                       (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch |           0      0.00%      0.00% |           8      5.56%      5.56% |          11      7.64%     13.19% |          11      7.64%     20.83% |          11      7.64%     28.47% |          11      7.64%     36.11% |          11      7.64%     43.75% |          11      7.64%     51.39% |           7      4.86%     56.25% |           8      5.56%     61.81% |           7      4.86%     66.67% |           7      4.86%     71.53% |          11      7.64%     79.17% |           8      5.56%     84.72% |          11      7.64%     92.36% |          11      7.64%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.S.PF_Ifetch::total          144                       (Unspecified)
system.ruby.L0Cache_Controller.E.Load    |     2041762    100.00%    100.00% |          16      0.00%    100.00% |          22      0.00%    100.00% |           7      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Load::total      2041818                       (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch  |     8897442    100.00%    100.00% |          33      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |          19      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Ifetch::total      8897494                       (Unspecified)
system.ruby.L0Cache_Controller.E.Store   |        4076     95.59%     95.59% |          13      0.30%     95.90% |          10      0.23%     96.13% |          13      0.30%     96.44% |          13      0.30%     96.74% |          11      0.26%     97.00% |          13      0.30%     97.30% |          13      0.30%     97.61% |          13      0.30%     97.91% |           8      0.19%     98.10% |          14      0.33%     98.43% |          13      0.30%     98.73% |          13      0.30%     99.04% |          15      0.35%     99.39% |          13      0.30%     99.70% |          13      0.30%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.Store::total         4264                       (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse |          44     18.64%     18.64% |          95     40.25%     58.90% |          17      7.20%     66.10% |          13      5.51%     71.61% |          11      4.66%     76.27% |           2      0.85%     77.12% |           4      1.69%     78.81% |           4      1.69%     80.51% |           7      2.97%     83.47% |           7      2.97%     86.44% |           4      1.69%     88.14% |           4      1.69%     89.83% |           4      1.69%     91.53% |          13      5.51%     97.03% |           3      1.27%     98.31% |           4      1.69%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.InvElse::total          236                       (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement |        1888     99.32%     99.32% |           0      0.00%     99.32% |           0      0.00%     99.32% |           0      0.00%     99.32% |           0      0.00%     99.32% |           2      0.11%     99.42% |           0      0.00%     99.42% |           0      0.00%     99.42% |           0      0.00%     99.42% |           5      0.26%     99.68% |           1      0.05%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           4      0.21%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.L0_Replacement::total         1901                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement |        3193     99.97%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_L0_Replacement::total         3194                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load |          13    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Load::total           13                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch |          66    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Ifetch::total           66                       (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.E.PF_Store::total            5                       (Unspecified)
system.ruby.L0Cache_Controller.M.Load    |     7170521     60.62%     60.62% |      266109      2.25%     62.87% |      263384      2.23%     65.09% |      265977      2.25%     67.34% |      303098      2.56%     69.90% |      265588      2.25%     72.15% |      265801      2.25%     74.40% |      294133      2.49%     76.88% |      362146      3.06%     79.94% |      319295      2.70%     82.64% |      320698      2.71%     85.35% |      392125      3.31%     88.67% |      323470      2.73%     91.40% |      315619      2.67%     94.07% |      316100      2.67%     96.74% |      385142      3.26%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Load::total     11829206                       (Unspecified)
system.ruby.L0Cache_Controller.M.Store   |     7384903     31.41%     31.41% |     1064757      4.53%     35.94% |     1064659      4.53%     40.47% |     1064648      4.53%     45.00% |     1103039      4.69%     49.69% |     1064647      4.53%     54.22% |     1064660      4.53%     58.75% |     1080685      4.60%     63.35% |     1087185      4.62%     67.97% |     1064583      4.53%     72.50% |     1064651      4.53%     77.03% |     1103048      4.69%     81.72% |     1064654      4.53%     86.25% |     1064252      4.53%     90.78% |     1064612      4.53%     95.31% |     1103148      4.69%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.Store::total     23508131                       (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse |         373     11.02%     11.02% |         125      3.69%     14.72% |         222      6.56%     21.28% |         233      6.89%     28.16% |         246      7.27%     35.43% |         234      6.91%     42.35% |         221      6.53%     48.88% |         206      6.09%     54.96% |         100      2.96%     57.92% |         124      3.66%     61.58% |         229      6.77%     68.35% |         236      6.97%     75.33% |         227      6.71%     82.03% |         234      6.91%     88.95% |         237      7.00%     95.95% |         137      4.05%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.InvElse::total         3384                       (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement |         658     51.25%     51.25% |           0      0.00%     51.25% |           0      0.00%     51.25% |           0      0.00%     51.25% |           0      0.00%     51.25% |           0      0.00%     51.25% |           0      0.00%     51.25% |           0      0.00%     51.25% |           3      0.23%     51.48% |         179     13.94%     65.42% |           2      0.16%     65.58% |           6      0.47%     66.04% |           1      0.08%     66.12% |         399     31.07%     97.20% |          33      2.57%     99.77% |           3      0.23%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.L0_Replacement::total         1284                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement |        3600     99.92%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           0      0.00%     99.92% |           2      0.06%     99.97% |           0      0.00%     99.97% |           1      0.03%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_L0_Replacement::total         3603                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Load::total           16                       (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store |          54     94.74%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           0      0.00%     94.74% |           3      5.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.M.PF_Store::total           57                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data |           3      0.15%      0.15% |          93      4.52%      4.66% |         145      7.04%     11.70% |         144      6.99%     18.70% |         145      7.04%     25.74% |         145      7.04%     32.78% |         144      6.99%     39.78% |         147      7.14%     46.92% |         138      6.70%     53.62% |         135      6.56%     60.17% |         131      6.36%     66.54% |         137      6.65%     73.19% |         139      6.75%     79.94% |         136      6.61%     86.55% |         136      6.61%     93.15% |         141      6.85%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data::total         2059                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive |        1952     96.11%     96.11% |          74      3.64%     99.75% |           0      0.00%     99.75% |           0      0.00%     99.75% |           3      0.15%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           0      0.00%     99.90% |           2      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.Data_Exclusive::total         2031                       (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.Inst_IS.PF_Ifetch::total            2                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data   |         107      2.58%      2.58% |         114      2.75%      5.33% |         100      2.41%      7.73% |         101      2.43%     10.17% |         104      2.51%     12.67% |         136      3.28%     15.95% |         100      2.41%     18.36% |         101      2.43%     20.80% |         107      2.58%     23.37% |        1005     24.22%     47.59% |         123      2.96%     50.55% |         317      7.64%     58.19% |         105      2.53%     60.72% |         946     22.80%     83.52% |         579     13.95%     97.47% |         105      2.53%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data::total         4150                       (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive |         730     88.92%     88.92% |          16      1.95%     90.86% |          15      1.83%     92.69% |          12      1.46%     94.15% |           6      0.73%     94.88% |           3      0.37%     95.25% |           3      0.37%     95.62% |           3      0.37%     95.98% |           3      0.37%     96.35% |           4      0.49%     96.83% |           5      0.61%     97.44% |           4      0.49%     97.93% |           3      0.37%     98.29% |           6      0.73%     99.03% |           5      0.61%     99.63% |           3      0.37%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IS.Data_Exclusive::total          821                       (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive |         802     17.91%     17.91% |         129      2.88%     20.79% |         229      5.11%     25.90% |         237      5.29%     31.20% |         250      5.58%     36.78% |         240      5.36%     42.14% |         225      5.02%     47.16% |         204      4.56%     51.72% |         104      2.32%     54.04% |         308      6.88%     60.92% |         233      5.20%     66.12% |         241      5.38%     71.51% |         231      5.16%     76.66% |         631     14.09%     90.75% |         273      6.10%     96.85% |         141      3.15%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.IM.Data_Exclusive::total         4478                       (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.InvElse::total            1                       (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive |          24     29.27%     29.27% |           3      3.66%     32.93% |           4      4.88%     37.80% |           4      4.88%     42.68% |           4      4.88%     47.56% |           4      4.88%     52.44% |           4      4.88%     57.32% |           4      4.88%     62.20% |           4      4.88%     67.07% |           3      3.66%     70.73% |           4      4.88%     75.61% |           4      4.88%     80.49% |           4      4.88%     85.37% |           4      4.88%     90.24% |           4      4.88%     95.12% |           4      4.88%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.SM.Data_Exclusive::total           82                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch |         113     41.09%     41.09% |          15      5.45%     46.55% |          15      5.45%     52.00% |          14      5.09%     57.09% |          10      3.64%     60.73% |          15      5.45%     66.18% |          14      5.09%     71.27% |          12      4.36%     75.64% |          10      3.64%     79.27% |           6      2.18%     81.45% |           9      3.27%     84.73% |          10      3.64%     88.36% |          10      3.64%     92.00% |           7      2.55%     94.55% |           7      2.55%     97.09% |           8      2.91%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Ifetch::total          275                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data |           0      0.00%      0.00% |          13      4.19%      4.19% |          14      4.52%      8.71% |          16      5.16%     13.87% |          20      6.45%     20.32% |          15      4.84%     25.16% |          16      5.16%     30.32% |          18      5.81%     36.13% |          25      8.06%     44.19% |          24      7.74%     51.94% |          28      9.03%     60.97% |          28      9.03%     70.00% |          20      6.45%     76.45% |          23      7.42%     83.87% |          23      7.42%     91.29% |          27      8.71%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data::total          310                       (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive |         328     97.33%     97.33% |           5      1.48%     98.81% |           1      0.30%     99.11% |           0      0.00%     99.11% |           1      0.30%     99.41% |           0      0.00%     99.41% |           0      0.00%     99.41% |           0      0.00%     99.41% |           1      0.30%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_Inst_IS.Data_Exclusive::total          337                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load |          17    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Load::total           17                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data |         239     15.00%     15.00% |          80      5.02%     20.03% |          96      6.03%     26.05% |          96      6.03%     32.08% |          96      6.03%     38.10% |          80      5.02%     43.13% |          96      6.03%     49.15% |          96      6.03%     55.18% |          91      5.71%     60.89% |          88      5.52%     66.42% |          90      5.65%     72.07% |          96      6.03%     78.09% |          90      5.65%     83.74% |          78      4.90%     88.64% |          88      5.52%     94.16% |          93      5.84%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data::total         1593                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive |        3096    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IS.Data_Exclusive::total         3096                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store |          51    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Store::total           51                       (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive |        3862     93.99%     93.99% |          16      0.39%     94.38% |          13      0.32%     94.69% |          16      0.39%     95.08% |          16      0.39%     95.47% |          14      0.34%     95.81% |          16      0.39%     96.20% |          16      0.39%     96.59% |          16      0.39%     96.98% |          18      0.44%     97.42% |          16      0.39%     97.81% |          15      0.37%     98.17% |          16      0.39%     98.56% |          28      0.68%     99.25% |          15      0.37%     99.61% |          16      0.39%    100.00% (Unspecified)
system.ruby.L0Cache_Controller.PF_IE.Data_Exclusive::total         4109                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |        6455     44.84%     44.84% |         395      2.74%     47.58% |         371      2.58%     50.16% |         369      2.56%     52.72% |         375      2.60%     55.32% |         379      2.63%     57.96% |         359      2.49%     60.45% |         365      2.54%     62.99% |         367      2.55%     65.53% |        1256      8.72%     74.26% |         378      2.63%     76.88% |         582      4.04%     80.93% |         357      2.48%     83.41% |        1189      8.26%     91.66% |         831      5.77%     97.44% |         369      2.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total        14397                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |        4688     54.08%     54.08% |         148      1.71%     55.78% |         246      2.84%     58.62% |         257      2.96%     61.59% |         270      3.11%     64.70% |         258      2.98%     67.68% |         245      2.83%     70.50% |         224      2.58%     73.09% |         124      1.43%     74.52% |         329      3.80%     78.31% |         253      2.92%     81.23% |         260      3.00%     84.23% |         251      2.90%     87.13% |         663      7.65%     94.77% |         292      3.37%     98.14% |         161      1.86%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total         8669                       (Unspecified)
system.ruby.L1Cache_Controller.WriteBack |        9339     93.56%     93.56% |           0      0.00%     93.56% |           0      0.00%     93.56% |           0      0.00%     93.56% |           0      0.00%     93.56% |           2      0.02%     93.58% |           0      0.00%     93.58% |           0      0.00%     93.58% |           3      0.03%     93.61% |         184      1.84%     95.45% |           3      0.03%     95.48% |           6      0.06%     95.54% |           1      0.01%     95.55% |         406      4.07%     99.62% |          34      0.34%     99.96% |           4      0.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WriteBack::total         9982                       (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck |         373     11.02%     11.02% |         125      3.69%     14.72% |         222      6.56%     21.28% |         233      6.89%     28.16% |         246      7.27%     35.43% |         234      6.91%     42.35% |         221      6.53%     48.88% |         206      6.09%     54.96% |         100      2.96%     57.92% |         124      3.66%     61.58% |         229      6.77%     68.35% |         236      6.97%     75.33% |         227      6.71%     82.03% |         234      6.91%     88.95% |         237      7.00%     95.95% |         137      4.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_DataAck::total         3384                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |          66     44.30%     44.30% |           8      5.37%     49.66% |           5      3.36%     53.02% |           6      4.03%     57.05% |           6      4.03%     61.07% |           5      3.36%     64.43% |           5      3.36%     67.79% |           5      3.36%     71.14% |           5      3.36%     74.50% |           4      2.68%     77.18% |           4      2.68%     79.87% |           5      3.36%     83.22% |           4      2.68%     85.91% |           8      5.37%     91.28% |           4      2.68%     93.96% |           9      6.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total          149                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else |         846     11.47%     11.47% |         450      6.10%     17.58% |         486      6.59%     24.17% |         500      6.78%     30.95% |         522      7.08%     38.03% |         480      6.51%     44.53% |         458      6.21%     50.75% |         428      5.80%     56.55% |         220      2.98%     59.53% |         268      3.63%     63.17% |         472      6.40%     69.57% |         486      6.59%     76.16% |         468      6.35%     82.51% |         508      6.89%     89.40% |         486      6.59%     95.99% |         296      4.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Invalidate_Else::total         7374                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |          53      1.85%      1.85% |         103      3.60%      5.46% |         207      7.24%     12.70% |         219      7.66%     20.36% |         229      8.01%     28.37% |         216      7.56%     35.92% |         208      7.28%     43.20% |         192      6.72%     49.91% |          83      2.90%     52.82% |         117      4.09%     56.91% |         216      7.56%     64.46% |         219      7.66%     72.12% |         213      7.45%     79.57% |         228      7.97%     87.55% |         240      8.39%     95.94% |         116      4.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         2859                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        1726     80.24%     80.24% |         117      5.44%     85.68% |          32      1.49%     87.17% |          27      1.26%     88.42% |          28      1.30%     89.73% |          22      1.02%     90.75% |          17      0.79%     91.54% |          18      0.84%     92.38% |          24      1.12%     93.49% |          19      0.88%     94.37% |          18      0.84%     95.21% |          21      0.98%     96.19% |          18      0.84%     97.02% |          22      1.02%     98.05% |          17      0.79%     98.84% |          25      1.16%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total         2151                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           2     33.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total            6                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |        2607     93.88%     93.88% |          95      3.42%     97.30% |          16      0.58%     97.88% |          12      0.43%     98.31% |          10      0.36%     98.67% |           3      0.11%     98.78% |           3      0.11%     98.88% |           3      0.11%     98.99% |           6      0.22%     99.21% |           3      0.11%     99.32% |           4      0.14%     99.46% |           3      0.11%     99.57% |           3      0.11%     99.68% |           3      0.11%     99.78% |           3      0.11%     99.89% |           3      0.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total         2777                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |         299     13.90%     13.90% |         148      6.88%     20.78% |         206      9.58%     30.36% |         126      5.86%     36.22% |         121      5.63%     41.84% |         109      5.07%     46.91% |         113      5.25%     52.16% |         113      5.25%     57.42% |         117      5.44%     62.85% |         126      5.86%     68.71% |         112      5.21%     73.92% |         112      5.21%     79.13% |         110      5.11%     84.24% |         102      4.74%     88.98% |         110      5.11%     94.10% |         127      5.90%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total         2151                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        4387     39.49%     39.49% |         262      2.36%     41.85% |         378      3.40%     45.26% |         475      4.28%     49.53% |         504      4.54%     54.07% |         520      4.68%     58.75% |         484      4.36%     63.11% |         469      4.22%     67.33% |         355      3.20%     70.53% |         390      3.51%     74.04% |         485      4.37%     78.40% |         498      4.48%     82.89% |         486      4.38%     87.26% |         515      4.64%     91.90% |         509      4.58%     96.48% |         391      3.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        11108                       (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack    |          50     16.50%     16.50% |         100     33.00%     49.50% |          21      6.93%     56.44% |          17      5.61%     62.05% |          15      4.95%     67.00% |           6      1.98%     68.98% |           8      2.64%     71.62% |           8      2.64%     74.26% |          10      3.30%     77.56% |          10      3.30%     80.86% |           7      2.31%     83.17% |           7      2.31%     85.48% |           7      2.31%     87.79% |          20      6.60%     94.39% |           6      1.98%     96.37% |          11      3.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L0_Ack::total          303                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |          77     53.85%     53.85% |           4      2.80%     56.64% |           5      3.50%     60.14% |           4      2.80%     62.94% |           4      2.80%     65.73% |           5      3.50%     69.23% |           4      2.80%     72.03% |           4      2.80%     74.83% |           4      2.80%     77.62% |           5      3.50%     81.12% |           4      2.80%     83.92% |           5      3.50%     87.41% |           4      2.80%     90.21% |           4      2.80%     93.01% |           4      2.80%     95.80% |           6      4.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total          143                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |          58     46.77%     46.77% |           4      3.23%     50.00% |           5      4.03%     54.03% |           4      3.23%     57.26% |           4      3.23%     60.48% |           5      4.03%     64.52% |           4      3.23%     67.74% |           4      3.23%     70.97% |           4      3.23%     74.19% |           5      4.03%     78.23% |           4      3.23%     81.45% |           5      4.03%     85.48% |           4      3.23%     88.71% |           4      3.23%     91.94% |           4      3.23%     95.16% |           6      4.84%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total          124                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        2908     34.94%     34.94% |         361      4.34%     39.28% |         359      4.31%     43.60% |         360      4.33%     47.92% |         369      4.43%     52.36% |         379      4.55%     56.91% |         359      4.31%     61.22% |         365      4.39%     65.61% |         358      4.30%     69.91% |         368      4.42%     74.33% |         352      4.23%     78.56% |         363      4.36%     82.92% |         352      4.23%     87.15% |         354      4.25%     91.41% |         349      4.19%     95.60% |         366      4.40%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         8322                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |        4384     56.79%     56.79% |         144      1.87%     58.66% |         242      3.14%     61.80% |         253      3.28%     65.07% |         266      3.45%     68.52% |         254      3.29%     71.81% |         241      3.12%     74.93% |         220      2.85%     77.78% |         120      1.55%     79.34% |         152      1.97%     81.31% |         249      3.23%     84.53% |         251      3.25%     87.78% |         247      3.20%     90.98% |         266      3.45%     94.43% |         273      3.54%     97.97% |         157      2.03%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         7719                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |           7      0.28%      0.28% |           0      0.00%      0.28% |           0      0.00%      0.28% |           0      0.00%      0.28% |           0      0.00%      0.28% |           0      0.00%      0.28% |           0      0.00%      0.28% |           0      0.00%      0.28% |           7      0.28%      0.57% |         887     36.01%     36.58% |          24      0.97%     37.56% |         218      8.85%     46.41% |           5      0.20%     46.61% |         832     33.78%     80.39% |         480     19.49%     99.88% |           3      0.12%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total         2463                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |          25     29.76%     29.76% |           3      3.57%     33.33% |           4      4.76%     38.10% |           4      4.76%     42.86% |           4      4.76%     47.62% |           4      4.76%     52.38% |           4      4.76%     57.14% |           4      4.76%     61.90% |           4      4.76%     66.67% |           4      4.76%     71.43% |           4      4.76%     76.19% |           4      4.76%     80.95% |           4      4.76%     85.71% |           4      4.76%     90.48% |           4      4.76%     95.24% |           4      4.76%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total           84                       (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else |           5      7.58%      7.58% |           5      7.58%     15.15% |           4      6.06%     21.21% |           4      6.06%     27.27% |           4      6.06%     33.33% |           4      6.06%     39.39% |           4      6.06%     45.45% |           4      6.06%     51.52% |           3      4.55%     56.06% |           3      4.55%     60.61% |           3      4.55%     65.15% |           3      4.55%     69.70% |           3      4.55%     74.24% |           7     10.61%     84.85% |           3      4.55%     89.39% |           7     10.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L0_Invalidate_Else::total           66                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Load   |          41     39.42%     39.42% |          34     32.69%     72.12% |          12     11.54%     83.65% |           9      8.65%     92.31% |           6      5.77%     98.08% |           0      0.00%     98.08% |           0      0.00%     98.08% |           0      0.00%     98.08% |           2      1.92%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Load::total          104                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Store  |          34     97.14%     97.14% |           1      2.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Store::total           35                       (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv    |          65     43.92%     43.92% |           8      5.41%     49.32% |           5      3.38%     52.70% |           6      4.05%     56.76% |           6      4.05%     60.81% |           5      3.38%     64.19% |           5      3.38%     67.57% |           5      3.38%     70.95% |           5      3.38%     74.32% |           4      2.70%     77.03% |           4      2.70%     79.73% |           5      3.38%     83.11% |           4      2.70%     85.81% |           8      5.41%     91.22% |           4      2.70%     93.92% |           9      6.08%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SS.Inv::total          148                       (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack |        2261     99.96%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.WriteBack::total         2262                       (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else |          14     10.14%     10.14% |          91     65.94%     76.09% |          13      9.42%     85.51% |           9      6.52%     92.03% |           7      5.07%     97.10% |           0      0.00%     97.10% |           0      0.00%     97.10% |           0      0.00%     97.10% |           3      2.17%     99.28% |           0      0.00%     99.28% |           1      0.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L0_Invalidate_Else::total          138                       (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS |          14     10.14%     10.14% |          91     65.94%     76.09% |          13      9.42%     85.51% |           9      6.52%     92.03% |           7      5.07%     97.10% |           0      0.00%     97.10% |           0      0.00%     97.10% |           0      0.00%     97.10% |           3      2.17%     99.28% |           0      0.00%     99.28% |           1      0.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.EE.Fwd_GETS::total          138                       (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack |        7078     91.68%     91.68% |           0      0.00%     91.68% |           0      0.00%     91.68% |           0      0.00%     91.68% |           0      0.00%     91.68% |           2      0.03%     91.71% |           0      0.00%     91.71% |           0      0.00%     91.71% |           3      0.04%     91.75% |         184      2.38%     94.13% |           3      0.04%     94.17% |           6      0.08%     94.25% |           1      0.01%     94.26% |         405      5.25%     99.51% |          34      0.44%     99.95% |           4      0.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.WriteBack::total         7720                       (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else |         403     11.57%     11.57% |         129      3.70%     15.28% |         226      6.49%     21.77% |         237      6.81%     28.58% |         250      7.18%     35.76% |         236      6.78%     42.53% |         225      6.46%     48.99% |         210      6.03%     55.03% |         104      2.99%     58.01% |         131      3.76%     61.77% |         232      6.66%     68.44% |         240      6.89%     75.33% |         231      6.63%     81.96% |         247      7.09%     89.06% |         240      6.89%     95.95% |         141      4.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L0_Invalidate_Else::total         3482                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Load   |        3499     99.74%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           0      0.00%     99.74% |           1      0.03%     99.77% |           2      0.06%     99.83% |           1      0.03%     99.86% |           0      0.00%     99.86% |           3      0.09%     99.94% |           2      0.06%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Load::total         3508                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Store  |         245     29.48%     29.48% |           0      0.00%     29.48% |           0      0.00%     29.48% |           0      0.00%     29.48% |           0      0.00%     29.48% |           0      0.00%     29.48% |           0      0.00%     29.48% |           0      0.00%     29.48% |           0      0.00%     29.48% |         173     20.82%     50.30% |           0      0.00%     50.30% |           5      0.60%     50.90% |           0      0.00%     50.90% |         393     47.29%     98.19% |          15      1.81%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Store::total          831                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          53      1.85%      1.85% |         103      3.60%      5.46% |         207      7.24%     12.70% |         219      7.66%     20.36% |         229      8.01%     28.37% |         216      7.56%     35.92% |         208      7.28%     43.20% |         192      6.72%     49.91% |          83      2.90%     52.82% |         117      4.09%     56.91% |         216      7.56%     64.46% |         219      7.66%     72.12% |         213      7.45%     79.57% |         228      7.97%     87.55% |         240      8.39%     95.94% |         116      4.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total         2859                       (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS |        1712     85.05%     85.05% |          26      1.29%     86.34% |          19      0.94%     87.28% |          18      0.89%     88.18% |          21      1.04%     89.22% |          22      1.09%     90.31% |          17      0.84%     91.16% |          18      0.89%     92.05% |          21      1.04%     93.09% |          19      0.94%     94.04% |          17      0.84%     94.88% |          21      1.04%     95.93% |          18      0.89%     96.82% |          22      1.09%     97.91% |          17      0.84%     98.76% |          25      1.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total         2013                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        2607     93.88%     93.88% |          95      3.42%     97.30% |          16      0.58%     97.88% |          12      0.43%     98.31% |          10      0.36%     98.67% |           3      0.11%     98.78% |           3      0.11%     98.88% |           3      0.11%     98.99% |           6      0.22%     99.21% |           3      0.11%     99.32% |           4      0.14%     99.46% |           3      0.11%     99.57% |           3      0.11%     99.68% |           3      0.11%     99.78% |           3      0.11%     99.89% |           3      0.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         2777                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |         299     13.90%     13.90% |         148      6.88%     20.78% |         206      9.58%     30.36% |         126      5.86%     36.22% |         121      5.63%     41.84% |         109      5.07%     46.91% |         113      5.25%     52.16% |         113      5.25%     57.42% |         117      5.44%     62.85% |         126      5.86%     68.71% |         112      5.21%     73.92% |         112      5.21%     79.13% |         110      5.11%     84.24% |         102      4.74%     88.98% |         110      5.11%     94.10% |         127      5.90%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         2151                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |           2      0.06%      0.06% |         118      3.48%      3.54% |         137      4.04%      7.57% |         222      6.54%     14.11% |         238      7.01%     21.13% |         267      7.87%     28.99% |         243      7.16%     36.15% |         249      7.34%     43.49% |         235      6.92%     50.41% |         239      7.04%     57.45% |         236      6.95%     64.41% |         248      7.31%     71.71% |         239      7.04%     78.76% |         249      7.34%     86.09% |         236      6.95%     93.05% |         236      6.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         3394                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv    |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Inv::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           2     33.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total            6                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        4385     56.84%     56.84% |         144      1.87%     58.71% |         241      3.12%     61.84% |         253      3.28%     65.12% |         266      3.45%     68.56% |         253      3.28%     71.84% |         241      3.12%     74.97% |         220      2.85%     77.82% |         120      1.56%     79.38% |         151      1.96%     81.33% |         249      3.23%     84.56% |         250      3.24%     87.80% |         247      3.20%     91.00% |         266      3.45%     94.45% |         273      3.54%     97.99% |         155      2.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         7714                       (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.L0_Invalidate_Else::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |          77     53.85%     53.85% |           4      2.80%     56.64% |           5      3.50%     60.14% |           4      2.80%     62.94% |           4      2.80%     65.73% |           5      3.50%     69.23% |           4      2.80%     72.03% |           4      2.80%     74.83% |           4      2.80%     77.62% |           5      3.50%     81.12% |           4      2.80%     83.92% |           5      3.50%     87.41% |           4      2.80%     90.21% |           4      2.80%     93.01% |           4      2.80%     95.80% |           6      4.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total          143                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |          58     46.77%     46.77% |           4      3.23%     50.00% |           5      4.03%     54.03% |           4      3.23%     57.26% |           4      3.23%     60.48% |           5      4.03%     64.52% |           4      3.23%     67.74% |           4      3.23%     70.97% |           4      3.23%     74.19% |           5      4.03%     78.23% |           4      3.23%     81.45% |           5      4.03%     85.48% |           4      3.23%     88.71% |           4      3.23%     91.94% |           4      3.23%     95.16% |           6      4.84%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total          124                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else |           5      7.58%      7.58% |           5      7.58%     15.15% |           4      6.06%     21.21% |           4      6.06%     27.27% |           4      6.06%     33.33% |           4      6.06%     39.39% |           4      6.06%     45.45% |           4      6.06%     51.52% |           3      4.55%     56.06% |           3      4.55%     60.61% |           3      4.55%     65.15% |           3      4.55%     69.70% |           3      4.55%     74.24% |           7     10.61%     84.85% |           3      4.55%     89.39% |           7     10.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Invalidate_Else::total           66                       (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack |           5      7.58%      7.58% |           5      7.58%     15.15% |           4      6.06%     21.21% |           4      6.06%     27.27% |           4      6.06%     33.33% |           4      6.06%     39.39% |           4      6.06%     45.45% |           4      6.06%     51.52% |           3      4.55%     56.06% |           3      4.55%     60.61% |           3      4.55%     65.15% |           3      4.55%     69.70% |           3      4.55%     74.24% |           7     10.61%     84.85% |           3      4.55%     89.39% |           7     10.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S_IL0.L0_Ack::total           66                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else |          14     10.14%     10.14% |          91     65.94%     76.09% |          13      9.42%     85.51% |           9      6.52%     92.03% |           7      5.07%     97.10% |           0      0.00%     97.10% |           0      0.00%     97.10% |           0      0.00%     97.10% |           3      2.17%     99.28% |           0      0.00%     99.28% |           1      0.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Invalidate_Else::total          138                       (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack |          14     10.14%     10.14% |          91     65.94%     76.09% |          13      9.42%     85.51% |           9      6.52%     92.03% |           7      5.07%     97.10% |           0      0.00%     97.10% |           0      0.00%     97.10% |           0      0.00%     97.10% |           3      2.17%     99.28% |           0      0.00%     99.28% |           1      0.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E_IL0.L0_Ack::total          138                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck |         373     11.02%     11.02% |         125      3.69%     14.72% |         222      6.56%     21.28% |         233      6.89%     28.16% |         246      7.27%     35.43% |         234      6.91%     42.35% |         221      6.53%     48.88% |         206      6.09%     54.96% |         100      2.96%     57.92% |         124      3.66%     61.58% |         229      6.77%     68.35% |         236      6.97%     75.33% |         227      6.71%     82.03% |         234      6.91%     88.95% |         237      7.00%     95.95% |         137      4.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_DataAck::total         3384                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else |         403     11.57%     11.57% |         129      3.70%     15.28% |         226      6.49%     21.77% |         237      6.81%     28.58% |         250      7.18%     35.76% |         236      6.78%     42.53% |         225      6.46%     48.99% |         210      6.03%     55.03% |         104      2.99%     58.01% |         131      3.76%     61.77% |         232      6.66%     68.44% |         240      6.89%     75.33% |         231      6.63%     81.96% |         247      7.09%     89.06% |         240      6.89%     95.95% |         141      4.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Invalidate_Else::total         3482                       (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack |          30     30.61%     30.61% |           4      4.08%     34.69% |           4      4.08%     38.78% |           4      4.08%     42.86% |           4      4.08%     46.94% |           2      2.04%     48.98% |           4      4.08%     53.06% |           4      4.08%     57.14% |           4      4.08%     61.22% |           7      7.14%     68.37% |           3      3.06%     71.43% |           4      4.08%     75.51% |           4      4.08%     79.59% |          13     13.27%     92.86% |           3      3.06%     95.92% |           4      4.08%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_IL0.L0_Ack::total           98                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Invalidate_Else::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM_IL0.L0_Ack::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS           8344      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX           7727      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE          119      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data          7695      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data           1972      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean          179      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock           2151      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock        10615      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS         2840      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX         4855      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS         3241      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX            6      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE          118      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS         2151      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         2859      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS           63      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data         2777      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS           27      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data           63      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data         4855      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock          124      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX            7      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock        10491      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS           22      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data         1952      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean          169      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock           30      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           20      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock         2121      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples     41639567                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.004859                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.000333                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     0.984405                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |    41639398    100.00%    100.00% |         151      0.00%    100.00% |          11      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total     41639567                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples     41634596                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    41634596    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total     41634596                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples         4971                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    41.702676                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    16.290302                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    80.386985                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |        4802     96.60%     96.60% |         151      3.04%     99.64% |          11      0.22%     99.86% |           3      0.06%     99.92% |           3      0.06%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total         4971                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples     23323570                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.029981                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.011864                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     1.578682                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |    23322705    100.00%    100.00% |         724      0.00%    100.00% |         117      0.00%    100.00% |           8      0.00%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total     23323570                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples     23319114                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.016113                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.011135                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.227372                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |    23319098    100.00%    100.00% |           0      0.00%    100.00% |           7      0.00%    100.00% |           6      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total     23319114                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples         4456                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    73.600987                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    44.031303                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    86.651243                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        3607     80.95%     80.95% |         711     15.96%     96.90% |         115      2.58%     99.48% |           8      0.18%     99.66% |           4      0.09%     99.75% |           3      0.07%     99.82% |           1      0.02%     99.84% |           2      0.04%     99.89% |           3      0.07%     99.96% |           2      0.04%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total         4456                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples     27153190                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.013852                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.000571                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     1.810570                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |    27151858    100.00%    100.00% |        1086      0.00%    100.00% |         217      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total     27153190                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples     27149100                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    27149100    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total     27149100                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples         4090                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    92.962592                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    44.210894                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   115.372775                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |        2758     67.43%     67.43% |        1086     26.55%     93.99% |         217      5.31%     99.29% |           8      0.20%     99.49% |           0      0.00%     99.49% |           2      0.05%     99.54% |           0      0.00%     99.54% |           6      0.15%     99.68% |          11      0.27%     99.95% |           2      0.05%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total         4090                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples       176185                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.168403                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.119731                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     1.131742                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |      176180    100.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total       176185                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples       176161                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.164633                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.119381                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.765638                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |      176159    100.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total       176161                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples           24                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    28.833333                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    11.158858                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    67.252714                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |          21     87.50%     87.50% |           1      4.17%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      4.17%     95.83% |           0      0.00%     95.83% |           0      0.00%     95.83% |           1      4.17%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total           24                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples         8600                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     1.437907                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.035696                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev     5.329419                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |        8524     99.12%     99.12% |          73      0.85%     99.97% |           2      0.02%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total         8600                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples         8520                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        8520    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total         8520                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           80                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    48.075000                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    43.397654                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    29.467758                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           4      5.00%      5.00% |          73     91.25%     96.25% |           2      2.50%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           0      0.00%     98.75% |           1      1.25%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           80                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples         8600                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |        8600    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total         8600                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples         8600                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |        8600    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total         8600                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count         7695                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count         7695                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000314                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time       634500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time    82.456140                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count         7695                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count         7695                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000377                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.delayHistogram::samples        11566                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::mean     0.990922                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::stdev     0.094851                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::0           105      0.91%      0.91% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::1         11461     99.09%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.delayHistogram::total        11566                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_hits     16626296                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_misses         1663                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Dcache.m_demand_accesses     16627959                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_hits      8897924                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_misses         1955                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl0.Icache.m_demand_accesses      8899879                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl0.bufferFromL1.m_msg_count        11566                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferFromL1.m_buf_msgs     0.000923                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferFromL1.m_stall_time      1588606                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferFromL1.m_avg_stall_time   137.351375                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.bufferToL1.m_msg_count        20905                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.bufferToL1.m_buf_msgs     0.001229                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.bufferToL1.m_stall_time      5235850                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl0.bufferToL1.m_avg_stall_time   250.459220                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl0.mandatoryQueue.m_msg_count     25527838                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.mandatoryQueue.m_buf_msgs     0.526370                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl0.prefetchQueue.m_msg_count         7864                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl0.prefetchQueue.m_buf_msgs     0.000162                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissObserved         3412                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams          117                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested         7864                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numHits         7239                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPartialHits          181                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed          142                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.delayHistogram::samples          768                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::mean     0.983073                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::stdev     0.129082                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::0            13      1.69%      1.69% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::1           755     98.31%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.delayHistogram::total          768                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_hits      3149893                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_misses          262                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Dcache.m_demand_accesses      3150155                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_hits      1209477                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_misses          167                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl1.Icache.m_demand_accesses      1209644                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl1.bufferFromL1.m_msg_count          768                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferFromL1.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferFromL1.m_stall_time       111004                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferFromL1.m_avg_stall_time   144.536458                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.bufferToL1.m_msg_count          768                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.bufferToL1.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.bufferToL1.m_stall_time       185052                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl1.bufferToL1.m_avg_stall_time   240.953125                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl1.mandatoryQueue.m_msg_count      4359799                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.mandatoryQueue.m_buf_msgs     0.089897                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl1.prefetchQueue.m_msg_count          141                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl1.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissObserved          411                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams           12                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested          141                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numHits           78                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPartialHits           15                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            8                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.delayHistogram::samples          867                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::mean     0.724337                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::stdev     0.447106                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::0          239     27.57%     27.57% # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::1          628     72.43%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.delayHistogram::total          867                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_hits      3262848                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_misses          365                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Dcache.m_demand_accesses      3263213                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_hits      1209312                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_misses          131                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl10.Icache.m_demand_accesses      1209443                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl10.bufferFromL1.m_msg_count          867                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.bufferFromL1.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.bufferFromL1.m_stall_time       134700                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl10.bufferFromL1.m_avg_stall_time   155.363322                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl10.bufferToL1.m_msg_count          870                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.bufferToL1.m_buf_msgs     0.000063                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.bufferToL1.m_stall_time       200900                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl10.bufferToL1.m_avg_stall_time   230.919540                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl10.mandatoryQueue.m_msg_count      4472656                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.mandatoryQueue.m_buf_msgs     0.125474                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl10.prefetchQueue.m_msg_count          151                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl10.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissObserved          483                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested          151                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numHits          101                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            9                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.delayHistogram::samples         1085                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::mean     0.768664                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::stdev     0.421881                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::0          251     23.13%     23.13% # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::1          834     76.87%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.delayHistogram::total         1085                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_hits      3355656                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_misses          566                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Dcache.m_demand_accesses      3356222                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_hits      1224441                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_misses          137                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl11.Icache.m_demand_accesses      1224578                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl11.bufferFromL1.m_msg_count         1085                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.bufferFromL1.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.bufferFromL1.m_stall_time       162400                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl11.bufferFromL1.m_avg_stall_time   149.677419                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl11.bufferToL1.m_msg_count         1091                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.bufferToL1.m_buf_msgs     0.000075                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.bufferToL1.m_stall_time       195100                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl11.bufferToL1.m_avg_stall_time   178.826764                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl11.mandatoryQueue.m_msg_count      4580800                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.mandatoryQueue.m_buf_msgs     0.128508                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl11.prefetchQueue.m_msg_count          156                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl11.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissObserved          689                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested          156                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numHits          105                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPartialHits           10                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.delayHistogram::samples          842                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::mean     0.833729                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::stdev     0.372545                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::0          140     16.63%     16.63% # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::1          702     83.37%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.delayHistogram::total          842                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_hits      3263776                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_misses          343                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Dcache.m_demand_accesses      3264119                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_hits      1209120                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_misses          139                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl12.Icache.m_demand_accesses      1209259                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl12.bufferFromL1.m_msg_count          842                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.bufferFromL1.m_buf_msgs     0.000068                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.bufferFromL1.m_stall_time       129900                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl12.bufferFromL1.m_avg_stall_time   154.275534                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl12.bufferToL1.m_msg_count          843                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.bufferToL1.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.bufferToL1.m_stall_time       157400                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl12.bufferToL1.m_avg_stall_time   186.714116                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl12.mandatoryQueue.m_msg_count      4473378                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.mandatoryQueue.m_buf_msgs     0.125495                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl12.prefetchQueue.m_msg_count          147                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl12.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissObserved          468                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested          147                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numHits           93                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPartialHits           10                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            4                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.delayHistogram::samples         2106                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::mean     0.807217                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::stdev     0.394577                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::0          406     19.28%     19.28% # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::1         1700     80.72%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.delayHistogram::total         2106                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_hits      3257125                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_misses         1587                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Dcache.m_demand_accesses      3258712                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_hits      1209565                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_misses          136                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl13.Icache.m_demand_accesses      1209701                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl13.bufferFromL1.m_msg_count         2106                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.bufferFromL1.m_buf_msgs     0.000171                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.bufferFromL1.m_stall_time       334800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl13.bufferFromL1.m_avg_stall_time   158.974359                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl13.bufferToL1.m_msg_count         2512                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.bufferToL1.m_buf_msgs     0.000176                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.bufferToL1.m_stall_time       501100                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl13.bufferToL1.m_avg_stall_time   199.482484                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl13.mandatoryQueue.m_msg_count      4468413                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.mandatoryQueue.m_buf_msgs     0.125355                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl13.prefetchQueue.m_msg_count          179                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl13.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissObserved         1712                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams           23                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested          179                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numHits           83                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            7                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            4                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.delayHistogram::samples         1366                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::mean     0.860176                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::stdev     0.346932                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::0          191     13.98%     13.98% # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::1         1175     86.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.delayHistogram::total         1366                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_hits      3253986                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_misses          861                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Dcache.m_demand_accesses      3254847                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_hits      1211434                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_misses          136                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl14.Icache.m_demand_accesses      1211570                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl14.bufferFromL1.m_msg_count         1366                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.bufferFromL1.m_buf_msgs     0.000113                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.bufferFromL1.m_stall_time       244100                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl14.bufferFromL1.m_avg_stall_time   178.696925                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl14.bufferToL1.m_msg_count         1400                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.bufferToL1.m_buf_msgs     0.000104                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.bufferToL1.m_stall_time       363900                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl14.bufferToL1.m_avg_stall_time   259.928571                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl14.mandatoryQueue.m_msg_count      4466417                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.mandatoryQueue.m_buf_msgs     0.125299                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl14.prefetchQueue.m_msg_count          144                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl14.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissObserved          986                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested          144                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numHits           93                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            7                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.delayHistogram::samples          678                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::mean     0.815634                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::stdev     0.388068                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::0          125     18.44%     18.44% # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::1          553     81.56%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.delayHistogram::total          678                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_hits      3349836                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_misses          253                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Dcache.m_demand_accesses      3350089                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_hits      1224941                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_misses          141                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl15.Icache.m_demand_accesses      1225082                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl15.bufferFromL1.m_msg_count          678                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.bufferFromL1.m_buf_msgs     0.000056                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.bufferFromL1.m_stall_time       119300                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl15.bufferFromL1.m_avg_stall_time   175.958702                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl15.bufferToL1.m_msg_count          682                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.bufferToL1.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.bufferToL1.m_stall_time       139000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl15.bufferToL1.m_avg_stall_time   203.812317                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl15.mandatoryQueue.m_msg_count      4575171                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.mandatoryQueue.m_buf_msgs     0.128350                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl15.prefetchQueue.m_msg_count          155                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl15.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissObserved          382                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams           12                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested          155                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numHits           99                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            8                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.delayHistogram::samples          860                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::mean     0.993023                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::stdev     0.083283                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::0             6      0.70%      0.70% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::1           854     99.30%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.delayHistogram::total          860                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_hits      3144941                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_misses          348                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Dcache.m_demand_accesses      3145289                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_hits      1209066                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_misses          145                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl2.Icache.m_demand_accesses      1209211                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl2.bufferFromL1.m_msg_count          860                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferFromL1.m_buf_msgs     0.000068                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferFromL1.m_stall_time       114372                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferFromL1.m_avg_stall_time   132.990698                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.bufferToL1.m_msg_count          860                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.bufferToL1.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.bufferToL1.m_stall_time       239132                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl2.bufferToL1.m_avg_stall_time   278.060465                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl2.mandatoryQueue.m_msg_count      4354500                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.mandatoryQueue.m_buf_msgs     0.089787                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl2.prefetchQueue.m_msg_count          150                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl2.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissObserved          474                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested          150                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numHits           91                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPartialHits           15                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.delayHistogram::samples          876                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::mean     0.993151                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::stdev     0.082524                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::0             6      0.68%      0.68% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::1           870     99.32%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.delayHistogram::total          876                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_hits      3150818                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_misses          354                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Dcache.m_demand_accesses      3151172                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_hits      1211629                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_misses          144                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl3.Icache.m_demand_accesses      1211773                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl3.bufferFromL1.m_msg_count          876                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferFromL1.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferFromL1.m_stall_time       122736                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferFromL1.m_avg_stall_time   140.109589                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.bufferToL1.m_msg_count          876                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.bufferToL1.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.bufferToL1.m_stall_time       219626                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl3.bufferToL1.m_avg_stall_time   250.714612                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl3.mandatoryQueue.m_msg_count      4362945                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.mandatoryQueue.m_buf_msgs     0.089962                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl3.prefetchQueue.m_msg_count          153                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl3.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissObserved          480                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested          153                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numHits           95                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPartialHits           14                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.delayHistogram::samples          906                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::mean     0.991170                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::stdev     0.093604                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::0             8      0.88%      0.88% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::1           898     99.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.delayHistogram::total          906                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_hits      3247544                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_misses          364                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Dcache.m_demand_accesses      3247908                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_hits      1253448                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_misses          148                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl4.Icache.m_demand_accesses      1253596                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl4.bufferFromL1.m_msg_count          906                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferFromL1.m_buf_msgs     0.000073                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferFromL1.m_stall_time       135352                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferFromL1.m_avg_stall_time   149.395143                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.bufferToL1.m_msg_count          906                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.bufferToL1.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.bufferToL1.m_stall_time       227560                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl4.bufferToL1.m_avg_stall_time   251.169978                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl4.mandatoryQueue.m_msg_count      4501504                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.mandatoryQueue.m_buf_msgs     0.092819                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl4.prefetchQueue.m_msg_count          154                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl4.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissObserved          498                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested          154                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numHits          100                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPartialHits           10                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.delayHistogram::samples          877                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::mean     0.994299                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::stdev     0.075334                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::0             5      0.57%      0.57% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::1           872     99.43%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.delayHistogram::total          877                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_hits      3150831                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_misses          383                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Dcache.m_demand_accesses      3151214                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_hits      1208873                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_misses          145                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl5.Icache.m_demand_accesses      1209018                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl5.bufferFromL1.m_msg_count          877                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferFromL1.m_buf_msgs     0.000071                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferFromL1.m_stall_time       132588                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferFromL1.m_avg_stall_time   151.183580                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.bufferToL1.m_msg_count          879                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.bufferToL1.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.bufferToL1.m_stall_time       226972                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl5.bufferToL1.m_avg_stall_time   258.216155                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl5.mandatoryQueue.m_msg_count      4360232                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.mandatoryQueue.m_buf_msgs     0.089906                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl5.prefetchQueue.m_msg_count          139                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl5.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissObserved          509                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams           17                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested          139                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numHits           56                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPartialHits           15                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed           10                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.delayHistogram::samples          833                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::mean     0.986795                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::stdev     0.114222                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::0            11      1.32%      1.32% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::1           822     98.68%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.delayHistogram::total          833                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_hits      3155360                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_misses          332                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Dcache.m_demand_accesses      3155692                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_hits      1212446                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_misses          144                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl6.Icache.m_demand_accesses      1212590                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl6.bufferFromL1.m_msg_count          833                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferFromL1.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferFromL1.m_stall_time       117050                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferFromL1.m_avg_stall_time   140.516206                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.bufferToL1.m_msg_count          833                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.bufferToL1.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.bufferToL1.m_stall_time       198916                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl6.bufferToL1.m_avg_stall_time   238.794718                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl6.mandatoryQueue.m_msg_count      4368282                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.mandatoryQueue.m_buf_msgs     0.090072                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl6.prefetchQueue.m_msg_count          153                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl6.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissObserved          458                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested          153                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numHits           95                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPartialHits           14                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.delayHistogram::samples          803                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::mean     0.996264                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::stdev     0.061046                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::0             3      0.37%      0.37% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::1           800     99.63%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.delayHistogram::total          803                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_hits      3200597                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_misses          312                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Dcache.m_demand_accesses      3200909                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_hits      1230471                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_misses          147                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl7.Icache.m_demand_accesses      1230618                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl7.bufferFromL1.m_msg_count          803                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferFromL1.m_buf_msgs     0.000064                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferFromL1.m_stall_time       111658                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferFromL1.m_avg_stall_time   139.051059                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.bufferToL1.m_msg_count          803                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.bufferToL1.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.bufferToL1.m_stall_time       194274                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl7.bufferToL1.m_avg_stall_time   241.935243                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl7.mandatoryQueue.m_msg_count      4431527                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.mandatoryQueue.m_buf_msgs     0.091376                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl7.prefetchQueue.m_msg_count          153                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl7.prefetchQueue.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissObserved          443                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested          153                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numHits           97                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPartialHits           12                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            1                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.delayHistogram::samples          601                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::mean     0.818636                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::stdev     0.385641                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::0           109     18.14%     18.14% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::1           492     81.86%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.delayHistogram::total          601                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_hits      3317927                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_misses          218                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Dcache.m_demand_accesses      3318145                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_hits      1218762                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_misses          140                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl8.Icache.m_demand_accesses      1218902                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl8.bufferFromL1.m_msg_count          601                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferFromL1.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferFromL1.m_stall_time        97700                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferFromL1.m_avg_stall_time   162.562396                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.bufferToL1.m_msg_count          604                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.bufferToL1.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.bufferToL1.m_stall_time       115500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl8.bufferToL1.m_avg_stall_time   191.225166                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl8.mandatoryQueue.m_msg_count      4537047                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.mandatoryQueue.m_buf_msgs     0.127281                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl8.prefetchQueue.m_msg_count          150                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl8.prefetchQueue.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissObserved          344                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams           11                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested          150                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numHits           99                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPartialHits           10                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            2                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.delayHistogram::samples         1719                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::mean     0.740547                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::stdev     0.438462                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::0           446     25.95%     25.95% # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::1          1273     74.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.delayHistogram::total         1719                       # delay_histogram (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_hits      3259557                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_misses         1320                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Dcache.m_demand_accesses      3260877                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_hits      1208191                       # Number of cache demand hits (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_misses          135                       # Number of cache demand misses (Unspecified)
system.ruby.l0_cntrl9.Icache.m_demand_accesses      1208326                       # Number of cache demand accesses (Unspecified)
system.ruby.l0_cntrl9.bufferFromL1.m_msg_count         1719                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.bufferFromL1.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.bufferFromL1.m_stall_time       250900                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl9.bufferFromL1.m_avg_stall_time   145.956952                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl9.bufferToL1.m_msg_count         1903                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.bufferToL1.m_buf_msgs     0.000135                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.bufferToL1.m_stall_time       402000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l0_cntrl9.bufferToL1.m_avg_stall_time   211.245402                       # Average stall ticks per message ((Tick/Count))
system.ruby.l0_cntrl9.mandatoryQueue.m_msg_count      4469203                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.mandatoryQueue.m_buf_msgs     0.125378                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l0_cntrl9.prefetchQueue.m_msg_count          180                       # Number of messages passed the buffer (Count)
system.ruby.l0_cntrl9.prefetchQueue.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissObserved         1446                       # Number of misses observed (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams           29                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested          180                       # Number of prefetch requests made (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numHits           61                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            6                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed           27                       # Number of prefetches across pages (Unspecified)
system.ruby.l0_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l0_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples         9273                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.362774                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     2.566704                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-7         9208     99.30%     99.30% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::8-15           28      0.30%     99.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-23           15      0.16%     99.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::24-31            3      0.03%     99.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-39            8      0.09%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::40-47            1      0.01%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-55            6      0.06%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-71            4      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total         9273                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_hits         3792                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_misses         7351                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.cache.m_demand_accesses        11143                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_msg_count         1845                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL2.m_buf_msgs     0.000124                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL2.m_stall_time       846000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL2.m_stall_count          423                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.requestFromL2.m_avg_stall_time   458.536585                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL2.m_msg_count         7351                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL2.m_buf_msgs     0.000516                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL2.m_msg_count         7428                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL2.m_buf_msgs     0.000260                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL2.m_msg_count         3571                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL2.m_buf_msgs     0.000250                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.unblockToL2.m_msg_count         7349                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockToL2.m_buf_msgs     0.000258                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples          741                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    25.627530                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev   101.737667                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-127          710     95.82%     95.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-255            1      0.13%     95.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::256-383            7      0.94%     96.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::384-511            8      1.08%     97.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::512-639           12      1.62%     99.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::640-767            3      0.40%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total          741                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_hits           34                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_misses          509                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.cache.m_demand_accesses          543                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_msg_count          228                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL2.m_buf_msgs     0.000040                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL2.m_stall_time       450000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL2.m_stall_count          225                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.requestFromL2.m_avg_stall_time  1973.684211                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL2.m_msg_count          509                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL2.m_buf_msgs     0.000036                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL2.m_msg_count          513                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL2.m_msg_count          345                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL2.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.unblockToL2.m_msg_count          391                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.delayHistogram::samples          847                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    15.106257                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    54.242630                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-127          823     97.17%     97.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-255           10      1.18%     98.35% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::256-383            7      0.83%     99.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::384-511            7      0.83%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total          847                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_hits           26                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_misses          605                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.cache.m_demand_accesses          631                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.requestFromL2.m_msg_count          238                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL2.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL2.m_stall_time       543500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL2.m_stall_count          236                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.requestFromL2.m_avg_stall_time  2283.613445                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL2.m_msg_count          605                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL2.m_msg_count          609                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseToL2.m_msg_count          256                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.unblockToL2.m_msg_count          369                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.delayHistogram::samples          869                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    17.017261                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    61.555665                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-127          840     96.66%     96.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-255            8      0.92%     97.58% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::256-383           13      1.50%     99.08% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::384-511            8      0.92%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total          869                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_hits          224                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_misses          618                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.cache.m_demand_accesses          842                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.requestFromL2.m_msg_count          245                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL2.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL2.m_stall_time       507000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL2.m_stall_count          243                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.requestFromL2.m_avg_stall_time  2069.387755                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL2.m_msg_count          618                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL2.m_msg_count          624                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseToL2.m_msg_count          266                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.unblockToL2.m_msg_count          370                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.delayHistogram::samples          842                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    17.472684                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    63.569448                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-127          814     96.67%     96.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-255            8      0.95%     97.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::256-383            8      0.95%     98.57% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::384-511           11      1.31%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::512-639            1      0.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total          842                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_hits            5                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_misses          603                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.cache.m_demand_accesses          608                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.requestFromL2.m_msg_count          235                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL2.m_stall_time       499000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL2.m_stall_count          234                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.requestFromL2.m_avg_stall_time  2123.404255                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL2.m_msg_count          603                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL2.m_msg_count          607                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseToL2.m_msg_count          253                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL2.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.unblockToL2.m_msg_count          364                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.delayHistogram::samples          886                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    12.145598                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    42.397263                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-127          868     97.97%     97.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-255            8      0.90%     98.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::256-383            7      0.79%     99.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::384-511            3      0.34%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total          886                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_hits         1228                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_misses          624                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.cache.m_demand_accesses         1852                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.requestFromL2.m_msg_count          258                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL2.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL2.m_stall_time       557500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL2.m_stall_count          254                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.requestFromL2.m_avg_stall_time  2160.852713                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL2.m_msg_count          624                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL2.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL2.m_msg_count          628                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseToL2.m_msg_count          280                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.unblockToL2.m_msg_count          375                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.delayHistogram::samples          891                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    13.955107                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    52.297509                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-127          867     97.31%     97.31% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-255           10      1.12%     98.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::256-383            7      0.79%     99.21% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::384-511            7      0.79%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total          891                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_hits          497                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_misses          626                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.cache.m_demand_accesses         1123                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.requestFromL2.m_msg_count          261                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL2.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL2.m_stall_time       557000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL2.m_stall_count          243                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.requestFromL2.m_avg_stall_time  2134.099617                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL2.m_msg_count          626                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL2.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL2.m_msg_count          630                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseToL2.m_msg_count          278                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.unblockToL2.m_msg_count          390                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.delayHistogram::samples          685                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    19.424818                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    63.165421                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-127          657     95.91%     95.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-255           11      1.61%     97.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::256-383           10      1.46%     98.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::384-511            7      1.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total          685                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_hits            3                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_misses          527                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.cache.m_demand_accesses          530                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.requestFromL2.m_msg_count          150                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL2.m_buf_msgs     0.000029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL2.m_stall_time       345000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL2.m_stall_count          148                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.requestFromL2.m_avg_stall_time         2300                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL2.m_msg_count          527                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL2.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL2.m_msg_count          535                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseToL2.m_msg_count          175                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.unblockToL2.m_msg_count          291                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockToL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.delayHistogram::samples          855                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    14.161404                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    48.803743                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-127          828     96.84%     96.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-255           13      1.52%     98.36% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::256-383           12      1.40%     99.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::384-511            2      0.23%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total          855                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_hits           12                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_misses          605                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.cache.m_demand_accesses          617                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_msg_count          244                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL2.m_stall_time       486000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL2.m_stall_count          243                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.requestFromL2.m_avg_stall_time  1991.803279                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL2.m_msg_count          605                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL2.m_msg_count          611                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL2.m_msg_count          276                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.unblockToL2.m_msg_count          468                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockToL2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples          873                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    12.329897                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    47.364982                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-127          851     97.48%     97.48% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-255            8      0.92%     98.40% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::256-383           12      1.37%     99.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::384-511            2      0.23%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total          873                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_hits            9                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_misses          617                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.cache.m_demand_accesses          626                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_msg_count          252                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL2.m_buf_msgs     0.000044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL2.m_stall_time       500000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL2.m_stall_count          250                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.requestFromL2.m_avg_stall_time  1984.126984                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL2.m_msg_count          617                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL2.m_msg_count          621                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL2.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL2.m_msg_count          279                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.unblockToL2.m_msg_count          395                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples          906                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    18.430464                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    75.707989                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-127          876     96.69%     96.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-255            5      0.55%     97.24% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::256-383            8      0.88%     98.12% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::384-511            9      0.99%     99.12% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::512-639            8      0.88%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total          906                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_hits            6                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_misses          639                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.cache.m_demand_accesses          645                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_msg_count          263                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL2.m_buf_msgs     0.000046                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL2.m_stall_time       522000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL2.m_stall_count          261                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.requestFromL2.m_avg_stall_time  1984.790875                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL2.m_msg_count          639                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL2.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL2.m_msg_count          643                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL2.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL2.m_msg_count          291                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.unblockToL2.m_msg_count          401                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockToL2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples          886                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    14.322799                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    46.853826                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-127          855     96.50%     96.50% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-255           17      1.92%     98.42% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::256-383           14      1.58%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total          886                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_misses          637                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.cache.m_demand_accesses          637                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_msg_count          243                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL2.m_stall_time       480000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL2.m_stall_count          240                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.requestFromL2.m_avg_stall_time  1975.308642                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL2.m_msg_count          637                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL2.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL2.m_msg_count          643                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL2.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL2.m_msg_count          265                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.unblockToL2.m_msg_count          370                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples          838                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    13.267303                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    48.527002                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-127          816     97.37%     97.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-255            8      0.95%     98.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::256-383           12      1.43%     99.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::384-511            2      0.24%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total          838                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_misses          604                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.cache.m_demand_accesses          604                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_msg_count          230                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL2.m_buf_msgs     0.000040                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL2.m_stall_time       458000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL2.m_stall_count          229                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.requestFromL2.m_avg_stall_time  1991.304348                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL2.m_msg_count          604                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL2.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL2.m_msg_count          608                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL2.m_msg_count          247                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.unblockToL2.m_msg_count          361                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockToL2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples          808                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    24.222772                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    87.575974                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-127          768     95.05%     95.05% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-255            7      0.87%     95.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::256-383           16      1.98%     97.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::384-511           11      1.36%     99.26% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::512-639            5      0.62%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::640-767            1      0.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total          808                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_misses          589                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.cache.m_demand_accesses          589                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_msg_count          215                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL2.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL2.m_stall_time       428000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL2.m_stall_count          214                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.requestFromL2.m_avg_stall_time  1990.697674                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL2.m_msg_count          589                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL2.m_buf_msgs     0.000041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL2.m_msg_count          593                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL2.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL2.m_msg_count          233                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.unblockToL2.m_msg_count          340                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockToL2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples          598                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    24.021739                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    76.710606                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-127          568     94.98%     94.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-255           10      1.67%     96.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::256-383            8      1.34%     97.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::384-511           12      2.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total          598                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_hits            9                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_misses          482                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.cache.m_demand_accesses          491                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_msg_count          112                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL2.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL2.m_stall_time       232500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL2.m_stall_count          110                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.requestFromL2.m_avg_stall_time  2075.892857                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL2.m_msg_count          482                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL2.m_buf_msgs     0.000034                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL2.m_msg_count          486                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL2.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL2.m_msg_count          136                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.unblockToL2.m_msg_count          247                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockToL2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.delayHistogram::samples          670                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    25.429851                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    74.101314                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-127          626     93.43%     93.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-255           23      3.43%     96.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::256-383           12      1.79%     98.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::384-511            8      1.19%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::512-639            1      0.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total          670                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_hits         1061                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_misses          524                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.cache.m_demand_accesses         1585                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.requestFromL2.m_msg_count          140                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL2.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL2.m_stall_time       280000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL2.m_stall_count          134                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.requestFromL2.m_avg_stall_time         2000                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL2.m_msg_count          524                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL2.m_buf_msgs     0.000037                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL2.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL2.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseToL2.m_msg_count          159                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL2.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.unblockToL2.m_msg_count          285                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockToL2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples        38772                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     5.583565                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    37.828559                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-127        38335     98.87%     98.87% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-255          142      0.37%     99.24% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-383          159      0.41%     99.65% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::384-511          100      0.26%     99.91% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-639           27      0.07%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::640-767            9      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total        38772                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count         7695                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000540                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count         5134                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000180                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        16160                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.000583                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time       227000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count           30                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time    14.047030                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         3365                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        12795                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        16160                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count        11060                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.000502                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count         9846                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000345                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        12766                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.000448                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control           71565                       (Unspecified)
system.ruby.network.msg_byte.Control           572520                       (Unspecified)
system.ruby.network.msg_count.Request_Control        15452                       (Unspecified)
system.ruby.network.msg_byte.Request_Control       123616                       (Unspecified)
system.ruby.network.msg_count.Response_Data        77574                       (Unspecified)
system.ruby.network.msg_byte.Response_Data      5585328                       (Unspecified)
system.ruby.network.msg_count.Response_Control        39099                       (Unspecified)
system.ruby.network.msg_byte.Response_Control       312792                       (Unspecified)
system.ruby.network.int_links16.buffers0.m_msg_count         7351                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers0.m_buf_msgs     0.000258                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers1.m_msg_count         3571                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers1.m_buf_msgs     0.000125                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links16.buffers2.m_msg_count         7349                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links16.buffers2.m_buf_msgs     0.000258                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers0.m_msg_count          509                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers0.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers1.m_msg_count          345                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers1.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links17.buffers2.m_msg_count          391                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links17.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers0.m_msg_count          605                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers1.m_msg_count          276                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links18.buffers2.m_msg_count          468                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links18.buffers2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers0.m_msg_count          617                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers0.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers1.m_msg_count          279                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links19.buffers2.m_msg_count          395                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links19.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers0.m_msg_count          639                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers0.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers1.m_msg_count          291                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links20.buffers2.m_msg_count          401                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links20.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers0.m_msg_count          637                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers0.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers1.m_msg_count          265                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links21.buffers2.m_msg_count          370                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links21.buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers0.m_msg_count          604                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers1.m_msg_count          247                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links22.buffers2.m_msg_count          361                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links22.buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers0.m_msg_count          589                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers1.m_msg_count          233                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers1.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links23.buffers2.m_msg_count          340                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links23.buffers2.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers0.m_msg_count          482                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers0.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers1.m_msg_count          136                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links24.buffers2.m_msg_count          247                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links24.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers0.m_msg_count          524                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers0.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers1.m_msg_count          159                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links25.buffers2.m_msg_count          285                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links25.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers0.m_msg_count          605                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers1.m_msg_count          256                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links26.buffers2.m_msg_count          369                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links26.buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers0.m_msg_count          618                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers0.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers1.m_msg_count          266                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links27.buffers2.m_msg_count          370                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links27.buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers0.m_msg_count          603                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers0.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers1.m_msg_count          253                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers1.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links28.buffers2.m_msg_count          364                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links28.buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers0.m_msg_count          624                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers0.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers1.m_msg_count          280                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links29.buffers2.m_msg_count          375                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links29.buffers2.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers0.m_msg_count          626                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers0.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers1.m_msg_count          278                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers1.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links30.buffers2.m_msg_count          390                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links30.buffers2.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers0.m_msg_count          527                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers0.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers1.m_msg_count          175                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers1.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links31.buffers2.m_msg_count          291                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links31.buffers2.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers0.m_msg_count         7695                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers0.m_buf_msgs     0.000270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers1.m_msg_count        11060                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers1.m_buf_msgs     0.000388                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links32.buffers2.m_msg_count         5134                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links32.buffers2.m_buf_msgs     0.000180                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links33.buffers1.m_msg_count         7695                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links33.buffers1.m_buf_msgs     0.000270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers1.m_msg_count         7428                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers1.m_buf_msgs     0.000260                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links50.buffers2.m_msg_count         1845                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links50.buffers2.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers1.m_msg_count          513                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers1.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links51.buffers2.m_msg_count          228                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links51.buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers1.m_msg_count          611                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links52.buffers2.m_msg_count          244                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links52.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers1.m_msg_count          621                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links53.buffers2.m_msg_count          252                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links53.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers1.m_msg_count          643                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers1.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links54.buffers2.m_msg_count          263                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links54.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers1.m_msg_count          643                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers1.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links55.buffers2.m_msg_count          243                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links55.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers1.m_msg_count          608                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links56.buffers2.m_msg_count          230                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links56.buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers1.m_msg_count          593                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links57.buffers2.m_msg_count          215                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links57.buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers1.m_msg_count          486                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers1.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links58.buffers2.m_msg_count          112                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links58.buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links59.buffers1.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links59.buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links59.buffers2.m_msg_count          140                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links59.buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links60.buffers1.m_msg_count          609                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links60.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links60.buffers2.m_msg_count          238                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links60.buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links61.buffers1.m_msg_count          624                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links61.buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links61.buffers2.m_msg_count          245                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links61.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links62.buffers1.m_msg_count          607                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links62.buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links62.buffers2.m_msg_count          235                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links62.buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links63.buffers1.m_msg_count          628                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links63.buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links63.buffers2.m_msg_count          258                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links63.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links64.buffers1.m_msg_count          630                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links64.buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links64.buffers2.m_msg_count          261                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links64.buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links65.buffers1.m_msg_count          535                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links65.buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links65.buffers2.m_msg_count          150                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links65.buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers0.m_msg_count        16160                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers0.m_buf_msgs     0.000567                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers1.m_msg_count         9846                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers1.m_buf_msgs     0.000345                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links66.buffers2.m_msg_count        12766                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links66.buffers2.m_buf_msgs     0.000448                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links67.buffers0.m_msg_count         7695                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links67.buffers0.m_buf_msgs     0.000270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers10.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers10.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers10.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers10.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers10.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers10.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers10.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers10.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers11.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers11.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers11.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers11.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers11.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers11.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers11.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers11.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers12.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers12.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers12.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers12.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers12.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers12.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers12.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers12.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers13.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers13.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers13.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers13.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers13.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers13.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers13.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers13.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers14.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers14.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers14.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers14.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers14.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers14.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers14.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers14.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers15.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers15.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers15.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers15.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers15.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers15.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers15.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers15.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.percent_links_utilized     0.099878                       (Unspecified)
system.ruby.network.routers16.msg_count.Control::0         7351                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Control::0        58808                       (Unspecified)
system.ruby.network.routers16.msg_count.Request_Control::2         1845                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Request_Control::2        14760                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Data::1        10798                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Data::1       777456                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::1          201                       (Unspecified)
system.ruby.network.routers16.msg_count.Response_Control::2         7349                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::1         1608                       (Unspecified)
system.ruby.network.routers16.msg_bytes.Response_Control::2        58792                       (Unspecified)
system.ruby.network.routers16.port_buffers1.m_msg_count         7428                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers1.m_buf_msgs     0.000260                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers2.m_msg_count         1845                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers2.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_msg_count         7351                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers3.m_buf_msgs     0.000302                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers3.m_stall_time       627500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers3.m_avg_stall_time    85.362536                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers4.m_msg_count         3571                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers4.m_buf_msgs     0.006513                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers4.m_stall_time     91082500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers4.m_avg_stall_time 25506.160739                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.port_buffers5.m_msg_count         7349                       # Number of messages passed the buffer (Count)
system.ruby.network.routers16.port_buffers5.m_buf_msgs     0.000258                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers16.port_buffers5.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers16.port_buffers5.m_avg_stall_time     0.068036                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.throttle00.acc_link_utilization 33808.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle00.link_utilization     0.118557                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle00.total_msg_count         9273                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle00.total_msg_bytes       540936                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_data_msg_bytes       466752                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle00.total_bw_sat_cy        29172                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle00.msg_count.Request_Control::2         1845                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Request_Control::2        14760                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Data::1         7293                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Data::1       525096                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_count.Response_Control::1          135                       (Unspecified)
system.ruby.network.routers16.throttle00.msg_bytes.Response_Control::1         1080                       (Unspecified)
system.ruby.network.routers16.throttle01.acc_link_utilization 23155.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers16.throttle01.link_utilization     0.081200                       # Average link utilization (Ratio)
system.ruby.network.routers16.throttle01.total_msg_count        18271                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers16.throttle01.total_msg_bytes       370488                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_data_msg_bytes       224320                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers16.throttle01.total_msg_wait_time     91710500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers16.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers16.throttle01.total_bw_sat_cy        15517                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers16.throttle01.avg_msg_wait_time  5019.457063                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers16.throttle01.avg_bandwidth         0.02                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.avg_useful_bandwidth         0.01                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers16.throttle01.msg_count.Control::0         7351                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Control::0        58808                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Data::1         3505                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Data::1       252360                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::1           66                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_count.Response_Control::2         7349                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::1          528                       (Unspecified)
system.ruby.network.routers16.throttle01.msg_bytes.Response_Control::2        58792                       (Unspecified)
system.ruby.network.routers17.percent_links_utilized     0.007646                       (Unspecified)
system.ruby.network.routers17.msg_count.Control::0          509                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Control::0         4072                       (Unspecified)
system.ruby.network.routers17.msg_count.Request_Control::2          228                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Request_Control::2         1824                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Data::1          842                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Data::1        60624                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers17.msg_count.Response_Control::2          391                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::1          128                       (Unspecified)
system.ruby.network.routers17.msg_bytes.Response_Control::2         3128                       (Unspecified)
system.ruby.network.routers17.port_buffers1.m_msg_count          513                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers1.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers2.m_msg_count          228                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_msg_count          509                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers3.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers3.m_stall_time        77500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers3.m_avg_stall_time   152.259332                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers4.m_msg_count          345                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers4.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.port_buffers4.m_stall_time       653500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers17.port_buffers4.m_avg_stall_time  1894.202899                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers17.port_buffers5.m_msg_count          391                       # Number of messages passed the buffer (Count)
system.ruby.network.routers17.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.throttle00.acc_link_utilization  2390.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle00.link_utilization     0.008383                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle00.total_msg_count          741                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle00.total_msg_bytes        38248                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_data_msg_bytes        32320                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle00.total_bw_sat_cy         2020                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle00.msg_count.Request_Control::2          228                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Request_Control::2         1824                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Data::1          505                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Data::1        36360                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers17.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers17.throttle01.acc_link_utilization  1970.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers17.throttle01.link_utilization     0.006910                       # Average link utilization (Ratio)
system.ruby.network.routers17.throttle01.total_msg_count         1245                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers17.throttle01.total_msg_bytes        31528                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_data_msg_bytes        21568                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers17.throttle01.total_msg_wait_time       731000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers17.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers17.throttle01.total_bw_sat_cy         1415                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers17.throttle01.avg_msg_wait_time   587.148594                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers17.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers17.throttle01.msg_count.Control::0          509                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Control::0         4072                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Data::1          337                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Data::1        24264                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_count.Response_Control::2          391                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers17.throttle01.msg_bytes.Response_Control::2         3128                       (Unspecified)
system.ruby.network.routers18.percent_links_utilized     0.008048                       (Unspecified)
system.ruby.network.routers18.msg_count.Control::0          605                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Control::0         4840                       (Unspecified)
system.ruby.network.routers18.msg_count.Request_Control::2          244                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Request_Control::2         1952                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Data::1          872                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Data::1        62784                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::1           15                       (Unspecified)
system.ruby.network.routers18.msg_count.Response_Control::2          468                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::1          120                       (Unspecified)
system.ruby.network.routers18.msg_bytes.Response_Control::2         3744                       (Unspecified)
system.ruby.network.routers18.port_buffers1.m_msg_count          611                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers2.m_msg_count          244                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_msg_count          605                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers3.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers3.m_stall_time        47500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers3.m_avg_stall_time    78.512397                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers4.m_msg_count          276                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers4.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.port_buffers4.m_stall_time       162500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers18.port_buffers4.m_avg_stall_time   588.768116                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers18.port_buffers5.m_msg_count          468                       # Number of messages passed the buffer (Count)
system.ruby.network.routers18.port_buffers5.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.throttle00.acc_link_utilization  2831.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle00.link_utilization     0.009929                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle00.total_msg_count          855                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle00.total_msg_bytes        45304                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_data_msg_bytes        38464                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle00.total_bw_sat_cy         2404                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle00.msg_count.Request_Control::2          244                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Request_Control::2         1952                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Data::1          601                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Data::1        43272                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers18.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers18.throttle01.acc_link_utilization  1758.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers18.throttle01.link_utilization     0.006167                       # Average link utilization (Ratio)
system.ruby.network.routers18.throttle01.total_msg_count         1349                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers18.throttle01.total_msg_bytes        28136                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_data_msg_bytes        17344                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers18.throttle01.total_msg_wait_time       210000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers18.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers18.throttle01.total_bw_sat_cy         1110                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers18.throttle01.avg_msg_wait_time   155.670867                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers18.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers18.throttle01.msg_count.Control::0          605                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Control::0         4840                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Data::1          271                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Data::1        19512                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::1            5                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_count.Response_Control::2          468                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::1           40                       (Unspecified)
system.ruby.network.routers18.throttle01.msg_bytes.Response_Control::2         3744                       (Unspecified)
system.ruby.network.routers19.percent_links_utilized     0.008111                       (Unspecified)
system.ruby.network.routers19.msg_count.Control::0          617                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Control::0         4936                       (Unspecified)
system.ruby.network.routers19.msg_count.Request_Control::2          252                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Request_Control::2         2016                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Data::1          886                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Data::1        63792                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::1           14                       (Unspecified)
system.ruby.network.routers19.msg_count.Response_Control::2          395                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::1          112                       (Unspecified)
system.ruby.network.routers19.msg_bytes.Response_Control::2         3160                       (Unspecified)
system.ruby.network.routers19.port_buffers1.m_msg_count          621                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers2.m_msg_count          252                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_msg_count          617                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers3.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers3.m_stall_time        67500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers3.m_avg_stall_time   109.400324                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers4.m_msg_count          279                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers4.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.port_buffers4.m_stall_time        61500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers19.port_buffers4.m_avg_stall_time   220.430108                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers19.port_buffers5.m_msg_count          395                       # Number of messages passed the buffer (Count)
system.ruby.network.routers19.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.throttle00.acc_link_utilization  2888.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle00.link_utilization     0.010129                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle00.total_msg_count          873                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle00.total_msg_bytes        46216                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_data_msg_bytes        39232                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle00.total_bw_sat_cy         2452                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle00.msg_count.Request_Control::2          252                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Request_Control::2         2016                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Data::1          613                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Data::1        44136                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers19.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers19.throttle01.acc_link_utilization  1737.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers19.throttle01.link_utilization     0.006093                       # Average link utilization (Ratio)
system.ruby.network.routers19.throttle01.total_msg_count         1291                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers19.throttle01.total_msg_bytes        27800                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_data_msg_bytes        17472                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers19.throttle01.total_msg_wait_time       129000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers19.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers19.throttle01.total_bw_sat_cy         1118                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers19.throttle01.avg_msg_wait_time    99.922541                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers19.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers19.throttle01.msg_count.Control::0          617                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Control::0         4936                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Data::1          273                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Data::1        19656                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::1            6                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_count.Response_Control::2          395                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::1           48                       (Unspecified)
system.ruby.network.routers19.throttle01.msg_bytes.Response_Control::2         3160                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.percent_links_utilized     0.008413                       (Unspecified)
system.ruby.network.routers20.msg_count.Control::0          639                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Control::0         5112                       (Unspecified)
system.ruby.network.routers20.msg_count.Request_Control::2          263                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Request_Control::2         2104                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Data::1          920                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Data::1        66240                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::1           14                       (Unspecified)
system.ruby.network.routers20.msg_count.Response_Control::2          401                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::1          112                       (Unspecified)
system.ruby.network.routers20.msg_bytes.Response_Control::2         3208                       (Unspecified)
system.ruby.network.routers20.port_buffers1.m_msg_count          643                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers1.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers2.m_msg_count          263                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_msg_count          639                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers3.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers3.m_stall_time        61500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers3.m_avg_stall_time    96.244131                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers4.m_msg_count          291                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers4.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.port_buffers4.m_stall_time        56000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers20.port_buffers4.m_avg_stall_time   192.439863                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers20.port_buffers5.m_msg_count          401                       # Number of messages passed the buffer (Count)
system.ruby.network.routers20.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.throttle00.acc_link_utilization         2993                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle00.link_utilization     0.010496                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle00.total_msg_count          906                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle00.total_msg_bytes        47888                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_data_msg_bytes        40640                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle00.total_bw_sat_cy         2541                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle00.msg_count.Request_Control::2          263                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Request_Control::2         2104                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Data::1          635                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Data::1        45720                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers20.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers20.throttle01.acc_link_utilization  1805.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers20.throttle01.link_utilization     0.006331                       # Average link utilization (Ratio)
system.ruby.network.routers20.throttle01.total_msg_count         1331                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers20.throttle01.total_msg_bytes        28888                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_data_msg_bytes        18240                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers20.throttle01.total_msg_wait_time       117500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers20.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers20.throttle01.total_bw_sat_cy         1162                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers20.throttle01.avg_msg_wait_time    88.279489                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers20.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers20.throttle01.msg_count.Control::0          639                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Control::0         5112                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Data::1          285                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Data::1        20520                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::1            6                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_count.Response_Control::2          401                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::1           48                       (Unspecified)
system.ruby.network.routers20.throttle01.msg_bytes.Response_Control::2         3208                       (Unspecified)
system.ruby.network.routers21.percent_links_utilized     0.008155                       (Unspecified)
system.ruby.network.routers21.msg_count.Control::0          637                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Control::0         5096                       (Unspecified)
system.ruby.network.routers21.msg_count.Request_Control::2          243                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Request_Control::2         1944                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Data::1          893                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Data::1        64296                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::1           15                       (Unspecified)
system.ruby.network.routers21.msg_count.Response_Control::2          370                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::1          120                       (Unspecified)
system.ruby.network.routers21.msg_bytes.Response_Control::2         2960                       (Unspecified)
system.ruby.network.routers21.port_buffers1.m_msg_count          643                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers1.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers2.m_msg_count          243                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_msg_count          637                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers3.m_buf_msgs     0.000029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers3.m_stall_time        89000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers3.m_avg_stall_time   139.717425                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers4.m_msg_count          265                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers4.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.port_buffers4.m_stall_time        44000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers21.port_buffers4.m_avg_stall_time   166.037736                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers21.port_buffers5.m_msg_count          370                       # Number of messages passed the buffer (Count)
system.ruby.network.routers21.port_buffers5.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.throttle00.acc_link_utilization         2975                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle00.link_utilization     0.010432                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle00.total_msg_count          886                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle00.total_msg_bytes        47600                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_data_msg_bytes        40512                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle00.total_bw_sat_cy         2533                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle00.msg_count.Request_Control::2          243                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Request_Control::2         1944                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Data::1          633                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Data::1        45576                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers21.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers21.throttle01.acc_link_utilization         1676                       # Accumulated link utilization (Count)
system.ruby.network.routers21.throttle01.link_utilization     0.005877                       # Average link utilization (Ratio)
system.ruby.network.routers21.throttle01.total_msg_count         1272                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers21.throttle01.total_msg_bytes        26816                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_data_msg_bytes        16640                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers21.throttle01.total_msg_wait_time       133000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers21.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers21.throttle01.total_bw_sat_cy         1072                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers21.throttle01.avg_msg_wait_time   104.559748                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers21.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers21.throttle01.msg_count.Control::0          637                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Control::0         5096                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Data::1          260                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Data::1        18720                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::1            5                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_count.Response_Control::2          370                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::1           40                       (Unspecified)
system.ruby.network.routers21.throttle01.msg_bytes.Response_Control::2         2960                       (Unspecified)
system.ruby.network.routers22.percent_links_utilized     0.007702                       (Unspecified)
system.ruby.network.routers22.msg_count.Control::0          604                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Control::0         4832                       (Unspecified)
system.ruby.network.routers22.msg_count.Request_Control::2          230                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Request_Control::2         1840                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Data::1          842                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Data::1        60624                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::1           13                       (Unspecified)
system.ruby.network.routers22.msg_count.Response_Control::2          361                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::1          104                       (Unspecified)
system.ruby.network.routers22.msg_bytes.Response_Control::2         2888                       (Unspecified)
system.ruby.network.routers22.port_buffers1.m_msg_count          608                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers2.m_msg_count          230                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_msg_count          604                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers3.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers3.m_stall_time        60500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers3.m_avg_stall_time   100.165563                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers4.m_msg_count          247                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers4.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.port_buffers4.m_stall_time       118000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers22.port_buffers4.m_avg_stall_time   477.732794                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers22.port_buffers5.m_msg_count          361                       # Number of messages passed the buffer (Count)
system.ruby.network.routers22.port_buffers5.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.throttle00.acc_link_utilization         2819                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle00.link_utilization     0.009885                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle00.total_msg_count          838                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle00.total_msg_bytes        45104                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_data_msg_bytes        38400                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle00.total_bw_sat_cy         2400                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle00.msg_count.Request_Control::2          230                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Request_Control::2         1840                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Data::1          600                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Data::1        43200                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers22.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers22.throttle01.acc_link_utilization         1574                       # Accumulated link utilization (Count)
system.ruby.network.routers22.throttle01.link_utilization     0.005520                       # Average link utilization (Ratio)
system.ruby.network.routers22.throttle01.total_msg_count         1212                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers22.throttle01.total_msg_bytes        25184                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_data_msg_bytes        15488                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers22.throttle01.total_msg_wait_time       178500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers22.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers22.throttle01.total_bw_sat_cy          992                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers22.throttle01.avg_msg_wait_time   147.277228                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers22.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers22.throttle01.msg_count.Control::0          604                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Control::0         4832                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Data::1          242                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Data::1        17424                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::1            5                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_count.Response_Control::2          361                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::1           40                       (Unspecified)
system.ruby.network.routers22.throttle01.msg_bytes.Response_Control::2         2888                       (Unspecified)
system.ruby.network.routers23.percent_links_utilized     0.007429                       (Unspecified)
system.ruby.network.routers23.msg_count.Control::0          589                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Control::0         4712                       (Unspecified)
system.ruby.network.routers23.msg_count.Request_Control::2          215                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Request_Control::2         1720                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Data::1          813                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Data::1        58536                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::1           13                       (Unspecified)
system.ruby.network.routers23.msg_count.Response_Control::2          340                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::1          104                       (Unspecified)
system.ruby.network.routers23.msg_bytes.Response_Control::2         2720                       (Unspecified)
system.ruby.network.routers23.port_buffers1.m_msg_count          593                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers2.m_msg_count          215                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_msg_count          589                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers3.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers3.m_stall_time        61000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers3.m_avg_stall_time   103.565365                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers4.m_msg_count          233                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers4.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.port_buffers4.m_stall_time        36000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers23.port_buffers4.m_avg_stall_time   154.506438                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers23.port_buffers5.m_msg_count          340                       # Number of messages passed the buffer (Count)
system.ruby.network.routers23.port_buffers5.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.throttle00.acc_link_utilization         2744                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle00.link_utilization     0.009622                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle00.total_msg_count          808                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle00.total_msg_bytes        43904                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_data_msg_bytes        37440                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle00.total_bw_sat_cy         2340                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle00.msg_count.Request_Control::2          215                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Request_Control::2         1720                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Data::1          585                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Data::1        42120                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers23.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers23.throttle01.acc_link_utilization         1493                       # Accumulated link utilization (Count)
system.ruby.network.routers23.throttle01.link_utilization     0.005236                       # Average link utilization (Ratio)
system.ruby.network.routers23.throttle01.total_msg_count         1162                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers23.throttle01.total_msg_bytes        23888                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_data_msg_bytes        14592                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers23.throttle01.total_msg_wait_time        97000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers23.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers23.throttle01.total_bw_sat_cy          932                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers23.throttle01.avg_msg_wait_time    83.476764                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers23.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers23.throttle01.msg_count.Control::0          589                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Control::0         4712                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Data::1          228                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Data::1        16416                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::1            5                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_count.Response_Control::2          340                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::1           40                       (Unspecified)
system.ruby.network.routers23.throttle01.msg_bytes.Response_Control::2         2720                       (Unspecified)
system.ruby.network.routers24.percent_links_utilized     0.005554                       (Unspecified)
system.ruby.network.routers24.msg_count.Control::0          482                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Control::0         3856                       (Unspecified)
system.ruby.network.routers24.msg_count.Request_Control::2          112                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Request_Control::2          896                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Data::1          609                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Data::1        43848                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::1           13                       (Unspecified)
system.ruby.network.routers24.msg_count.Response_Control::2          247                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::1          104                       (Unspecified)
system.ruby.network.routers24.msg_bytes.Response_Control::2         1976                       (Unspecified)
system.ruby.network.routers24.port_buffers1.m_msg_count          486                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers1.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers2.m_msg_count          112                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_msg_count          482                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers3.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers3.m_stall_time        54500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers3.m_avg_stall_time   113.070539                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers4.m_msg_count          136                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.port_buffers4.m_stall_time        48000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers24.port_buffers4.m_avg_stall_time   352.941176                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers24.port_buffers5.m_msg_count          247                       # Number of messages passed the buffer (Count)
system.ruby.network.routers24.port_buffers5.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.throttle00.acc_link_utilization         2211                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle00.link_utilization     0.007753                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle00.total_msg_count          598                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle00.total_msg_bytes        35376                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_data_msg_bytes        30592                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle00.total_bw_sat_cy         1912                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle00.msg_count.Request_Control::2          112                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Request_Control::2          896                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Data::1          478                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Data::1        34416                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers24.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers24.throttle01.acc_link_utilization   956.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers24.throttle01.link_utilization     0.003354                       # Average link utilization (Ratio)
system.ruby.network.routers24.throttle01.total_msg_count          865                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers24.throttle01.total_msg_bytes        15304                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_data_msg_bytes         8384                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers24.throttle01.total_msg_wait_time       102500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers24.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers24.throttle01.total_bw_sat_cy          544                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers24.throttle01.avg_msg_wait_time   118.497110                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers24.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers24.throttle01.msg_count.Control::0          482                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Control::0         3856                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Data::1          131                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Data::1         9432                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::1            5                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_count.Response_Control::2          247                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::1           40                       (Unspecified)
system.ruby.network.routers24.throttle01.msg_bytes.Response_Control::2         1976                       (Unspecified)
system.ruby.network.routers25.percent_links_utilized     0.006170                       (Unspecified)
system.ruby.network.routers25.msg_count.Control::0          524                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Control::0         4192                       (Unspecified)
system.ruby.network.routers25.msg_count.Request_Control::2          140                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Request_Control::2         1120                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Data::1          675                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Data::1        48600                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Control::1           14                       (Unspecified)
system.ruby.network.routers25.msg_count.Response_Control::2          285                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Control::1          112                       (Unspecified)
system.ruby.network.routers25.msg_bytes.Response_Control::2         2280                       (Unspecified)
system.ruby.network.routers25.port_buffers1.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers2.m_msg_count          140                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers3.m_msg_count          524                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers3.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers3.m_stall_time        66000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers3.m_avg_stall_time   125.954198                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.port_buffers4.m_msg_count          159                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers4.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.port_buffers4.m_stall_time        46000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers25.port_buffers4.m_avg_stall_time   289.308176                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers25.port_buffers5.m_msg_count          285                       # Number of messages passed the buffer (Count)
system.ruby.network.routers25.port_buffers5.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.throttle00.acc_link_utilization         2415                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle00.link_utilization     0.008469                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle00.total_msg_count          670                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle00.total_msg_bytes        38640                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_data_msg_bytes        33280                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle00.total_bw_sat_cy         2080                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle00.msg_count.Request_Control::2          140                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Request_Control::2         1120                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_count.Response_Data::1          520                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Response_Data::1        37440                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers25.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers25.throttle01.acc_link_utilization         1104                       # Accumulated link utilization (Count)
system.ruby.network.routers25.throttle01.link_utilization     0.003871                       # Average link utilization (Ratio)
system.ruby.network.routers25.throttle01.total_msg_count          968                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers25.throttle01.total_msg_bytes        17664                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_data_msg_bytes         9920                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers25.throttle01.total_msg_wait_time       112000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers25.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers25.throttle01.total_bw_sat_cy          651                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers25.throttle01.avg_msg_wait_time   115.702479                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers25.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers25.throttle01.msg_count.Control::0          524                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Control::0         4192                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Data::1          155                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Data::1        11160                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_count.Response_Control::2          285                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers25.throttle01.msg_bytes.Response_Control::2         2280                       (Unspecified)
system.ruby.network.routers26.percent_links_utilized     0.007803                       (Unspecified)
system.ruby.network.routers26.msg_count.Control::0          605                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Control::0         4840                       (Unspecified)
system.ruby.network.routers26.msg_count.Request_Control::2          238                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Request_Control::2         1904                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Data::1          853                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Data::1        61416                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers26.msg_count.Response_Control::2          369                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers26.msg_bytes.Response_Control::2         2952                       (Unspecified)
system.ruby.network.routers26.port_buffers1.m_msg_count          609                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers2.m_msg_count          238                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers3.m_msg_count          605                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers3.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers3.m_stall_time        25000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers3.m_avg_stall_time    41.322314                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.port_buffers4.m_msg_count          256                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers4.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.port_buffers4.m_stall_time        88000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers26.port_buffers4.m_avg_stall_time   343.750000                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers26.port_buffers5.m_msg_count          369                       # Number of messages passed the buffer (Count)
system.ruby.network.routers26.port_buffers5.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.throttle00.acc_link_utilization  2827.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle00.link_utilization     0.009915                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle00.total_msg_count          847                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle00.total_msg_bytes        45240                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_data_msg_bytes        38464                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle00.total_bw_sat_cy         2404                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle00.msg_count.Request_Control::2          238                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Request_Control::2         1904                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_count.Response_Data::1          601                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Response_Data::1        43272                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers26.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers26.throttle01.acc_link_utilization         1623                       # Accumulated link utilization (Count)
system.ruby.network.routers26.throttle01.link_utilization     0.005691                       # Average link utilization (Ratio)
system.ruby.network.routers26.throttle01.total_msg_count         1230                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers26.throttle01.total_msg_bytes        25968                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_data_msg_bytes        16128                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers26.throttle01.total_msg_wait_time       113000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers26.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers26.throttle01.total_bw_sat_cy         1029                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers26.throttle01.avg_msg_wait_time    91.869919                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers26.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers26.throttle01.msg_count.Control::0          605                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Control::0         4840                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Data::1          252                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Data::1        18144                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_count.Response_Control::2          369                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers26.throttle01.msg_bytes.Response_Control::2         2952                       (Unspecified)
system.ruby.network.routers27.percent_links_utilized     0.007998                       (Unspecified)
system.ruby.network.routers27.msg_count.Control::0          618                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Control::0         4944                       (Unspecified)
system.ruby.network.routers27.msg_count.Request_Control::2          245                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Request_Control::2         1960                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Data::1          875                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Data::1        63000                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Control::1           15                       (Unspecified)
system.ruby.network.routers27.msg_count.Response_Control::2          370                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Control::1          120                       (Unspecified)
system.ruby.network.routers27.msg_bytes.Response_Control::2         2960                       (Unspecified)
system.ruby.network.routers27.port_buffers1.m_msg_count          624                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers2.m_msg_count          245                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers3.m_msg_count          618                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers3.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers3.m_stall_time        34000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers3.m_avg_stall_time    55.016181                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.port_buffers4.m_msg_count          266                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers4.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.port_buffers4.m_stall_time        42000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers27.port_buffers4.m_avg_stall_time   157.894737                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers27.port_buffers5.m_msg_count          370                       # Number of messages passed the buffer (Count)
system.ruby.network.routers27.port_buffers5.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers27.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers27.throttle00.acc_link_utilization  2890.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle00.link_utilization     0.010136                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle00.total_msg_count          869                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle00.total_msg_bytes        46248                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_data_msg_bytes        39296                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle00.total_bw_sat_cy         2456                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle00.msg_count.Request_Control::2          245                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Request_Control::2         1960                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_count.Response_Data::1          614                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Response_Data::1        44208                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers27.throttle00.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers27.throttle01.acc_link_utilization         1671                       # Accumulated link utilization (Count)
system.ruby.network.routers27.throttle01.link_utilization     0.005860                       # Average link utilization (Ratio)
system.ruby.network.routers27.throttle01.total_msg_count         1254                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers27.throttle01.total_msg_bytes        26736                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_data_msg_bytes        16704                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers27.throttle01.total_msg_wait_time        76000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers27.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers27.throttle01.total_bw_sat_cy         1064                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers27.throttle01.avg_msg_wait_time    60.606061                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers27.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers27.throttle01.msg_count.Control::0          618                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Control::0         4944                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Data::1          261                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Data::1        18792                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Control::1            5                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_count.Response_Control::2          370                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Control::1           40                       (Unspecified)
system.ruby.network.routers27.throttle01.msg_bytes.Response_Control::2         2960                       (Unspecified)
system.ruby.network.routers28.percent_links_utilized     0.007755                       (Unspecified)
system.ruby.network.routers28.msg_count.Control::0          603                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Control::0         4824                       (Unspecified)
system.ruby.network.routers28.msg_count.Request_Control::2          235                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Request_Control::2         1880                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Data::1          848                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Data::1        61056                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers28.msg_count.Response_Control::2          364                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers28.msg_bytes.Response_Control::2         2912                       (Unspecified)
system.ruby.network.routers28.port_buffers1.m_msg_count          607                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers1.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers2.m_msg_count          235                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers2.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers3.m_msg_count          603                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers3.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers3.m_stall_time        34000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers3.m_avg_stall_time    56.384743                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.port_buffers4.m_msg_count          253                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers4.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.port_buffers4.m_stall_time        36000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers28.port_buffers4.m_avg_stall_time   142.292490                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers28.port_buffers5.m_msg_count          364                       # Number of messages passed the buffer (Count)
system.ruby.network.routers28.port_buffers5.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers28.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers28.throttle00.acc_link_utilization         2817                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle00.link_utilization     0.009878                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle00.total_msg_count          842                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle00.total_msg_bytes        45072                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_data_msg_bytes        38336                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle00.total_bw_sat_cy         2396                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle00.msg_count.Request_Control::2          235                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Request_Control::2         1880                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_count.Response_Data::1          599                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Response_Data::1        43128                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers28.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers28.throttle01.acc_link_utilization         1606                       # Accumulated link utilization (Count)
system.ruby.network.routers28.throttle01.link_utilization     0.005632                       # Average link utilization (Ratio)
system.ruby.network.routers28.throttle01.total_msg_count         1220                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers28.throttle01.total_msg_bytes        25696                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_data_msg_bytes        15936                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers28.throttle01.total_msg_wait_time        70000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers28.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers28.throttle01.total_bw_sat_cy         1014                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers28.throttle01.avg_msg_wait_time    57.377049                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers28.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers28.throttle01.msg_count.Control::0          603                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Control::0         4824                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Data::1          249                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Data::1        17928                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_count.Response_Control::2          364                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers28.throttle01.msg_bytes.Response_Control::2         2912                       (Unspecified)
system.ruby.network.routers29.percent_links_utilized     0.008154                       (Unspecified)
system.ruby.network.routers29.msg_count.Control::0          624                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Control::0         4992                       (Unspecified)
system.ruby.network.routers29.msg_count.Request_Control::2          258                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Request_Control::2         2064                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Data::1          892                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Data::1        64224                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Control::1           16                       (Unspecified)
system.ruby.network.routers29.msg_count.Response_Control::2          375                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Control::1          128                       (Unspecified)
system.ruby.network.routers29.msg_bytes.Response_Control::2         3000                       (Unspecified)
system.ruby.network.routers29.port_buffers1.m_msg_count          628                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers2.m_msg_count          258                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers3.m_msg_count          624                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers3.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers3.m_stall_time        30500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers3.m_avg_stall_time    48.878205                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.port_buffers4.m_msg_count          280                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers4.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.port_buffers4.m_stall_time       128500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers29.port_buffers4.m_avg_stall_time   458.928571                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers29.port_buffers5.m_msg_count          375                       # Number of messages passed the buffer (Count)
system.ruby.network.routers29.port_buffers5.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers29.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers29.throttle00.acc_link_utilization         2923                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle00.link_utilization     0.010250                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle00.total_msg_count          886                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle00.total_msg_bytes        46768                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_data_msg_bytes        39680                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle00.total_bw_sat_cy         2480                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle00.msg_count.Request_Control::2          258                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Request_Control::2         2064                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_count.Response_Data::1          620                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Response_Data::1        44640                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers29.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers29.throttle01.acc_link_utilization  1727.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers29.throttle01.link_utilization     0.006058                       # Average link utilization (Ratio)
system.ruby.network.routers29.throttle01.total_msg_count         1279                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers29.throttle01.total_msg_bytes        27640                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_data_msg_bytes        17408                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers29.throttle01.total_msg_wait_time       159000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers29.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers29.throttle01.total_bw_sat_cy         1112                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers29.throttle01.avg_msg_wait_time   124.315872                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers29.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers29.throttle01.msg_count.Control::0          624                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Control::0         4992                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Data::1          272                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Data::1        19584                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_count.Response_Control::2          375                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers29.throttle01.msg_bytes.Response_Control::2         3000                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.percent_links_utilized     0.008200                       (Unspecified)
system.ruby.network.routers30.msg_count.Control::0          626                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Control::0         5008                       (Unspecified)
system.ruby.network.routers30.msg_count.Request_Control::2          261                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Request_Control::2         2088                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Data::1          896                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Data::1        64512                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers30.msg_count.Response_Control::2          390                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers30.msg_bytes.Response_Control::2         3120                       (Unspecified)
system.ruby.network.routers30.port_buffers1.m_msg_count          630                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers1.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers2.m_msg_count          261                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers2.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers3.m_msg_count          626                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers3.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers3.m_stall_time        33500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers30.port_buffers3.m_avg_stall_time    53.514377                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers30.port_buffers4.m_msg_count          278                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers4.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.port_buffers4.m_stall_time        42500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers30.port_buffers4.m_avg_stall_time   152.877698                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers30.port_buffers5.m_msg_count          390                       # Number of messages passed the buffer (Count)
system.ruby.network.routers30.port_buffers5.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers30.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers30.throttle00.acc_link_utilization  2933.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle00.link_utilization     0.010287                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle00.total_msg_count          891                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle00.total_msg_bytes        46936                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_data_msg_bytes        39808                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle00.total_bw_sat_cy         2488                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle00.msg_count.Request_Control::2          261                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Request_Control::2         2088                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_count.Response_Data::1          622                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Response_Data::1        44784                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers30.throttle00.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers30.throttle01.acc_link_utilization         1743                       # Accumulated link utilization (Count)
system.ruby.network.routers30.throttle01.link_utilization     0.006112                       # Average link utilization (Ratio)
system.ruby.network.routers30.throttle01.total_msg_count         1294                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers30.throttle01.total_msg_bytes        27888                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_data_msg_bytes        17536                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers30.throttle01.total_msg_wait_time        76000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers30.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers30.throttle01.total_bw_sat_cy         1117                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers30.throttle01.avg_msg_wait_time    58.732612                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers30.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers30.throttle01.msg_count.Control::0          626                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Control::0         5008                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Data::1          274                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Data::1        19728                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Control::1            4                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_count.Response_Control::2          390                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Control::1           32                       (Unspecified)
system.ruby.network.routers30.throttle01.msg_bytes.Response_Control::2         3120                       (Unspecified)
system.ruby.network.routers31.percent_links_utilized     0.006303                       (Unspecified)
system.ruby.network.routers31.msg_count.Control::0          527                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Control::0         4216                       (Unspecified)
system.ruby.network.routers31.msg_count.Request_Control::2          150                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Request_Control::2         1200                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Data::1          689                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Data::1        49608                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Control::1           21                       (Unspecified)
system.ruby.network.routers31.msg_count.Response_Control::2          291                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Control::1          168                       (Unspecified)
system.ruby.network.routers31.msg_bytes.Response_Control::2         2328                       (Unspecified)
system.ruby.network.routers31.port_buffers1.m_msg_count          535                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers1.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers2.m_msg_count          150                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers3.m_msg_count          527                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers3.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers3.m_stall_time        35500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers31.port_buffers3.m_avg_stall_time    67.362429                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers31.port_buffers4.m_msg_count          175                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.port_buffers4.m_stall_time        50000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers31.port_buffers4.m_avg_stall_time   285.714286                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers31.port_buffers5.m_msg_count          291                       # Number of messages passed the buffer (Count)
system.ruby.network.routers31.port_buffers5.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers31.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers31.throttle00.acc_link_utilization  2434.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle00.link_utilization     0.008537                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle00.total_msg_count          685                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle00.total_msg_bytes        38952                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_data_msg_bytes        33472                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle00.total_bw_sat_cy         2092                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle00.msg_count.Request_Control::2          150                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Request_Control::2         1200                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_count.Response_Data::1          523                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Response_Data::1        37656                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers31.throttle00.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers31.throttle01.acc_link_utilization  1160.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers31.throttle01.link_utilization     0.004070                       # Average link utilization (Ratio)
system.ruby.network.routers31.throttle01.total_msg_count          993                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers31.throttle01.total_msg_bytes        18568                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_data_msg_bytes        10624                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers31.throttle01.total_msg_wait_time        85500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers31.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers31.throttle01.total_bw_sat_cy          684                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers31.throttle01.avg_msg_wait_time    86.102719                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers31.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers31.throttle01.msg_count.Control::0          527                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Control::0         4216                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Data::1          166                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Data::1        11952                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_count.Response_Control::2          291                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
system.ruby.network.routers31.throttle01.msg_bytes.Response_Control::2         2328                       (Unspecified)
system.ruby.network.routers32.percent_links_utilized     0.200728                       (Unspecified)
system.ruby.network.routers32.msg_count.Control::0        23855                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Control::0       190840                       (Unspecified)
system.ruby.network.routers32.msg_count.Request_Control::2         5134                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Request_Control::2        41072                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Data::1        20788                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Data::1      1496736                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::1          118                       (Unspecified)
system.ruby.network.routers32.msg_count.Response_Control::2        12766                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::1          944                       (Unspecified)
system.ruby.network.routers32.msg_bytes.Response_Control::2       102128                       (Unspecified)
system.ruby.network.routers32.port_buffers0.m_msg_count        16160                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers0.m_buf_msgs     0.000567                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers1.m_msg_count         9846                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers1.m_buf_msgs     0.000345                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers2.m_msg_count        12766                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers2.m_buf_msgs     0.000448                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_msg_count         7695                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers3.m_buf_msgs     0.000367                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers3.m_stall_time      1385500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers3.m_avg_stall_time   180.051982                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers4.m_msg_count        11060                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers4.m_buf_msgs     0.000775                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers4.m_stall_time      5516000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers4.m_avg_stall_time   498.734177                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.port_buffers5.m_msg_count         5134                       # Number of messages passed the buffer (Count)
system.ruby.network.routers32.port_buffers5.m_buf_msgs     0.000180                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers32.port_buffers5.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers32.port_buffers5.m_avg_stall_time     0.292170                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers32.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers32.throttle00.acc_link_utilization        58770                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle00.link_utilization     0.206089                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle00.total_msg_count        38772                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle00.total_msg_bytes       940320                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_data_msg_bytes       630144                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle00.total_bw_sat_cy        39570                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle00.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle00.msg_count.Control::0        16160                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Control::0       129280                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Data::1         9846                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Data::1       708912                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_count.Response_Control::2        12766                       (Unspecified)
system.ruby.network.routers32.throttle00.msg_bytes.Response_Control::2       102128                       (Unspecified)
system.ruby.network.routers32.throttle01.acc_link_utilization 55712.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers32.throttle01.link_utilization     0.195368                       # Average link utilization (Ratio)
system.ruby.network.routers32.throttle01.total_msg_count        23889                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers32.throttle01.total_msg_bytes       891400                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_data_msg_bytes       700288                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers32.throttle01.total_msg_wait_time      6903000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers32.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers32.throttle01.total_bw_sat_cy        44682                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers32.throttle01.avg_msg_wait_time   288.961447                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers32.throttle01.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.avg_useful_bandwidth         0.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers32.throttle01.msg_count.Control::0         7695                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Control::0        61560                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Request_Control::2         5134                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Request_Control::2        41072                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Data::1        10942                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Data::1       787824                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_count.Response_Control::1          118                       (Unspecified)
system.ruby.network.routers32.throttle01.msg_bytes.Response_Control::1          944                       (Unspecified)
system.ruby.network.routers33.percent_links_utilized     0.067460                       (Unspecified)
system.ruby.network.routers33.msg_count.Control::0         7695                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Control::0        61560                       (Unspecified)
system.ruby.network.routers33.msg_count.Response_Data::1         7695                       (Unspecified)
system.ruby.network.routers33.msg_bytes.Response_Data::1       554040                       (Unspecified)
system.ruby.network.routers33.port_buffers0.m_msg_count         7695                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers0.m_buf_msgs     0.000270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.port_buffers4.m_msg_count         7695                       # Number of messages passed the buffer (Count)
system.ruby.network.routers33.port_buffers4.m_buf_msgs     0.000270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers33.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers33.throttle00.acc_link_utilization  3847.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle00.link_utilization     0.013492                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle00.total_msg_count         7695                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle00.total_msg_bytes        61560                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle00.msg_count.Control::0         7695                       (Unspecified)
system.ruby.network.routers33.throttle00.msg_bytes.Control::0        61560                       (Unspecified)
system.ruby.network.routers33.throttle01.acc_link_utilization 34627.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers33.throttle01.link_utilization     0.121429                       # Average link utilization (Ratio)
system.ruby.network.routers33.throttle01.total_msg_count         7695                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers33.throttle01.total_msg_bytes       554040                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_data_msg_bytes       492480                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers33.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers33.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers33.throttle01.total_bw_sat_cy        30780                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers33.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers33.throttle01.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers33.throttle01.msg_count.Response_Data::1         7695                       (Unspecified)
system.ruby.network.routers33.throttle01.msg_bytes.Response_Data::1       554040                       (Unspecified)
system.ruby.network.routers34.percent_links_utilized     0.014184                       (Unspecified)
system.ruby.network.routers34.msg_count.Control::0        23855                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Control::0       190840                       (Unspecified)
system.ruby.network.routers34.msg_count.Request_Control::2         5159                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Request_Control::2        41272                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Data::1        25888                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Data::1      1863936                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::1          267                       (Unspecified)
system.ruby.network.routers34.msg_count.Response_Control::2        12766                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::1         2136                       (Unspecified)
system.ruby.network.routers34.msg_bytes.Response_Control::2       102128                       (Unspecified)
system.ruby.network.routers34.port_buffers49.m_msg_count         7428                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers49.m_buf_msgs     0.000263                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers49.m_stall_time        30500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers49.m_avg_stall_time     4.106085                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers50.m_msg_count         1845                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers50.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_msg_count          513                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers52.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers52.m_stall_time         8000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers52.m_avg_stall_time    15.594542                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers53.m_msg_count          228                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers53.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_msg_count          611                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers55.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers55.m_stall_time         9500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers55.m_avg_stall_time    15.548282                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers56.m_msg_count          244                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers56.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_msg_count          621                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers58.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers58.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers58.m_avg_stall_time     5.636071                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers59.m_msg_count          252                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers59.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_msg_count          643                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers61.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers61.m_stall_time         7000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers61.m_avg_stall_time    10.886470                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers62.m_msg_count          263                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers62.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_msg_count          643                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers64.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers64.m_stall_time        37500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers64.m_avg_stall_time    58.320373                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers65.m_msg_count          243                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers65.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_msg_count          608                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers67.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers67.m_stall_time         5000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers67.m_avg_stall_time     8.223684                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers68.m_msg_count          230                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers68.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_msg_count          593                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers70.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers70.m_stall_time         4000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers70.m_avg_stall_time     6.745363                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers71.m_msg_count          215                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers71.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_msg_count          486                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers73.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers73.m_stall_time        12000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers73.m_avg_stall_time    24.691358                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers74.m_msg_count          112                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers74.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers76.m_msg_count          530                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers76.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers76.m_stall_time        33000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers76.m_avg_stall_time    62.264151                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers77.m_msg_count          140                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers77.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers79.m_msg_count          609                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers79.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers79.m_stall_time         9500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers79.m_avg_stall_time    15.599343                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers80.m_msg_count          238                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers80.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers82.m_msg_count          624                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers82.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers82.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers82.m_avg_stall_time     4.807692                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers83.m_msg_count          245                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers83.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers85.m_msg_count          607                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers85.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers85.m_stall_time         8500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers85.m_avg_stall_time    14.003295                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers86.m_msg_count          235                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers86.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers88.m_msg_count          628                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers88.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers88.m_stall_time        12000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers88.m_avg_stall_time    19.108280                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers89.m_msg_count          258                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers89.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers91.m_msg_count          630                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers91.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers91.m_stall_time         6500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers91.m_avg_stall_time    10.317460                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers92.m_msg_count          261                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers92.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers94.m_msg_count          535                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers94.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers94.m_stall_time         5000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers94.m_avg_stall_time     9.345794                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers95.m_msg_count          150                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers95.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_msg_count        16160                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers96.m_buf_msgs     0.000847                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers96.m_stall_time      4002000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers96.m_avg_stall_time   247.648515                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers97.m_msg_count         9846                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers97.m_buf_msgs     0.000358                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers97.m_stall_time       179000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers97.m_avg_stall_time    18.179972                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers98.m_msg_count        12766                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers98.m_buf_msgs     0.000448                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.port_buffers98.m_stall_time         6500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers34.port_buffers98.m_avg_stall_time     0.509165                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers34.port_buffers99.m_msg_count         7695                       # Number of messages passed the buffer (Count)
system.ruby.network.routers34.port_buffers99.m_buf_msgs     0.000270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers34.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers34.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle02.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle03.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle04.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle05.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle06.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle08.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle08.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle08.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle08.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle08.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle08.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle08.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle08.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle09.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle09.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle09.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle09.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle09.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle09.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle09.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle09.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle10.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle10.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle10.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle10.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle10.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle10.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle10.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle10.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle11.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle11.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle11.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle11.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle11.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle11.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle11.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle11.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle12.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle12.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle12.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle12.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle12.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle12.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle12.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle12.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle13.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle13.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle13.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle13.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle13.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle13.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle13.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle13.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle14.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle14.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle14.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle14.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle14.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle14.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle14.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle14.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle15.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle15.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle15.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle15.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle15.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle15.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle15.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle15.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.acc_link_utilization 33808.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle16.link_utilization     0.118557                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle16.total_msg_count         9273                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle16.total_msg_bytes       540936                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_data_msg_bytes       466752                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle16.total_msg_wait_time        30500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle16.total_bw_sat_cy        29181                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle16.avg_msg_wait_time     3.289119                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle16.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2         1845                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2        14760                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1         7293                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1       525096                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1          135                       (Unspecified)
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1         1080                       (Unspecified)
system.ruby.network.routers34.throttle17.acc_link_utilization  2390.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle17.link_utilization     0.008383                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle17.total_msg_count          741                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle17.total_msg_bytes        38248                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_data_msg_bytes        32320                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle17.total_msg_wait_time         8000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle17.total_bw_sat_cy         2021                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle17.avg_msg_wait_time    10.796221                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle17.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2          228                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2         1824                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1          505                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1        36360                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle18.acc_link_utilization  2831.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle18.link_utilization     0.009929                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle18.total_msg_count          855                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle18.total_msg_bytes        45304                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_data_msg_bytes        38464                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle18.total_msg_wait_time         9500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle18.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle18.total_bw_sat_cy         2404                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle18.avg_msg_wait_time    11.111111                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle18.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2          244                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2         1952                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1          601                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1        43272                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle19.acc_link_utilization  2888.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle19.link_utilization     0.010129                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle19.total_msg_count          873                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle19.total_msg_bytes        46216                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_data_msg_bytes        39232                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle19.total_msg_wait_time         3500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle19.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle19.total_bw_sat_cy         2452                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle19.avg_msg_wait_time     4.009164                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle19.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2          252                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2         2016                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1          613                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1        44136                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle20.acc_link_utilization         2993                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle20.link_utilization     0.010496                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle20.total_msg_count          906                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle20.total_msg_bytes        47888                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_data_msg_bytes        40640                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle20.total_msg_wait_time         7000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle20.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle20.total_bw_sat_cy         2542                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle20.avg_msg_wait_time     7.726269                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle20.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2          263                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2         2104                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1          635                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1        45720                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle21.acc_link_utilization         2975                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle21.link_utilization     0.010432                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle21.total_msg_count          886                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle21.total_msg_bytes        47600                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_data_msg_bytes        40512                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle21.total_msg_wait_time        37500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle21.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle21.total_bw_sat_cy         2543                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle21.avg_msg_wait_time    42.325056                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle21.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle21.msg_count.Request_Control::2          243                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Request_Control::2         1944                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Data::1          633                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Data::1        45576                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle21.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle22.acc_link_utilization         2819                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle22.link_utilization     0.009885                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle22.total_msg_count          838                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle22.total_msg_bytes        45104                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_data_msg_bytes        38400                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle22.total_msg_wait_time         5000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle22.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle22.total_bw_sat_cy         2400                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle22.avg_msg_wait_time     5.966587                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle22.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle22.msg_count.Request_Control::2          230                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Request_Control::2         1840                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Data::1          600                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Data::1        43200                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle22.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle23.acc_link_utilization         2744                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle23.link_utilization     0.009622                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle23.total_msg_count          808                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle23.total_msg_bytes        43904                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_data_msg_bytes        37440                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle23.total_msg_wait_time         4000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle23.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle23.total_bw_sat_cy         2340                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle23.avg_msg_wait_time     4.950495                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle23.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle23.msg_count.Request_Control::2          215                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Request_Control::2         1720                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Data::1          585                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Data::1        42120                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle23.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle24.acc_link_utilization         2211                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle24.link_utilization     0.007753                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle24.total_msg_count          598                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle24.total_msg_bytes        35376                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_data_msg_bytes        30592                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle24.total_msg_wait_time        12000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle24.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle24.total_bw_sat_cy         1913                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle24.avg_msg_wait_time    20.066890                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle24.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle24.msg_count.Request_Control::2          112                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Request_Control::2          896                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Data::1          478                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Data::1        34416                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle24.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle25.acc_link_utilization         2415                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle25.link_utilization     0.008469                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle25.total_msg_count          670                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle25.total_msg_bytes        38640                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_data_msg_bytes        33280                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle25.total_msg_wait_time        33000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle25.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle25.total_bw_sat_cy         2085                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle25.avg_msg_wait_time    49.253731                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle25.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle25.msg_count.Request_Control::2          140                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Request_Control::2         1120                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_count.Response_Data::1          520                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Response_Data::1        37440                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle25.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle26.acc_link_utilization  2827.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle26.link_utilization     0.009915                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle26.total_msg_count          847                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle26.total_msg_bytes        45240                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_data_msg_bytes        38464                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle26.total_msg_wait_time         9500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle26.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle26.total_bw_sat_cy         2407                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle26.avg_msg_wait_time    11.216057                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle26.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle26.msg_count.Request_Control::2          238                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Request_Control::2         1904                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_count.Response_Data::1          601                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Response_Data::1        43272                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle26.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle27.acc_link_utilization  2890.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle27.link_utilization     0.010136                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle27.total_msg_count          869                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle27.total_msg_bytes        46248                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_data_msg_bytes        39296                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle27.total_msg_wait_time         3000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle27.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle27.total_bw_sat_cy         2456                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle27.avg_msg_wait_time     3.452244                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle27.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle27.msg_count.Request_Control::2          245                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Request_Control::2         1960                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_count.Response_Data::1          614                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Response_Data::1        44208                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_count.Response_Control::1           10                       (Unspecified)
system.ruby.network.routers34.throttle27.msg_bytes.Response_Control::1           80                       (Unspecified)
system.ruby.network.routers34.throttle28.acc_link_utilization         2817                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle28.link_utilization     0.009878                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle28.total_msg_count          842                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle28.total_msg_bytes        45072                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_data_msg_bytes        38336                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle28.total_msg_wait_time         8500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle28.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle28.total_bw_sat_cy         2399                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle28.avg_msg_wait_time    10.095012                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle28.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle28.msg_count.Request_Control::2          235                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Request_Control::2         1880                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_count.Response_Data::1          599                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Response_Data::1        43128                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle28.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle29.acc_link_utilization         2923                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle29.link_utilization     0.010250                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle29.total_msg_count          886                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle29.total_msg_bytes        46768                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_data_msg_bytes        39680                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle29.total_msg_wait_time        12000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle29.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle29.total_bw_sat_cy         2481                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle29.avg_msg_wait_time    13.544018                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle29.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle29.msg_count.Request_Control::2          258                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Request_Control::2         2064                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_count.Response_Data::1          620                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Response_Data::1        44640                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle29.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle30.acc_link_utilization  2933.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle30.link_utilization     0.010287                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle30.total_msg_count          891                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle30.total_msg_bytes        46936                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_data_msg_bytes        39808                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle30.total_msg_wait_time         6500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle30.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle30.total_bw_sat_cy         2490                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle30.avg_msg_wait_time     7.295174                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle30.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle30.msg_count.Request_Control::2          261                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Request_Control::2         2088                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_count.Response_Data::1          622                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Response_Data::1        44784                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_count.Response_Control::1            8                       (Unspecified)
system.ruby.network.routers34.throttle30.msg_bytes.Response_Control::1           64                       (Unspecified)
system.ruby.network.routers34.throttle31.acc_link_utilization  2434.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle31.link_utilization     0.008537                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle31.total_msg_count          685                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle31.total_msg_bytes        38952                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_data_msg_bytes        33472                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle31.total_msg_wait_time         5000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle31.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle31.total_bw_sat_cy         2096                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle31.avg_msg_wait_time     7.299270                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle31.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle31.msg_count.Request_Control::2          150                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Request_Control::2         1200                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_count.Response_Data::1          523                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Response_Data::1        37656                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_count.Response_Control::1           12                       (Unspecified)
system.ruby.network.routers34.throttle31.msg_bytes.Response_Control::1           96                       (Unspecified)
system.ruby.network.routers34.throttle32.acc_link_utilization        58770                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle32.link_utilization     0.206089                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle32.total_msg_count        38772                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle32.total_msg_bytes       940320                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_data_msg_bytes       630144                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle32.total_msg_wait_time      4187500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle32.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle32.total_bw_sat_cy        40897                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle32.avg_msg_wait_time   108.003198                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle32.avg_bandwidth         0.06                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.avg_useful_bandwidth         0.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle32.msg_count.Control::0        16160                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Control::0       129280                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1         9846                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1       708912                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2        12766                       (Unspecified)
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2       102128                       (Unspecified)
system.ruby.network.routers34.throttle33.acc_link_utilization  3847.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers34.throttle33.link_utilization     0.013492                       # Average link utilization (Ratio)
system.ruby.network.routers34.throttle33.total_msg_count         7695                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers34.throttle33.total_msg_bytes        61560                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers34.throttle33.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers34.throttle33.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers34.throttle33.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers34.throttle33.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers34.throttle33.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers34.throttle33.msg_count.Control::0         7695                       (Unspecified)
system.ruby.network.routers34.throttle33.msg_bytes.Control::0        61560                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers9.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers9.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers9.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers9.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers9.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers9.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers9.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers9.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  14258381130                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
