{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567634689248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567634689249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  4 19:04:49 2019 " "Processing started: Wed Sep  4 19:04:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567634689249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567634689249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED " "Command: quartus_map --read_settings_files=on --write_settings_files=off RTL_Blink_LED -c RTL_Blink_LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567634689249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567634689462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567634689462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL_Blink_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RTL_Blink_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RTL_Blink_LED-rtl " "Found design unit 1: RTL_Blink_LED-rtl" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-RLT/RTL_Blink_LED.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567634698603 ""} { "Info" "ISGN_ENTITY_NAME" "1 RTL_Blink_LED " "Found entity 1: RTL_Blink_LED" {  } { { "RTL_Blink_LED.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-RLT/RTL_Blink_LED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567634698603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567634698603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/RTL_Blink_LED_MAP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/RTL_Blink_LED_MAP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RTL_Blink_LED_MAP-rtl " "Found design unit 1: RTL_Blink_LED_MAP-rtl" {  } { { "output_files/RTL_Blink_LED_MAP.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-RLT/output_files/RTL_Blink_LED_MAP.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567634698604 ""} { "Info" "ISGN_ENTITY_NAME" "1 RTL_Blink_LED_MAP " "Found entity 1: RTL_Blink_LED_MAP" {  } { { "output_files/RTL_Blink_LED_MAP.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-RLT/output_files/RTL_Blink_LED_MAP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567634698604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567634698604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RTL_Blink_LED " "Elaborating entity \"RTL_Blink_LED\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567634698647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RTL_Blink_LED_MAP RTL_Blink_LED_MAP:name " "Elaborating entity \"RTL_Blink_LED_MAP\" for hierarchy \"RTL_Blink_LED_MAP:name\"" {  } { { "RTL_Blink_LED.vhd" "name" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-RLT/RTL_Blink_LED.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567634698649 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RTL_Blink_LED_MAP:name\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RTL_Blink_LED_MAP:name\|Mod0\"" {  } { { "output_files/RTL_Blink_LED_MAP.vhd" "Mod0" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-RLT/output_files/RTL_Blink_LED_MAP.vhd" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1567634699118 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1567634699118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RTL_Blink_LED_MAP:name\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"RTL_Blink_LED_MAP:name\|lpm_divide:Mod0\"" {  } { { "output_files/RTL_Blink_LED_MAP.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-RLT/output_files/RTL_Blink_LED_MAP.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567634699232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RTL_Blink_LED_MAP:name\|lpm_divide:Mod0 " "Instantiated megafunction \"RTL_Blink_LED_MAP:name\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567634699232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 25 " "Parameter \"LPM_WIDTHD\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567634699232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567634699232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567634699232 ""}  } { { "output_files/RTL_Blink_LED_MAP.vhd" "" { Text "/home/bruno/Documents/Insper/Embarcados-Avancados/Tutorial-FPGA-RLT/output_files/RTL_Blink_LED_MAP.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567634699232 ""}