

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Fri Nov 29 20:35:01 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  141601|  565409|  141601|  565409|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+--------------+-----------+-----------+---------+----------+
        |                         |     Latency     |   Iteration  |  Initiation Interval  |   Trip  |          |
        |        Loop Name        |   min  |   max  |    Latency   |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+--------+--------+--------------+-----------+-----------+---------+----------+
        |- Loop 1                 |  141600|  565408| 8850 ~ 35338 |          -|          -|       16|    no    |
        | + Loop 1.1              |    8848|   35336|  632 ~ 1262  |          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1          |     630|    1260|            45|          -|          -| 14 ~ 28 |    no    |
        |   +++ Loop 1.1.1.1      |      42|      42|            14|          -|          -|        3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      12|      12|             4|          -|          -|        3|    no    |
        +-------------------------+--------+--------+--------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	10  / (exitcond1)
	6  / (!exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
10 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)"   --->   Operation 11 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)"   --->   Operation 12 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 13 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)"   --->   Operation 14 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_cast = sext i6 %input_width_read to i7"   --->   Operation 15 'sext' 'input_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_cast = zext i6 %output_height_read to i9" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 16 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_100_cast = zext i6 %output_width_read to i14"   --->   Operation 17 'zext' 'tmp_100_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_101_cast = zext i7 %input_height_read to i9" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 18 'zext' 'tmp_101_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_102_cast = zext i7 %input_width_cast to i14"   --->   Operation 19 'zext' 'tmp_102_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %.loopexit5" [layers_c/depthwise_conv2d.cpp:17]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_4, %.loopexit5.loopexit ]"   --->   Operation 21 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit5.loopexit ]" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 22 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i9 [ 0, %0 ], [ %next_mul3, %.loopexit5.loopexit ]" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 23 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%next_mul3 = add i9 %phi_mul2, %tmp_101_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 24 'add' 'next_mul3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, %tmp_cast" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 25 'add' 'next_mul' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %out_d, -16" [layers_c/depthwise_conv2d.cpp:17]   --->   Operation 26 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.78ns)   --->   "%out_d_4 = add i5 %out_d, 1" [layers_c/depthwise_conv2d.cpp:17]   --->   Operation 28 'add' 'out_d_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %4, label %.preheader6.preheader" [layers_c/depthwise_conv2d.cpp:17]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i5 %out_d to i4" [layers_c/depthwise_conv2d.cpp:17]   --->   Operation 30 'trunc' 'tmp_30' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_30, i3 0)" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 31 'bitconcatenate' 'p_shl' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl to i9" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 32 'zext' 'p_shl_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %out_d to i64" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 33 'zext' 'tmp_s' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %tmp_s" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 34 'getelementptr' 'bias_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 35 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 36 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%out_h = phi i5 [ 0, %.preheader6.preheader ], [ %out_h_4, %.preheader6.loopexit ]"   --->   Operation 37 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%out_h_cast = zext i5 %out_h to i6" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 38 'zext' 'out_h_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.42ns)   --->   "%exitcond3 = icmp eq i6 %out_h_cast, %output_height_read" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 39 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 40 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.78ns)   --->   "%out_h_4 = add i5 %out_h, 1" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 41 'add' 'out_h_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit5.loopexit, label %.preheader5.preheader" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_108_cast = zext i5 %out_h to i9" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 43 'zext' 'tmp_108_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.82ns)   --->   "%tmp = add i9 %phi_mul, %tmp_108_cast" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 44 'add' 'tmp' <Predicate = (!exitcond3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_cast_41 = zext i9 %tmp to i14" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 45 'zext' 'tmp_cast_41' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (4.35ns)   --->   "%tmp1 = mul i14 %tmp_cast_41, %tmp_100_cast" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 46 'mul' 'tmp1' <Predicate = (!exitcond3)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 47 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %.loopexit5"   --->   Operation 48 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.06>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%out_w = phi i5 [ %out_w_4, %3 ], [ 0, %.preheader5.preheader ]"   --->   Operation 49 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%out_w_cast = zext i5 %out_w to i6" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 50 'zext' 'out_w_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.42ns)   --->   "%exitcond2 = icmp eq i6 %out_w_cast, %output_width_read" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 51 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 28, i64 0)"   --->   Operation 52 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.78ns)   --->   "%out_w_4 = add i5 %out_w, 1" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 53 'add' 'out_w_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader6.loopexit, label %1" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i5 %out_w to i14" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 55 'zext' 'tmp_109_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.81ns)   --->   "%tmp_59 = add i14 %tmp1, %tmp_109_cast" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 56 'add' 'tmp_59' <Predicate = (!exitcond2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_60 = zext i14 %tmp_59 to i64" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 57 'zext' 'tmp_60' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_60" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 58 'getelementptr' 'output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 59 'store' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 60 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 60 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 61 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.95>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%k_h = phi i2 [ 0, %1 ], [ %k_h_1, %.loopexit.loopexit ]"   --->   Operation 62 'phi' 'k_h' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %k_h, -1" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 63 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 64 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.56ns)   --->   "%k_h_1 = add i2 %k_h, 1" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 65 'add' 'k_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %.preheader.preheader" [layers_c/depthwise_conv2d.cpp:21]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_113_cast9 = zext i2 %k_h to i5" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 67 'zext' 'tmp_113_cast9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h, i2 0)" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 68 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %p_shl5 to i5" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 69 'zext' 'p_shl5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.73ns)   --->   "%tmp_62 = sub i5 %p_shl5_cast, %tmp_113_cast9" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 70 'sub' 'tmp_62' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_114_cast = sext i5 %tmp_62 to i9" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 71 'sext' 'tmp_114_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.78ns)   --->   "%tmp4 = add i5 %tmp_113_cast9, %out_h" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 72 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i5 %tmp4 to i9" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 73 'zext' 'tmp4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.82ns)   --->   "%tmp2 = add i9 %phi_mul2, %tmp4_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 74 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i9 %tmp2 to i14" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 75 'zext' 'tmp2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (4.35ns)   --->   "%tmp3 = mul i14 %tmp_102_cast, %tmp2_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 76 'mul' 'tmp3' <Predicate = (!exitcond1)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (1.87ns)   --->   "%tmp6 = add i9 %tmp_114_cast, %p_shl_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 77 'add' 'tmp6' <Predicate = (!exitcond1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 78 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_5 : Operation 79 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 79 'load' 'bias_load' <Predicate = (exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 80 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 80 'load' 'output_load' <Predicate = (exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 6 <SV = 5> <Delay = 6.85>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%k_w = phi i2 [ %k_w_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 81 'phi' 'k_w' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %k_w, -1" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 82 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 83 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.56ns)   --->   "%k_w_1 = add i2 %k_w, 1" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 84 'add' 'k_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %2" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_115_cast = zext i2 %k_w to i5" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 86 'zext' 'tmp_115_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.78ns)   --->   "%tmp5 = add i5 %tmp_115_cast, %out_w" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 87 'add' 'tmp5' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i5 %tmp5 to i14" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 88 'zext' 'tmp5_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.81ns)   --->   "%tmp_63 = add i14 %tmp5_cast, %tmp3" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 89 'add' 'tmp_63' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_64 = zext i14 %tmp_63 to i64" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 90 'zext' 'tmp_64' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_64" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 91 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 92 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 93 [1/1] (1.78ns)   --->   "%tmp7 = add i5 %out_d, %tmp_115_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 93 'add' 'tmp7' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i5 %tmp7 to i9" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 94 'zext' 'tmp7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.82ns)   --->   "%tmp_65 = add i9 %tmp7_cast, %tmp6" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 95 'add' 'tmp_65' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_122_cast = sext i9 %tmp_65 to i32" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 96 'sext' 'tmp_122_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_66 = zext i32 %tmp_122_cast to i64" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 97 'zext' 'tmp_66' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%kernel_0_addr = getelementptr [144 x i16]* %kernel_0, i64 0, i64 %tmp_66" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 98 'getelementptr' 'kernel_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 99 [2/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 99 'load' 'kernel_0_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 100 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 101 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 101 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 102 [1/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 102 'load' 'kernel_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_120_cast = sext i16 %input_load to i30" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 103 'sext' 'tmp_120_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_124_cast = sext i16 %kernel_0_load to i30" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 104 'sext' 'tmp_124_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_67 = mul i30 %tmp_124_cast, %tmp_120_cast" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 105 'mul' 'tmp_67' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_67, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 106 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [2/2] (3.25ns)   --->   "%output_load_1 = load i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 107 'load' 'output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 9 <SV = 8> <Delay = 8.58>
ST_9 : Operation 108 [1/2] (3.25ns)   --->   "%output_load_1 = load i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 108 'load' 'output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 109 [1/1] (2.07ns)   --->   "%tmp_69 = add i16 %output_load_1, %tmp_68" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 109 'add' 'tmp_69' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (3.25ns)   --->   "store i16 %tmp_69, i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:23]   --->   Operation 110 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 8.58>
ST_10 : Operation 112 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 112 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 113 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 113 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 114 [1/1] (2.07ns)   --->   "%tmp_61 = add i16 %output_load, %bias_load" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 114 'add' 'tmp_61' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (3.25ns)   --->   "store i16 %tmp_61, i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:28]   --->   Operation 115 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader5" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read  (read             ) [ 00111111111]
output_height_read (read             ) [ 00111111111]
input_width_read   (read             ) [ 00000000000]
input_height_read  (read             ) [ 00000000000]
input_width_cast   (sext             ) [ 00000000000]
tmp_cast           (zext             ) [ 00111111111]
tmp_100_cast       (zext             ) [ 00111111111]
tmp_101_cast       (zext             ) [ 00111111111]
tmp_102_cast       (zext             ) [ 00111111111]
StgValue_20        (br               ) [ 01111111111]
out_d              (phi              ) [ 00101111111]
phi_mul            (phi              ) [ 00111111111]
phi_mul2           (phi              ) [ 00101111111]
next_mul3          (add              ) [ 01111111111]
next_mul           (add              ) [ 01111111111]
exitcond4          (icmp             ) [ 00111111111]
empty              (speclooptripcount) [ 00000000000]
out_d_4            (add              ) [ 01111111111]
StgValue_29        (br               ) [ 00000000000]
tmp_30             (trunc            ) [ 00000000000]
p_shl              (bitconcatenate   ) [ 00000000000]
p_shl_cast         (zext             ) [ 00011111111]
tmp_s              (zext             ) [ 00000000000]
bias_addr          (getelementptr    ) [ 00011111111]
StgValue_35        (br               ) [ 00111111111]
StgValue_36        (ret              ) [ 00000000000]
out_h              (phi              ) [ 00010111110]
out_h_cast         (zext             ) [ 00000000000]
exitcond3          (icmp             ) [ 00111111111]
empty_40           (speclooptripcount) [ 00000000000]
out_h_4            (add              ) [ 00111111111]
StgValue_42        (br               ) [ 00000000000]
tmp_108_cast       (zext             ) [ 00000000000]
tmp                (add              ) [ 00000000000]
tmp_cast_41        (zext             ) [ 00000000000]
tmp1               (mul              ) [ 00001111111]
StgValue_47        (br               ) [ 00111111111]
StgValue_48        (br               ) [ 01111111111]
out_w              (phi              ) [ 00001111110]
out_w_cast         (zext             ) [ 00000000000]
exitcond2          (icmp             ) [ 00111111111]
empty_42           (speclooptripcount) [ 00000000000]
out_w_4            (add              ) [ 00111111111]
StgValue_54        (br               ) [ 00000000000]
tmp_109_cast       (zext             ) [ 00000000000]
tmp_59             (add              ) [ 00000000000]
tmp_60             (zext             ) [ 00000000000]
output_addr        (getelementptr    ) [ 00000111111]
StgValue_59        (store            ) [ 00000000000]
StgValue_60        (br               ) [ 00111111111]
StgValue_61        (br               ) [ 00111111111]
k_h                (phi              ) [ 00000100000]
exitcond1          (icmp             ) [ 00111111111]
empty_43           (speclooptripcount) [ 00000000000]
k_h_1              (add              ) [ 00111111111]
StgValue_66        (br               ) [ 00000000000]
tmp_113_cast9      (zext             ) [ 00000000000]
p_shl5             (bitconcatenate   ) [ 00000000000]
p_shl5_cast        (zext             ) [ 00000000000]
tmp_62             (sub              ) [ 00000000000]
tmp_114_cast       (sext             ) [ 00000000000]
tmp4               (add              ) [ 00000000000]
tmp4_cast          (zext             ) [ 00000000000]
tmp2               (add              ) [ 00000000000]
tmp2_cast          (zext             ) [ 00000000000]
tmp3               (mul              ) [ 00000011110]
tmp6               (add              ) [ 00000011110]
StgValue_78        (br               ) [ 00111111111]
k_w                (phi              ) [ 00000010000]
exitcond           (icmp             ) [ 00111111111]
empty_44           (speclooptripcount) [ 00000000000]
k_w_1              (add              ) [ 00111111111]
StgValue_85        (br               ) [ 00000000000]
tmp_115_cast       (zext             ) [ 00000000000]
tmp5               (add              ) [ 00000000000]
tmp5_cast          (zext             ) [ 00000000000]
tmp_63             (add              ) [ 00000000000]
tmp_64             (zext             ) [ 00000000000]
input_addr         (getelementptr    ) [ 00000001000]
tmp7               (add              ) [ 00000000000]
tmp7_cast          (zext             ) [ 00000000000]
tmp_65             (add              ) [ 00000000000]
tmp_122_cast       (sext             ) [ 00000000000]
tmp_66             (zext             ) [ 00000000000]
kernel_0_addr      (getelementptr    ) [ 00000001000]
StgValue_100       (br               ) [ 00111111111]
input_load         (load             ) [ 00000000100]
kernel_0_load      (load             ) [ 00000000100]
tmp_120_cast       (sext             ) [ 00000000000]
tmp_124_cast       (sext             ) [ 00000000000]
tmp_67             (mul              ) [ 00000000000]
tmp_68             (partselect       ) [ 00000000010]
output_load_1      (load             ) [ 00000000000]
tmp_69             (add              ) [ 00000000000]
StgValue_110       (store            ) [ 00000000000]
StgValue_111       (br               ) [ 00111111111]
bias_load          (load             ) [ 00000000000]
output_load        (load             ) [ 00000000000]
tmp_61             (add              ) [ 00000000000]
StgValue_115       (store            ) [ 00000000000]
StgValue_116       (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="output_width_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="6" slack="0"/>
<pin id="62" dir="0" index="1" bw="6" slack="0"/>
<pin id="63" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="output_height_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="6" slack="0"/>
<pin id="69" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="input_width_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="6" slack="0"/>
<pin id="75" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="input_height_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="7" slack="0"/>
<pin id="81" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="bias_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="output_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="14" slack="0"/>
<pin id="95" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="14" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_59/4 output_load/5 output_load_1/8 StgValue_110/9 StgValue_115/10 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="3"/>
<pin id="107" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="14" slack="0"/>
<pin id="114" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="kernel_0_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_load/6 "/>
</bind>
</comp>

<comp id="136" class="1005" name="out_d_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="1"/>
<pin id="138" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="out_d_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="phi_mul_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="1"/>
<pin id="150" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="phi_mul_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="9" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="phi_mul2_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="1"/>
<pin id="162" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="phi_mul2_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="9" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="out_h_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="1"/>
<pin id="174" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="out_h_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="out_w_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="1"/>
<pin id="186" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="out_w_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="k_h_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="1"/>
<pin id="198" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_h (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="k_h_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="2" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_h/5 "/>
</bind>
</comp>

<comp id="207" class="1005" name="k_w_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="1"/>
<pin id="209" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_w (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="k_w_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_w/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="input_width_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_width_cast/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_100_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_100_cast/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_101_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_101_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_102_cast_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_102_cast/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="next_mul3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="1"/>
<pin id="241" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="next_mul_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="1"/>
<pin id="246" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="exitcond4_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="5" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="out_d_4_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_4/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_30_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_shl_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_shl_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="out_h_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_h_cast/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="6" slack="2"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="out_h_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_4/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_108_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_108_cast/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="1"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_cast_41_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_41/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="2"/>
<pin id="313" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="out_w_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_w_cast/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="6" slack="3"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="out_w_4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_4/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_109_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109_cast/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_59_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="14" slack="1"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_60_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="exitcond1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="k_h_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_h_1/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_113_cast9_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_113_cast9/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_shl5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="2" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_shl5_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_62_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="0"/>
<pin id="374" dir="0" index="1" bw="2" slack="0"/>
<pin id="375" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_62/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_114_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_114_cast/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="2"/>
<pin id="385" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp4_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="3"/>
<pin id="394" dir="0" index="1" bw="5" slack="0"/>
<pin id="395" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp2_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="4"/>
<pin id="404" dir="0" index="1" bw="9" slack="0"/>
<pin id="405" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp6_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="7" slack="3"/>
<pin id="410" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="exitcond_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="k_w_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_w_1/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_115_cast_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_115_cast/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp5_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="5" slack="2"/>
<pin id="431" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp5_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_63_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="0" index="1" bw="14" slack="1"/>
<pin id="441" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_64_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="14" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="4"/>
<pin id="450" dir="0" index="1" bw="2" slack="0"/>
<pin id="451" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp7_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_65_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="9" slack="1"/>
<pin id="461" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_122_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_122_cast/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_66_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="9" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_66/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_120_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="1"/>
<pin id="474" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_120_cast/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_124_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="1"/>
<pin id="477" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_124_cast/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_68_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="0" index="1" bw="30" slack="0"/>
<pin id="481" dir="0" index="2" bw="5" slack="0"/>
<pin id="482" dir="0" index="3" bw="6" slack="0"/>
<pin id="483" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_68/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_69_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="1"/>
<pin id="490" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_69/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_61_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="0"/>
<pin id="496" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/10 "/>
</bind>
</comp>

<comp id="500" class="1007" name="tmp_67_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="0"/>
<pin id="503" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_67/8 "/>
</bind>
</comp>

<comp id="507" class="1005" name="output_width_read_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="3"/>
<pin id="509" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="512" class="1005" name="output_height_read_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="2"/>
<pin id="514" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_cast_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="9" slack="1"/>
<pin id="519" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_100_cast_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="14" slack="2"/>
<pin id="524" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_100_cast "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_101_cast_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="9" slack="1"/>
<pin id="529" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101_cast "/>
</bind>
</comp>

<comp id="532" class="1005" name="tmp_102_cast_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="14" slack="4"/>
<pin id="534" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="tmp_102_cast "/>
</bind>
</comp>

<comp id="537" class="1005" name="next_mul3_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="542" class="1005" name="next_mul_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="0"/>
<pin id="544" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="550" class="1005" name="out_d_4_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_4 "/>
</bind>
</comp>

<comp id="555" class="1005" name="p_shl_cast_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="3"/>
<pin id="557" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="p_shl_cast "/>
</bind>
</comp>

<comp id="560" class="1005" name="bias_addr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="3"/>
<pin id="562" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="out_h_4_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_h_4 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="14" slack="1"/>
<pin id="575" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="out_w_4_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_w_4 "/>
</bind>
</comp>

<comp id="586" class="1005" name="output_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="14" slack="1"/>
<pin id="588" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="k_h_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="0"/>
<pin id="596" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_h_1 "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp3_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="14" slack="1"/>
<pin id="601" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp6_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="9" slack="1"/>
<pin id="606" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="612" class="1005" name="k_w_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="0"/>
<pin id="614" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_w_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="input_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="14" slack="1"/>
<pin id="619" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="622" class="1005" name="kernel_0_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="input_load_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="1"/>
<pin id="629" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="632" class="1005" name="kernel_0_load_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="1"/>
<pin id="634" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_load "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_68_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="1"/>
<pin id="639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="72" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="66" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="60" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="78" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="218" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="164" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="152" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="140" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="140" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="140" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="140" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="284"><net_src comp="176" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="176" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="176" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="148" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="188" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="188" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="188" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="348"><net_src comp="200" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="200" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="50" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="200" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="200" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="356" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="356" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="172" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="160" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="378" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="211" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="46" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="211" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="50" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="211" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="184" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="452"><net_src comp="136" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="424" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="484"><net_src comp="54" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="56" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="486"><net_src comp="58" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="491"><net_src comp="98" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="487" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="497"><net_src comp="98" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="105" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="499"><net_src comp="493" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="504"><net_src comp="475" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="472" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="506"><net_src comp="500" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="510"><net_src comp="60" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="515"><net_src comp="66" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="520"><net_src comp="222" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="525"><net_src comp="226" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="530"><net_src comp="230" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="535"><net_src comp="234" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="540"><net_src comp="238" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="545"><net_src comp="243" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="553"><net_src comp="254" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="558"><net_src comp="272" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="563"><net_src comp="84" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="571"><net_src comp="290" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="576"><net_src comp="310" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="584"><net_src comp="324" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="589"><net_src comp="91" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="597"><net_src comp="350" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="602"><net_src comp="402" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="607"><net_src comp="407" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="615"><net_src comp="418" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="620"><net_src comp="110" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="625"><net_src comp="123" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="630"><net_src comp="117" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="635"><net_src comp="130" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="640"><net_src comp="478" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="487" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 9 10 }
 - Input state : 
	Port: depthwise_conv2d_fix.2 : input_height | {1 }
	Port: depthwise_conv2d_fix.2 : input_width | {1 }
	Port: depthwise_conv2d_fix.2 : input_r | {6 7 }
	Port: depthwise_conv2d_fix.2 : output_height | {1 }
	Port: depthwise_conv2d_fix.2 : output_width | {1 }
	Port: depthwise_conv2d_fix.2 : output_r | {5 8 9 10 }
	Port: depthwise_conv2d_fix.2 : bias | {5 10 }
	Port: depthwise_conv2d_fix.2 : kernel_0 | {6 7 }
  - Chain level:
	State 1
		tmp_102_cast : 1
	State 2
		next_mul3 : 1
		next_mul : 1
		exitcond4 : 1
		out_d_4 : 1
		StgValue_29 : 2
		tmp_30 : 1
		p_shl : 2
		p_shl_cast : 3
		tmp_s : 1
		bias_addr : 2
	State 3
		out_h_cast : 1
		exitcond3 : 2
		out_h_4 : 1
		StgValue_42 : 3
		tmp_108_cast : 1
		tmp : 2
		tmp_cast_41 : 3
		tmp1 : 4
	State 4
		out_w_cast : 1
		exitcond2 : 2
		out_w_4 : 1
		StgValue_54 : 3
		tmp_109_cast : 1
		tmp_59 : 2
		tmp_60 : 3
		output_addr : 4
		StgValue_59 : 5
	State 5
		exitcond1 : 1
		k_h_1 : 1
		StgValue_66 : 2
		tmp_113_cast9 : 1
		p_shl5 : 1
		p_shl5_cast : 2
		tmp_62 : 3
		tmp_114_cast : 4
		tmp4 : 2
		tmp4_cast : 3
		tmp2 : 4
		tmp2_cast : 5
		tmp3 : 6
		tmp6 : 5
	State 6
		exitcond : 1
		k_w_1 : 1
		StgValue_85 : 2
		tmp_115_cast : 1
		tmp5 : 2
		tmp5_cast : 3
		tmp_63 : 4
		tmp_64 : 5
		input_addr : 6
		input_load : 7
		tmp7 : 2
		tmp7_cast : 3
		tmp_65 : 4
		tmp_122_cast : 5
		tmp_66 : 6
		kernel_0_addr : 7
		kernel_0_load : 8
	State 7
	State 8
		tmp_67 : 1
		tmp_68 : 2
	State 9
		tmp_69 : 1
		StgValue_110 : 2
	State 10
		tmp_61 : 1
		StgValue_115 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_238       |    0    |    0    |    15   |
|          |        next_mul_fu_243        |    0    |    0    |    15   |
|          |         out_d_4_fu_254        |    0    |    0    |    15   |
|          |         out_h_4_fu_290        |    0    |    0    |    15   |
|          |           tmp_fu_300          |    0    |    0    |    15   |
|          |         out_w_4_fu_324        |    0    |    0    |    15   |
|          |         tmp_59_fu_334         |    0    |    0    |    19   |
|          |          k_h_1_fu_350         |    0    |    0    |    10   |
|    add   |          tmp4_fu_382          |    0    |    0    |    15   |
|          |          tmp2_fu_392          |    0    |    0    |    15   |
|          |          tmp6_fu_407          |    0    |    0    |    15   |
|          |          k_w_1_fu_418         |    0    |    0    |    10   |
|          |          tmp5_fu_428          |    0    |    0    |    15   |
|          |         tmp_63_fu_438         |    0    |    0    |    19   |
|          |          tmp7_fu_448          |    0    |    0    |    15   |
|          |         tmp_65_fu_458         |    0    |    0    |    15   |
|          |         tmp_69_fu_487         |    0    |    0    |    23   |
|          |         tmp_61_fu_493         |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp1_fu_310          |    0    |    0    |    51   |
|    mul   |          tmp3_fu_402          |    0    |    0    |    51   |
|          |         tmp_67_fu_500         |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond4_fu_248       |    0    |    0    |    11   |
|          |        exitcond3_fu_285       |    0    |    0    |    11   |
|   icmp   |        exitcond2_fu_319       |    0    |    0    |    11   |
|          |        exitcond1_fu_344       |    0    |    0    |    8    |
|          |        exitcond_fu_412        |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    sub   |         tmp_62_fu_372         |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_60 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_66 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_72  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_78 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    input_width_cast_fu_218    |    0    |    0    |    0    |
|          |      tmp_114_cast_fu_378      |    0    |    0    |    0    |
|   sext   |      tmp_122_cast_fu_463      |    0    |    0    |    0    |
|          |      tmp_120_cast_fu_472      |    0    |    0    |    0    |
|          |      tmp_124_cast_fu_475      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_222        |    0    |    0    |    0    |
|          |      tmp_100_cast_fu_226      |    0    |    0    |    0    |
|          |      tmp_101_cast_fu_230      |    0    |    0    |    0    |
|          |      tmp_102_cast_fu_234      |    0    |    0    |    0    |
|          |       p_shl_cast_fu_272       |    0    |    0    |    0    |
|          |          tmp_s_fu_276         |    0    |    0    |    0    |
|          |       out_h_cast_fu_281       |    0    |    0    |    0    |
|          |      tmp_108_cast_fu_296      |    0    |    0    |    0    |
|          |       tmp_cast_41_fu_306      |    0    |    0    |    0    |
|          |       out_w_cast_fu_315       |    0    |    0    |    0    |
|   zext   |      tmp_109_cast_fu_330      |    0    |    0    |    0    |
|          |         tmp_60_fu_339         |    0    |    0    |    0    |
|          |      tmp_113_cast9_fu_356     |    0    |    0    |    0    |
|          |       p_shl5_cast_fu_368      |    0    |    0    |    0    |
|          |        tmp4_cast_fu_388       |    0    |    0    |    0    |
|          |        tmp2_cast_fu_398       |    0    |    0    |    0    |
|          |      tmp_115_cast_fu_424      |    0    |    0    |    0    |
|          |        tmp5_cast_fu_434       |    0    |    0    |    0    |
|          |         tmp_64_fu_443         |    0    |    0    |    0    |
|          |        tmp7_cast_fu_454       |    0    |    0    |    0    |
|          |         tmp_66_fu_467         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_30_fu_260         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          p_shl_fu_264         |    0    |    0    |    0    |
|          |         p_shl5_fu_360         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         tmp_68_fu_478         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   448   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     bias_addr_reg_560    |    4   |
|    input_addr_reg_617    |   14   |
|    input_load_reg_627    |   16   |
|       k_h_1_reg_594      |    2   |
|        k_h_reg_196       |    2   |
|       k_w_1_reg_612      |    2   |
|        k_w_reg_207       |    2   |
|   kernel_0_addr_reg_622  |    8   |
|   kernel_0_load_reg_632  |   16   |
|     next_mul3_reg_537    |    9   |
|     next_mul_reg_542     |    9   |
|      out_d_4_reg_550     |    5   |
|       out_d_reg_136      |    5   |
|      out_h_4_reg_568     |    5   |
|       out_h_reg_172      |    5   |
|      out_w_4_reg_581     |    5   |
|       out_w_reg_184      |    5   |
|    output_addr_reg_586   |   14   |
|output_height_read_reg_512|    6   |
| output_width_read_reg_507|    6   |
|    p_shl_cast_reg_555    |    9   |
|     phi_mul2_reg_160     |    9   |
|      phi_mul_reg_148     |    9   |
|       tmp1_reg_573       |   14   |
|       tmp3_reg_599       |   14   |
|       tmp6_reg_604       |    9   |
|   tmp_100_cast_reg_522   |   14   |
|   tmp_101_cast_reg_527   |    9   |
|   tmp_102_cast_reg_532   |   14   |
|      tmp_68_reg_637      |   16   |
|     tmp_cast_reg_517     |    9   |
+--------------------------+--------+
|           Total          |   266  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_98 |  p0  |   2  |  14  |   28   ||    9    |
|  grp_access_fu_98 |  p1  |   3  |  16  |   48   ||    15   |
| grp_access_fu_117 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_130 |  p0  |   2  |   8  |   16   ||    9    |
|   out_d_reg_136   |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_148  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul2_reg_160 |  p0  |   2  |   9  |   18   ||    9    |
|   out_h_reg_172   |  p0  |   2  |   5  |   10   ||    9    |
|   out_w_reg_184   |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   186  || 15.9667 ||    87   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   448  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   87   |
|  Register |    -   |    -   |   266  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   15   |   266  |   535  |
+-----------+--------+--------+--------+--------+
