{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680220486091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680220486091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 19:54:45 2023 " "Processing started: Thu Mar 30 19:54:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680220486091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680220486091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680220486091 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680220486326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486359 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(132) " "Verilog HDL information at control_unit.v(132): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680220486361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encoder.v 2 2 " "Found 2 design units, including 2 entities, in source file select_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encoder " "Found entity 1: select_encoder" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486363 ""} { "Info" "ISGN_ENTITY_NAME" "2 encoder_4_16 " "Found entity 2: encoder_4_16" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 2 2 " "Found 2 design units, including 2 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 conff " "Found entity 1: conff" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486365 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_4_16 " "Found entity 2: decoder_4_16" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate.v 5 5 " "Found 5 design units, including 5 entities, in source file rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486367 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_right " "Found entity 2: shift_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486367 ""} { "Info" "ISGN_ENTITY_NAME" "3 ar_shift_right " "Found entity 3: ar_shift_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486367 ""} { "Info" "ISGN_ENTITY_NAME" "4 rotate_left " "Found entity 4: rotate_left" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486367 ""} { "Info" "ISGN_ENTITY_NAME" "5 rotate_right " "Found entity 5: rotate_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/mux_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_ops.v 4 4 " "Found 4 design units, including 4 entities, in source file logical_ops.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486371 ""} { "Info" "ISGN_ENTITY_NAME" "2 logical_and " "Found entity 2: logical_and" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486371 ""} { "Info" "ISGN_ENTITY_NAME" "3 logical_not " "Found entity 3: logical_not" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486371 ""} { "Info" "ISGN_ENTITY_NAME" "4 logical_negate " "Found entity 4: logical_negate" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_regs.v 3 3 " "Found 3 design units, including 3 entities, in source file gen_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_regs " "Found entity 1: gen_regs" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486374 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_reg " "Found entity 2: pc_reg" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486374 ""} { "Info" "ISGN_ENTITY_NAME" "3 mar_reg " "Found entity 3: mar_reg" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file arithmetic_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitpair_mult " "Found entity 1: bitpair_mult" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486378 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_mult " "Found entity 2: arithmetic_mult" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_div.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_div " "Found entity 1: arithmetic_div" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486380 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(13) " "Verilog HDL information at alu.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1680220486382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 8 8 " "Found 8 design units, including 8 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_sub " "Found entity 1: arithmetic_sub" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486384 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_add " "Found entity 2: arithmetic_add" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486384 ""} { "Info" "ISGN_ENTITY_NAME" "3 HA " "Found entity 3: HA" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486384 ""} { "Info" "ISGN_ENTITY_NAME" "4 FA " "Found entity 4: FA" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486384 ""} { "Info" "ISGN_ENTITY_NAME" "5 RCA4 " "Found entity 5: RCA4" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486384 ""} { "Info" "ISGN_ENTITY_NAME" "6 RCA16 " "Found entity 6: RCA16" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486384 ""} { "Info" "ISGN_ENTITY_NAME" "7 RCA32 " "Found entity 7: RCA32" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486384 ""} { "Info" "ISGN_ENTITY_NAME" "8 RCA64 " "Found entity 8: RCA64" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ram " "Found entity 1: memory_ram" {  } { { "memory_ram.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/memory_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680220486389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"c_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"inport_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mdr_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"mdr_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"pc_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zlo_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"zlo_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zhi_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"zhi_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lo_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"lo_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hi_out cpu.v(30) " "Verilog HDL Implicit Net warning at cpu.v(30): created implicit net for \"hi_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mdr_read cpu.v(34) " "Verilog HDL Implicit Net warning at cpu.v(34): created implicit net for \"mdr_read\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mdr_enable cpu.v(35) " "Verilog HDL Implicit Net warning at cpu.v(35): created implicit net for \"mdr_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clr cpu.v(35) " "Verilog HDL Implicit Net warning at cpu.v(35): created implicit net for \"clr\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mar_enable cpu.v(39) " "Verilog HDL Implicit Net warning at cpu.v(39): created implicit net for \"mar_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_enable cpu.v(42) " "Verilog HDL Implicit Net warning at cpu.v(42): created implicit net for \"ram_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_in cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"r_in\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_out cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"r_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ba_out cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"ba_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gra cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"gra\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "grb cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"grb\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "grc cpu.v(46) " "Verilog HDL Implicit Net warning at cpu.v(46): created implicit net for \"grc\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "con_enable cpu.v(50) " "Verilog HDL Implicit Net warning at cpu.v(50): created implicit net for \"con_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_increment cpu.v(56) " "Verilog HDL Implicit Net warning at cpu.v(56): created implicit net for \"pc_increment\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486389 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_enable cpu.v(56) " "Verilog HDL Implicit Net warning at cpu.v(56): created implicit net for \"pc_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_enable cpu.v(57) " "Verilog HDL Implicit Net warning at cpu.v(57): created implicit net for \"y_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hi_enable cpu.v(58) " "Verilog HDL Implicit Net warning at cpu.v(58): created implicit net for \"hi_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lo_enable cpu.v(59) " "Verilog HDL Implicit Net warning at cpu.v(59): created implicit net for \"lo_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zlo_enable cpu.v(60) " "Verilog HDL Implicit Net warning at cpu.v(60): created implicit net for \"zlo_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zhi_enable cpu.v(61) " "Verilog HDL Implicit Net warning at cpu.v(61): created implicit net for \"zhi_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ir_enable cpu.v(62) " "Verilog HDL Implicit Net warning at cpu.v(62): created implicit net for \"ir_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inport_enable cpu.v(87) " "Verilog HDL Implicit Net warning at cpu.v(87): created implicit net for \"inport_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outport_enable cpu.v(88) " "Verilog HDL Implicit Net warning at cpu.v(88): created implicit net for \"outport_enable\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_out cpu.v(93) " "Verilog HDL Implicit Net warning at cpu.v(93): created implicit net for \"y_out\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "run cpu.v(94) " "Verilog HDL Implicit Net warning at cpu.v(94): created implicit net for \"run\"" {  } { { "cpu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag conff.v(15) " "Verilog HDL Implicit Net warning at conff.v(15): created implicit net for \"flag\"" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680220486433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:output_mux " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:output_mux\"" {  } { { "cpu.v" "output_mux" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486469 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(5) " "Verilog HDL Case Statement warning at encoder_32_5.v(5): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 5 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1680220486471 "|datapath|encoder_32_5:output_mux"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_5.v(5) " "Verilog HDL Case Statement information at encoder_32_5.v(5): all case item expressions in this case statement are onehot" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 5 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1680220486471 "|datapath|encoder_32_5:output_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:mdrMUX " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:mdrMUX\"" {  } { { "cpu.v" "mdrMUX" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:mdr " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:mdr\"" {  } { { "cpu.v" "mdr" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar_reg mar_reg:mar " "Elaborating entity \"mar_reg\" for hierarchy \"mar_reg:mar\"" {  } { { "cpu.v" "mar" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_connection " "Elaborating entity \"ram\" for hierarchy \"ram:ram_connection\"" {  } { { "cpu.v" "ram_connection" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encoder select_encoder:s_e " "Elaborating entity \"select_encoder\" for hierarchy \"select_encoder:s_e\"" {  } { { "cpu.v" "s_e" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486482 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decode select_encoder.v(9) " "Verilog HDL Always Construct warning at select_encoder.v(9): inferring latch(es) for variable \"decode\", which holds its previous value in one or more paths through the always construct" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486483 "|datapath|select_encoder:s_e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[0\] select_encoder.v(9) " "Inferred latch for \"decode\[0\]\" at select_encoder.v(9)" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486483 "|datapath|select_encoder:s_e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[1\] select_encoder.v(9) " "Inferred latch for \"decode\[1\]\" at select_encoder.v(9)" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486483 "|datapath|select_encoder:s_e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[2\] select_encoder.v(9) " "Inferred latch for \"decode\[2\]\" at select_encoder.v(9)" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486484 "|datapath|select_encoder:s_e"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[3\] select_encoder.v(9) " "Inferred latch for \"decode\[3\]\" at select_encoder.v(9)" {  } { { "select_encoder.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486484 "|datapath|select_encoder:s_e"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_4_16 select_encoder:s_e\|encoder_4_16:s_enc " "Elaborating entity \"encoder_4_16\" for hierarchy \"select_encoder:s_e\|encoder_4_16:s_enc\"" {  } { { "select_encoder.v" "s_enc" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/select_encoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff conff:control " "Elaborating entity \"conff\" for hierarchy \"conff:control\"" {  } { { "cpu.v" "control" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486488 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag conff.v(19) " "Verilog HDL Always Construct warning at conff.v(19): variable \"flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "conff.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1680220486488 "|datapath|conff:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_16 conff:control\|decoder_4_16:yup " "Elaborating entity \"decoder_4_16\" for hierarchy \"conff:control\|decoder_4_16:yup\"" {  } { { "conff.v" "yup" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/conff.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pc " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pc\"" {  } { { "cpu.v" "pc" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:hi " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:hi\"" {  } { { "cpu.v" "hi" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:lo " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:lo\"" {  } { { "cpu.v" "lo" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:r2 " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:r2\"" {  } { { "cpu.v" "r2" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:r3 " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:r3\"" {  } { { "cpu.v" "r3" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:r4 " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:r4\"" {  } { { "cpu.v" "r4" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:r6 " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:r6\"" {  } { { "cpu.v" "r6" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:inport " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:inport\"" {  } { { "cpu.v" "inport" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controlUnit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controlUnit\"" {  } { { "cpu.v" "controlUnit" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680220486533 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "control_unit.v(32) " "Verilog HDL Conditional Statement error at control_unit.v(32): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 32 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1680220486535 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(41) " "Verilog HDL Case Statement warning at control_unit.v(41): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1680220486536 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.v(79) " "Verilog HDL Case Statement warning at control_unit.v(79): case item expression covers a value already covered by a previous case item" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 79 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1680220486537 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.v(80) " "Verilog HDL Case Statement warning at control_unit.v(80): case item expression covers a value already covered by a previous case item" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 80 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1680220486537 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(36) " "Verilog HDL Case Statement warning at control_unit.v(36): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1680220486537 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(36) " "Verilog HDL Case Statement information at control_unit.v(36): all case item expressions in this case statement are onehot" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1680220486537 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state control_unit.v(28) " "Verilog HDL Always Construct warning at control_unit.v(28): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486538 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.v(177) " "Verilog HDL Case Statement warning at control_unit.v(177): case item expression covers a value already covered by a previous case item" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 177 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1680220486540 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit.v(182) " "Verilog HDL Case Statement warning at control_unit.v(182): case item expression covers a value already covered by a previous case item" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 182 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1680220486541 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "run control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"run\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486542 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"reg_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486542 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_out control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"pc_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486542 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zlo_out control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"zlo_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486542 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr_out control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"mdr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486542 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mar_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"mar_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486542 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zhi_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"zhi_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486542 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zlo_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"zlo_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486542 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "con_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"con_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486542 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inport_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"inport_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486542 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outport_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"outport_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486542 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"pc_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486542 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"mdr_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"ir_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"y_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inc_pc control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"inc_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ram_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"ram_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gra control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"gra\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "grb control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"grb\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "grc control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"grc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ba_out control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"ba_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_out control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"c_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inport_out control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"inport_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zhi_out control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"zhi_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lo_out control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"lo_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hi_out control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"hi_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hi_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"hi_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lo_enable control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"lo_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486543 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_out control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"r_out\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486544 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_in control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"r_in\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486544 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr_read control_unit.v(132) " "Verilog HDL Always Construct warning at control_unit.v(132): inferring latch(es) for variable \"mdr_read\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1680220486544 "|cpu|control_unit:controlUnit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "y_out control_unit.v(5) " "Output port \"y_out\" at control_unit.v(5) has no driver" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1680220486545 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr_read control_unit.v(132) " "Inferred latch for \"mdr_read\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486546 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_in control_unit.v(132) " "Inferred latch for \"r_in\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486546 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_out control_unit.v(132) " "Inferred latch for \"r_out\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486546 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lo_enable control_unit.v(132) " "Inferred latch for \"lo_enable\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486546 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi_enable control_unit.v(132) " "Inferred latch for \"hi_enable\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486546 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hi_out control_unit.v(132) " "Inferred latch for \"hi_out\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486546 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lo_out control_unit.v(132) " "Inferred latch for \"lo_out\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486546 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zhi_out control_unit.v(132) " "Inferred latch for \"zhi_out\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inport_out control_unit.v(132) " "Inferred latch for \"inport_out\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out control_unit.v(132) " "Inferred latch for \"c_out\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ba_out control_unit.v(132) " "Inferred latch for \"ba_out\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grc control_unit.v(132) " "Inferred latch for \"grc\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grb control_unit.v(132) " "Inferred latch for \"grb\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gra control_unit.v(132) " "Inferred latch for \"gra\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_enable control_unit.v(132) " "Inferred latch for \"ram_enable\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_pc control_unit.v(132) " "Inferred latch for \"inc_pc\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_enable control_unit.v(132) " "Inferred latch for \"y_enable\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_enable control_unit.v(132) " "Inferred latch for \"ir_enable\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr_enable control_unit.v(132) " "Inferred latch for \"mdr_enable\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_enable control_unit.v(132) " "Inferred latch for \"pc_enable\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outport_enable control_unit.v(132) " "Inferred latch for \"outport_enable\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486547 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inport_enable control_unit.v(132) " "Inferred latch for \"inport_enable\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "con_enable control_unit.v(132) " "Inferred latch for \"con_enable\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zlo_enable control_unit.v(132) " "Inferred latch for \"zlo_enable\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zhi_enable control_unit.v(132) " "Inferred latch for \"zhi_enable\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mar_enable control_unit.v(132) " "Inferred latch for \"mar_enable\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr_out control_unit.v(132) " "Inferred latch for \"mdr_out\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zlo_out control_unit.v(132) " "Inferred latch for \"zlo_out\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out control_unit.v(132) " "Inferred latch for \"pc_out\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[0\] control_unit.v(132) " "Inferred latch for \"reg_enable\[0\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[1\] control_unit.v(132) " "Inferred latch for \"reg_enable\[1\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[2\] control_unit.v(132) " "Inferred latch for \"reg_enable\[2\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[3\] control_unit.v(132) " "Inferred latch for \"reg_enable\[3\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[4\] control_unit.v(132) " "Inferred latch for \"reg_enable\[4\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[5\] control_unit.v(132) " "Inferred latch for \"reg_enable\[5\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[6\] control_unit.v(132) " "Inferred latch for \"reg_enable\[6\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[7\] control_unit.v(132) " "Inferred latch for \"reg_enable\[7\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486548 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[8\] control_unit.v(132) " "Inferred latch for \"reg_enable\[8\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486549 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[9\] control_unit.v(132) " "Inferred latch for \"reg_enable\[9\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486549 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[10\] control_unit.v(132) " "Inferred latch for \"reg_enable\[10\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486549 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[11\] control_unit.v(132) " "Inferred latch for \"reg_enable\[11\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486549 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[12\] control_unit.v(132) " "Inferred latch for \"reg_enable\[12\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486549 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[13\] control_unit.v(132) " "Inferred latch for \"reg_enable\[13\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486549 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[14\] control_unit.v(132) " "Inferred latch for \"reg_enable\[14\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486549 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_enable\[15\] control_unit.v(132) " "Inferred latch for \"reg_enable\[15\]\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486549 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run control_unit.v(132) " "Inferred latch for \"run\" at control_unit.v(132)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486549 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.r_s control_unit.v(36) " "Inferred latch for \"state.r_s\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486549 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.nop_T0 control_unit.v(36) " "Inferred latch for \"state.nop_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486549 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.halt_T0 control_unit.v(36) " "Inferred latch for \"state.halt_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486549 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.mflo_T0 control_unit.v(36) " "Inferred latch for \"state.mflo_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486550 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.mfhi_T0 control_unit.v(36) " "Inferred latch for \"state.mfhi_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486550 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.out_T0 control_unit.v(36) " "Inferred latch for \"state.out_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486550 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.in_T0 control_unit.v(36) " "Inferred latch for \"state.in_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486550 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.jal_T1 control_unit.v(36) " "Inferred latch for \"state.jal_T1\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486550 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.jal_T0 control_unit.v(36) " "Inferred latch for \"state.jal_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486550 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.jump_T0 control_unit.v(36) " "Inferred latch for \"state.jump_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486550 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.branch_T3 control_unit.v(36) " "Inferred latch for \"state.branch_T3\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486550 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.branch_T2 control_unit.v(36) " "Inferred latch for \"state.branch_T2\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486550 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.branch_T1 control_unit.v(36) " "Inferred latch for \"state.branch_T1\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486551 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.branch_T0 control_unit.v(36) " "Inferred latch for \"state.branch_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486551 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.md_T3 control_unit.v(36) " "Inferred latch for \"state.md_T3\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486551 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.md_T2 control_unit.v(36) " "Inferred latch for \"state.md_T2\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486551 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.md_T1 control_unit.v(36) " "Inferred latch for \"state.md_T1\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486551 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.md_T0 control_unit.v(36) " "Inferred latch for \"state.md_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486551 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.imm_T2 control_unit.v(36) " "Inferred latch for \"state.imm_T2\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486551 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.imm_T1 control_unit.v(36) " "Inferred latch for \"state.imm_T1\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486551 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.imm_T0 control_unit.v(36) " "Inferred latch for \"state.imm_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486551 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.alu3_T2 control_unit.v(36) " "Inferred latch for \"state.alu3_T2\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486551 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.alu3_T1 control_unit.v(36) " "Inferred latch for \"state.alu3_T1\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486552 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.alu3_T0 control_unit.v(36) " "Inferred latch for \"state.alu3_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486552 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.alu2_T1 control_unit.v(36) " "Inferred latch for \"state.alu2_T1\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486552 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.alu2_T0 control_unit.v(36) " "Inferred latch for \"state.alu2_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486552 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.store_T3 control_unit.v(36) " "Inferred latch for \"state.store_T3\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486552 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.store_T2 control_unit.v(36) " "Inferred latch for \"state.store_T2\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486552 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.store_T1 control_unit.v(36) " "Inferred latch for \"state.store_T1\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486552 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.store_T0 control_unit.v(36) " "Inferred latch for \"state.store_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486552 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.loadi_T2 control_unit.v(36) " "Inferred latch for \"state.loadi_T2\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486552 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.loadi_T1 control_unit.v(36) " "Inferred latch for \"state.loadi_T1\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486552 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.loadi_T0 control_unit.v(36) " "Inferred latch for \"state.loadi_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486552 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.load_T2 control_unit.v(36) " "Inferred latch for \"state.load_T2\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486552 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.load_T1 control_unit.v(36) " "Inferred latch for \"state.load_T1\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486553 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.load_T0 control_unit.v(36) " "Inferred latch for \"state.load_T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486553 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.T2 control_unit.v(36) " "Inferred latch for \"state.T2\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486553 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.T1 control_unit.v(36) " "Inferred latch for \"state.T1\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486553 "|cpu|control_unit:controlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.T0 control_unit.v(36) " "Inferred latch for \"state.T0\" at control_unit.v(36)" {  } { { "control_unit.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/control_unit.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1680220486553 "|cpu|control_unit:controlUnit"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "control_unit:controlUnit " "Can't elaborate user hierarchy \"control_unit:controlUnit\"" {  } { { "cpu.v" "controlUnit" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/cpu.v" 94 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680220486559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg " "Generated suppressed messages file C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1680220486626 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 76 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680220486665 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 30 19:54:46 2023 " "Processing ended: Thu Mar 30 19:54:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680220486665 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680220486665 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680220486665 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680220486665 ""}
