Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Quartus2_Project\Project\unnamed.qsys --block-symbol-file --output-directory=C:\Quartus2_Project\Project\unnamed --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Project/unnamed.qsys
Progress: Reading input file
Progress: Adding fft_ii_0 [altera_fft_ii 18.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed.fft_ii_0: Radix-2 digit reverse implied
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Quartus2_Project\Project\unnamed.qsys --synthesis=VERILOG --output-directory=C:\Quartus2_Project\Project\unnamed\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading Project/unnamed.qsys
Progress: Reading input file
Progress: Adding fft_ii_0 [altera_fft_ii 18.1]
Progress: Parameterizing module fft_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unnamed.fft_ii_0: Radix-2 digit reverse implied
Info: unnamed: Generating unnamed "unnamed" for QUARTUS_SYNTH
Info: fft_ii_0: --- add file: unnamed_fft_ii_0_opt_twi1.hex
Info: fft_ii_0: --- add file: unnamed_fft_ii_0_opt_twr4.hex
Info: fft_ii_0: --- add file: unnamed_fft_ii_0_opt_twi2.hex
Info: fft_ii_0: --- add file: unnamed_fft_ii_0_opt_twr1.hex
Info: fft_ii_0: --- add file: unnamed_fft_ii_0_opt_twr2.hex
Info: fft_ii_0: --- add file: unnamed_fft_ii_0_opt_twi3.hex
Info: fft_ii_0: --- add file: unnamed_fft_ii_0_opt_twr3.hex
Info: fft_ii_0: --- add file: unnamed_fft_ii_0_opt_twi4.hex
Info: fft_ii_0: "unnamed" instantiated altera_fft_ii "fft_ii_0"
Info: unnamed: Done "unnamed" with 2 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
