--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Digital_watch_on_board.twx Digital_watch_on_board.ncd -o
Digital_watch_on_board.twr Digital_watch_on_board.pcf -ucf BasysRevEGeneral.ucf

Design file:              Digital_watch_on_board.ncd
Physical constraint file: Digital_watch_on_board.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
in_value<0> |    3.287(R)|    0.722(R)|clock_BUFGP       |   0.000|
in_value<1> |    3.041(R)|    0.901(R)|clock_BUFGP       |   0.000|
in_value<2> |    2.547(R)|    0.895(R)|clock_BUFGP       |   0.000|
in_value<3> |    1.247(R)|    1.000(R)|clock_BUFGP       |   0.000|
in_value<4> |    0.680(R)|    0.898(R)|clock_BUFGP       |   0.000|
in_value<5> |    1.078(R)|    1.180(R)|clock_BUFGP       |   0.000|
load_h      |    3.229(R)|    0.286(R)|clock_BUFGP       |   0.000|
load_min    |    3.217(R)|    0.675(R)|clock_BUFGP       |   0.000|
load_sec    |    2.848(R)|    0.395(R)|clock_BUFGP       |   0.000|
reset       |    6.221(R)|   -2.567(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anodes<0>   |    9.456(R)|clock_BUFGP       |   0.000|
anodes<1>   |    9.443(R)|clock_BUFGP       |   0.000|
anodes<2>   |    9.188(R)|clock_BUFGP       |   0.000|
anodes<3>   |    8.926(R)|clock_BUFGP       |   0.000|
cathodes<0> |   13.850(R)|clock_BUFGP       |   0.000|
cathodes<1> |   13.278(R)|clock_BUFGP       |   0.000|
cathodes<2> |   13.619(R)|clock_BUFGP       |   0.000|
cathodes<3> |   13.046(R)|clock_BUFGP       |   0.000|
cathodes<4> |   13.252(R)|clock_BUFGP       |   0.000|
cathodes<5> |   13.646(R)|clock_BUFGP       |   0.000|
cathodes<6> |   13.708(R)|clock_BUFGP       |   0.000|
cathodes<7> |    9.335(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.304|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Feb 01 16:08:24 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4507 MB



