--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml fpgapsg.twx fpgapsg.ncd -o fpgapsg.twr fpgapsg.pcf -ucf
fpgapsg.ucf

Design file:              fpgapsg.ncd
Physical constraint file: fpgapsg.pcf
Device,package,speed:     xc6slx4,cpg196,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
sample_out<0>|        12.063(R)|      SLOW  |         5.015(R)|      FAST  |clk_BUFGP         |   0.000|
sample_out<1>|        11.364(R)|      SLOW  |         4.863(R)|      FAST  |clk_BUFGP         |   0.000|
sample_out<2>|        13.005(R)|      SLOW  |         5.200(R)|      FAST  |clk_BUFGP         |   0.000|
sample_out<3>|        12.688(R)|      SLOW  |         5.220(R)|      FAST  |clk_BUFGP         |   0.000|
sample_out<4>|        13.305(R)|      SLOW  |         5.200(R)|      FAST  |clk_BUFGP         |   0.000|
sample_out<5>|        13.644(R)|      SLOW  |         5.381(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.601|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 12 12:49:58 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



