
IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (1 3)  (313 530)  (313 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (1 9)  (313 537)  (313 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_5 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g1_5 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 8)  (400 536)  (400 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (5 12)  (413 540)  (413 540)  routing T_8_33.span12_vert_5 <X> T_8_33.lc_trk_g1_5
 (7 12)  (415 540)  (415 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (416 540)  (416 540)  routing T_8_33.span12_vert_5 <X> T_8_33.lc_trk_g1_5
 (8 13)  (416 541)  (416 541)  routing T_8_33.span12_vert_5 <X> T_8_33.lc_trk_g1_5
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit


IO_Tile_10_33

 (14 0)  (528 528)  (528 528)  routing T_10_33.span4_horz_l_12 <X> T_10_33.span4_vert_1


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 6)  (1052 535)  (1052 535)  routing T_20_33.span4_vert_46 <X> T_20_33.lc_trk_g0_6
 (4 7)  (1052 534)  (1052 534)  routing T_20_33.span4_vert_46 <X> T_20_33.lc_trk_g0_6
 (5 7)  (1053 534)  (1053 534)  routing T_20_33.span4_vert_46 <X> T_20_33.lc_trk_g0_6
 (6 7)  (1054 534)  (1054 534)  routing T_20_33.span4_vert_46 <X> T_20_33.lc_trk_g0_6
 (7 7)  (1055 534)  (1055 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_46 lc_trk_g0_6
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (6 11)  (1054 538)  (1054 538)  routing T_20_33.span12_vert_10 <X> T_20_33.lc_trk_g1_2
 (7 11)  (1055 538)  (1055 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_10 lc_trk_g1_2
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (6 2)  (1366 531)  (1366 531)  routing T_26_33.span4_vert_3 <X> T_26_33.lc_trk_g0_3
 (7 2)  (1367 531)  (1367 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1368 531)  (1368 531)  routing T_26_33.span4_vert_3 <X> T_26_33.lc_trk_g0_3
 (13 3)  (1383 530)  (1383 530)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_r_1
 (14 3)  (1384 530)  (1384 530)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_r_1
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_3 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 12)  (1419 540)  (1419 540)  routing T_27_33.span4_horz_r_5 <X> T_27_33.lc_trk_g1_5
 (7 12)  (1421 540)  (1421 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (1422 541)  (1422 541)  routing T_27_33.span4_horz_r_5 <X> T_27_33.lc_trk_g1_5


IO_Tile_28_33

 (5 1)  (1473 529)  (1473 529)  routing T_28_33.span4_vert_16 <X> T_28_33.lc_trk_g0_0
 (6 1)  (1474 529)  (1474 529)  routing T_28_33.span4_vert_16 <X> T_28_33.lc_trk_g0_0
 (7 1)  (1475 529)  (1475 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_16 lc_trk_g0_0
 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (4 10)  (1472 539)  (1472 539)  routing T_28_33.span4_vert_2 <X> T_28_33.lc_trk_g1_2
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_2 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (6 11)  (1474 538)  (1474 538)  routing T_28_33.span4_vert_2 <X> T_28_33.lc_trk_g1_2
 (7 11)  (1475 538)  (1475 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_2 lc_trk_g1_2
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_2 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


LogicTile_20_32

 (11 14)  (1047 526)  (1047 526)  routing T_20_32.sp4_v_b_3 <X> T_20_32.sp4_v_t_46
 (13 14)  (1049 526)  (1049 526)  routing T_20_32.sp4_v_b_3 <X> T_20_32.sp4_v_t_46


LogicTile_26_32

 (19 7)  (1367 519)  (1367 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_v_t_23 <X> T_8_31.sp12_v_b_0


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0


IO_Tile_0_30

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_2_30

 (19 15)  (91 495)  (91 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_30

 (4 12)  (238 492)  (238 492)  routing T_5_30.sp4_h_l_38 <X> T_5_30.sp4_v_b_9
 (6 12)  (240 492)  (240 492)  routing T_5_30.sp4_h_l_38 <X> T_5_30.sp4_v_b_9
 (5 13)  (239 493)  (239 493)  routing T_5_30.sp4_h_l_38 <X> T_5_30.sp4_v_b_9


LogicTile_6_30

 (9 1)  (297 481)  (297 481)  routing T_6_30.sp4_v_t_36 <X> T_6_30.sp4_v_b_1


LogicTile_24_30

 (12 4)  (1264 484)  (1264 484)  routing T_24_30.sp4_v_b_5 <X> T_24_30.sp4_h_r_5
 (11 5)  (1263 485)  (1263 485)  routing T_24_30.sp4_v_b_5 <X> T_24_30.sp4_h_r_5


LogicTile_28_30

 (12 7)  (1468 487)  (1468 487)  routing T_28_30.sp4_h_l_40 <X> T_28_30.sp4_v_t_40


LogicTile_10_29

 (8 5)  (500 469)  (500 469)  routing T_10_29.sp4_v_t_36 <X> T_10_29.sp4_v_b_4
 (10 5)  (502 469)  (502 469)  routing T_10_29.sp4_v_t_36 <X> T_10_29.sp4_v_b_4


LogicTile_12_29

 (3 12)  (603 476)  (603 476)  routing T_12_29.sp12_v_b_1 <X> T_12_29.sp12_h_r_1
 (3 13)  (603 477)  (603 477)  routing T_12_29.sp12_v_b_1 <X> T_12_29.sp12_h_r_1


LogicTile_23_29

 (2 14)  (1200 478)  (1200 478)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_24_29

 (5 12)  (1257 476)  (1257 476)  routing T_24_29.sp4_v_b_3 <X> T_24_29.sp4_h_r_9
 (4 13)  (1256 477)  (1256 477)  routing T_24_29.sp4_v_b_3 <X> T_24_29.sp4_h_r_9
 (6 13)  (1258 477)  (1258 477)  routing T_24_29.sp4_v_b_3 <X> T_24_29.sp4_h_r_9


LogicTile_26_29

 (6 6)  (1354 470)  (1354 470)  routing T_26_29.sp4_h_l_47 <X> T_26_29.sp4_v_t_38


LogicTile_28_29

 (11 2)  (1467 466)  (1467 466)  routing T_28_29.sp4_h_l_44 <X> T_28_29.sp4_v_t_39


IO_Tile_0_28

 (2 1)  (15 449)  (15 449)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 457)  (1 457)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_2_28

 (8 4)  (80 452)  (80 452)  routing T_2_28.sp4_h_l_45 <X> T_2_28.sp4_h_r_4
 (10 4)  (82 452)  (82 452)  routing T_2_28.sp4_h_l_45 <X> T_2_28.sp4_h_r_4


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0
 (8 13)  (296 461)  (296 461)  routing T_6_28.sp4_h_l_41 <X> T_6_28.sp4_v_b_10
 (9 13)  (297 461)  (297 461)  routing T_6_28.sp4_h_l_41 <X> T_6_28.sp4_v_b_10
 (10 13)  (298 461)  (298 461)  routing T_6_28.sp4_h_l_41 <X> T_6_28.sp4_v_b_10


LogicTile_10_28

 (3 1)  (495 449)  (495 449)  routing T_10_28.sp12_h_l_23 <X> T_10_28.sp12_v_b_0


LogicTile_15_28

 (3 4)  (765 452)  (765 452)  routing T_15_28.sp12_v_b_0 <X> T_15_28.sp12_h_r_0
 (3 5)  (765 453)  (765 453)  routing T_15_28.sp12_v_b_0 <X> T_15_28.sp12_h_r_0


LogicTile_17_28

 (19 15)  (893 463)  (893 463)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_28

 (5 7)  (1041 455)  (1041 455)  routing T_20_28.sp4_h_l_38 <X> T_20_28.sp4_v_t_38


LogicTile_24_28

 (19 3)  (1271 451)  (1271 451)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_0_27

 (17 1)  (0 433)  (0 433)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (1 8)  (16 440)  (16 440)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_2_27

 (8 13)  (80 445)  (80 445)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_10
 (9 13)  (81 445)  (81 445)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_10
 (10 13)  (82 445)  (82 445)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_10
 (19 15)  (91 447)  (91 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_27

 (4 12)  (238 444)  (238 444)  routing T_5_27.sp4_h_l_38 <X> T_5_27.sp4_v_b_9
 (6 12)  (240 444)  (240 444)  routing T_5_27.sp4_h_l_38 <X> T_5_27.sp4_v_b_9
 (5 13)  (239 445)  (239 445)  routing T_5_27.sp4_h_l_38 <X> T_5_27.sp4_v_b_9


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0


LogicTile_5_26

 (6 0)  (240 416)  (240 416)  routing T_5_26.sp4_v_t_44 <X> T_5_26.sp4_v_b_0
 (5 1)  (239 417)  (239 417)  routing T_5_26.sp4_v_t_44 <X> T_5_26.sp4_v_b_0


LogicTile_6_26

 (9 1)  (297 417)  (297 417)  routing T_6_26.sp4_v_t_36 <X> T_6_26.sp4_v_b_1


LogicTile_14_26

 (3 12)  (711 428)  (711 428)  routing T_14_26.sp12_v_b_1 <X> T_14_26.sp12_h_r_1
 (3 13)  (711 429)  (711 429)  routing T_14_26.sp12_v_b_1 <X> T_14_26.sp12_h_r_1


LogicTile_20_26

 (3 14)  (1039 430)  (1039 430)  routing T_20_26.sp12_v_b_1 <X> T_20_26.sp12_v_t_22


LogicTile_24_26

 (11 6)  (1263 422)  (1263 422)  routing T_24_26.sp4_v_b_9 <X> T_24_26.sp4_v_t_40
 (13 6)  (1265 422)  (1265 422)  routing T_24_26.sp4_v_b_9 <X> T_24_26.sp4_v_t_40


LogicTile_26_26

 (3 15)  (1351 431)  (1351 431)  routing T_26_26.sp12_h_l_22 <X> T_26_26.sp12_v_t_22


IO_Tile_0_25

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (0 11)  (17 411)  (17 411)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25

 (5 0)  (23 400)  (23 400)  routing T_1_25.sp4_h_l_44 <X> T_1_25.sp4_h_r_0
 (4 1)  (22 401)  (22 401)  routing T_1_25.sp4_h_l_44 <X> T_1_25.sp4_h_r_0


LogicTile_2_25

 (2 4)  (74 404)  (74 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (4 0)  (238 400)  (238 400)  routing T_5_25.sp4_h_l_37 <X> T_5_25.sp4_v_b_0
 (5 1)  (239 401)  (239 401)  routing T_5_25.sp4_h_l_37 <X> T_5_25.sp4_v_b_0
 (8 9)  (242 409)  (242 409)  routing T_5_25.sp4_h_l_42 <X> T_5_25.sp4_v_b_7
 (9 9)  (243 409)  (243 409)  routing T_5_25.sp4_h_l_42 <X> T_5_25.sp4_v_b_7


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25

 (19 2)  (511 402)  (511 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (8 9)  (500 409)  (500 409)  routing T_10_25.sp4_v_t_41 <X> T_10_25.sp4_v_b_7
 (10 9)  (502 409)  (502 409)  routing T_10_25.sp4_v_t_41 <X> T_10_25.sp4_v_b_7


LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (9 13)  (297 397)  (297 397)  routing T_6_24.sp4_v_t_47 <X> T_6_24.sp4_v_b_10


LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24

 (37 0)  (1235 384)  (1235 384)  LC_0 Logic Functioning bit
 (39 0)  (1237 384)  (1237 384)  LC_0 Logic Functioning bit
 (40 0)  (1238 384)  (1238 384)  LC_0 Logic Functioning bit
 (42 0)  (1240 384)  (1240 384)  LC_0 Logic Functioning bit
 (26 1)  (1224 385)  (1224 385)  routing T_23_24.lc_trk_g1_3 <X> T_23_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 385)  (1225 385)  routing T_23_24.lc_trk_g1_3 <X> T_23_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 385)  (1227 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (1234 385)  (1234 385)  LC_0 Logic Functioning bit
 (38 1)  (1236 385)  (1236 385)  LC_0 Logic Functioning bit
 (41 1)  (1239 385)  (1239 385)  LC_0 Logic Functioning bit
 (43 1)  (1241 385)  (1241 385)  LC_0 Logic Functioning bit
 (53 1)  (1251 385)  (1251 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (21 4)  (1219 388)  (1219 388)  routing T_23_24.sp4_v_b_3 <X> T_23_24.lc_trk_g1_3
 (22 4)  (1220 388)  (1220 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1221 388)  (1221 388)  routing T_23_24.sp4_v_b_3 <X> T_23_24.lc_trk_g1_3


LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_2_23

 (9 12)  (81 380)  (81 380)  routing T_2_23.sp4_v_t_47 <X> T_2_23.sp4_h_r_10


LogicTile_5_23

 (6 0)  (240 368)  (240 368)  routing T_5_23.sp4_v_t_44 <X> T_5_23.sp4_v_b_0
 (5 1)  (239 369)  (239 369)  routing T_5_23.sp4_v_t_44 <X> T_5_23.sp4_v_b_0
 (26 6)  (260 374)  (260 374)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 374)  (262 374)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 374)  (263 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 374)  (265 374)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 374)  (266 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 374)  (267 374)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 374)  (268 374)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 374)  (269 374)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.input_2_3
 (28 7)  (262 375)  (262 375)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 375)  (263 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 375)  (264 375)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 375)  (265 375)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 375)  (266 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (267 375)  (267 375)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.input_2_3
 (35 7)  (269 375)  (269 375)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.input_2_3
 (41 7)  (275 375)  (275 375)  LC_3 Logic Functioning bit
 (48 7)  (282 375)  (282 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (248 376)  (248 376)  routing T_5_23.sp4_v_b_24 <X> T_5_23.lc_trk_g2_0
 (25 8)  (259 376)  (259 376)  routing T_5_23.sp4_v_b_26 <X> T_5_23.lc_trk_g2_2
 (16 9)  (250 377)  (250 377)  routing T_5_23.sp4_v_b_24 <X> T_5_23.lc_trk_g2_0
 (17 9)  (251 377)  (251 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (256 377)  (256 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (257 377)  (257 377)  routing T_5_23.sp4_v_b_26 <X> T_5_23.lc_trk_g2_2
 (16 10)  (250 378)  (250 378)  routing T_5_23.sp4_v_b_37 <X> T_5_23.lc_trk_g2_5
 (17 10)  (251 378)  (251 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (252 378)  (252 378)  routing T_5_23.sp4_v_b_37 <X> T_5_23.lc_trk_g2_5
 (21 10)  (255 378)  (255 378)  routing T_5_23.sp4_h_l_34 <X> T_5_23.lc_trk_g2_7
 (22 10)  (256 378)  (256 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (257 378)  (257 378)  routing T_5_23.sp4_h_l_34 <X> T_5_23.lc_trk_g2_7
 (24 10)  (258 378)  (258 378)  routing T_5_23.sp4_h_l_34 <X> T_5_23.lc_trk_g2_7
 (26 10)  (260 378)  (260 378)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 378)  (261 378)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 378)  (262 378)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 378)  (263 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 378)  (264 378)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 378)  (267 378)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 378)  (269 378)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.input_2_5
 (36 10)  (270 378)  (270 378)  LC_5 Logic Functioning bit
 (51 10)  (285 378)  (285 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (252 379)  (252 379)  routing T_5_23.sp4_v_b_37 <X> T_5_23.lc_trk_g2_5
 (21 11)  (255 379)  (255 379)  routing T_5_23.sp4_h_l_34 <X> T_5_23.lc_trk_g2_7
 (28 11)  (262 379)  (262 379)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 379)  (263 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 379)  (264 379)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 379)  (266 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (267 379)  (267 379)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.input_2_5
 (35 11)  (269 379)  (269 379)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.input_2_5
 (26 12)  (260 380)  (260 380)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (262 380)  (262 380)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 380)  (263 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 380)  (264 380)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 380)  (265 380)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 380)  (266 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 380)  (267 380)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (40 12)  (274 380)  (274 380)  LC_6 Logic Functioning bit
 (26 13)  (260 381)  (260 381)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 381)  (261 381)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 381)  (262 381)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 381)  (263 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 381)  (265 381)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 381)  (266 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (267 381)  (267 381)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.input_2_6
 (21 14)  (255 382)  (255 382)  routing T_5_23.sp4_v_t_18 <X> T_5_23.lc_trk_g3_7
 (22 14)  (256 382)  (256 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (257 382)  (257 382)  routing T_5_23.sp4_v_t_18 <X> T_5_23.lc_trk_g3_7


RAM_Tile_8_23

 (3 14)  (399 382)  (399 382)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_t_22
 (3 15)  (399 383)  (399 383)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_t_22


LogicTile_9_23

 (16 6)  (454 374)  (454 374)  routing T_9_23.sp4_v_b_13 <X> T_9_23.lc_trk_g1_5
 (17 6)  (455 374)  (455 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (456 374)  (456 374)  routing T_9_23.sp4_v_b_13 <X> T_9_23.lc_trk_g1_5
 (18 7)  (456 375)  (456 375)  routing T_9_23.sp4_v_b_13 <X> T_9_23.lc_trk_g1_5
 (26 8)  (464 376)  (464 376)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 376)  (466 376)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 376)  (467 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 376)  (468 376)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 376)  (470 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 376)  (471 376)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 376)  (472 376)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 376)  (473 376)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.input_2_4
 (26 9)  (464 377)  (464 377)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 377)  (465 377)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 377)  (466 377)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 377)  (467 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 377)  (468 377)  routing T_9_23.lc_trk_g2_7 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 377)  (469 377)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 377)  (470 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (471 377)  (471 377)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.input_2_4
 (35 9)  (473 377)  (473 377)  routing T_9_23.lc_trk_g2_6 <X> T_9_23.input_2_4
 (37 9)  (475 377)  (475 377)  LC_4 Logic Functioning bit
 (22 10)  (460 378)  (460 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (464 378)  (464 378)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 378)  (465 378)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 378)  (468 378)  routing T_9_23.lc_trk_g1_5 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 378)  (469 378)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 378)  (471 378)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 378)  (472 378)  routing T_9_23.lc_trk_g3_5 <X> T_9_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 378)  (474 378)  LC_5 Logic Functioning bit
 (37 10)  (475 378)  (475 378)  LC_5 Logic Functioning bit
 (38 10)  (476 378)  (476 378)  LC_5 Logic Functioning bit
 (42 10)  (480 378)  (480 378)  LC_5 Logic Functioning bit
 (43 10)  (481 378)  (481 378)  LC_5 Logic Functioning bit
 (47 10)  (485 378)  (485 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (488 378)  (488 378)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (459 379)  (459 379)  routing T_9_23.sp4_r_v_b_39 <X> T_9_23.lc_trk_g2_7
 (22 11)  (460 379)  (460 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (461 379)  (461 379)  routing T_9_23.sp4_v_b_46 <X> T_9_23.lc_trk_g2_6
 (24 11)  (462 379)  (462 379)  routing T_9_23.sp4_v_b_46 <X> T_9_23.lc_trk_g2_6
 (26 11)  (464 379)  (464 379)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 379)  (465 379)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 379)  (466 379)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 379)  (467 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 379)  (474 379)  LC_5 Logic Functioning bit
 (37 11)  (475 379)  (475 379)  LC_5 Logic Functioning bit
 (42 11)  (480 379)  (480 379)  LC_5 Logic Functioning bit
 (43 11)  (481 379)  (481 379)  LC_5 Logic Functioning bit
 (25 12)  (463 380)  (463 380)  routing T_9_23.sp4_v_b_26 <X> T_9_23.lc_trk_g3_2
 (22 13)  (460 381)  (460 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (461 381)  (461 381)  routing T_9_23.sp4_v_b_26 <X> T_9_23.lc_trk_g3_2
 (15 14)  (453 382)  (453 382)  routing T_9_23.sp12_v_t_2 <X> T_9_23.lc_trk_g3_5
 (17 14)  (455 382)  (455 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (456 382)  (456 382)  routing T_9_23.sp12_v_t_2 <X> T_9_23.lc_trk_g3_5
 (22 14)  (460 382)  (460 382)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (461 382)  (461 382)  routing T_9_23.sp12_v_t_12 <X> T_9_23.lc_trk_g3_7
 (18 15)  (456 383)  (456 383)  routing T_9_23.sp12_v_t_2 <X> T_9_23.lc_trk_g3_5
 (22 15)  (460 383)  (460 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (461 383)  (461 383)  routing T_9_23.sp4_v_b_46 <X> T_9_23.lc_trk_g3_6
 (24 15)  (462 383)  (462 383)  routing T_9_23.sp4_v_b_46 <X> T_9_23.lc_trk_g3_6


LogicTile_14_23

 (14 1)  (722 369)  (722 369)  routing T_14_23.sp4_r_v_b_35 <X> T_14_23.lc_trk_g0_0
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 6)  (737 374)  (737 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 374)  (739 374)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 374)  (741 374)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 374)  (742 374)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 374)  (745 374)  LC_3 Logic Functioning bit
 (39 6)  (747 374)  (747 374)  LC_3 Logic Functioning bit
 (40 6)  (748 374)  (748 374)  LC_3 Logic Functioning bit
 (41 6)  (749 374)  (749 374)  LC_3 Logic Functioning bit
 (42 6)  (750 374)  (750 374)  LC_3 Logic Functioning bit
 (43 6)  (751 374)  (751 374)  LC_3 Logic Functioning bit
 (51 6)  (759 374)  (759 374)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (28 7)  (736 375)  (736 375)  routing T_14_23.lc_trk_g2_1 <X> T_14_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 375)  (737 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 375)  (739 375)  routing T_14_23.lc_trk_g3_7 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 375)  (744 375)  LC_3 Logic Functioning bit
 (37 7)  (745 375)  (745 375)  LC_3 Logic Functioning bit
 (38 7)  (746 375)  (746 375)  LC_3 Logic Functioning bit
 (39 7)  (747 375)  (747 375)  LC_3 Logic Functioning bit
 (40 7)  (748 375)  (748 375)  LC_3 Logic Functioning bit
 (41 7)  (749 375)  (749 375)  LC_3 Logic Functioning bit
 (42 7)  (750 375)  (750 375)  LC_3 Logic Functioning bit
 (43 7)  (751 375)  (751 375)  LC_3 Logic Functioning bit
 (16 8)  (724 376)  (724 376)  routing T_14_23.sp4_v_b_33 <X> T_14_23.lc_trk_g2_1
 (17 8)  (725 376)  (725 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 376)  (726 376)  routing T_14_23.sp4_v_b_33 <X> T_14_23.lc_trk_g2_1
 (18 9)  (726 377)  (726 377)  routing T_14_23.sp4_v_b_33 <X> T_14_23.lc_trk_g2_1
 (22 14)  (730 382)  (730 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


IO_Tile_0_22

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (2 8)  (74 360)  (74 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 15)  (91 367)  (91 367)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_22

 (17 0)  (251 352)  (251 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (256 352)  (256 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (257 352)  (257 352)  routing T_5_22.sp12_h_r_11 <X> T_5_22.lc_trk_g0_3
 (18 1)  (252 353)  (252 353)  routing T_5_22.sp4_r_v_b_34 <X> T_5_22.lc_trk_g0_1
 (22 3)  (256 355)  (256 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (258 355)  (258 355)  routing T_5_22.top_op_6 <X> T_5_22.lc_trk_g0_6
 (25 3)  (259 355)  (259 355)  routing T_5_22.top_op_6 <X> T_5_22.lc_trk_g0_6
 (4 4)  (238 356)  (238 356)  routing T_5_22.sp4_h_l_44 <X> T_5_22.sp4_v_b_3
 (6 4)  (240 356)  (240 356)  routing T_5_22.sp4_h_l_44 <X> T_5_22.sp4_v_b_3
 (26 4)  (260 356)  (260 356)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (274 356)  (274 356)  LC_2 Logic Functioning bit
 (42 4)  (276 356)  (276 356)  LC_2 Logic Functioning bit
 (5 5)  (239 357)  (239 357)  routing T_5_22.sp4_h_l_44 <X> T_5_22.sp4_v_b_3
 (27 5)  (261 357)  (261 357)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 357)  (265 357)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (41 5)  (275 357)  (275 357)  LC_2 Logic Functioning bit
 (43 5)  (277 357)  (277 357)  LC_2 Logic Functioning bit
 (16 6)  (250 358)  (250 358)  routing T_5_22.sp4_v_b_13 <X> T_5_22.lc_trk_g1_5
 (17 6)  (251 358)  (251 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (252 358)  (252 358)  routing T_5_22.sp4_v_b_13 <X> T_5_22.lc_trk_g1_5
 (22 6)  (256 358)  (256 358)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (257 358)  (257 358)  routing T_5_22.sp12_h_r_23 <X> T_5_22.lc_trk_g1_7
 (27 6)  (261 358)  (261 358)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 358)  (263 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 358)  (264 358)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 358)  (265 358)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 358)  (266 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (271 358)  (271 358)  LC_3 Logic Functioning bit
 (47 6)  (281 358)  (281 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (284 358)  (284 358)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (286 358)  (286 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (252 359)  (252 359)  routing T_5_22.sp4_v_b_13 <X> T_5_22.lc_trk_g1_5
 (21 7)  (255 359)  (255 359)  routing T_5_22.sp12_h_r_23 <X> T_5_22.lc_trk_g1_7
 (29 7)  (263 359)  (263 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 359)  (264 359)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 359)  (265 359)  routing T_5_22.lc_trk_g0_6 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (46 7)  (280 359)  (280 359)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (9 8)  (243 360)  (243 360)  routing T_5_22.sp4_v_t_42 <X> T_5_22.sp4_h_r_7
 (27 10)  (261 362)  (261 362)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 362)  (263 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 362)  (264 362)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 362)  (265 362)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 362)  (266 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 362)  (268 362)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 362)  (270 362)  LC_5 Logic Functioning bit
 (47 10)  (281 362)  (281 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (29 11)  (263 363)  (263 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 363)  (264 363)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 363)  (266 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (269 363)  (269 363)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.input_2_5
 (4 12)  (238 364)  (238 364)  routing T_5_22.sp4_h_l_38 <X> T_5_22.sp4_v_b_9
 (6 12)  (240 364)  (240 364)  routing T_5_22.sp4_h_l_38 <X> T_5_22.sp4_v_b_9
 (5 13)  (239 365)  (239 365)  routing T_5_22.sp4_h_l_38 <X> T_5_22.sp4_v_b_9


LogicTile_6_22

 (4 9)  (292 361)  (292 361)  routing T_6_22.sp4_v_t_36 <X> T_6_22.sp4_h_r_6


LogicTile_7_22

 (14 1)  (356 353)  (356 353)  routing T_7_22.sp4_h_r_0 <X> T_7_22.lc_trk_g0_0
 (15 1)  (357 353)  (357 353)  routing T_7_22.sp4_h_r_0 <X> T_7_22.lc_trk_g0_0
 (16 1)  (358 353)  (358 353)  routing T_7_22.sp4_h_r_0 <X> T_7_22.lc_trk_g0_0
 (17 1)  (359 353)  (359 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (25 2)  (367 354)  (367 354)  routing T_7_22.sp12_h_l_5 <X> T_7_22.lc_trk_g0_6
 (22 3)  (364 355)  (364 355)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (366 355)  (366 355)  routing T_7_22.sp12_h_l_5 <X> T_7_22.lc_trk_g0_6
 (25 3)  (367 355)  (367 355)  routing T_7_22.sp12_h_l_5 <X> T_7_22.lc_trk_g0_6
 (26 6)  (368 358)  (368 358)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (371 358)  (371 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 358)  (373 358)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 358)  (374 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (378 358)  (378 358)  LC_3 Logic Functioning bit
 (38 6)  (380 358)  (380 358)  LC_3 Logic Functioning bit
 (26 7)  (368 359)  (368 359)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 359)  (370 359)  routing T_7_22.lc_trk_g2_7 <X> T_7_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 359)  (371 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (373 359)  (373 359)  routing T_7_22.lc_trk_g0_6 <X> T_7_22.wire_logic_cluster/lc_3/in_3
 (46 7)  (388 359)  (388 359)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (22 10)  (364 362)  (364 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (365 362)  (365 362)  routing T_7_22.sp4_h_r_31 <X> T_7_22.lc_trk_g2_7
 (24 10)  (366 362)  (366 362)  routing T_7_22.sp4_h_r_31 <X> T_7_22.lc_trk_g2_7
 (21 11)  (363 363)  (363 363)  routing T_7_22.sp4_h_r_31 <X> T_7_22.lc_trk_g2_7


LogicTile_9_22

 (21 8)  (459 360)  (459 360)  routing T_9_22.sp4_h_r_43 <X> T_9_22.lc_trk_g2_3
 (22 8)  (460 360)  (460 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (461 360)  (461 360)  routing T_9_22.sp4_h_r_43 <X> T_9_22.lc_trk_g2_3
 (24 8)  (462 360)  (462 360)  routing T_9_22.sp4_h_r_43 <X> T_9_22.lc_trk_g2_3
 (27 8)  (465 360)  (465 360)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 360)  (466 360)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 360)  (471 360)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 360)  (473 360)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.input_2_4
 (36 8)  (474 360)  (474 360)  LC_4 Logic Functioning bit
 (46 8)  (484 360)  (484 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (459 361)  (459 361)  routing T_9_22.sp4_h_r_43 <X> T_9_22.lc_trk_g2_3
 (26 9)  (464 361)  (464 361)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 361)  (465 361)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 361)  (466 361)  routing T_9_22.lc_trk_g3_3 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 361)  (467 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 361)  (468 361)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 361)  (469 361)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 361)  (470 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (471 361)  (471 361)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.input_2_4
 (34 9)  (472 361)  (472 361)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.input_2_4
 (35 9)  (473 361)  (473 361)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.input_2_4
 (22 12)  (460 364)  (460 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (461 364)  (461 364)  routing T_9_22.sp12_v_b_11 <X> T_9_22.lc_trk_g3_3
 (22 13)  (460 365)  (460 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (463 365)  (463 365)  routing T_9_22.sp4_r_v_b_42 <X> T_9_22.lc_trk_g3_2
 (11 14)  (449 366)  (449 366)  routing T_9_22.sp4_h_l_43 <X> T_9_22.sp4_v_t_46
 (21 14)  (459 366)  (459 366)  routing T_9_22.sp4_v_t_26 <X> T_9_22.lc_trk_g3_7
 (22 14)  (460 366)  (460 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 366)  (461 366)  routing T_9_22.sp4_v_t_26 <X> T_9_22.lc_trk_g3_7
 (21 15)  (459 367)  (459 367)  routing T_9_22.sp4_v_t_26 <X> T_9_22.lc_trk_g3_7


LogicTile_10_22

 (3 9)  (495 361)  (495 361)  routing T_10_22.sp12_h_l_22 <X> T_10_22.sp12_v_b_1


LogicTile_11_22

 (6 9)  (552 361)  (552 361)  routing T_11_22.sp4_h_l_43 <X> T_11_22.sp4_h_r_6


LogicTile_15_22

 (4 8)  (766 360)  (766 360)  routing T_15_22.sp4_h_l_43 <X> T_15_22.sp4_v_b_6
 (5 9)  (767 361)  (767 361)  routing T_15_22.sp4_h_l_43 <X> T_15_22.sp4_v_b_6


LogicTile_5_21

 (5 0)  (239 336)  (239 336)  routing T_5_21.sp4_v_t_37 <X> T_5_21.sp4_h_r_0
 (27 0)  (261 336)  (261 336)  routing T_5_21.lc_trk_g1_0 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 336)  (263 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 336)  (265 336)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 336)  (266 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 336)  (268 336)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (40 0)  (274 336)  (274 336)  LC_0 Logic Functioning bit
 (42 0)  (276 336)  (276 336)  LC_0 Logic Functioning bit
 (40 1)  (274 337)  (274 337)  LC_0 Logic Functioning bit
 (42 1)  (276 337)  (276 337)  LC_0 Logic Functioning bit
 (13 2)  (247 338)  (247 338)  routing T_5_21.sp4_h_r_2 <X> T_5_21.sp4_v_t_39
 (25 2)  (259 338)  (259 338)  routing T_5_21.sp4_v_t_3 <X> T_5_21.lc_trk_g0_6
 (29 2)  (263 338)  (263 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 338)  (264 338)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 338)  (265 338)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 338)  (267 338)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 338)  (271 338)  LC_1 Logic Functioning bit
 (50 2)  (284 338)  (284 338)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (286 338)  (286 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (12 3)  (246 339)  (246 339)  routing T_5_21.sp4_h_r_2 <X> T_5_21.sp4_v_t_39
 (22 3)  (256 339)  (256 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (257 339)  (257 339)  routing T_5_21.sp4_v_t_3 <X> T_5_21.lc_trk_g0_6
 (25 3)  (259 339)  (259 339)  routing T_5_21.sp4_v_t_3 <X> T_5_21.lc_trk_g0_6
 (27 3)  (261 339)  (261 339)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 339)  (262 339)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 339)  (263 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 339)  (264 339)  routing T_5_21.lc_trk_g0_6 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 339)  (265 339)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (14 5)  (248 341)  (248 341)  routing T_5_21.sp4_h_r_0 <X> T_5_21.lc_trk_g1_0
 (15 5)  (249 341)  (249 341)  routing T_5_21.sp4_h_r_0 <X> T_5_21.lc_trk_g1_0
 (16 5)  (250 341)  (250 341)  routing T_5_21.sp4_h_r_0 <X> T_5_21.lc_trk_g1_0
 (17 5)  (251 341)  (251 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (15 7)  (249 343)  (249 343)  routing T_5_21.sp4_v_t_9 <X> T_5_21.lc_trk_g1_4
 (16 7)  (250 343)  (250 343)  routing T_5_21.sp4_v_t_9 <X> T_5_21.lc_trk_g1_4
 (17 7)  (251 343)  (251 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 11)  (256 347)  (256 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (257 347)  (257 347)  routing T_5_21.sp4_v_b_46 <X> T_5_21.lc_trk_g2_6
 (24 11)  (258 347)  (258 347)  routing T_5_21.sp4_v_b_46 <X> T_5_21.lc_trk_g2_6
 (3 12)  (237 348)  (237 348)  routing T_5_21.sp12_v_t_22 <X> T_5_21.sp12_h_r_1
 (14 12)  (248 348)  (248 348)  routing T_5_21.sp4_v_b_24 <X> T_5_21.lc_trk_g3_0
 (16 13)  (250 349)  (250 349)  routing T_5_21.sp4_v_b_24 <X> T_5_21.lc_trk_g3_0
 (17 13)  (251 349)  (251 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0


LogicTile_9_21

 (13 2)  (451 338)  (451 338)  routing T_9_21.sp4_h_r_2 <X> T_9_21.sp4_v_t_39
 (11 3)  (449 339)  (449 339)  routing T_9_21.sp4_h_r_2 <X> T_9_21.sp4_h_l_39
 (12 3)  (450 339)  (450 339)  routing T_9_21.sp4_h_r_2 <X> T_9_21.sp4_v_t_39


LogicTile_10_21

 (8 4)  (500 340)  (500 340)  routing T_10_21.sp4_v_b_10 <X> T_10_21.sp4_h_r_4
 (9 4)  (501 340)  (501 340)  routing T_10_21.sp4_v_b_10 <X> T_10_21.sp4_h_r_4
 (10 4)  (502 340)  (502 340)  routing T_10_21.sp4_v_b_10 <X> T_10_21.sp4_h_r_4


LogicTile_12_21

 (2 6)  (602 342)  (602 342)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_13_21

 (11 3)  (665 339)  (665 339)  routing T_13_21.sp4_h_r_6 <X> T_13_21.sp4_h_l_39
 (13 3)  (667 339)  (667 339)  routing T_13_21.sp4_h_r_6 <X> T_13_21.sp4_h_l_39


LogicTile_14_21

 (6 14)  (714 350)  (714 350)  routing T_14_21.sp4_h_l_41 <X> T_14_21.sp4_v_t_44


LogicTile_15_21

 (4 8)  (766 344)  (766 344)  routing T_15_21.sp4_h_l_43 <X> T_15_21.sp4_v_b_6
 (5 9)  (767 345)  (767 345)  routing T_15_21.sp4_h_l_43 <X> T_15_21.sp4_v_b_6
 (11 14)  (773 350)  (773 350)  routing T_15_21.sp4_h_l_43 <X> T_15_21.sp4_v_t_46


LogicTile_17_21

 (5 10)  (879 346)  (879 346)  routing T_17_21.sp4_v_b_6 <X> T_17_21.sp4_h_l_43


LogicTile_19_21

 (10 13)  (992 349)  (992 349)  routing T_19_21.sp4_h_r_5 <X> T_19_21.sp4_v_b_10


LogicTile_20_21

 (2 0)  (1038 336)  (1038 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_21

 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_v_b_0 <X> T_28_21.sp12_h_l_23


IO_Tile_0_20

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_5_20

 (8 9)  (242 329)  (242 329)  routing T_5_20.sp4_h_r_7 <X> T_5_20.sp4_v_b_7
 (5 13)  (239 333)  (239 333)  routing T_5_20.sp4_h_r_9 <X> T_5_20.sp4_v_b_9


LogicTile_6_20

 (2 4)  (290 324)  (290 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (9 13)  (297 333)  (297 333)  routing T_6_20.sp4_v_t_47 <X> T_6_20.sp4_v_b_10


RAM_Tile_8_20

 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (2 12)  (398 332)  (398 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_20

 (8 1)  (446 321)  (446 321)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_1
 (9 1)  (447 321)  (447 321)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_1
 (10 1)  (448 321)  (448 321)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_1
 (6 2)  (444 322)  (444 322)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_t_37
 (4 4)  (442 324)  (442 324)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_3
 (6 4)  (444 324)  (444 324)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_3
 (5 5)  (443 325)  (443 325)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_3


LogicTile_11_20

 (4 4)  (550 324)  (550 324)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_3
 (6 4)  (552 324)  (552 324)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_3
 (5 5)  (551 325)  (551 325)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_3
 (11 5)  (557 325)  (557 325)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_h_r_5
 (13 5)  (559 325)  (559 325)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_h_r_5
 (11 13)  (557 333)  (557 333)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_h_r_11


LogicTile_15_20

 (11 4)  (773 324)  (773 324)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_5
 (13 4)  (775 324)  (775 324)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_5
 (12 5)  (774 325)  (774 325)  routing T_15_20.sp4_h_l_46 <X> T_15_20.sp4_v_b_5
 (11 12)  (773 332)  (773 332)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_11
 (13 12)  (775 332)  (775 332)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_11
 (12 13)  (774 333)  (774 333)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_b_11
 (10 15)  (772 335)  (772 335)  routing T_15_20.sp4_h_l_40 <X> T_15_20.sp4_v_t_47


LogicTile_16_20

 (19 6)  (835 326)  (835 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_19_20

 (5 4)  (987 324)  (987 324)  routing T_19_20.sp4_v_b_9 <X> T_19_20.sp4_h_r_3
 (4 5)  (986 325)  (986 325)  routing T_19_20.sp4_v_b_9 <X> T_19_20.sp4_h_r_3
 (6 5)  (988 325)  (988 325)  routing T_19_20.sp4_v_b_9 <X> T_19_20.sp4_h_r_3


LogicTile_23_20

 (5 7)  (1203 327)  (1203 327)  routing T_23_20.sp4_h_l_38 <X> T_23_20.sp4_v_t_38


LogicTile_6_19

 (19 8)  (307 312)  (307 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


RAM_Tile_8_19

 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0


LogicTile_10_19

 (19 8)  (511 312)  (511 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_12_19

 (2 0)  (602 304)  (602 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_15_19

 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 304)  (797 304)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.input_2_0
 (37 0)  (799 304)  (799 304)  LC_0 Logic Functioning bit
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 305)  (789 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 305)  (792 305)  routing T_15_19.lc_trk_g0_7 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (797 305)  (797 305)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.input_2_0
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (42 1)  (804 305)  (804 305)  LC_0 Logic Functioning bit
 (22 2)  (784 306)  (784 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 306)  (785 306)  routing T_15_19.sp12_h_l_12 <X> T_15_19.lc_trk_g0_7
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 307)  (787 307)  routing T_15_19.sp4_r_v_b_30 <X> T_15_19.lc_trk_g0_6
 (14 4)  (776 308)  (776 308)  routing T_15_19.sp4_v_b_8 <X> T_15_19.lc_trk_g1_0
 (14 5)  (776 309)  (776 309)  routing T_15_19.sp4_v_b_8 <X> T_15_19.lc_trk_g1_0
 (16 5)  (778 309)  (778 309)  routing T_15_19.sp4_v_b_8 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (11 12)  (773 316)  (773 316)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (13 12)  (775 316)  (775 316)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_v_t_30 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_v_t_30 <X> T_15_19.lc_trk_g3_3
 (12 13)  (774 317)  (774 317)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11


LogicTile_16_19

 (15 0)  (831 304)  (831 304)  routing T_16_19.bot_op_1 <X> T_16_19.lc_trk_g0_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (856 304)  (856 304)  LC_0 Logic Functioning bit
 (42 0)  (858 304)  (858 304)  LC_0 Logic Functioning bit
 (15 1)  (831 305)  (831 305)  routing T_16_19.bot_op_0 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (15 2)  (831 306)  (831 306)  routing T_16_19.bot_op_5 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (35 10)  (851 314)  (851 314)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.input_2_5
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (41 10)  (857 314)  (857 314)  LC_5 Logic Functioning bit
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5


LogicTile_19_19

 (10 13)  (992 317)  (992 317)  routing T_19_19.sp4_h_r_5 <X> T_19_19.sp4_v_b_10


LogicTile_20_19

 (2 0)  (1038 304)  (1038 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_19

 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23


IO_Tile_0_18

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_5_18

 (11 0)  (245 288)  (245 288)  routing T_5_18.sp4_h_r_9 <X> T_5_18.sp4_v_b_2
 (3 12)  (237 300)  (237 300)  routing T_5_18.sp12_v_t_22 <X> T_5_18.sp12_h_r_1


LogicTile_6_18

 (2 8)  (290 296)  (290 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_9_18

 (22 0)  (460 288)  (460 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (459 289)  (459 289)  routing T_9_18.sp4_r_v_b_32 <X> T_9_18.lc_trk_g0_3
 (22 2)  (460 290)  (460 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (461 290)  (461 290)  routing T_9_18.sp12_h_r_23 <X> T_9_18.lc_trk_g0_7
 (21 3)  (459 291)  (459 291)  routing T_9_18.sp12_h_r_23 <X> T_9_18.lc_trk_g0_7
 (3 6)  (441 294)  (441 294)  routing T_9_18.sp12_h_r_0 <X> T_9_18.sp12_v_t_23
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (461 294)  (461 294)  routing T_9_18.sp12_h_r_23 <X> T_9_18.lc_trk_g1_7
 (3 7)  (441 295)  (441 295)  routing T_9_18.sp12_h_r_0 <X> T_9_18.sp12_v_t_23
 (21 7)  (459 295)  (459 295)  routing T_9_18.sp12_h_r_23 <X> T_9_18.lc_trk_g1_7
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 296)  (468 296)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 296)  (469 296)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 296)  (472 296)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (47 8)  (485 296)  (485 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (465 297)  (465 297)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 297)  (466 297)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 297)  (468 297)  routing T_9_18.lc_trk_g0_7 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 297)  (469 297)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 297)  (470 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (471 297)  (471 297)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.input_2_4
 (34 9)  (472 297)  (472 297)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.input_2_4
 (35 9)  (473 297)  (473 297)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.input_2_4
 (4 12)  (442 300)  (442 300)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_9
 (16 12)  (454 300)  (454 300)  routing T_9_18.sp4_v_t_12 <X> T_9_18.lc_trk_g3_1
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (456 300)  (456 300)  routing T_9_18.sp4_v_t_12 <X> T_9_18.lc_trk_g3_1
 (21 12)  (459 300)  (459 300)  routing T_9_18.sp4_v_t_14 <X> T_9_18.lc_trk_g3_3
 (22 12)  (460 300)  (460 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (461 300)  (461 300)  routing T_9_18.sp4_v_t_14 <X> T_9_18.lc_trk_g3_3
 (5 13)  (443 301)  (443 301)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_9
 (25 14)  (463 302)  (463 302)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g3_6
 (27 14)  (465 302)  (465 302)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 302)  (466 302)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 302)  (467 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 302)  (469 302)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 302)  (472 302)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 302)  (473 302)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.input_2_7
 (47 14)  (485 302)  (485 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (490 302)  (490 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (460 303)  (460 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 303)  (461 303)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g3_6
 (25 15)  (463 303)  (463 303)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g3_6
 (26 15)  (464 303)  (464 303)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 303)  (467 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 303)  (468 303)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 303)  (469 303)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 303)  (470 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (471 303)  (471 303)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.input_2_7
 (34 15)  (472 303)  (472 303)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.input_2_7
 (35 15)  (473 303)  (473 303)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.input_2_7
 (37 15)  (475 303)  (475 303)  LC_7 Logic Functioning bit
 (53 15)  (491 303)  (491 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_14_18

 (16 0)  (724 288)  (724 288)  routing T_14_18.sp12_h_l_14 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (46 0)  (754 288)  (754 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (726 289)  (726 289)  routing T_14_18.sp12_h_l_14 <X> T_14_18.lc_trk_g0_1
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 289)  (736 289)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (729 297)  (729 297)  routing T_14_18.sp4_r_v_b_35 <X> T_14_18.lc_trk_g2_3
 (2 10)  (710 298)  (710 298)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp4_r_v_b_43 <X> T_14_18.lc_trk_g3_3


LogicTile_15_18

 (28 4)  (790 292)  (790 292)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 292)  (797 292)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_2
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (40 4)  (802 292)  (802 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (52 4)  (814 292)  (814 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 293)  (794 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (795 293)  (795 293)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_2
 (34 5)  (796 293)  (796 293)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_2
 (35 5)  (797 293)  (797 293)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_2
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 296)  (785 296)  routing T_15_18.sp4_v_t_30 <X> T_15_18.lc_trk_g2_3
 (24 8)  (786 296)  (786 296)  routing T_15_18.sp4_v_t_30 <X> T_15_18.lc_trk_g2_3
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (21 14)  (783 302)  (783 302)  routing T_15_18.sp12_v_b_7 <X> T_15_18.lc_trk_g3_7
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (786 302)  (786 302)  routing T_15_18.sp12_v_b_7 <X> T_15_18.lc_trk_g3_7
 (21 15)  (783 303)  (783 303)  routing T_15_18.sp12_v_b_7 <X> T_15_18.lc_trk_g3_7
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (785 303)  (785 303)  routing T_15_18.sp12_v_t_21 <X> T_15_18.lc_trk_g3_6
 (25 15)  (787 303)  (787 303)  routing T_15_18.sp12_v_t_21 <X> T_15_18.lc_trk_g3_6


LogicTile_16_18

 (0 0)  (816 288)  (816 288)  Negative Clock bit

 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 288)  (850 288)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 288)  (851 288)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_0
 (37 0)  (853 288)  (853 288)  LC_0 Logic Functioning bit
 (39 0)  (855 288)  (855 288)  LC_0 Logic Functioning bit
 (43 0)  (859 288)  (859 288)  LC_0 Logic Functioning bit
 (45 0)  (861 288)  (861 288)  LC_0 Logic Functioning bit
 (14 1)  (830 289)  (830 289)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g0_0
 (15 1)  (831 289)  (831 289)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (27 1)  (843 289)  (843 289)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 289)  (844 289)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (849 289)  (849 289)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_0
 (34 1)  (850 289)  (850 289)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_0
 (36 1)  (852 289)  (852 289)  LC_0 Logic Functioning bit
 (38 1)  (854 289)  (854 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 290)  (831 290)  routing T_16_18.top_op_5 <X> T_16_18.lc_trk_g0_5
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (843 290)  (843 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (857 290)  (857 290)  LC_1 Logic Functioning bit
 (42 2)  (858 290)  (858 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (15 3)  (831 291)  (831 291)  routing T_16_18.sp4_v_t_9 <X> T_16_18.lc_trk_g0_4
 (16 3)  (832 291)  (832 291)  routing T_16_18.sp4_v_t_9 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (834 291)  (834 291)  routing T_16_18.top_op_5 <X> T_16_18.lc_trk_g0_5
 (27 3)  (843 291)  (843 291)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 291)  (848 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (849 291)  (849 291)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.input_2_1
 (34 3)  (850 291)  (850 291)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.input_2_1
 (40 3)  (856 291)  (856 291)  LC_1 Logic Functioning bit
 (41 3)  (857 291)  (857 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (43 3)  (859 291)  (859 291)  LC_1 Logic Functioning bit
 (14 4)  (830 292)  (830 292)  routing T_16_18.wire_logic_cluster/lc_0/out <X> T_16_18.lc_trk_g1_0
 (21 4)  (837 292)  (837 292)  routing T_16_18.wire_logic_cluster/lc_3/out <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (19 6)  (835 294)  (835 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (45 6)  (861 294)  (861 294)  LC_3 Logic Functioning bit
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (849 295)  (849 295)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.input_2_3
 (34 7)  (850 295)  (850 295)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.input_2_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (37 7)  (853 295)  (853 295)  LC_3 Logic Functioning bit
 (39 7)  (855 295)  (855 295)  LC_3 Logic Functioning bit
 (40 7)  (856 295)  (856 295)  LC_3 Logic Functioning bit
 (42 7)  (858 295)  (858 295)  LC_3 Logic Functioning bit
 (27 10)  (843 298)  (843 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 298)  (849 298)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (41 10)  (857 298)  (857 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (41 11)  (857 299)  (857 299)  LC_5 Logic Functioning bit
 (43 11)  (859 299)  (859 299)  LC_5 Logic Functioning bit
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g3_1
 (14 13)  (830 301)  (830 301)  routing T_16_18.tnl_op_0 <X> T_16_18.lc_trk_g3_0
 (15 13)  (831 301)  (831 301)  routing T_16_18.tnl_op_0 <X> T_16_18.lc_trk_g3_0
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.wire_logic_cluster/lc_5/out <X> T_16_18.lc_trk_g3_5
 (1 15)  (817 303)  (817 303)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r


LogicTile_17_18

 (0 0)  (874 288)  (874 288)  Negative Clock bit

 (11 0)  (885 288)  (885 288)  routing T_17_18.sp4_h_l_45 <X> T_17_18.sp4_v_b_2
 (13 0)  (887 288)  (887 288)  routing T_17_18.sp4_h_l_45 <X> T_17_18.sp4_v_b_2
 (14 0)  (888 288)  (888 288)  routing T_17_18.wire_logic_cluster/lc_0/out <X> T_17_18.lc_trk_g0_0
 (17 0)  (891 288)  (891 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 288)  (892 288)  routing T_17_18.wire_logic_cluster/lc_1/out <X> T_17_18.lc_trk_g0_1
 (21 0)  (895 288)  (895 288)  routing T_17_18.lft_op_3 <X> T_17_18.lc_trk_g0_3
 (22 0)  (896 288)  (896 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 288)  (898 288)  routing T_17_18.lft_op_3 <X> T_17_18.lc_trk_g0_3
 (25 0)  (899 288)  (899 288)  routing T_17_18.wire_logic_cluster/lc_2/out <X> T_17_18.lc_trk_g0_2
 (35 0)  (909 288)  (909 288)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.input_2_0
 (36 0)  (910 288)  (910 288)  LC_0 Logic Functioning bit
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (45 0)  (919 288)  (919 288)  LC_0 Logic Functioning bit
 (12 1)  (886 289)  (886 289)  routing T_17_18.sp4_h_l_45 <X> T_17_18.sp4_v_b_2
 (17 1)  (891 289)  (891 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (900 289)  (900 289)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 289)  (901 289)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (907 289)  (907 289)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.input_2_0
 (35 1)  (909 289)  (909 289)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.input_2_0
 (37 1)  (911 289)  (911 289)  LC_0 Logic Functioning bit
 (42 1)  (916 289)  (916 289)  LC_0 Logic Functioning bit
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (41 2)  (915 290)  (915 290)  LC_1 Logic Functioning bit
 (43 2)  (917 290)  (917 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (47 2)  (921 290)  (921 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 291)  (906 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (907 291)  (907 291)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.input_2_1
 (35 3)  (909 291)  (909 291)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.input_2_1
 (39 3)  (913 291)  (913 291)  LC_1 Logic Functioning bit
 (40 3)  (914 291)  (914 291)  LC_1 Logic Functioning bit
 (42 3)  (916 291)  (916 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (13 4)  (887 292)  (887 292)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_5
 (21 4)  (895 292)  (895 292)  routing T_17_18.wire_logic_cluster/lc_3/out <X> T_17_18.lc_trk_g1_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 292)  (905 292)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 292)  (907 292)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 292)  (908 292)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 292)  (914 292)  LC_2 Logic Functioning bit
 (12 5)  (886 293)  (886 293)  routing T_17_18.sp4_h_l_40 <X> T_17_18.sp4_v_b_5
 (26 5)  (900 293)  (900 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 293)  (901 293)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 293)  (904 293)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 293)  (905 293)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 293)  (906 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (912 293)  (912 293)  LC_2 Logic Functioning bit
 (41 5)  (915 293)  (915 293)  LC_2 Logic Functioning bit
 (31 6)  (905 294)  (905 294)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 294)  (907 294)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (45 6)  (919 294)  (919 294)  LC_3 Logic Functioning bit
 (50 6)  (924 294)  (924 294)  Cascade bit: LH_LC03_inmux02_5

 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (22 8)  (896 296)  (896 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 296)  (897 296)  routing T_17_18.sp4_v_t_30 <X> T_17_18.lc_trk_g2_3
 (24 8)  (898 296)  (898 296)  routing T_17_18.sp4_v_t_30 <X> T_17_18.lc_trk_g2_3
 (25 10)  (899 298)  (899 298)  routing T_17_18.sp4_v_b_38 <X> T_17_18.lc_trk_g2_6
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 298)  (908 298)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 298)  (911 298)  LC_5 Logic Functioning bit
 (39 10)  (913 298)  (913 298)  LC_5 Logic Functioning bit
 (40 10)  (914 298)  (914 298)  LC_5 Logic Functioning bit
 (42 10)  (916 298)  (916 298)  LC_5 Logic Functioning bit
 (22 11)  (896 299)  (896 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 299)  (897 299)  routing T_17_18.sp4_v_b_38 <X> T_17_18.lc_trk_g2_6
 (25 11)  (899 299)  (899 299)  routing T_17_18.sp4_v_b_38 <X> T_17_18.lc_trk_g2_6
 (26 11)  (900 299)  (900 299)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 299)  (905 299)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (40 11)  (914 299)  (914 299)  LC_5 Logic Functioning bit
 (41 11)  (915 299)  (915 299)  LC_5 Logic Functioning bit
 (42 11)  (916 299)  (916 299)  LC_5 Logic Functioning bit
 (43 11)  (917 299)  (917 299)  LC_5 Logic Functioning bit
 (53 11)  (927 299)  (927 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 14)  (899 302)  (899 302)  routing T_17_18.bnl_op_6 <X> T_17_18.lc_trk_g3_6
 (22 15)  (896 303)  (896 303)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (899 303)  (899 303)  routing T_17_18.bnl_op_6 <X> T_17_18.lc_trk_g3_6


LogicTile_18_18

 (0 0)  (928 288)  (928 288)  Negative Clock bit

 (26 0)  (954 288)  (954 288)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 288)  (962 288)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 288)  (965 288)  LC_0 Logic Functioning bit
 (39 0)  (967 288)  (967 288)  LC_0 Logic Functioning bit
 (40 0)  (968 288)  (968 288)  LC_0 Logic Functioning bit
 (41 0)  (969 288)  (969 288)  LC_0 Logic Functioning bit
 (42 0)  (970 288)  (970 288)  LC_0 Logic Functioning bit
 (43 0)  (971 288)  (971 288)  LC_0 Logic Functioning bit
 (45 0)  (973 288)  (973 288)  LC_0 Logic Functioning bit
 (26 1)  (954 289)  (954 289)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 289)  (955 289)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 289)  (956 289)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 289)  (959 289)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (38 1)  (966 289)  (966 289)  LC_0 Logic Functioning bit
 (40 1)  (968 289)  (968 289)  LC_0 Logic Functioning bit
 (41 1)  (969 289)  (969 289)  LC_0 Logic Functioning bit
 (42 1)  (970 289)  (970 289)  LC_0 Logic Functioning bit
 (43 1)  (971 289)  (971 289)  LC_0 Logic Functioning bit
 (53 1)  (981 289)  (981 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (928 292)  (928 292)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (1 4)  (929 292)  (929 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (953 292)  (953 292)  routing T_18_18.lft_op_2 <X> T_18_18.lc_trk_g1_2
 (0 5)  (928 293)  (928 293)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (1 5)  (929 293)  (929 293)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_7/cen
 (22 5)  (950 293)  (950 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (952 293)  (952 293)  routing T_18_18.lft_op_2 <X> T_18_18.lc_trk_g1_2
 (22 12)  (950 300)  (950 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 300)  (951 300)  routing T_18_18.sp4_v_t_30 <X> T_18_18.lc_trk_g3_3
 (24 12)  (952 300)  (952 300)  routing T_18_18.sp4_v_t_30 <X> T_18_18.lc_trk_g3_3
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (949 303)  (949 303)  routing T_18_18.sp4_r_v_b_47 <X> T_18_18.lc_trk_g3_7


LogicTile_24_18

 (3 15)  (1255 303)  (1255 303)  routing T_24_18.sp12_h_l_22 <X> T_24_18.sp12_v_t_22


LogicTile_4_17

 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_b_0 <X> T_4_17.sp12_h_r_0
 (3 5)  (183 277)  (183 277)  routing T_4_17.sp12_v_b_0 <X> T_4_17.sp12_h_r_0


LogicTile_9_17

 (28 2)  (466 274)  (466 274)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 274)  (467 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 274)  (468 274)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 274)  (469 274)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 274)  (474 274)  LC_1 Logic Functioning bit
 (38 2)  (476 274)  (476 274)  LC_1 Logic Functioning bit
 (15 3)  (453 275)  (453 275)  routing T_9_17.sp4_v_t_9 <X> T_9_17.lc_trk_g0_4
 (16 3)  (454 275)  (454 275)  routing T_9_17.sp4_v_t_9 <X> T_9_17.lc_trk_g0_4
 (17 3)  (455 275)  (455 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (30 3)  (468 275)  (468 275)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (474 275)  (474 275)  LC_1 Logic Functioning bit
 (38 3)  (476 275)  (476 275)  LC_1 Logic Functioning bit
 (14 4)  (452 276)  (452 276)  routing T_9_17.sp4_v_b_0 <X> T_9_17.lc_trk_g1_0
 (26 4)  (464 276)  (464 276)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 276)  (465 276)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 276)  (466 276)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 276)  (468 276)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 276)  (472 276)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 276)  (474 276)  LC_2 Logic Functioning bit
 (50 4)  (488 276)  (488 276)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (490 276)  (490 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (16 5)  (454 277)  (454 277)  routing T_9_17.sp4_v_b_0 <X> T_9_17.lc_trk_g1_0
 (17 5)  (455 277)  (455 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (27 5)  (465 277)  (465 277)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 277)  (466 277)  routing T_9_17.lc_trk_g3_5 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (6 6)  (444 278)  (444 278)  routing T_9_17.sp4_v_b_0 <X> T_9_17.sp4_v_t_38
 (5 7)  (443 279)  (443 279)  routing T_9_17.sp4_v_b_0 <X> T_9_17.sp4_v_t_38
 (25 10)  (463 282)  (463 282)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g2_6
 (22 11)  (460 283)  (460 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 283)  (461 283)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g2_6
 (25 11)  (463 283)  (463 283)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g2_6
 (14 14)  (452 286)  (452 286)  routing T_9_17.sp4_v_b_36 <X> T_9_17.lc_trk_g3_4
 (17 14)  (455 286)  (455 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (14 15)  (452 287)  (452 287)  routing T_9_17.sp4_v_b_36 <X> T_9_17.lc_trk_g3_4
 (16 15)  (454 287)  (454 287)  routing T_9_17.sp4_v_b_36 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (456 287)  (456 287)  routing T_9_17.sp4_r_v_b_45 <X> T_9_17.lc_trk_g3_5


LogicTile_10_17

 (15 0)  (507 272)  (507 272)  routing T_10_17.lft_op_1 <X> T_10_17.lc_trk_g0_1
 (17 0)  (509 272)  (509 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (510 272)  (510 272)  routing T_10_17.lft_op_1 <X> T_10_17.lc_trk_g0_1
 (16 3)  (508 275)  (508 275)  routing T_10_17.sp12_h_r_12 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (28 6)  (520 278)  (520 278)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 278)  (522 278)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (527 278)  (527 278)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.input_2_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (46 6)  (538 278)  (538 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (539 278)  (539 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 279)  (522 279)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 279)  (524 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (525 279)  (525 279)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.input_2_3
 (35 7)  (527 279)  (527 279)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.input_2_3
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (515 282)  (515 282)  routing T_10_17.sp12_v_b_23 <X> T_10_17.lc_trk_g2_7
 (21 11)  (513 283)  (513 283)  routing T_10_17.sp12_v_b_23 <X> T_10_17.lc_trk_g2_7
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 283)  (517 283)  routing T_10_17.sp4_r_v_b_38 <X> T_10_17.lc_trk_g2_6


LogicTile_12_17

 (3 14)  (603 286)  (603 286)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_t_22
 (3 15)  (603 287)  (603 287)  routing T_12_17.sp12_h_r_1 <X> T_12_17.sp12_v_t_22


LogicTile_13_17

 (12 0)  (666 272)  (666 272)  routing T_13_17.sp4_h_l_46 <X> T_13_17.sp4_h_r_2
 (13 1)  (667 273)  (667 273)  routing T_13_17.sp4_h_l_46 <X> T_13_17.sp4_h_r_2


LogicTile_15_17

 (26 0)  (788 272)  (788 272)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (795 273)  (795 273)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_0
 (35 1)  (797 273)  (797 273)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_0
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (51 1)  (813 273)  (813 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (785 275)  (785 275)  routing T_15_17.sp4_h_r_6 <X> T_15_17.lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.sp4_h_r_6 <X> T_15_17.lc_trk_g0_6
 (25 3)  (787 275)  (787 275)  routing T_15_17.sp4_h_r_6 <X> T_15_17.lc_trk_g0_6
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (5 8)  (767 280)  (767 280)  routing T_15_17.sp4_v_t_43 <X> T_15_17.sp4_h_r_6
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 281)  (785 281)  routing T_15_17.sp4_h_l_15 <X> T_15_17.lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.sp4_h_l_15 <X> T_15_17.lc_trk_g2_2
 (25 9)  (787 281)  (787 281)  routing T_15_17.sp4_h_l_15 <X> T_15_17.lc_trk_g2_2
 (16 13)  (778 285)  (778 285)  routing T_15_17.sp12_v_b_8 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (3 15)  (765 287)  (765 287)  routing T_15_17.sp12_h_l_22 <X> T_15_17.sp12_v_t_22


LogicTile_16_17

 (15 0)  (831 272)  (831 272)  routing T_16_17.sp4_v_b_17 <X> T_16_17.lc_trk_g0_1
 (16 0)  (832 272)  (832 272)  routing T_16_17.sp4_v_b_17 <X> T_16_17.lc_trk_g0_1
 (17 0)  (833 272)  (833 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (15 7)  (831 279)  (831 279)  routing T_16_17.bot_op_4 <X> T_16_17.lc_trk_g1_4
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (4 8)  (820 280)  (820 280)  routing T_16_17.sp4_v_t_43 <X> T_16_17.sp4_v_b_6
 (6 12)  (822 284)  (822 284)  routing T_16_17.sp4_v_t_43 <X> T_16_17.sp4_v_b_9
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 284)  (856 284)  LC_6 Logic Functioning bit
 (42 12)  (858 284)  (858 284)  LC_6 Logic Functioning bit
 (5 13)  (821 285)  (821 285)  routing T_16_17.sp4_v_t_43 <X> T_16_17.sp4_v_b_9
 (40 13)  (856 285)  (856 285)  LC_6 Logic Functioning bit
 (42 13)  (858 285)  (858 285)  LC_6 Logic Functioning bit


LogicTile_17_17

 (27 2)  (901 274)  (901 274)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 274)  (904 274)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 274)  (908 274)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 274)  (909 274)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.input_2_1
 (37 2)  (911 274)  (911 274)  LC_1 Logic Functioning bit
 (39 2)  (913 274)  (913 274)  LC_1 Logic Functioning bit
 (40 2)  (914 274)  (914 274)  LC_1 Logic Functioning bit
 (42 2)  (916 274)  (916 274)  LC_1 Logic Functioning bit
 (47 2)  (921 274)  (921 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (901 275)  (901 275)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 275)  (905 275)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 275)  (906 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (907 275)  (907 275)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.input_2_1
 (34 3)  (908 275)  (908 275)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.input_2_1
 (35 3)  (909 275)  (909 275)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.input_2_1
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (38 3)  (912 275)  (912 275)  LC_1 Logic Functioning bit
 (41 3)  (915 275)  (915 275)  LC_1 Logic Functioning bit
 (21 4)  (895 276)  (895 276)  routing T_17_17.sp12_h_r_3 <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 276)  (898 276)  routing T_17_17.sp12_h_r_3 <X> T_17_17.lc_trk_g1_3
 (15 5)  (889 277)  (889 277)  routing T_17_17.sp4_v_t_5 <X> T_17_17.lc_trk_g1_0
 (16 5)  (890 277)  (890 277)  routing T_17_17.sp4_v_t_5 <X> T_17_17.lc_trk_g1_0
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (895 277)  (895 277)  routing T_17_17.sp12_h_r_3 <X> T_17_17.lc_trk_g1_3
 (4 6)  (878 278)  (878 278)  routing T_17_17.sp4_v_b_3 <X> T_17_17.sp4_v_t_38
 (6 10)  (880 282)  (880 282)  routing T_17_17.sp4_v_b_3 <X> T_17_17.sp4_v_t_43
 (5 11)  (879 283)  (879 283)  routing T_17_17.sp4_v_b_3 <X> T_17_17.sp4_v_t_43
 (5 12)  (879 284)  (879 284)  routing T_17_17.sp4_v_b_3 <X> T_17_17.sp4_h_r_9
 (4 13)  (878 285)  (878 285)  routing T_17_17.sp4_v_b_3 <X> T_17_17.sp4_h_r_9
 (6 13)  (880 285)  (880 285)  routing T_17_17.sp4_v_b_3 <X> T_17_17.sp4_h_r_9
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (892 287)  (892 287)  routing T_17_17.sp4_r_v_b_45 <X> T_17_17.lc_trk_g3_5
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (897 287)  (897 287)  routing T_17_17.sp4_h_r_30 <X> T_17_17.lc_trk_g3_6
 (24 15)  (898 287)  (898 287)  routing T_17_17.sp4_h_r_30 <X> T_17_17.lc_trk_g3_6
 (25 15)  (899 287)  (899 287)  routing T_17_17.sp4_h_r_30 <X> T_17_17.lc_trk_g3_6


LogicTile_19_17

 (22 7)  (1004 279)  (1004 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1005 279)  (1005 279)  routing T_19_17.sp12_h_r_14 <X> T_19_17.lc_trk_g1_6
 (15 12)  (997 284)  (997 284)  routing T_19_17.sp4_h_r_33 <X> T_19_17.lc_trk_g3_1
 (16 12)  (998 284)  (998 284)  routing T_19_17.sp4_h_r_33 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 284)  (1000 284)  routing T_19_17.sp4_h_r_33 <X> T_19_17.lc_trk_g3_1
 (25 12)  (1007 284)  (1007 284)  routing T_19_17.sp4_v_t_23 <X> T_19_17.lc_trk_g3_2
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 284)  (1012 284)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 284)  (1015 284)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 284)  (1016 284)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 284)  (1019 284)  LC_6 Logic Functioning bit
 (39 12)  (1021 284)  (1021 284)  LC_6 Logic Functioning bit
 (40 12)  (1022 284)  (1022 284)  LC_6 Logic Functioning bit
 (41 12)  (1023 284)  (1023 284)  LC_6 Logic Functioning bit
 (42 12)  (1024 284)  (1024 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1005 285)  (1005 285)  routing T_19_17.sp4_v_t_23 <X> T_19_17.lc_trk_g3_2
 (25 13)  (1007 285)  (1007 285)  routing T_19_17.sp4_v_t_23 <X> T_19_17.lc_trk_g3_2
 (27 13)  (1009 285)  (1009 285)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 285)  (1010 285)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 285)  (1011 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 285)  (1012 285)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 285)  (1013 285)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 285)  (1018 285)  LC_6 Logic Functioning bit
 (37 13)  (1019 285)  (1019 285)  LC_6 Logic Functioning bit
 (38 13)  (1020 285)  (1020 285)  LC_6 Logic Functioning bit
 (39 13)  (1021 285)  (1021 285)  LC_6 Logic Functioning bit
 (40 13)  (1022 285)  (1022 285)  LC_6 Logic Functioning bit
 (41 13)  (1023 285)  (1023 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (43 13)  (1025 285)  (1025 285)  LC_6 Logic Functioning bit
 (51 13)  (1033 285)  (1033 285)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


LogicTile_28_17

 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_v_b_0 <X> T_28_17.sp12_h_l_23


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



LogicTile_5_16

 (11 4)  (245 260)  (245 260)  routing T_5_16.sp4_v_t_44 <X> T_5_16.sp4_v_b_5
 (13 4)  (247 260)  (247 260)  routing T_5_16.sp4_v_t_44 <X> T_5_16.sp4_v_b_5
 (9 9)  (243 265)  (243 265)  routing T_5_16.sp4_v_t_42 <X> T_5_16.sp4_v_b_7


LogicTile_6_16

 (3 4)  (291 260)  (291 260)  routing T_6_16.sp12_v_t_23 <X> T_6_16.sp12_h_r_0
 (9 5)  (297 261)  (297 261)  routing T_6_16.sp4_v_t_45 <X> T_6_16.sp4_v_b_4
 (10 5)  (298 261)  (298 261)  routing T_6_16.sp4_v_t_45 <X> T_6_16.sp4_v_b_4
 (4 8)  (292 264)  (292 264)  routing T_6_16.sp4_v_t_47 <X> T_6_16.sp4_v_b_6
 (6 8)  (294 264)  (294 264)  routing T_6_16.sp4_v_t_47 <X> T_6_16.sp4_v_b_6


LogicTile_9_16

 (13 9)  (451 265)  (451 265)  routing T_9_16.sp4_v_t_38 <X> T_9_16.sp4_h_r_8


LogicTile_12_16

 (2 4)  (602 260)  (602 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_16

 (8 4)  (662 260)  (662 260)  routing T_13_16.sp4_h_l_45 <X> T_13_16.sp4_h_r_4
 (10 4)  (664 260)  (664 260)  routing T_13_16.sp4_h_l_45 <X> T_13_16.sp4_h_r_4


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (22 0)  (784 256)  (784 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (785 256)  (785 256)  routing T_15_16.sp12_h_l_16 <X> T_15_16.lc_trk_g0_3
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (40 0)  (802 256)  (802 256)  LC_0 Logic Functioning bit
 (8 1)  (770 257)  (770 257)  routing T_15_16.sp4_h_l_42 <X> T_15_16.sp4_v_b_1
 (9 1)  (771 257)  (771 257)  routing T_15_16.sp4_h_l_42 <X> T_15_16.sp4_v_b_1
 (10 1)  (772 257)  (772 257)  routing T_15_16.sp4_h_l_42 <X> T_15_16.sp4_v_b_1
 (21 1)  (783 257)  (783 257)  routing T_15_16.sp12_h_l_16 <X> T_15_16.lc_trk_g0_3
 (27 1)  (789 257)  (789 257)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (795 257)  (795 257)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.input_2_0
 (34 1)  (796 257)  (796 257)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.input_2_0
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (40 1)  (802 257)  (802 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (780 258)  (780 258)  routing T_15_16.bnr_op_5 <X> T_15_16.lc_trk_g0_5
 (26 2)  (788 258)  (788 258)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (50 2)  (812 258)  (812 258)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (776 259)  (776 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (15 3)  (777 259)  (777 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (16 3)  (778 259)  (778 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (780 259)  (780 259)  routing T_15_16.bnr_op_5 <X> T_15_16.lc_trk_g0_5
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 259)  (792 259)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (10 4)  (772 260)  (772 260)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_h_r_4
 (13 4)  (775 260)  (775 260)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_v_b_5
 (21 4)  (783 260)  (783 260)  routing T_15_16.wire_logic_cluster/lc_3/out <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 260)  (797 260)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.input_2_2
 (40 4)  (802 260)  (802 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (795 261)  (795 261)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.input_2_2
 (34 5)  (796 261)  (796 261)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.input_2_2
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (40 5)  (802 261)  (802 261)  LC_2 Logic Functioning bit
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.wire_logic_cluster/lc_5/out <X> T_15_16.lc_trk_g1_5
 (26 6)  (788 262)  (788 262)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (45 6)  (807 262)  (807 262)  LC_3 Logic Functioning bit
 (50 6)  (812 262)  (812 262)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (790 263)  (790 263)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (28 8)  (790 264)  (790 264)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 264)  (797 264)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.input_2_4
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 265)  (789 265)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 265)  (792 265)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 265)  (794 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (795 265)  (795 265)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.input_2_4
 (34 9)  (796 265)  (796 265)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.input_2_4
 (35 9)  (797 265)  (797 265)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.input_2_4
 (40 9)  (802 265)  (802 265)  LC_4 Logic Functioning bit
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (783 266)  (783 266)  routing T_15_16.rgt_op_7 <X> T_15_16.lc_trk_g2_7
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 266)  (786 266)  routing T_15_16.rgt_op_7 <X> T_15_16.lc_trk_g2_7
 (26 10)  (788 266)  (788 266)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 266)  (789 266)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 266)  (795 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (39 10)  (801 266)  (801 266)  LC_5 Logic Functioning bit
 (40 10)  (802 266)  (802 266)  LC_5 Logic Functioning bit
 (50 10)  (812 266)  (812 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (776 267)  (776 267)  routing T_15_16.sp4_h_l_17 <X> T_15_16.lc_trk_g2_4
 (15 11)  (777 267)  (777 267)  routing T_15_16.sp4_h_l_17 <X> T_15_16.lc_trk_g2_4
 (16 11)  (778 267)  (778 267)  routing T_15_16.sp4_h_l_17 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (40 11)  (802 267)  (802 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (13 12)  (775 268)  (775 268)  routing T_15_16.sp4_v_t_46 <X> T_15_16.sp4_v_b_11
 (14 12)  (776 268)  (776 268)  routing T_15_16.rgt_op_0 <X> T_15_16.lc_trk_g3_0
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g3_1
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 268)  (792 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (15 13)  (777 269)  (777 269)  routing T_15_16.rgt_op_0 <X> T_15_16.lc_trk_g3_0
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (30 13)  (792 269)  (792 269)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (15 14)  (777 270)  (777 270)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g3_5
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (787 270)  (787 270)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g3_6
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 270)  (795 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (802 270)  (802 270)  LC_7 Logic Functioning bit
 (42 14)  (804 270)  (804 270)  LC_7 Logic Functioning bit
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 271)  (788 271)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (46 15)  (808 271)  (808 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (814 271)  (814 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_16

 (0 0)  (816 256)  (816 256)  Negative Clock bit

 (21 0)  (837 256)  (837 256)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g0_3
 (22 0)  (838 256)  (838 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 256)  (840 256)  routing T_16_16.lft_op_3 <X> T_16_16.lc_trk_g0_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (37 0)  (853 256)  (853 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (39 0)  (855 256)  (855 256)  LC_0 Logic Functioning bit
 (45 0)  (861 256)  (861 256)  LC_0 Logic Functioning bit
 (31 1)  (847 257)  (847 257)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 257)  (852 257)  LC_0 Logic Functioning bit
 (37 1)  (853 257)  (853 257)  LC_0 Logic Functioning bit
 (38 1)  (854 257)  (854 257)  LC_0 Logic Functioning bit
 (39 1)  (855 257)  (855 257)  LC_0 Logic Functioning bit
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 258)  (830 258)  routing T_16_16.lft_op_4 <X> T_16_16.lc_trk_g0_4
 (15 3)  (831 259)  (831 259)  routing T_16_16.lft_op_4 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (15 4)  (831 260)  (831 260)  routing T_16_16.lft_op_1 <X> T_16_16.lc_trk_g1_1
 (17 4)  (833 260)  (833 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 260)  (834 260)  routing T_16_16.lft_op_1 <X> T_16_16.lc_trk_g1_1
 (14 6)  (830 262)  (830 262)  routing T_16_16.wire_logic_cluster/lc_4/out <X> T_16_16.lc_trk_g1_4
 (15 6)  (831 262)  (831 262)  routing T_16_16.bot_op_5 <X> T_16_16.lc_trk_g1_5
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (830 264)  (830 264)  routing T_16_16.wire_logic_cluster/lc_0/out <X> T_16_16.lc_trk_g2_0
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 264)  (847 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 264)  (851 264)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.input_2_4
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (17 9)  (833 265)  (833 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 265)  (846 265)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 265)  (848 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (852 265)  (852 265)  LC_4 Logic Functioning bit
 (38 9)  (854 265)  (854 265)  LC_4 Logic Functioning bit
 (39 9)  (855 265)  (855 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (19 10)  (835 266)  (835 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (15 11)  (831 267)  (831 267)  routing T_16_16.sp4_v_t_33 <X> T_16_16.lc_trk_g2_4
 (16 11)  (832 267)  (832 267)  routing T_16_16.sp4_v_t_33 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (816 270)  (816 270)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 270)  (849 270)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (39 14)  (855 270)  (855 270)  LC_7 Logic Functioning bit
 (45 14)  (861 270)  (861 270)  LC_7 Logic Functioning bit
 (1 15)  (817 271)  (817 271)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (38 15)  (854 271)  (854 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (11 10)  (939 266)  (939 266)  routing T_18_16.sp4_h_l_38 <X> T_18_16.sp4_v_t_45


LogicTile_14_15

 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.bot_op_2 <X> T_14_15.lc_trk_g0_2
 (21 2)  (729 242)  (729 242)  routing T_14_15.bnr_op_7 <X> T_14_15.lc_trk_g0_7
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (21 3)  (729 243)  (729 243)  routing T_14_15.bnr_op_7 <X> T_14_15.lc_trk_g0_7
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.bnr_op_5 <X> T_14_15.lc_trk_g1_5
 (15 7)  (723 247)  (723 247)  routing T_14_15.sp4_v_t_9 <X> T_14_15.lc_trk_g1_4
 (16 7)  (724 247)  (724 247)  routing T_14_15.sp4_v_t_9 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (726 247)  (726 247)  routing T_14_15.bnr_op_5 <X> T_14_15.lc_trk_g1_5
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (731 247)  (731 247)  routing T_14_15.sp4_v_b_22 <X> T_14_15.lc_trk_g1_6
 (24 7)  (732 247)  (732 247)  routing T_14_15.sp4_v_b_22 <X> T_14_15.lc_trk_g1_6
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (726 249)  (726 249)  routing T_14_15.sp4_r_v_b_33 <X> T_14_15.lc_trk_g2_1
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (741 251)  (741 251)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.input_2_5
 (48 11)  (756 251)  (756 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (50 12)  (758 252)  (758 252)  Cascade bit: LH_LC06_inmux02_5

 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit


LogicTile_15_15

 (0 0)  (762 240)  (762 240)  Negative Clock bit

 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 240)  (786 240)  routing T_15_15.bot_op_3 <X> T_15_15.lc_trk_g0_3
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 242)  (776 242)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g0_4
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (12 5)  (774 245)  (774 245)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_v_b_5
 (15 5)  (777 245)  (777 245)  routing T_15_15.bot_op_0 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (13 6)  (775 246)  (775 246)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_v_t_40
 (15 6)  (777 246)  (777 246)  routing T_15_15.sp4_h_r_5 <X> T_15_15.lc_trk_g1_5
 (16 6)  (778 246)  (778 246)  routing T_15_15.sp4_h_r_5 <X> T_15_15.lc_trk_g1_5
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (12 7)  (774 247)  (774 247)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_v_t_40
 (18 7)  (780 247)  (780 247)  routing T_15_15.sp4_h_r_5 <X> T_15_15.lc_trk_g1_5
 (11 8)  (773 248)  (773 248)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_v_b_8
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (43 8)  (805 248)  (805 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (9 9)  (771 249)  (771 249)  routing T_15_15.sp4_v_t_46 <X> T_15_15.sp4_v_b_7
 (10 9)  (772 249)  (772 249)  routing T_15_15.sp4_v_t_46 <X> T_15_15.sp4_v_b_7
 (12 9)  (774 249)  (774 249)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_v_b_8
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 249)  (792 249)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (40 9)  (802 249)  (802 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (45 9)  (807 249)  (807 249)  LC_4 Logic Functioning bit
 (53 9)  (815 249)  (815 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (6 12)  (768 252)  (768 252)  routing T_15_15.sp4_h_r_4 <X> T_15_15.sp4_v_b_9
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 255)  (762 255)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 255)  (763 255)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (3 0)  (819 240)  (819 240)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_v_b_0
 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (837 241)  (837 241)  routing T_16_15.sp4_r_v_b_32 <X> T_16_15.lc_trk_g0_3
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 242)  (830 242)  routing T_16_15.sp4_v_t_1 <X> T_16_15.lc_trk_g0_4
 (14 3)  (830 243)  (830 243)  routing T_16_15.sp4_v_t_1 <X> T_16_15.lc_trk_g0_4
 (16 3)  (832 243)  (832 243)  routing T_16_15.sp4_v_t_1 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (15 6)  (831 246)  (831 246)  routing T_16_15.bot_op_5 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 250)  (851 250)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.input_2_5
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (14 11)  (830 251)  (830 251)  routing T_16_15.sp4_r_v_b_36 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (837 251)  (837 251)  routing T_16_15.sp4_r_v_b_39 <X> T_16_15.lc_trk_g2_7
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 251)  (848 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (849 251)  (849 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.input_2_5
 (35 11)  (851 251)  (851 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.input_2_5
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (0 14)  (816 254)  (816 254)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (820 254)  (820 254)  routing T_16_15.sp4_h_r_9 <X> T_16_15.sp4_v_t_44
 (1 15)  (817 255)  (817 255)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (821 255)  (821 255)  routing T_16_15.sp4_h_r_9 <X> T_16_15.sp4_v_t_44


LogicTile_17_15

 (37 4)  (911 244)  (911 244)  LC_2 Logic Functioning bit
 (39 4)  (913 244)  (913 244)  LC_2 Logic Functioning bit
 (40 4)  (914 244)  (914 244)  LC_2 Logic Functioning bit
 (42 4)  (916 244)  (916 244)  LC_2 Logic Functioning bit
 (46 4)  (920 244)  (920 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (900 245)  (900 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 245)  (901 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 245)  (902 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (38 5)  (912 245)  (912 245)  LC_2 Logic Functioning bit
 (41 5)  (915 245)  (915 245)  LC_2 Logic Functioning bit
 (43 5)  (917 245)  (917 245)  LC_2 Logic Functioning bit
 (51 5)  (925 245)  (925 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 12)  (895 252)  (895 252)  routing T_17_15.sp4_v_t_14 <X> T_17_15.lc_trk_g3_3
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 252)  (897 252)  routing T_17_15.sp4_v_t_14 <X> T_17_15.lc_trk_g3_3


LogicTile_19_15

 (8 6)  (990 246)  (990 246)  routing T_19_15.sp4_v_t_41 <X> T_19_15.sp4_h_l_41
 (9 6)  (991 246)  (991 246)  routing T_19_15.sp4_v_t_41 <X> T_19_15.sp4_h_l_41
 (11 7)  (993 247)  (993 247)  routing T_19_15.sp4_h_r_9 <X> T_19_15.sp4_h_l_40
 (13 7)  (995 247)  (995 247)  routing T_19_15.sp4_h_r_9 <X> T_19_15.sp4_h_l_40
 (4 13)  (986 253)  (986 253)  routing T_19_15.sp4_v_t_41 <X> T_19_15.sp4_h_r_9


LogicTile_5_14

 (13 0)  (247 224)  (247 224)  routing T_5_14.sp4_v_t_39 <X> T_5_14.sp4_v_b_2


LogicTile_14_14

 (0 0)  (708 224)  (708 224)  Negative Clock bit

 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 225)  (733 225)  routing T_14_14.sp4_r_v_b_33 <X> T_14_14.lc_trk_g0_2
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 227)  (732 227)  routing T_14_14.top_op_6 <X> T_14_14.lc_trk_g0_6
 (25 3)  (733 227)  (733 227)  routing T_14_14.top_op_6 <X> T_14_14.lc_trk_g0_6
 (21 4)  (729 228)  (729 228)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 228)  (735 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 228)  (736 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 228)  (739 228)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (41 5)  (749 229)  (749 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (45 5)  (753 229)  (753 229)  LC_2 Logic Functioning bit
 (14 6)  (722 230)  (722 230)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g1_4
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 230)  (738 230)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 230)  (743 230)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_3
 (39 6)  (747 230)  (747 230)  LC_3 Logic Functioning bit
 (41 6)  (749 230)  (749 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 231)  (741 231)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_3
 (34 7)  (742 231)  (742 231)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_3
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (45 7)  (753 231)  (753 231)  LC_3 Logic Functioning bit
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 232)  (741 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 232)  (743 232)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.input_2_4
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (26 9)  (734 233)  (734 233)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 233)  (735 233)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 233)  (740 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (743 233)  (743 233)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.input_2_4
 (41 9)  (749 233)  (749 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (45 9)  (753 233)  (753 233)  LC_4 Logic Functioning bit
 (46 9)  (754 233)  (754 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 12)  (733 236)  (733 236)  routing T_14_14.wire_logic_cluster/lc_2/out <X> T_14_14.lc_trk_g3_2
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (708 238)  (708 238)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 238)  (722 238)  routing T_14_14.rgt_op_4 <X> T_14_14.lc_trk_g3_4
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (708 239)  (708 239)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 239)  (709 239)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (15 15)  (723 239)  (723 239)  routing T_14_14.rgt_op_4 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_15_14

 (0 0)  (762 224)  (762 224)  Negative Clock bit

 (27 0)  (789 224)  (789 224)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (799 224)  (799 224)  LC_0 Logic Functioning bit
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 225)  (785 225)  routing T_15_14.sp4_v_b_18 <X> T_15_14.lc_trk_g0_2
 (24 1)  (786 225)  (786 225)  routing T_15_14.sp4_v_b_18 <X> T_15_14.lc_trk_g0_2
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 225)  (792 225)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 225)  (793 225)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (795 225)  (795 225)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.input_2_0
 (34 1)  (796 225)  (796 225)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.input_2_0
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 226)  (784 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (786 226)  (786 226)  routing T_15_14.bot_op_7 <X> T_15_14.lc_trk_g0_7
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 226)  (793 226)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (40 2)  (802 226)  (802 226)  LC_1 Logic Functioning bit
 (42 2)  (804 226)  (804 226)  LC_1 Logic Functioning bit
 (15 3)  (777 227)  (777 227)  routing T_15_14.sp4_v_t_9 <X> T_15_14.lc_trk_g0_4
 (16 3)  (778 227)  (778 227)  routing T_15_14.sp4_v_t_9 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (40 3)  (802 227)  (802 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (14 4)  (776 228)  (776 228)  routing T_15_14.wire_logic_cluster/lc_0/out <X> T_15_14.lc_trk_g1_0
 (21 4)  (783 228)  (783 228)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g1_3
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.lft_op_3 <X> T_15_14.lc_trk_g1_3
 (25 4)  (787 228)  (787 228)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g1_2
 (26 4)  (788 228)  (788 228)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 228)  (789 228)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 228)  (793 228)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (40 4)  (802 228)  (802 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (43 4)  (805 228)  (805 228)  LC_2 Logic Functioning bit
 (17 5)  (779 229)  (779 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.lft_op_2 <X> T_15_14.lc_trk_g1_2
 (27 5)  (789 229)  (789 229)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (796 229)  (796 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.input_2_2
 (35 5)  (797 229)  (797 229)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.input_2_2
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (37 5)  (799 229)  (799 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (40 5)  (802 229)  (802 229)  LC_2 Logic Functioning bit
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (15 6)  (777 230)  (777 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (16 6)  (778 230)  (778 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (21 6)  (783 230)  (783 230)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g1_7
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 230)  (787 230)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g1_6
 (26 6)  (788 230)  (788 230)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 230)  (790 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (50 6)  (812 230)  (812 230)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (780 231)  (780 231)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 231)  (788 231)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 231)  (789 231)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 231)  (790 231)  routing T_15_14.lc_trk_g3_6 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (27 8)  (789 232)  (789 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 232)  (796 232)  routing T_15_14.lc_trk_g1_0 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (42 8)  (804 232)  (804 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (50 8)  (812 232)  (812 232)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (788 233)  (788 233)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (37 9)  (799 233)  (799 233)  LC_4 Logic Functioning bit
 (38 9)  (800 233)  (800 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (43 9)  (805 233)  (805 233)  LC_4 Logic Functioning bit
 (26 10)  (788 234)  (788 234)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 234)  (795 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (39 10)  (801 234)  (801 234)  LC_5 Logic Functioning bit
 (41 10)  (803 234)  (803 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (50 10)  (812 234)  (812 234)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (788 235)  (788 235)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 235)  (789 235)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (38 11)  (800 235)  (800 235)  LC_5 Logic Functioning bit
 (40 11)  (802 235)  (802 235)  LC_5 Logic Functioning bit
 (45 11)  (807 235)  (807 235)  LC_5 Logic Functioning bit
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g3_1
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (789 236)  (789 236)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g1_0 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (40 12)  (802 236)  (802 236)  LC_6 Logic Functioning bit
 (42 12)  (804 236)  (804 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (51 12)  (813 236)  (813 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (783 237)  (783 237)  routing T_15_14.sp4_r_v_b_43 <X> T_15_14.lc_trk_g3_3
 (26 13)  (788 237)  (788 237)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 237)  (792 237)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 237)  (794 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (795 237)  (795 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.input_2_6
 (34 13)  (796 237)  (796 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.input_2_6
 (35 13)  (797 237)  (797 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.input_2_6
 (40 13)  (802 237)  (802 237)  LC_6 Logic Functioning bit
 (42 13)  (804 237)  (804 237)  LC_6 Logic Functioning bit
 (45 13)  (807 237)  (807 237)  LC_6 Logic Functioning bit
 (51 13)  (813 237)  (813 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 238)  (780 238)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g3_5
 (21 14)  (783 238)  (783 238)  routing T_15_14.bnl_op_7 <X> T_15_14.lc_trk_g3_7
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (787 238)  (787 238)  routing T_15_14.bnl_op_6 <X> T_15_14.lc_trk_g3_6
 (26 14)  (788 238)  (788 238)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 238)  (795 238)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (43 14)  (805 238)  (805 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (14 15)  (776 239)  (776 239)  routing T_15_14.sp4_r_v_b_44 <X> T_15_14.lc_trk_g3_4
 (17 15)  (779 239)  (779 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (783 239)  (783 239)  routing T_15_14.bnl_op_7 <X> T_15_14.lc_trk_g3_7
 (22 15)  (784 239)  (784 239)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 239)  (787 239)  routing T_15_14.bnl_op_6 <X> T_15_14.lc_trk_g3_6
 (26 15)  (788 239)  (788 239)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 239)  (789 239)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (37 15)  (799 239)  (799 239)  LC_7 Logic Functioning bit
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit
 (39 15)  (801 239)  (801 239)  LC_7 Logic Functioning bit
 (41 15)  (803 239)  (803 239)  LC_7 Logic Functioning bit
 (43 15)  (805 239)  (805 239)  LC_7 Logic Functioning bit
 (45 15)  (807 239)  (807 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_5 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (837 226)  (837 226)  routing T_16_14.bnr_op_7 <X> T_16_14.lc_trk_g0_7
 (22 2)  (838 226)  (838 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_5 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (21 3)  (837 227)  (837 227)  routing T_16_14.bnr_op_7 <X> T_16_14.lc_trk_g0_7
 (25 6)  (841 230)  (841 230)  routing T_16_14.bnr_op_6 <X> T_16_14.lc_trk_g1_6
 (22 7)  (838 231)  (838 231)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (841 231)  (841 231)  routing T_16_14.bnr_op_6 <X> T_16_14.lc_trk_g1_6
 (27 8)  (843 232)  (843 232)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 232)  (846 232)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 232)  (847 232)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (27 9)  (843 233)  (843 233)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 233)  (844 233)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 233)  (846 233)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 233)  (847 233)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 233)  (852 233)  LC_4 Logic Functioning bit
 (38 9)  (854 233)  (854 233)  LC_4 Logic Functioning bit
 (40 9)  (856 233)  (856 233)  LC_4 Logic Functioning bit
 (42 9)  (858 233)  (858 233)  LC_4 Logic Functioning bit
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 234)  (834 234)  routing T_16_14.wire_logic_cluster/lc_5/out <X> T_16_14.lc_trk_g2_5
 (26 10)  (842 234)  (842 234)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 234)  (843 234)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 234)  (844 234)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 234)  (847 234)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 234)  (849 234)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 234)  (850 234)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 234)  (853 234)  LC_5 Logic Functioning bit
 (38 10)  (854 234)  (854 234)  LC_5 Logic Functioning bit
 (41 10)  (857 234)  (857 234)  LC_5 Logic Functioning bit
 (43 10)  (859 234)  (859 234)  LC_5 Logic Functioning bit
 (45 10)  (861 234)  (861 234)  LC_5 Logic Functioning bit
 (50 10)  (866 234)  (866 234)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (844 235)  (844 235)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 235)  (845 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 235)  (847 235)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 235)  (853 235)  LC_5 Logic Functioning bit
 (39 11)  (855 235)  (855 235)  LC_5 Logic Functioning bit
 (40 11)  (856 235)  (856 235)  LC_5 Logic Functioning bit
 (42 11)  (858 235)  (858 235)  LC_5 Logic Functioning bit
 (15 12)  (831 236)  (831 236)  routing T_16_14.rgt_op_1 <X> T_16_14.lc_trk_g3_1
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (834 236)  (834 236)  routing T_16_14.rgt_op_1 <X> T_16_14.lc_trk_g3_1
 (21 14)  (837 238)  (837 238)  routing T_16_14.rgt_op_7 <X> T_16_14.lc_trk_g3_7
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 238)  (840 238)  routing T_16_14.rgt_op_7 <X> T_16_14.lc_trk_g3_7


LogicTile_17_14

 (15 0)  (889 224)  (889 224)  routing T_17_14.bot_op_1 <X> T_17_14.lc_trk_g0_1
 (17 0)  (891 224)  (891 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (896 224)  (896 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 224)  (898 224)  routing T_17_14.bot_op_3 <X> T_17_14.lc_trk_g0_3
 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 224)  (909 224)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.input_2_0
 (43 0)  (917 224)  (917 224)  LC_0 Logic Functioning bit
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 225)  (898 225)  routing T_17_14.bot_op_2 <X> T_17_14.lc_trk_g0_2
 (26 1)  (900 225)  (900 225)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 225)  (901 225)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 225)  (905 225)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (908 225)  (908 225)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.input_2_0
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_5 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (889 226)  (889 226)  routing T_17_14.bot_op_5 <X> T_17_14.lc_trk_g0_5
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 226)  (905 226)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (50 2)  (924 226)  (924 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_5 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (22 3)  (896 227)  (896 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 227)  (898 227)  routing T_17_14.bot_op_6 <X> T_17_14.lc_trk_g0_6
 (28 3)  (902 227)  (902 227)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 227)  (904 227)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 227)  (905 227)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (39 3)  (913 227)  (913 227)  LC_1 Logic Functioning bit
 (40 3)  (914 227)  (914 227)  LC_1 Logic Functioning bit
 (41 3)  (915 227)  (915 227)  LC_1 Logic Functioning bit
 (42 3)  (916 227)  (916 227)  LC_1 Logic Functioning bit
 (43 3)  (917 227)  (917 227)  LC_1 Logic Functioning bit
 (15 4)  (889 228)  (889 228)  routing T_17_14.bot_op_1 <X> T_17_14.lc_trk_g1_1
 (17 4)  (891 228)  (891 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (898 228)  (898 228)  routing T_17_14.bot_op_3 <X> T_17_14.lc_trk_g1_3
 (15 6)  (889 230)  (889 230)  routing T_17_14.bot_op_5 <X> T_17_14.lc_trk_g1_5
 (17 6)  (891 230)  (891 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (896 230)  (896 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 230)  (898 230)  routing T_17_14.bot_op_7 <X> T_17_14.lc_trk_g1_7
 (25 6)  (899 230)  (899 230)  routing T_17_14.wire_logic_cluster/lc_6/out <X> T_17_14.lc_trk_g1_6
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 230)  (904 230)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 230)  (908 230)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (22 7)  (896 231)  (896 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (902 231)  (902 231)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 231)  (904 231)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 231)  (905 231)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (40 7)  (914 231)  (914 231)  LC_3 Logic Functioning bit
 (42 7)  (916 231)  (916 231)  LC_3 Logic Functioning bit
 (17 8)  (891 232)  (891 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 232)  (892 232)  routing T_17_14.wire_logic_cluster/lc_1/out <X> T_17_14.lc_trk_g2_1
 (28 8)  (902 232)  (902 232)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 232)  (903 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 232)  (904 232)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 232)  (905 232)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 232)  (906 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 232)  (907 232)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 232)  (910 232)  LC_4 Logic Functioning bit
 (37 8)  (911 232)  (911 232)  LC_4 Logic Functioning bit
 (38 8)  (912 232)  (912 232)  LC_4 Logic Functioning bit
 (41 8)  (915 232)  (915 232)  LC_4 Logic Functioning bit
 (43 8)  (917 232)  (917 232)  LC_4 Logic Functioning bit
 (50 8)  (924 232)  (924 232)  Cascade bit: LH_LC04_inmux02_5

 (31 9)  (905 233)  (905 233)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 233)  (910 233)  LC_4 Logic Functioning bit
 (37 9)  (911 233)  (911 233)  LC_4 Logic Functioning bit
 (38 9)  (912 233)  (912 233)  LC_4 Logic Functioning bit
 (41 9)  (915 233)  (915 233)  LC_4 Logic Functioning bit
 (43 9)  (917 233)  (917 233)  LC_4 Logic Functioning bit
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 234)  (892 234)  routing T_17_14.wire_logic_cluster/lc_5/out <X> T_17_14.lc_trk_g2_5
 (21 10)  (895 234)  (895 234)  routing T_17_14.wire_logic_cluster/lc_7/out <X> T_17_14.lc_trk_g2_7
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 234)  (904 234)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (37 10)  (911 234)  (911 234)  LC_5 Logic Functioning bit
 (42 10)  (916 234)  (916 234)  LC_5 Logic Functioning bit
 (43 10)  (917 234)  (917 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (48 10)  (922 234)  (922 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (924 234)  (924 234)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (925 234)  (925 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (900 235)  (900 235)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 235)  (901 235)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 235)  (904 235)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 235)  (905 235)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (43 11)  (917 235)  (917 235)  LC_5 Logic Functioning bit
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 236)  (909 236)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.input_2_6
 (40 12)  (914 236)  (914 236)  LC_6 Logic Functioning bit
 (9 13)  (883 237)  (883 237)  routing T_17_14.sp4_v_t_39 <X> T_17_14.sp4_v_b_10
 (10 13)  (884 237)  (884 237)  routing T_17_14.sp4_v_t_39 <X> T_17_14.sp4_v_b_10
 (26 13)  (900 237)  (900 237)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 237)  (901 237)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 237)  (906 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (908 237)  (908 237)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.input_2_6
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 238)  (901 238)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 239)  (904 239)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (41 15)  (915 239)  (915 239)  LC_7 Logic Functioning bit
 (43 15)  (917 239)  (917 239)  LC_7 Logic Functioning bit


LogicTile_20_14

 (3 15)  (1039 239)  (1039 239)  routing T_20_14.sp12_h_l_22 <X> T_20_14.sp12_v_t_22


LogicTile_4_13

 (3 4)  (183 212)  (183 212)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0
 (3 5)  (183 213)  (183 213)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0


LogicTile_5_13

 (21 0)  (255 208)  (255 208)  routing T_5_13.sp12_h_r_3 <X> T_5_13.lc_trk_g0_3
 (22 0)  (256 208)  (256 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (258 208)  (258 208)  routing T_5_13.sp12_h_r_3 <X> T_5_13.lc_trk_g0_3
 (26 0)  (260 208)  (260 208)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (263 208)  (263 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 208)  (265 208)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 208)  (266 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 208)  (267 208)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 208)  (269 208)  routing T_5_13.lc_trk_g2_6 <X> T_5_13.input_2_0
 (36 0)  (270 208)  (270 208)  LC_0 Logic Functioning bit
 (21 1)  (255 209)  (255 209)  routing T_5_13.sp12_h_r_3 <X> T_5_13.lc_trk_g0_3
 (27 1)  (261 209)  (261 209)  routing T_5_13.lc_trk_g1_5 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 209)  (263 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 209)  (264 209)  routing T_5_13.lc_trk_g0_3 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 209)  (265 209)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 209)  (266 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (267 209)  (267 209)  routing T_5_13.lc_trk_g2_6 <X> T_5_13.input_2_0
 (35 1)  (269 209)  (269 209)  routing T_5_13.lc_trk_g2_6 <X> T_5_13.input_2_0
 (46 1)  (280 209)  (280 209)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (12 4)  (246 212)  (246 212)  routing T_5_13.sp4_v_b_5 <X> T_5_13.sp4_h_r_5
 (27 4)  (261 212)  (261 212)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 212)  (262 212)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 212)  (263 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 212)  (265 212)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 212)  (266 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 212)  (267 212)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 212)  (268 212)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 212)  (269 212)  routing T_5_13.lc_trk_g1_7 <X> T_5_13.input_2_2
 (36 4)  (270 212)  (270 212)  LC_2 Logic Functioning bit
 (11 5)  (245 213)  (245 213)  routing T_5_13.sp4_v_b_5 <X> T_5_13.sp4_h_r_5
 (26 5)  (260 213)  (260 213)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 213)  (262 213)  routing T_5_13.lc_trk_g2_2 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 213)  (263 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 213)  (265 213)  routing T_5_13.lc_trk_g3_6 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 213)  (266 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (268 213)  (268 213)  routing T_5_13.lc_trk_g1_7 <X> T_5_13.input_2_2
 (35 5)  (269 213)  (269 213)  routing T_5_13.lc_trk_g1_7 <X> T_5_13.input_2_2
 (16 6)  (250 214)  (250 214)  routing T_5_13.sp4_v_b_5 <X> T_5_13.lc_trk_g1_5
 (17 6)  (251 214)  (251 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (252 214)  (252 214)  routing T_5_13.sp4_v_b_5 <X> T_5_13.lc_trk_g1_5
 (21 6)  (255 214)  (255 214)  routing T_5_13.sp4_v_b_15 <X> T_5_13.lc_trk_g1_7
 (22 6)  (256 214)  (256 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (257 214)  (257 214)  routing T_5_13.sp4_v_b_15 <X> T_5_13.lc_trk_g1_7
 (21 7)  (255 215)  (255 215)  routing T_5_13.sp4_v_b_15 <X> T_5_13.lc_trk_g1_7
 (22 9)  (256 217)  (256 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (257 217)  (257 217)  routing T_5_13.sp4_v_b_42 <X> T_5_13.lc_trk_g2_2
 (24 9)  (258 217)  (258 217)  routing T_5_13.sp4_v_b_42 <X> T_5_13.lc_trk_g2_2
 (22 10)  (256 218)  (256 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (260 218)  (260 218)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 218)  (261 218)  routing T_5_13.lc_trk_g3_3 <X> T_5_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 218)  (262 218)  routing T_5_13.lc_trk_g3_3 <X> T_5_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 218)  (263 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (266 218)  (266 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 218)  (267 218)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 218)  (268 218)  routing T_5_13.lc_trk_g3_1 <X> T_5_13.wire_logic_cluster/lc_5/in_3
 (22 11)  (256 219)  (256 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (257 219)  (257 219)  routing T_5_13.sp4_v_b_46 <X> T_5_13.lc_trk_g2_6
 (24 11)  (258 219)  (258 219)  routing T_5_13.sp4_v_b_46 <X> T_5_13.lc_trk_g2_6
 (26 11)  (260 219)  (260 219)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 219)  (262 219)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 219)  (263 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 219)  (264 219)  routing T_5_13.lc_trk_g3_3 <X> T_5_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (274 219)  (274 219)  LC_5 Logic Functioning bit
 (42 11)  (276 219)  (276 219)  LC_5 Logic Functioning bit
 (17 12)  (251 220)  (251 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (256 220)  (256 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (15 13)  (249 221)  (249 221)  routing T_5_13.sp4_v_t_29 <X> T_5_13.lc_trk_g3_0
 (16 13)  (250 221)  (250 221)  routing T_5_13.sp4_v_t_29 <X> T_5_13.lc_trk_g3_0
 (17 13)  (251 221)  (251 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (252 221)  (252 221)  routing T_5_13.sp4_r_v_b_41 <X> T_5_13.lc_trk_g3_1
 (21 13)  (255 221)  (255 221)  routing T_5_13.sp4_r_v_b_43 <X> T_5_13.lc_trk_g3_3
 (22 15)  (256 223)  (256 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (257 223)  (257 223)  routing T_5_13.sp4_v_b_46 <X> T_5_13.lc_trk_g3_6
 (24 15)  (258 223)  (258 223)  routing T_5_13.sp4_v_b_46 <X> T_5_13.lc_trk_g3_6


LogicTile_6_13

 (25 0)  (313 208)  (313 208)  routing T_6_13.lft_op_2 <X> T_6_13.lc_trk_g0_2
 (22 1)  (310 209)  (310 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (312 209)  (312 209)  routing T_6_13.lft_op_2 <X> T_6_13.lc_trk_g0_2
 (19 2)  (307 210)  (307 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (14 4)  (302 212)  (302 212)  routing T_6_13.sp4_h_l_5 <X> T_6_13.lc_trk_g1_0
 (14 5)  (302 213)  (302 213)  routing T_6_13.sp4_h_l_5 <X> T_6_13.lc_trk_g1_0
 (15 5)  (303 213)  (303 213)  routing T_6_13.sp4_h_l_5 <X> T_6_13.lc_trk_g1_0
 (16 5)  (304 213)  (304 213)  routing T_6_13.sp4_h_l_5 <X> T_6_13.lc_trk_g1_0
 (17 5)  (305 213)  (305 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (14 6)  (302 214)  (302 214)  routing T_6_13.sp12_h_l_3 <X> T_6_13.lc_trk_g1_4
 (15 6)  (303 214)  (303 214)  routing T_6_13.lft_op_5 <X> T_6_13.lc_trk_g1_5
 (17 6)  (305 214)  (305 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (306 214)  (306 214)  routing T_6_13.lft_op_5 <X> T_6_13.lc_trk_g1_5
 (14 7)  (302 215)  (302 215)  routing T_6_13.sp12_h_l_3 <X> T_6_13.lc_trk_g1_4
 (15 7)  (303 215)  (303 215)  routing T_6_13.sp12_h_l_3 <X> T_6_13.lc_trk_g1_4
 (17 7)  (305 215)  (305 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 10)  (314 218)  (314 218)  routing T_6_13.lc_trk_g1_4 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 218)  (315 218)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 218)  (317 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 218)  (318 218)  routing T_6_13.lc_trk_g1_5 <X> T_6_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 218)  (320 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (324 218)  (324 218)  LC_5 Logic Functioning bit
 (47 10)  (335 218)  (335 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (315 219)  (315 219)  routing T_6_13.lc_trk_g1_4 <X> T_6_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 219)  (317 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 219)  (319 219)  routing T_6_13.lc_trk_g0_2 <X> T_6_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 219)  (320 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (322 219)  (322 219)  routing T_6_13.lc_trk_g1_0 <X> T_6_13.input_2_5


LogicTile_9_13

 (5 3)  (443 211)  (443 211)  routing T_9_13.sp4_h_l_37 <X> T_9_13.sp4_v_t_37


LogicTile_14_13

 (0 0)  (708 208)  (708 208)  Negative Clock bit

 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (733 210)  (733 210)  routing T_14_13.sp4_h_r_14 <X> T_14_13.lc_trk_g0_6
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 211)  (731 211)  routing T_14_13.sp4_h_r_14 <X> T_14_13.lc_trk_g0_6
 (24 3)  (732 211)  (732 211)  routing T_14_13.sp4_h_r_14 <X> T_14_13.lc_trk_g0_6
 (14 6)  (722 214)  (722 214)  routing T_14_13.sp4_h_l_1 <X> T_14_13.lc_trk_g1_4
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (15 7)  (723 215)  (723 215)  routing T_14_13.sp4_h_l_1 <X> T_14_13.lc_trk_g1_4
 (16 7)  (724 215)  (724 215)  routing T_14_13.sp4_h_l_1 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (726 215)  (726 215)  routing T_14_13.sp4_r_v_b_29 <X> T_14_13.lc_trk_g1_5
 (2 10)  (710 218)  (710 218)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (15 11)  (723 219)  (723 219)  routing T_14_13.tnr_op_4 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (25 12)  (733 220)  (733 220)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g3_2
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 220)  (739 220)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 220)  (742 220)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 220)  (743 220)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.input_2_6
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (45 12)  (753 220)  (753 220)  LC_6 Logic Functioning bit
 (51 12)  (759 220)  (759 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (730 221)  (730 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (731 221)  (731 221)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g3_2
 (25 13)  (733 221)  (733 221)  routing T_14_13.sp4_v_t_23 <X> T_14_13.lc_trk_g3_2
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 221)  (741 221)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.input_2_6
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (45 13)  (753 221)  (753 221)  LC_6 Logic Functioning bit
 (46 13)  (754 221)  (754 221)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 222)  (739 222)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 222)  (741 222)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (51 14)  (759 222)  (759 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (708 223)  (708 223)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 223)  (709 223)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (26 15)  (734 223)  (734 223)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 223)  (735 223)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g3_2 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (40 15)  (748 223)  (748 223)  LC_7 Logic Functioning bit
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit
 (42 15)  (750 223)  (750 223)  LC_7 Logic Functioning bit
 (43 15)  (751 223)  (751 223)  LC_7 Logic Functioning bit
 (45 15)  (753 223)  (753 223)  LC_7 Logic Functioning bit
 (46 15)  (754 223)  (754 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_13

 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (780 208)  (780 208)  routing T_15_13.bnr_op_1 <X> T_15_13.lc_trk_g0_1
 (21 0)  (783 208)  (783 208)  routing T_15_13.bnr_op_3 <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 208)  (796 208)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (42 0)  (804 208)  (804 208)  LC_0 Logic Functioning bit
 (52 0)  (814 208)  (814 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (18 1)  (780 209)  (780 209)  routing T_15_13.bnr_op_1 <X> T_15_13.lc_trk_g0_1
 (21 1)  (783 209)  (783 209)  routing T_15_13.bnr_op_3 <X> T_15_13.lc_trk_g0_3
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 209)  (787 209)  routing T_15_13.sp4_r_v_b_33 <X> T_15_13.lc_trk_g0_2
 (28 1)  (790 209)  (790 209)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 209)  (796 209)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.input_2_0
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (777 210)  (777 210)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g0_5
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (786 210)  (786 210)  routing T_15_13.top_op_7 <X> T_15_13.lc_trk_g0_7
 (0 3)  (762 211)  (762 211)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (18 3)  (780 211)  (780 211)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g0_5
 (21 3)  (783 211)  (783 211)  routing T_15_13.top_op_7 <X> T_15_13.lc_trk_g0_7
 (22 3)  (784 211)  (784 211)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 211)  (786 211)  routing T_15_13.bot_op_6 <X> T_15_13.lc_trk_g0_6
 (16 4)  (778 212)  (778 212)  routing T_15_13.sp4_v_b_1 <X> T_15_13.lc_trk_g1_1
 (17 4)  (779 212)  (779 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (780 212)  (780 212)  routing T_15_13.sp4_v_b_1 <X> T_15_13.lc_trk_g1_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (797 212)  (797 212)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.input_2_2
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (26 5)  (788 213)  (788 213)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 213)  (794 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (797 213)  (797 213)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.input_2_2
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (15 8)  (777 216)  (777 216)  routing T_15_13.sp4_h_r_25 <X> T_15_13.lc_trk_g2_1
 (16 8)  (778 216)  (778 216)  routing T_15_13.sp4_h_r_25 <X> T_15_13.lc_trk_g2_1
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 216)  (785 216)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g2_3
 (24 8)  (786 216)  (786 216)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g2_3
 (15 9)  (777 217)  (777 217)  routing T_15_13.sp4_v_t_29 <X> T_15_13.lc_trk_g2_0
 (16 9)  (778 217)  (778 217)  routing T_15_13.sp4_v_t_29 <X> T_15_13.lc_trk_g2_0
 (17 9)  (779 217)  (779 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (780 217)  (780 217)  routing T_15_13.sp4_h_r_25 <X> T_15_13.lc_trk_g2_1
 (21 9)  (783 217)  (783 217)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g2_3
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (786 217)  (786 217)  routing T_15_13.tnl_op_2 <X> T_15_13.lc_trk_g2_2
 (25 9)  (787 217)  (787 217)  routing T_15_13.tnl_op_2 <X> T_15_13.lc_trk_g2_2
 (14 11)  (776 219)  (776 219)  routing T_15_13.tnl_op_4 <X> T_15_13.lc_trk_g2_4
 (15 11)  (777 219)  (777 219)  routing T_15_13.tnl_op_4 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (15 12)  (777 220)  (777 220)  routing T_15_13.sp4_v_t_28 <X> T_15_13.lc_trk_g3_1
 (16 12)  (778 220)  (778 220)  routing T_15_13.sp4_v_t_28 <X> T_15_13.lc_trk_g3_1
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 220)  (792 220)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 220)  (793 220)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (38 12)  (800 220)  (800 220)  LC_6 Logic Functioning bit
 (51 12)  (813 220)  (813 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (789 221)  (789 221)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 221)  (790 221)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (14 14)  (776 222)  (776 222)  routing T_15_13.sp4_v_b_36 <X> T_15_13.lc_trk_g3_4
 (28 14)  (790 222)  (790 222)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 222)  (793 222)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (40 14)  (802 222)  (802 222)  LC_7 Logic Functioning bit
 (14 15)  (776 223)  (776 223)  routing T_15_13.sp4_v_b_36 <X> T_15_13.lc_trk_g3_4
 (16 15)  (778 223)  (778 223)  routing T_15_13.sp4_v_b_36 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (785 223)  (785 223)  routing T_15_13.sp4_v_b_46 <X> T_15_13.lc_trk_g3_6
 (24 15)  (786 223)  (786 223)  routing T_15_13.sp4_v_b_46 <X> T_15_13.lc_trk_g3_6
 (26 15)  (788 223)  (788 223)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 223)  (790 223)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (795 223)  (795 223)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.input_2_7


LogicTile_16_13

 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_5 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (4 2)  (820 210)  (820 210)  routing T_16_13.sp4_v_b_0 <X> T_16_13.sp4_v_t_37
 (15 2)  (831 210)  (831 210)  routing T_16_13.top_op_5 <X> T_16_13.lc_trk_g0_5
 (17 2)  (833 210)  (833 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 210)  (846 210)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 210)  (847 210)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 210)  (849 210)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 210)  (850 210)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 210)  (851 210)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.input_2_1
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (38 2)  (854 210)  (854 210)  LC_1 Logic Functioning bit
 (48 2)  (864 210)  (864 210)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (816 211)  (816 211)  routing T_16_13.glb_netwk_5 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (18 3)  (834 211)  (834 211)  routing T_16_13.top_op_5 <X> T_16_13.lc_trk_g0_5
 (22 3)  (838 211)  (838 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (839 211)  (839 211)  routing T_16_13.sp12_h_l_21 <X> T_16_13.lc_trk_g0_6
 (25 3)  (841 211)  (841 211)  routing T_16_13.sp12_h_l_21 <X> T_16_13.lc_trk_g0_6
 (26 3)  (842 211)  (842 211)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 211)  (843 211)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 211)  (844 211)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 211)  (846 211)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 211)  (847 211)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 211)  (848 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (852 211)  (852 211)  LC_1 Logic Functioning bit
 (11 4)  (827 212)  (827 212)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_v_b_5
 (26 4)  (842 212)  (842 212)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 212)  (846 212)  routing T_16_13.lc_trk_g0_5 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 212)  (849 212)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 212)  (850 212)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 212)  (851 212)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_2
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (43 4)  (859 212)  (859 212)  LC_2 Logic Functioning bit
 (45 4)  (861 212)  (861 212)  LC_2 Logic Functioning bit
 (12 5)  (828 213)  (828 213)  routing T_16_13.sp4_v_t_39 <X> T_16_13.sp4_v_b_5
 (26 5)  (842 213)  (842 213)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 213)  (845 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 213)  (847 213)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 213)  (848 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (849 213)  (849 213)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_2
 (34 5)  (850 213)  (850 213)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_2
 (35 5)  (851 213)  (851 213)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.input_2_2
 (37 5)  (853 213)  (853 213)  LC_2 Logic Functioning bit
 (51 5)  (867 213)  (867 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (819 214)  (819 214)  routing T_16_13.sp12_v_b_0 <X> T_16_13.sp12_v_t_23
 (25 12)  (841 220)  (841 220)  routing T_16_13.wire_logic_cluster/lc_2/out <X> T_16_13.lc_trk_g3_2
 (22 13)  (838 221)  (838 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_17_13

 (15 0)  (889 208)  (889 208)  routing T_17_13.top_op_1 <X> T_17_13.lc_trk_g0_1
 (17 0)  (891 208)  (891 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 208)  (904 208)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (35 0)  (909 208)  (909 208)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.input_2_0
 (44 0)  (918 208)  (918 208)  LC_0 Logic Functioning bit
 (14 1)  (888 209)  (888 209)  routing T_17_13.top_op_0 <X> T_17_13.lc_trk_g0_0
 (15 1)  (889 209)  (889 209)  routing T_17_13.top_op_0 <X> T_17_13.lc_trk_g0_0
 (17 1)  (891 209)  (891 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (892 209)  (892 209)  routing T_17_13.top_op_1 <X> T_17_13.lc_trk_g0_1
 (30 1)  (904 209)  (904 209)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 209)  (906 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (907 209)  (907 209)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.input_2_0
 (35 1)  (909 209)  (909 209)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.input_2_0
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_5 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (44 2)  (918 210)  (918 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_5 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (40 3)  (914 211)  (914 211)  LC_1 Logic Functioning bit
 (41 3)  (915 211)  (915 211)  LC_1 Logic Functioning bit
 (42 3)  (916 211)  (916 211)  LC_1 Logic Functioning bit
 (43 3)  (917 211)  (917 211)  LC_1 Logic Functioning bit
 (21 4)  (895 212)  (895 212)  routing T_17_13.wire_logic_cluster/lc_3/out <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (44 4)  (918 212)  (918 212)  LC_2 Logic Functioning bit
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (38 5)  (912 213)  (912 213)  LC_2 Logic Functioning bit
 (39 5)  (913 213)  (913 213)  LC_2 Logic Functioning bit
 (4 6)  (878 214)  (878 214)  routing T_17_13.sp4_h_r_3 <X> T_17_13.sp4_v_t_38
 (27 6)  (901 214)  (901 214)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 214)  (910 214)  LC_3 Logic Functioning bit
 (37 6)  (911 214)  (911 214)  LC_3 Logic Functioning bit
 (38 6)  (912 214)  (912 214)  LC_3 Logic Functioning bit
 (39 6)  (913 214)  (913 214)  LC_3 Logic Functioning bit
 (44 6)  (918 214)  (918 214)  LC_3 Logic Functioning bit
 (45 6)  (919 214)  (919 214)  LC_3 Logic Functioning bit
 (5 7)  (879 215)  (879 215)  routing T_17_13.sp4_h_r_3 <X> T_17_13.sp4_v_t_38
 (30 7)  (904 215)  (904 215)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (914 215)  (914 215)  LC_3 Logic Functioning bit
 (41 7)  (915 215)  (915 215)  LC_3 Logic Functioning bit
 (42 7)  (916 215)  (916 215)  LC_3 Logic Functioning bit
 (43 7)  (917 215)  (917 215)  LC_3 Logic Functioning bit
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 216)  (904 216)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (39 8)  (913 216)  (913 216)  LC_4 Logic Functioning bit
 (41 8)  (915 216)  (915 216)  LC_4 Logic Functioning bit
 (43 8)  (917 216)  (917 216)  LC_4 Logic Functioning bit
 (37 9)  (911 217)  (911 217)  LC_4 Logic Functioning bit
 (39 9)  (913 217)  (913 217)  LC_4 Logic Functioning bit
 (41 9)  (915 217)  (915 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (17 10)  (891 218)  (891 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 218)  (892 218)  routing T_17_13.wire_logic_cluster/lc_5/out <X> T_17_13.lc_trk_g2_5
 (21 10)  (895 218)  (895 218)  routing T_17_13.wire_logic_cluster/lc_7/out <X> T_17_13.lc_trk_g2_7
 (22 10)  (896 218)  (896 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (899 218)  (899 218)  routing T_17_13.wire_logic_cluster/lc_6/out <X> T_17_13.lc_trk_g2_6
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 218)  (905 218)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 218)  (907 218)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (42 10)  (916 218)  (916 218)  LC_5 Logic Functioning bit
 (43 10)  (917 218)  (917 218)  LC_5 Logic Functioning bit
 (45 10)  (919 218)  (919 218)  LC_5 Logic Functioning bit
 (50 10)  (924 218)  (924 218)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (886 219)  (886 219)  routing T_17_13.sp4_h_l_45 <X> T_17_13.sp4_v_t_45
 (22 11)  (896 219)  (896 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 219)  (905 219)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 219)  (911 219)  LC_5 Logic Functioning bit
 (42 11)  (916 219)  (916 219)  LC_5 Logic Functioning bit
 (43 11)  (917 219)  (917 219)  LC_5 Logic Functioning bit
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 220)  (892 220)  routing T_17_13.wire_logic_cluster/lc_1/out <X> T_17_13.lc_trk_g3_1
 (26 12)  (900 220)  (900 220)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (37 12)  (911 220)  (911 220)  LC_6 Logic Functioning bit
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (40 12)  (914 220)  (914 220)  LC_6 Logic Functioning bit
 (42 12)  (916 220)  (916 220)  LC_6 Logic Functioning bit
 (45 12)  (919 220)  (919 220)  LC_6 Logic Functioning bit
 (26 13)  (900 221)  (900 221)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 221)  (902 221)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 221)  (910 221)  LC_6 Logic Functioning bit
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (41 13)  (915 221)  (915 221)  LC_6 Logic Functioning bit
 (43 13)  (917 221)  (917 221)  LC_6 Logic Functioning bit
 (26 14)  (900 222)  (900 222)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (31 14)  (905 222)  (905 222)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 222)  (907 222)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (39 14)  (913 222)  (913 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (42 14)  (916 222)  (916 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (26 15)  (900 223)  (900 223)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 223)  (902 223)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 223)  (905 223)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (38 15)  (912 223)  (912 223)  LC_7 Logic Functioning bit
 (40 15)  (914 223)  (914 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (19 15)  (947 223)  (947 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_28_13

 (3 3)  (1459 211)  (1459 211)  routing T_28_13.sp12_v_b_0 <X> T_28_13.sp12_h_l_23


LogicTile_1_12

 (5 8)  (23 200)  (23 200)  routing T_1_12.sp4_v_b_6 <X> T_1_12.sp4_h_r_6
 (6 9)  (24 201)  (24 201)  routing T_1_12.sp4_v_b_6 <X> T_1_12.sp4_h_r_6


LogicTile_5_12

 (11 14)  (245 206)  (245 206)  routing T_5_12.sp4_h_l_43 <X> T_5_12.sp4_v_t_46


LogicTile_12_12

 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 192)  (630 192)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (37 0)  (637 192)  (637 192)  LC_0 Logic Functioning bit
 (38 0)  (638 192)  (638 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (44 0)  (644 192)  (644 192)  LC_0 Logic Functioning bit
 (40 1)  (640 193)  (640 193)  LC_0 Logic Functioning bit
 (41 1)  (641 193)  (641 193)  LC_0 Logic Functioning bit
 (42 1)  (642 193)  (642 193)  LC_0 Logic Functioning bit
 (43 1)  (643 193)  (643 193)  LC_0 Logic Functioning bit
 (49 1)  (649 193)  (649 193)  Carry_In_Mux bit 

 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_3 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (627 194)  (627 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (37 2)  (637 194)  (637 194)  LC_1 Logic Functioning bit
 (38 2)  (638 194)  (638 194)  LC_1 Logic Functioning bit
 (39 2)  (639 194)  (639 194)  LC_1 Logic Functioning bit
 (44 2)  (644 194)  (644 194)  LC_1 Logic Functioning bit
 (45 2)  (645 194)  (645 194)  LC_1 Logic Functioning bit
 (0 3)  (600 195)  (600 195)  routing T_12_12.glb_netwk_3 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (40 3)  (640 195)  (640 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (43 3)  (643 195)  (643 195)  LC_1 Logic Functioning bit
 (53 3)  (653 195)  (653 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (621 196)  (621 196)  routing T_12_12.wire_logic_cluster/lc_3/out <X> T_12_12.lc_trk_g1_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 196)  (636 196)  LC_2 Logic Functioning bit
 (37 4)  (637 196)  (637 196)  LC_2 Logic Functioning bit
 (38 4)  (638 196)  (638 196)  LC_2 Logic Functioning bit
 (39 4)  (639 196)  (639 196)  LC_2 Logic Functioning bit
 (44 4)  (644 196)  (644 196)  LC_2 Logic Functioning bit
 (46 4)  (646 196)  (646 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (614 197)  (614 197)  routing T_12_12.sp4_h_r_0 <X> T_12_12.lc_trk_g1_0
 (15 5)  (615 197)  (615 197)  routing T_12_12.sp4_h_r_0 <X> T_12_12.lc_trk_g1_0
 (16 5)  (616 197)  (616 197)  routing T_12_12.sp4_h_r_0 <X> T_12_12.lc_trk_g1_0
 (17 5)  (617 197)  (617 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (40 5)  (640 197)  (640 197)  LC_2 Logic Functioning bit
 (41 5)  (641 197)  (641 197)  LC_2 Logic Functioning bit
 (42 5)  (642 197)  (642 197)  LC_2 Logic Functioning bit
 (43 5)  (643 197)  (643 197)  LC_2 Logic Functioning bit
 (21 6)  (621 198)  (621 198)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g1_7
 (22 6)  (622 198)  (622 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 198)  (636 198)  LC_3 Logic Functioning bit
 (37 6)  (637 198)  (637 198)  LC_3 Logic Functioning bit
 (38 6)  (638 198)  (638 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (44 6)  (644 198)  (644 198)  LC_3 Logic Functioning bit
 (45 6)  (645 198)  (645 198)  LC_3 Logic Functioning bit
 (30 7)  (630 199)  (630 199)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 199)  (640 199)  LC_3 Logic Functioning bit
 (41 7)  (641 199)  (641 199)  LC_3 Logic Functioning bit
 (42 7)  (642 199)  (642 199)  LC_3 Logic Functioning bit
 (43 7)  (643 199)  (643 199)  LC_3 Logic Functioning bit
 (14 8)  (614 200)  (614 200)  routing T_12_12.rgt_op_0 <X> T_12_12.lc_trk_g2_0
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 200)  (630 200)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (38 8)  (638 200)  (638 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (44 8)  (644 200)  (644 200)  LC_4 Logic Functioning bit
 (15 9)  (615 201)  (615 201)  routing T_12_12.rgt_op_0 <X> T_12_12.lc_trk_g2_0
 (17 9)  (617 201)  (617 201)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (30 9)  (630 201)  (630 201)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (40 9)  (640 201)  (640 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (43 9)  (643 201)  (643 201)  LC_4 Logic Functioning bit
 (28 10)  (628 202)  (628 202)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (37 10)  (637 202)  (637 202)  LC_5 Logic Functioning bit
 (38 10)  (638 202)  (638 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (44 10)  (644 202)  (644 202)  LC_5 Logic Functioning bit
 (40 11)  (640 203)  (640 203)  LC_5 Logic Functioning bit
 (41 11)  (641 203)  (641 203)  LC_5 Logic Functioning bit
 (42 11)  (642 203)  (642 203)  LC_5 Logic Functioning bit
 (43 11)  (643 203)  (643 203)  LC_5 Logic Functioning bit
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 204)  (618 204)  routing T_12_12.wire_logic_cluster/lc_1/out <X> T_12_12.lc_trk_g3_1
 (25 12)  (625 204)  (625 204)  routing T_12_12.rgt_op_2 <X> T_12_12.lc_trk_g3_2
 (27 12)  (627 204)  (627 204)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 204)  (628 204)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (37 12)  (637 204)  (637 204)  LC_6 Logic Functioning bit
 (38 12)  (638 204)  (638 204)  LC_6 Logic Functioning bit
 (39 12)  (639 204)  (639 204)  LC_6 Logic Functioning bit
 (44 12)  (644 204)  (644 204)  LC_6 Logic Functioning bit
 (22 13)  (622 205)  (622 205)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 205)  (624 205)  routing T_12_12.rgt_op_2 <X> T_12_12.lc_trk_g3_2
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 205)  (640 205)  LC_6 Logic Functioning bit
 (41 13)  (641 205)  (641 205)  LC_6 Logic Functioning bit
 (42 13)  (642 205)  (642 205)  LC_6 Logic Functioning bit
 (43 13)  (643 205)  (643 205)  LC_6 Logic Functioning bit
 (14 14)  (614 206)  (614 206)  routing T_12_12.rgt_op_4 <X> T_12_12.lc_trk_g3_4
 (25 14)  (625 206)  (625 206)  routing T_12_12.rgt_op_6 <X> T_12_12.lc_trk_g3_6
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 206)  (630 206)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (637 206)  (637 206)  LC_7 Logic Functioning bit
 (39 14)  (639 206)  (639 206)  LC_7 Logic Functioning bit
 (41 14)  (641 206)  (641 206)  LC_7 Logic Functioning bit
 (43 14)  (643 206)  (643 206)  LC_7 Logic Functioning bit
 (45 14)  (645 206)  (645 206)  LC_7 Logic Functioning bit
 (15 15)  (615 207)  (615 207)  routing T_12_12.rgt_op_4 <X> T_12_12.lc_trk_g3_4
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 207)  (624 207)  routing T_12_12.rgt_op_6 <X> T_12_12.lc_trk_g3_6
 (30 15)  (630 207)  (630 207)  routing T_12_12.lc_trk_g1_7 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (637 207)  (637 207)  LC_7 Logic Functioning bit
 (39 15)  (639 207)  (639 207)  LC_7 Logic Functioning bit
 (41 15)  (641 207)  (641 207)  LC_7 Logic Functioning bit
 (43 15)  (643 207)  (643 207)  LC_7 Logic Functioning bit


LogicTile_13_12

 (15 0)  (669 192)  (669 192)  routing T_13_12.bot_op_1 <X> T_13_12.lc_trk_g0_1
 (17 0)  (671 192)  (671 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (680 192)  (680 192)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 192)  (682 192)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 192)  (685 192)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (691 192)  (691 192)  LC_0 Logic Functioning bit
 (38 0)  (692 192)  (692 192)  LC_0 Logic Functioning bit
 (39 0)  (693 192)  (693 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 193)  (682 193)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 193)  (688 193)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.input_2_0
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (38 1)  (692 193)  (692 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_3 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (669 194)  (669 194)  routing T_13_12.lft_op_5 <X> T_13_12.lc_trk_g0_5
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 194)  (672 194)  routing T_13_12.lft_op_5 <X> T_13_12.lc_trk_g0_5
 (25 2)  (679 194)  (679 194)  routing T_13_12.wire_logic_cluster/lc_6/out <X> T_13_12.lc_trk_g0_6
 (26 2)  (680 194)  (680 194)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 194)  (682 194)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 194)  (684 194)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 194)  (685 194)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 194)  (689 194)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_1
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (0 3)  (654 195)  (654 195)  routing T_13_12.glb_netwk_3 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (22 3)  (676 195)  (676 195)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (681 195)  (681 195)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 195)  (682 195)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 195)  (686 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 195)  (687 195)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_1
 (35 3)  (689 195)  (689 195)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.input_2_1
 (14 4)  (668 196)  (668 196)  routing T_13_12.lft_op_0 <X> T_13_12.lc_trk_g1_0
 (15 4)  (669 196)  (669 196)  routing T_13_12.bot_op_1 <X> T_13_12.lc_trk_g1_1
 (17 4)  (671 196)  (671 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (680 196)  (680 196)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 196)  (685 196)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 196)  (688 196)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 196)  (691 196)  LC_2 Logic Functioning bit
 (38 4)  (692 196)  (692 196)  LC_2 Logic Functioning bit
 (39 4)  (693 196)  (693 196)  LC_2 Logic Functioning bit
 (45 4)  (699 196)  (699 196)  LC_2 Logic Functioning bit
 (50 4)  (704 196)  (704 196)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (669 197)  (669 197)  routing T_13_12.lft_op_0 <X> T_13_12.lc_trk_g1_0
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (681 197)  (681 197)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 197)  (682 197)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 197)  (685 197)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (37 5)  (691 197)  (691 197)  LC_2 Logic Functioning bit
 (38 5)  (692 197)  (692 197)  LC_2 Logic Functioning bit
 (39 5)  (693 197)  (693 197)  LC_2 Logic Functioning bit
 (14 6)  (668 198)  (668 198)  routing T_13_12.lft_op_4 <X> T_13_12.lc_trk_g1_4
 (25 6)  (679 198)  (679 198)  routing T_13_12.lft_op_6 <X> T_13_12.lc_trk_g1_6
 (15 7)  (669 199)  (669 199)  routing T_13_12.lft_op_4 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 199)  (678 199)  routing T_13_12.lft_op_6 <X> T_13_12.lc_trk_g1_6
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 200)  (672 200)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g2_1
 (26 8)  (680 200)  (680 200)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 200)  (688 200)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (38 8)  (692 200)  (692 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (45 8)  (699 200)  (699 200)  LC_4 Logic Functioning bit
 (27 9)  (681 201)  (681 201)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 201)  (682 201)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 201)  (686 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (688 201)  (688 201)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.input_2_4
 (36 9)  (690 201)  (690 201)  LC_4 Logic Functioning bit
 (37 9)  (691 201)  (691 201)  LC_4 Logic Functioning bit
 (38 9)  (692 201)  (692 201)  LC_4 Logic Functioning bit
 (39 9)  (693 201)  (693 201)  LC_4 Logic Functioning bit
 (14 10)  (668 202)  (668 202)  routing T_13_12.wire_logic_cluster/lc_4/out <X> T_13_12.lc_trk_g2_4
 (21 10)  (675 202)  (675 202)  routing T_13_12.sp4_v_t_18 <X> T_13_12.lc_trk_g2_7
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (677 202)  (677 202)  routing T_13_12.sp4_v_t_18 <X> T_13_12.lc_trk_g2_7
 (17 11)  (671 203)  (671 203)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 12)  (680 204)  (680 204)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 204)  (682 204)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 204)  (685 204)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 204)  (688 204)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 204)  (691 204)  LC_6 Logic Functioning bit
 (38 12)  (692 204)  (692 204)  LC_6 Logic Functioning bit
 (39 12)  (693 204)  (693 204)  LC_6 Logic Functioning bit
 (45 12)  (699 204)  (699 204)  LC_6 Logic Functioning bit
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 205)  (682 205)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 205)  (686 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (688 205)  (688 205)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.input_2_6
 (36 13)  (690 205)  (690 205)  LC_6 Logic Functioning bit
 (37 13)  (691 205)  (691 205)  LC_6 Logic Functioning bit
 (38 13)  (692 205)  (692 205)  LC_6 Logic Functioning bit
 (39 13)  (693 205)  (693 205)  LC_6 Logic Functioning bit
 (14 14)  (668 206)  (668 206)  routing T_13_12.rgt_op_4 <X> T_13_12.lc_trk_g3_4
 (16 14)  (670 206)  (670 206)  routing T_13_12.sp4_v_t_16 <X> T_13_12.lc_trk_g3_5
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 206)  (672 206)  routing T_13_12.sp4_v_t_16 <X> T_13_12.lc_trk_g3_5
 (15 15)  (669 207)  (669 207)  routing T_13_12.rgt_op_4 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_14_12

 (15 0)  (723 192)  (723 192)  routing T_14_12.lft_op_1 <X> T_14_12.lc_trk_g0_1
 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 192)  (726 192)  routing T_14_12.lft_op_1 <X> T_14_12.lc_trk_g0_1
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (708 195)  (708 195)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (26 8)  (734 200)  (734 200)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 200)  (739 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 200)  (741 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 200)  (742 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 200)  (745 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (46 8)  (754 200)  (754 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (28 9)  (736 201)  (736 201)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 201)  (740 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (741 201)  (741 201)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.input_2_4
 (34 9)  (742 201)  (742 201)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.input_2_4
 (36 9)  (744 201)  (744 201)  LC_4 Logic Functioning bit
 (37 9)  (745 201)  (745 201)  LC_4 Logic Functioning bit
 (38 9)  (746 201)  (746 201)  LC_4 Logic Functioning bit
 (39 9)  (747 201)  (747 201)  LC_4 Logic Functioning bit
 (14 10)  (722 202)  (722 202)  routing T_14_12.bnl_op_4 <X> T_14_12.lc_trk_g2_4
 (14 11)  (722 203)  (722 203)  routing T_14_12.bnl_op_4 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.bnl_op_1 <X> T_14_12.lc_trk_g3_1
 (18 13)  (726 205)  (726 205)  routing T_14_12.bnl_op_1 <X> T_14_12.lc_trk_g3_1
 (14 14)  (722 206)  (722 206)  routing T_14_12.sp4_h_r_44 <X> T_14_12.lc_trk_g3_4
 (14 15)  (722 207)  (722 207)  routing T_14_12.sp4_h_r_44 <X> T_14_12.lc_trk_g3_4
 (15 15)  (723 207)  (723 207)  routing T_14_12.sp4_h_r_44 <X> T_14_12.lc_trk_g3_4
 (16 15)  (724 207)  (724 207)  routing T_14_12.sp4_h_r_44 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_15_12

 (27 0)  (789 192)  (789 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 192)  (790 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 192)  (792 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (37 0)  (799 192)  (799 192)  LC_0 Logic Functioning bit
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (44 0)  (806 192)  (806 192)  LC_0 Logic Functioning bit
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g0_2
 (25 1)  (787 193)  (787 193)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g0_2
 (40 1)  (802 193)  (802 193)  LC_0 Logic Functioning bit
 (41 1)  (803 193)  (803 193)  LC_0 Logic Functioning bit
 (42 1)  (804 193)  (804 193)  LC_0 Logic Functioning bit
 (43 1)  (805 193)  (805 193)  LC_0 Logic Functioning bit
 (49 1)  (811 193)  (811 193)  Carry_In_Mux bit 

 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (789 194)  (789 194)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 194)  (790 194)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (37 2)  (799 194)  (799 194)  LC_1 Logic Functioning bit
 (38 2)  (800 194)  (800 194)  LC_1 Logic Functioning bit
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (44 2)  (806 194)  (806 194)  LC_1 Logic Functioning bit
 (45 2)  (807 194)  (807 194)  LC_1 Logic Functioning bit
 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (40 3)  (802 195)  (802 195)  LC_1 Logic Functioning bit
 (41 3)  (803 195)  (803 195)  LC_1 Logic Functioning bit
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (43 3)  (805 195)  (805 195)  LC_1 Logic Functioning bit
 (21 4)  (783 196)  (783 196)  routing T_15_12.wire_logic_cluster/lc_3/out <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 196)  (787 196)  routing T_15_12.wire_logic_cluster/lc_2/out <X> T_15_12.lc_trk_g1_2
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (37 4)  (799 196)  (799 196)  LC_2 Logic Functioning bit
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (44 4)  (806 196)  (806 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 197)  (802 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (43 5)  (805 197)  (805 197)  LC_2 Logic Functioning bit
 (14 6)  (776 198)  (776 198)  routing T_15_12.wire_logic_cluster/lc_4/out <X> T_15_12.lc_trk_g1_4
 (21 6)  (783 198)  (783 198)  routing T_15_12.wire_logic_cluster/lc_7/out <X> T_15_12.lc_trk_g1_7
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (37 6)  (799 198)  (799 198)  LC_3 Logic Functioning bit
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (39 6)  (801 198)  (801 198)  LC_3 Logic Functioning bit
 (44 6)  (806 198)  (806 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 199)  (802 199)  LC_3 Logic Functioning bit
 (41 7)  (803 199)  (803 199)  LC_3 Logic Functioning bit
 (42 7)  (804 199)  (804 199)  LC_3 Logic Functioning bit
 (43 7)  (805 199)  (805 199)  LC_3 Logic Functioning bit
 (27 8)  (789 200)  (789 200)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 200)  (792 200)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 200)  (798 200)  LC_4 Logic Functioning bit
 (37 8)  (799 200)  (799 200)  LC_4 Logic Functioning bit
 (38 8)  (800 200)  (800 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (44 8)  (806 200)  (806 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (40 9)  (802 201)  (802 201)  LC_4 Logic Functioning bit
 (41 9)  (803 201)  (803 201)  LC_4 Logic Functioning bit
 (42 9)  (804 201)  (804 201)  LC_4 Logic Functioning bit
 (43 9)  (805 201)  (805 201)  LC_4 Logic Functioning bit
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 202)  (790 202)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 202)  (792 202)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (38 10)  (800 202)  (800 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (44 10)  (806 202)  (806 202)  LC_5 Logic Functioning bit
 (30 11)  (792 203)  (792 203)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (802 203)  (802 203)  LC_5 Logic Functioning bit
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (42 11)  (804 203)  (804 203)  LC_5 Logic Functioning bit
 (43 11)  (805 203)  (805 203)  LC_5 Logic Functioning bit
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.wire_logic_cluster/lc_1/out <X> T_15_12.lc_trk_g3_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (41 12)  (803 204)  (803 204)  LC_6 Logic Functioning bit
 (42 12)  (804 204)  (804 204)  LC_6 Logic Functioning bit
 (44 12)  (806 204)  (806 204)  LC_6 Logic Functioning bit
 (32 13)  (794 205)  (794 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 205)  (797 205)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.input_2_6
 (37 13)  (799 205)  (799 205)  LC_6 Logic Functioning bit
 (38 13)  (800 205)  (800 205)  LC_6 Logic Functioning bit
 (40 13)  (802 205)  (802 205)  LC_6 Logic Functioning bit
 (43 13)  (805 205)  (805 205)  LC_6 Logic Functioning bit
 (14 14)  (776 206)  (776 206)  routing T_15_12.rgt_op_4 <X> T_15_12.lc_trk_g3_4
 (21 14)  (783 206)  (783 206)  routing T_15_12.rgt_op_7 <X> T_15_12.lc_trk_g3_7
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 206)  (786 206)  routing T_15_12.rgt_op_7 <X> T_15_12.lc_trk_g3_7
 (27 14)  (789 206)  (789 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 206)  (792 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (799 206)  (799 206)  LC_7 Logic Functioning bit
 (39 14)  (801 206)  (801 206)  LC_7 Logic Functioning bit
 (41 14)  (803 206)  (803 206)  LC_7 Logic Functioning bit
 (43 14)  (805 206)  (805 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (15 15)  (777 207)  (777 207)  routing T_15_12.rgt_op_4 <X> T_15_12.lc_trk_g3_4
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (792 207)  (792 207)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 207)  (799 207)  LC_7 Logic Functioning bit
 (39 15)  (801 207)  (801 207)  LC_7 Logic Functioning bit
 (41 15)  (803 207)  (803 207)  LC_7 Logic Functioning bit
 (43 15)  (805 207)  (805 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (17 0)  (833 192)  (833 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (19 0)  (835 192)  (835 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (21 0)  (837 192)  (837 192)  routing T_16_12.wire_logic_cluster/lc_3/out <X> T_16_12.lc_trk_g0_3
 (22 0)  (838 192)  (838 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (841 192)  (841 192)  routing T_16_12.wire_logic_cluster/lc_2/out <X> T_16_12.lc_trk_g0_2
 (22 1)  (838 193)  (838 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (838 194)  (838 194)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 194)  (840 194)  routing T_16_12.bot_op_7 <X> T_16_12.lc_trk_g0_7
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 194)  (847 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 194)  (851 194)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.input_2_1
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (0 3)  (816 195)  (816 195)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (15 3)  (831 195)  (831 195)  routing T_16_12.bot_op_4 <X> T_16_12.lc_trk_g0_4
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (838 195)  (838 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 195)  (840 195)  routing T_16_12.bot_op_6 <X> T_16_12.lc_trk_g0_6
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 195)  (847 195)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 195)  (848 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (851 195)  (851 195)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.input_2_1
 (53 3)  (869 195)  (869 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (830 196)  (830 196)  routing T_16_12.lft_op_0 <X> T_16_12.lc_trk_g1_0
 (15 4)  (831 196)  (831 196)  routing T_16_12.lft_op_1 <X> T_16_12.lc_trk_g1_1
 (17 4)  (833 196)  (833 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 196)  (834 196)  routing T_16_12.lft_op_1 <X> T_16_12.lc_trk_g1_1
 (25 4)  (841 196)  (841 196)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g1_2
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 196)  (847 196)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 196)  (850 196)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (40 4)  (856 196)  (856 196)  LC_2 Logic Functioning bit
 (42 4)  (858 196)  (858 196)  LC_2 Logic Functioning bit
 (45 4)  (861 196)  (861 196)  LC_2 Logic Functioning bit
 (50 4)  (866 196)  (866 196)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (831 197)  (831 197)  routing T_16_12.lft_op_0 <X> T_16_12.lc_trk_g1_0
 (17 5)  (833 197)  (833 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 197)  (840 197)  routing T_16_12.lft_op_2 <X> T_16_12.lc_trk_g1_2
 (26 5)  (842 197)  (842 197)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 197)  (847 197)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (38 5)  (854 197)  (854 197)  LC_2 Logic Functioning bit
 (41 5)  (857 197)  (857 197)  LC_2 Logic Functioning bit
 (43 5)  (859 197)  (859 197)  LC_2 Logic Functioning bit
 (14 6)  (830 198)  (830 198)  routing T_16_12.lft_op_4 <X> T_16_12.lc_trk_g1_4
 (15 6)  (831 198)  (831 198)  routing T_16_12.lft_op_5 <X> T_16_12.lc_trk_g1_5
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 198)  (834 198)  routing T_16_12.lft_op_5 <X> T_16_12.lc_trk_g1_5
 (25 6)  (841 198)  (841 198)  routing T_16_12.wire_logic_cluster/lc_6/out <X> T_16_12.lc_trk_g1_6
 (26 6)  (842 198)  (842 198)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g1_1 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 198)  (849 198)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (15 7)  (831 199)  (831 199)  routing T_16_12.lft_op_4 <X> T_16_12.lc_trk_g1_4
 (17 7)  (833 199)  (833 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (838 199)  (838 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (843 199)  (843 199)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 199)  (847 199)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 199)  (848 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (849 199)  (849 199)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.input_2_3
 (34 7)  (850 199)  (850 199)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.input_2_3
 (27 8)  (843 200)  (843 200)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 200)  (850 200)  routing T_16_12.lc_trk_g1_0 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (45 8)  (861 200)  (861 200)  LC_4 Logic Functioning bit
 (50 8)  (866 200)  (866 200)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (838 201)  (838 201)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 201)  (840 201)  routing T_16_12.tnl_op_2 <X> T_16_12.lc_trk_g2_2
 (25 9)  (841 201)  (841 201)  routing T_16_12.tnl_op_2 <X> T_16_12.lc_trk_g2_2
 (27 9)  (843 201)  (843 201)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 201)  (844 201)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 201)  (846 201)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (852 201)  (852 201)  LC_4 Logic Functioning bit
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (38 9)  (854 201)  (854 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (14 10)  (830 202)  (830 202)  routing T_16_12.wire_logic_cluster/lc_4/out <X> T_16_12.lc_trk_g2_4
 (26 10)  (842 202)  (842 202)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (17 11)  (833 203)  (833 203)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (27 11)  (843 203)  (843 203)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 203)  (844 203)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 203)  (845 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 203)  (847 203)  routing T_16_12.lc_trk_g0_2 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (41 11)  (857 203)  (857 203)  LC_5 Logic Functioning bit
 (43 11)  (859 203)  (859 203)  LC_5 Logic Functioning bit
 (14 12)  (830 204)  (830 204)  routing T_16_12.sp4_v_t_21 <X> T_16_12.lc_trk_g3_0
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.wire_logic_cluster/lc_1/out <X> T_16_12.lc_trk_g3_1
 (25 12)  (841 204)  (841 204)  routing T_16_12.bnl_op_2 <X> T_16_12.lc_trk_g3_2
 (26 12)  (842 204)  (842 204)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 204)  (843 204)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 204)  (849 204)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 204)  (850 204)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (50 12)  (866 204)  (866 204)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 204)  (867 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (830 205)  (830 205)  routing T_16_12.sp4_v_t_21 <X> T_16_12.lc_trk_g3_0
 (16 13)  (832 205)  (832 205)  routing T_16_12.sp4_v_t_21 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (841 205)  (841 205)  routing T_16_12.bnl_op_2 <X> T_16_12.lc_trk_g3_2
 (26 13)  (842 205)  (842 205)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 205)  (845 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 205)  (846 205)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 205)  (847 205)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (42 13)  (858 205)  (858 205)  LC_6 Logic Functioning bit
 (14 14)  (830 206)  (830 206)  routing T_16_12.bnl_op_4 <X> T_16_12.lc_trk_g3_4
 (21 14)  (837 206)  (837 206)  routing T_16_12.wire_logic_cluster/lc_7/out <X> T_16_12.lc_trk_g3_7
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 206)  (843 206)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 206)  (844 206)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 206)  (847 206)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 206)  (850 206)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 206)  (853 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (45 14)  (861 206)  (861 206)  LC_7 Logic Functioning bit
 (50 14)  (866 206)  (866 206)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (830 207)  (830 207)  routing T_16_12.bnl_op_4 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (26 15)  (842 207)  (842 207)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (852 207)  (852 207)  LC_7 Logic Functioning bit
 (37 15)  (853 207)  (853 207)  LC_7 Logic Functioning bit
 (38 15)  (854 207)  (854 207)  LC_7 Logic Functioning bit
 (39 15)  (855 207)  (855 207)  LC_7 Logic Functioning bit


IO_Tile_0_11

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_12_11

 (27 0)  (627 176)  (627 176)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 176)  (628 176)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 176)  (629 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 176)  (630 176)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (35 0)  (635 176)  (635 176)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.input_2_0
 (44 0)  (644 176)  (644 176)  LC_0 Logic Functioning bit
 (30 1)  (630 177)  (630 177)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 177)  (632 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 177)  (633 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.input_2_0
 (34 1)  (634 177)  (634 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.input_2_0
 (35 1)  (635 177)  (635 177)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.input_2_0
 (0 2)  (600 178)  (600 178)  routing T_12_11.glb_netwk_3 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (627 178)  (627 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 178)  (628 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 178)  (636 178)  LC_1 Logic Functioning bit
 (37 2)  (637 178)  (637 178)  LC_1 Logic Functioning bit
 (38 2)  (638 178)  (638 178)  LC_1 Logic Functioning bit
 (39 2)  (639 178)  (639 178)  LC_1 Logic Functioning bit
 (44 2)  (644 178)  (644 178)  LC_1 Logic Functioning bit
 (45 2)  (645 178)  (645 178)  LC_1 Logic Functioning bit
 (0 3)  (600 179)  (600 179)  routing T_12_11.glb_netwk_3 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (40 3)  (640 179)  (640 179)  LC_1 Logic Functioning bit
 (41 3)  (641 179)  (641 179)  LC_1 Logic Functioning bit
 (42 3)  (642 179)  (642 179)  LC_1 Logic Functioning bit
 (43 3)  (643 179)  (643 179)  LC_1 Logic Functioning bit
 (21 4)  (621 180)  (621 180)  routing T_12_11.wire_logic_cluster/lc_3/out <X> T_12_11.lc_trk_g1_3
 (22 4)  (622 180)  (622 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 180)  (625 180)  routing T_12_11.wire_logic_cluster/lc_2/out <X> T_12_11.lc_trk_g1_2
 (27 4)  (627 180)  (627 180)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 180)  (636 180)  LC_2 Logic Functioning bit
 (37 4)  (637 180)  (637 180)  LC_2 Logic Functioning bit
 (38 4)  (638 180)  (638 180)  LC_2 Logic Functioning bit
 (39 4)  (639 180)  (639 180)  LC_2 Logic Functioning bit
 (44 4)  (644 180)  (644 180)  LC_2 Logic Functioning bit
 (45 4)  (645 180)  (645 180)  LC_2 Logic Functioning bit
 (22 5)  (622 181)  (622 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 181)  (630 181)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 181)  (640 181)  LC_2 Logic Functioning bit
 (41 5)  (641 181)  (641 181)  LC_2 Logic Functioning bit
 (42 5)  (642 181)  (642 181)  LC_2 Logic Functioning bit
 (43 5)  (643 181)  (643 181)  LC_2 Logic Functioning bit
 (21 6)  (621 182)  (621 182)  routing T_12_11.wire_logic_cluster/lc_7/out <X> T_12_11.lc_trk_g1_7
 (22 6)  (622 182)  (622 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 182)  (625 182)  routing T_12_11.wire_logic_cluster/lc_6/out <X> T_12_11.lc_trk_g1_6
 (27 6)  (627 182)  (627 182)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 182)  (629 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 182)  (632 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 182)  (636 182)  LC_3 Logic Functioning bit
 (37 6)  (637 182)  (637 182)  LC_3 Logic Functioning bit
 (38 6)  (638 182)  (638 182)  LC_3 Logic Functioning bit
 (39 6)  (639 182)  (639 182)  LC_3 Logic Functioning bit
 (44 6)  (644 182)  (644 182)  LC_3 Logic Functioning bit
 (45 6)  (645 182)  (645 182)  LC_3 Logic Functioning bit
 (22 7)  (622 183)  (622 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 183)  (630 183)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 183)  (640 183)  LC_3 Logic Functioning bit
 (41 7)  (641 183)  (641 183)  LC_3 Logic Functioning bit
 (42 7)  (642 183)  (642 183)  LC_3 Logic Functioning bit
 (43 7)  (643 183)  (643 183)  LC_3 Logic Functioning bit
 (27 8)  (627 184)  (627 184)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 184)  (628 184)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 184)  (636 184)  LC_4 Logic Functioning bit
 (37 8)  (637 184)  (637 184)  LC_4 Logic Functioning bit
 (38 8)  (638 184)  (638 184)  LC_4 Logic Functioning bit
 (39 8)  (639 184)  (639 184)  LC_4 Logic Functioning bit
 (44 8)  (644 184)  (644 184)  LC_4 Logic Functioning bit
 (30 9)  (630 185)  (630 185)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (40 9)  (640 185)  (640 185)  LC_4 Logic Functioning bit
 (41 9)  (641 185)  (641 185)  LC_4 Logic Functioning bit
 (42 9)  (642 185)  (642 185)  LC_4 Logic Functioning bit
 (43 9)  (643 185)  (643 185)  LC_4 Logic Functioning bit
 (27 10)  (627 186)  (627 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 186)  (628 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 186)  (629 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 186)  (630 186)  routing T_12_11.lc_trk_g3_5 <X> T_12_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 186)  (636 186)  LC_5 Logic Functioning bit
 (37 10)  (637 186)  (637 186)  LC_5 Logic Functioning bit
 (38 10)  (638 186)  (638 186)  LC_5 Logic Functioning bit
 (39 10)  (639 186)  (639 186)  LC_5 Logic Functioning bit
 (44 10)  (644 186)  (644 186)  LC_5 Logic Functioning bit
 (40 11)  (640 187)  (640 187)  LC_5 Logic Functioning bit
 (41 11)  (641 187)  (641 187)  LC_5 Logic Functioning bit
 (42 11)  (642 187)  (642 187)  LC_5 Logic Functioning bit
 (43 11)  (643 187)  (643 187)  LC_5 Logic Functioning bit
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 188)  (618 188)  routing T_12_11.wire_logic_cluster/lc_1/out <X> T_12_11.lc_trk_g3_1
 (25 12)  (625 188)  (625 188)  routing T_12_11.rgt_op_2 <X> T_12_11.lc_trk_g3_2
 (27 12)  (627 188)  (627 188)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 188)  (629 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 188)  (630 188)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 188)  (632 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 188)  (636 188)  LC_6 Logic Functioning bit
 (37 12)  (637 188)  (637 188)  LC_6 Logic Functioning bit
 (38 12)  (638 188)  (638 188)  LC_6 Logic Functioning bit
 (39 12)  (639 188)  (639 188)  LC_6 Logic Functioning bit
 (44 12)  (644 188)  (644 188)  LC_6 Logic Functioning bit
 (45 12)  (645 188)  (645 188)  LC_6 Logic Functioning bit
 (22 13)  (622 189)  (622 189)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 189)  (624 189)  routing T_12_11.rgt_op_2 <X> T_12_11.lc_trk_g3_2
 (30 13)  (630 189)  (630 189)  routing T_12_11.lc_trk_g1_6 <X> T_12_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 189)  (640 189)  LC_6 Logic Functioning bit
 (41 13)  (641 189)  (641 189)  LC_6 Logic Functioning bit
 (42 13)  (642 189)  (642 189)  LC_6 Logic Functioning bit
 (43 13)  (643 189)  (643 189)  LC_6 Logic Functioning bit
 (15 14)  (615 190)  (615 190)  routing T_12_11.rgt_op_5 <X> T_12_11.lc_trk_g3_5
 (17 14)  (617 190)  (617 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 190)  (618 190)  routing T_12_11.rgt_op_5 <X> T_12_11.lc_trk_g3_5
 (21 14)  (621 190)  (621 190)  routing T_12_11.rgt_op_7 <X> T_12_11.lc_trk_g3_7
 (22 14)  (622 190)  (622 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 190)  (624 190)  routing T_12_11.rgt_op_7 <X> T_12_11.lc_trk_g3_7
 (25 14)  (625 190)  (625 190)  routing T_12_11.rgt_op_6 <X> T_12_11.lc_trk_g3_6
 (27 14)  (627 190)  (627 190)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 190)  (630 190)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 190)  (636 190)  LC_7 Logic Functioning bit
 (37 14)  (637 190)  (637 190)  LC_7 Logic Functioning bit
 (38 14)  (638 190)  (638 190)  LC_7 Logic Functioning bit
 (39 14)  (639 190)  (639 190)  LC_7 Logic Functioning bit
 (44 14)  (644 190)  (644 190)  LC_7 Logic Functioning bit
 (45 14)  (645 190)  (645 190)  LC_7 Logic Functioning bit
 (22 15)  (622 191)  (622 191)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (624 191)  (624 191)  routing T_12_11.rgt_op_6 <X> T_12_11.lc_trk_g3_6
 (30 15)  (630 191)  (630 191)  routing T_12_11.lc_trk_g1_7 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (640 191)  (640 191)  LC_7 Logic Functioning bit
 (41 15)  (641 191)  (641 191)  LC_7 Logic Functioning bit
 (42 15)  (642 191)  (642 191)  LC_7 Logic Functioning bit
 (43 15)  (643 191)  (643 191)  LC_7 Logic Functioning bit


LogicTile_13_11

 (14 0)  (668 176)  (668 176)  routing T_13_11.wire_logic_cluster/lc_0/out <X> T_13_11.lc_trk_g0_0
 (15 0)  (669 176)  (669 176)  routing T_13_11.lft_op_1 <X> T_13_11.lc_trk_g0_1
 (17 0)  (671 176)  (671 176)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 176)  (672 176)  routing T_13_11.lft_op_1 <X> T_13_11.lc_trk_g0_1
 (25 0)  (679 176)  (679 176)  routing T_13_11.lft_op_2 <X> T_13_11.lc_trk_g0_2
 (26 0)  (680 176)  (680 176)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 176)  (685 176)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 176)  (686 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (689 176)  (689 176)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.input_2_0
 (40 0)  (694 176)  (694 176)  LC_0 Logic Functioning bit
 (17 1)  (671 177)  (671 177)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (676 177)  (676 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 177)  (678 177)  routing T_13_11.lft_op_2 <X> T_13_11.lc_trk_g0_2
 (26 1)  (680 177)  (680 177)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 177)  (681 177)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 177)  (682 177)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 177)  (683 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 177)  (685 177)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 177)  (687 177)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.input_2_0
 (35 1)  (689 177)  (689 177)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.input_2_0
 (0 2)  (654 178)  (654 178)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (675 178)  (675 178)  routing T_13_11.lft_op_7 <X> T_13_11.lc_trk_g0_7
 (22 2)  (676 178)  (676 178)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 178)  (678 178)  routing T_13_11.lft_op_7 <X> T_13_11.lc_trk_g0_7
 (25 2)  (679 178)  (679 178)  routing T_13_11.lft_op_6 <X> T_13_11.lc_trk_g0_6
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 178)  (684 178)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 178)  (688 178)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (0 3)  (654 179)  (654 179)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (22 3)  (676 179)  (676 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 179)  (678 179)  routing T_13_11.lft_op_6 <X> T_13_11.lc_trk_g0_6
 (26 3)  (680 179)  (680 179)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 179)  (681 179)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 179)  (683 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 179)  (684 179)  routing T_13_11.lc_trk_g0_6 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 179)  (685 179)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 179)  (686 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (688 179)  (688 179)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.input_2_1
 (42 3)  (696 179)  (696 179)  LC_1 Logic Functioning bit
 (15 4)  (669 180)  (669 180)  routing T_13_11.top_op_1 <X> T_13_11.lc_trk_g1_1
 (17 4)  (671 180)  (671 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (675 180)  (675 180)  routing T_13_11.lft_op_3 <X> T_13_11.lc_trk_g1_3
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 180)  (678 180)  routing T_13_11.lft_op_3 <X> T_13_11.lc_trk_g1_3
 (27 4)  (681 180)  (681 180)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 180)  (682 180)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 180)  (684 180)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 180)  (685 180)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 180)  (688 180)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 180)  (691 180)  LC_2 Logic Functioning bit
 (38 4)  (692 180)  (692 180)  LC_2 Logic Functioning bit
 (39 4)  (693 180)  (693 180)  LC_2 Logic Functioning bit
 (45 4)  (699 180)  (699 180)  LC_2 Logic Functioning bit
 (50 4)  (704 180)  (704 180)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (668 181)  (668 181)  routing T_13_11.top_op_0 <X> T_13_11.lc_trk_g1_0
 (15 5)  (669 181)  (669 181)  routing T_13_11.top_op_0 <X> T_13_11.lc_trk_g1_0
 (17 5)  (671 181)  (671 181)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (672 181)  (672 181)  routing T_13_11.top_op_1 <X> T_13_11.lc_trk_g1_1
 (22 5)  (676 181)  (676 181)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 181)  (678 181)  routing T_13_11.top_op_2 <X> T_13_11.lc_trk_g1_2
 (25 5)  (679 181)  (679 181)  routing T_13_11.top_op_2 <X> T_13_11.lc_trk_g1_2
 (27 5)  (681 181)  (681 181)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 181)  (683 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 181)  (690 181)  LC_2 Logic Functioning bit
 (37 5)  (691 181)  (691 181)  LC_2 Logic Functioning bit
 (38 5)  (692 181)  (692 181)  LC_2 Logic Functioning bit
 (39 5)  (693 181)  (693 181)  LC_2 Logic Functioning bit
 (14 6)  (668 182)  (668 182)  routing T_13_11.lft_op_4 <X> T_13_11.lc_trk_g1_4
 (15 6)  (669 182)  (669 182)  routing T_13_11.lft_op_5 <X> T_13_11.lc_trk_g1_5
 (17 6)  (671 182)  (671 182)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (672 182)  (672 182)  routing T_13_11.lft_op_5 <X> T_13_11.lc_trk_g1_5
 (21 6)  (675 182)  (675 182)  routing T_13_11.wire_logic_cluster/lc_7/out <X> T_13_11.lc_trk_g1_7
 (22 6)  (676 182)  (676 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 182)  (685 182)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 182)  (688 182)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (15 7)  (669 183)  (669 183)  routing T_13_11.lft_op_4 <X> T_13_11.lc_trk_g1_4
 (17 7)  (671 183)  (671 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (680 183)  (680 183)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 183)  (681 183)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 183)  (682 183)  routing T_13_11.lc_trk_g3_2 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 183)  (683 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 183)  (684 183)  routing T_13_11.lc_trk_g0_2 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 183)  (685 183)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (40 7)  (694 183)  (694 183)  LC_3 Logic Functioning bit
 (42 7)  (696 183)  (696 183)  LC_3 Logic Functioning bit
 (17 8)  (671 184)  (671 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 184)  (672 184)  routing T_13_11.wire_logic_cluster/lc_1/out <X> T_13_11.lc_trk_g2_1
 (22 8)  (676 184)  (676 184)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 184)  (678 184)  routing T_13_11.tnl_op_3 <X> T_13_11.lc_trk_g2_3
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 184)  (685 184)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 184)  (687 184)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 184)  (688 184)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (50 8)  (704 184)  (704 184)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (705 184)  (705 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (675 185)  (675 185)  routing T_13_11.tnl_op_3 <X> T_13_11.lc_trk_g2_3
 (29 9)  (683 185)  (683 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 185)  (684 185)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 185)  (685 185)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (42 9)  (696 185)  (696 185)  LC_4 Logic Functioning bit
 (25 10)  (679 186)  (679 186)  routing T_13_11.wire_logic_cluster/lc_6/out <X> T_13_11.lc_trk_g2_6
 (27 10)  (681 186)  (681 186)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 186)  (685 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 186)  (688 186)  routing T_13_11.lc_trk_g1_5 <X> T_13_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 186)  (691 186)  LC_5 Logic Functioning bit
 (38 10)  (692 186)  (692 186)  LC_5 Logic Functioning bit
 (39 10)  (693 186)  (693 186)  LC_5 Logic Functioning bit
 (45 10)  (699 186)  (699 186)  LC_5 Logic Functioning bit
 (50 10)  (704 186)  (704 186)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (705 186)  (705 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (676 187)  (676 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (682 187)  (682 187)  routing T_13_11.lc_trk_g2_1 <X> T_13_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 187)  (683 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 187)  (690 187)  LC_5 Logic Functioning bit
 (37 11)  (691 187)  (691 187)  LC_5 Logic Functioning bit
 (38 11)  (692 187)  (692 187)  LC_5 Logic Functioning bit
 (39 11)  (693 187)  (693 187)  LC_5 Logic Functioning bit
 (25 12)  (679 188)  (679 188)  routing T_13_11.wire_logic_cluster/lc_2/out <X> T_13_11.lc_trk_g3_2
 (26 12)  (680 188)  (680 188)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (35 12)  (689 188)  (689 188)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.input_2_6
 (36 12)  (690 188)  (690 188)  LC_6 Logic Functioning bit
 (39 12)  (693 188)  (693 188)  LC_6 Logic Functioning bit
 (41 12)  (695 188)  (695 188)  LC_6 Logic Functioning bit
 (42 12)  (696 188)  (696 188)  LC_6 Logic Functioning bit
 (45 12)  (699 188)  (699 188)  LC_6 Logic Functioning bit
 (22 13)  (676 189)  (676 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 189)  (680 189)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 189)  (681 189)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 189)  (683 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 189)  (686 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (687 189)  (687 189)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.input_2_6
 (35 13)  (689 189)  (689 189)  routing T_13_11.lc_trk_g2_6 <X> T_13_11.input_2_6
 (37 13)  (691 189)  (691 189)  LC_6 Logic Functioning bit
 (38 13)  (692 189)  (692 189)  LC_6 Logic Functioning bit
 (40 13)  (694 189)  (694 189)  LC_6 Logic Functioning bit
 (43 13)  (697 189)  (697 189)  LC_6 Logic Functioning bit
 (14 14)  (668 190)  (668 190)  routing T_13_11.wire_logic_cluster/lc_4/out <X> T_13_11.lc_trk_g3_4
 (22 14)  (676 190)  (676 190)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (678 190)  (678 190)  routing T_13_11.tnl_op_7 <X> T_13_11.lc_trk_g3_7
 (27 14)  (681 190)  (681 190)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 190)  (684 190)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 190)  (688 190)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 190)  (689 190)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.input_2_7
 (37 14)  (691 190)  (691 190)  LC_7 Logic Functioning bit
 (39 14)  (693 190)  (693 190)  LC_7 Logic Functioning bit
 (40 14)  (694 190)  (694 190)  LC_7 Logic Functioning bit
 (42 14)  (696 190)  (696 190)  LC_7 Logic Functioning bit
 (45 14)  (699 190)  (699 190)  LC_7 Logic Functioning bit
 (17 15)  (671 191)  (671 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (675 191)  (675 191)  routing T_13_11.tnl_op_7 <X> T_13_11.lc_trk_g3_7
 (22 15)  (676 191)  (676 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 191)  (677 191)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g3_6
 (24 15)  (678 191)  (678 191)  routing T_13_11.sp4_v_b_46 <X> T_13_11.lc_trk_g3_6
 (28 15)  (682 191)  (682 191)  routing T_13_11.lc_trk_g2_1 <X> T_13_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 191)  (683 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 191)  (686 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (687 191)  (687 191)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.input_2_7
 (34 15)  (688 191)  (688 191)  routing T_13_11.lc_trk_g3_4 <X> T_13_11.input_2_7
 (39 15)  (693 191)  (693 191)  LC_7 Logic Functioning bit
 (40 15)  (694 191)  (694 191)  LC_7 Logic Functioning bit
 (42 15)  (696 191)  (696 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (15 0)  (723 176)  (723 176)  routing T_14_11.lft_op_1 <X> T_14_11.lc_trk_g0_1
 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 176)  (726 176)  routing T_14_11.lft_op_1 <X> T_14_11.lc_trk_g0_1
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (722 178)  (722 178)  routing T_14_11.lft_op_4 <X> T_14_11.lc_trk_g0_4
 (0 3)  (708 179)  (708 179)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (15 3)  (723 179)  (723 179)  routing T_14_11.lft_op_4 <X> T_14_11.lc_trk_g0_4
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 6)  (735 182)  (735 182)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 182)  (736 182)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 182)  (739 182)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (746 182)  (746 182)  LC_3 Logic Functioning bit
 (41 6)  (749 182)  (749 182)  LC_3 Logic Functioning bit
 (43 6)  (751 182)  (751 182)  LC_3 Logic Functioning bit
 (45 6)  (753 182)  (753 182)  LC_3 Logic Functioning bit
 (51 6)  (759 182)  (759 182)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 183)  (740 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (741 183)  (741 183)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.input_2_3
 (36 7)  (744 183)  (744 183)  LC_3 Logic Functioning bit
 (37 7)  (745 183)  (745 183)  LC_3 Logic Functioning bit
 (38 7)  (746 183)  (746 183)  LC_3 Logic Functioning bit
 (41 7)  (749 183)  (749 183)  LC_3 Logic Functioning bit
 (43 7)  (751 183)  (751 183)  LC_3 Logic Functioning bit
 (15 8)  (723 184)  (723 184)  routing T_14_11.tnl_op_1 <X> T_14_11.lc_trk_g2_1
 (17 8)  (725 184)  (725 184)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (726 185)  (726 185)  routing T_14_11.tnl_op_1 <X> T_14_11.lc_trk_g2_1
 (21 12)  (729 188)  (729 188)  routing T_14_11.wire_logic_cluster/lc_3/out <X> T_14_11.lc_trk_g3_3
 (22 12)  (730 188)  (730 188)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3


LogicTile_15_11

 (27 0)  (789 176)  (789 176)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 176)  (790 176)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (806 176)  (806 176)  LC_0 Logic Functioning bit
 (30 1)  (792 177)  (792 177)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 177)  (794 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (795 177)  (795 177)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.input_2_0
 (35 1)  (797 177)  (797 177)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.input_2_0
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 178)  (776 178)  routing T_15_11.sp4_h_l_1 <X> T_15_11.lc_trk_g0_4
 (27 2)  (789 178)  (789 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 178)  (790 178)  routing T_15_11.lc_trk_g3_1 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 178)  (798 178)  LC_1 Logic Functioning bit
 (37 2)  (799 178)  (799 178)  LC_1 Logic Functioning bit
 (38 2)  (800 178)  (800 178)  LC_1 Logic Functioning bit
 (39 2)  (801 178)  (801 178)  LC_1 Logic Functioning bit
 (44 2)  (806 178)  (806 178)  LC_1 Logic Functioning bit
 (45 2)  (807 178)  (807 178)  LC_1 Logic Functioning bit
 (0 3)  (762 179)  (762 179)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (15 3)  (777 179)  (777 179)  routing T_15_11.sp4_h_l_1 <X> T_15_11.lc_trk_g0_4
 (16 3)  (778 179)  (778 179)  routing T_15_11.sp4_h_l_1 <X> T_15_11.lc_trk_g0_4
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (40 3)  (802 179)  (802 179)  LC_1 Logic Functioning bit
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (42 3)  (804 179)  (804 179)  LC_1 Logic Functioning bit
 (43 3)  (805 179)  (805 179)  LC_1 Logic Functioning bit
 (25 4)  (787 180)  (787 180)  routing T_15_11.wire_logic_cluster/lc_2/out <X> T_15_11.lc_trk_g1_2
 (27 4)  (789 180)  (789 180)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 180)  (798 180)  LC_2 Logic Functioning bit
 (37 4)  (799 180)  (799 180)  LC_2 Logic Functioning bit
 (38 4)  (800 180)  (800 180)  LC_2 Logic Functioning bit
 (39 4)  (801 180)  (801 180)  LC_2 Logic Functioning bit
 (44 4)  (806 180)  (806 180)  LC_2 Logic Functioning bit
 (45 4)  (807 180)  (807 180)  LC_2 Logic Functioning bit
 (22 5)  (784 181)  (784 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (792 181)  (792 181)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 181)  (802 181)  LC_2 Logic Functioning bit
 (41 5)  (803 181)  (803 181)  LC_2 Logic Functioning bit
 (42 5)  (804 181)  (804 181)  LC_2 Logic Functioning bit
 (43 5)  (805 181)  (805 181)  LC_2 Logic Functioning bit
 (25 6)  (787 182)  (787 182)  routing T_15_11.wire_logic_cluster/lc_6/out <X> T_15_11.lc_trk_g1_6
 (28 6)  (790 182)  (790 182)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 182)  (792 182)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (37 6)  (799 182)  (799 182)  LC_3 Logic Functioning bit
 (38 6)  (800 182)  (800 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (44 6)  (806 182)  (806 182)  LC_3 Logic Functioning bit
 (22 7)  (784 183)  (784 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (802 183)  (802 183)  LC_3 Logic Functioning bit
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (42 7)  (804 183)  (804 183)  LC_3 Logic Functioning bit
 (43 7)  (805 183)  (805 183)  LC_3 Logic Functioning bit
 (27 8)  (789 184)  (789 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 184)  (790 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 184)  (792 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 184)  (798 184)  LC_4 Logic Functioning bit
 (37 8)  (799 184)  (799 184)  LC_4 Logic Functioning bit
 (38 8)  (800 184)  (800 184)  LC_4 Logic Functioning bit
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (44 8)  (806 184)  (806 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (22 9)  (784 185)  (784 185)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 185)  (786 185)  routing T_15_11.tnr_op_2 <X> T_15_11.lc_trk_g2_2
 (40 9)  (802 185)  (802 185)  LC_4 Logic Functioning bit
 (41 9)  (803 185)  (803 185)  LC_4 Logic Functioning bit
 (42 9)  (804 185)  (804 185)  LC_4 Logic Functioning bit
 (43 9)  (805 185)  (805 185)  LC_4 Logic Functioning bit
 (14 10)  (776 186)  (776 186)  routing T_15_11.rgt_op_4 <X> T_15_11.lc_trk_g2_4
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 186)  (790 186)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 186)  (792 186)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 186)  (798 186)  LC_5 Logic Functioning bit
 (37 10)  (799 186)  (799 186)  LC_5 Logic Functioning bit
 (38 10)  (800 186)  (800 186)  LC_5 Logic Functioning bit
 (39 10)  (801 186)  (801 186)  LC_5 Logic Functioning bit
 (44 10)  (806 186)  (806 186)  LC_5 Logic Functioning bit
 (15 11)  (777 187)  (777 187)  routing T_15_11.rgt_op_4 <X> T_15_11.lc_trk_g2_4
 (17 11)  (779 187)  (779 187)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (30 11)  (792 187)  (792 187)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (40 11)  (802 187)  (802 187)  LC_5 Logic Functioning bit
 (41 11)  (803 187)  (803 187)  LC_5 Logic Functioning bit
 (42 11)  (804 187)  (804 187)  LC_5 Logic Functioning bit
 (43 11)  (805 187)  (805 187)  LC_5 Logic Functioning bit
 (17 12)  (779 188)  (779 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 188)  (780 188)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g3_1
 (25 12)  (787 188)  (787 188)  routing T_15_11.rgt_op_2 <X> T_15_11.lc_trk_g3_2
 (27 12)  (789 188)  (789 188)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 188)  (792 188)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (37 12)  (799 188)  (799 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (39 12)  (801 188)  (801 188)  LC_6 Logic Functioning bit
 (44 12)  (806 188)  (806 188)  LC_6 Logic Functioning bit
 (45 12)  (807 188)  (807 188)  LC_6 Logic Functioning bit
 (22 13)  (784 189)  (784 189)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 189)  (786 189)  routing T_15_11.rgt_op_2 <X> T_15_11.lc_trk_g3_2
 (30 13)  (792 189)  (792 189)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 189)  (802 189)  LC_6 Logic Functioning bit
 (41 13)  (803 189)  (803 189)  LC_6 Logic Functioning bit
 (42 13)  (804 189)  (804 189)  LC_6 Logic Functioning bit
 (43 13)  (805 189)  (805 189)  LC_6 Logic Functioning bit
 (53 13)  (815 189)  (815 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (776 190)  (776 190)  routing T_15_11.wire_logic_cluster/lc_4/out <X> T_15_11.lc_trk_g3_4
 (21 14)  (783 190)  (783 190)  routing T_15_11.rgt_op_7 <X> T_15_11.lc_trk_g3_7
 (22 14)  (784 190)  (784 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 190)  (786 190)  routing T_15_11.rgt_op_7 <X> T_15_11.lc_trk_g3_7
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 190)  (792 190)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 190)  (798 190)  LC_7 Logic Functioning bit
 (37 14)  (799 190)  (799 190)  LC_7 Logic Functioning bit
 (38 14)  (800 190)  (800 190)  LC_7 Logic Functioning bit
 (39 14)  (801 190)  (801 190)  LC_7 Logic Functioning bit
 (44 14)  (806 190)  (806 190)  LC_7 Logic Functioning bit
 (17 15)  (779 191)  (779 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (40 15)  (802 191)  (802 191)  LC_7 Logic Functioning bit
 (41 15)  (803 191)  (803 191)  LC_7 Logic Functioning bit
 (42 15)  (804 191)  (804 191)  LC_7 Logic Functioning bit
 (43 15)  (805 191)  (805 191)  LC_7 Logic Functioning bit
 (46 15)  (808 191)  (808 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_11

 (15 0)  (831 176)  (831 176)  routing T_16_11.lft_op_1 <X> T_16_11.lc_trk_g0_1
 (17 0)  (833 176)  (833 176)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 176)  (834 176)  routing T_16_11.lft_op_1 <X> T_16_11.lc_trk_g0_1
 (21 0)  (837 176)  (837 176)  routing T_16_11.lft_op_3 <X> T_16_11.lc_trk_g0_3
 (22 0)  (838 176)  (838 176)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 176)  (840 176)  routing T_16_11.lft_op_3 <X> T_16_11.lc_trk_g0_3
 (25 0)  (841 176)  (841 176)  routing T_16_11.wire_logic_cluster/lc_2/out <X> T_16_11.lc_trk_g0_2
 (3 1)  (819 177)  (819 177)  routing T_16_11.sp12_h_l_23 <X> T_16_11.sp12_v_b_0
 (22 1)  (838 177)  (838 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_3 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (831 178)  (831 178)  routing T_16_11.lft_op_5 <X> T_16_11.lc_trk_g0_5
 (17 2)  (833 178)  (833 178)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 178)  (834 178)  routing T_16_11.lft_op_5 <X> T_16_11.lc_trk_g0_5
 (0 3)  (816 179)  (816 179)  routing T_16_11.glb_netwk_3 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (15 4)  (831 180)  (831 180)  routing T_16_11.top_op_1 <X> T_16_11.lc_trk_g1_1
 (17 4)  (833 180)  (833 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 180)  (840 180)  routing T_16_11.top_op_3 <X> T_16_11.lc_trk_g1_3
 (27 4)  (843 180)  (843 180)  routing T_16_11.lc_trk_g1_2 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 180)  (845 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (37 4)  (853 180)  (853 180)  LC_2 Logic Functioning bit
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (39 4)  (855 180)  (855 180)  LC_2 Logic Functioning bit
 (45 4)  (861 180)  (861 180)  LC_2 Logic Functioning bit
 (18 5)  (834 181)  (834 181)  routing T_16_11.top_op_1 <X> T_16_11.lc_trk_g1_1
 (21 5)  (837 181)  (837 181)  routing T_16_11.top_op_3 <X> T_16_11.lc_trk_g1_3
 (22 5)  (838 181)  (838 181)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 181)  (840 181)  routing T_16_11.top_op_2 <X> T_16_11.lc_trk_g1_2
 (25 5)  (841 181)  (841 181)  routing T_16_11.top_op_2 <X> T_16_11.lc_trk_g1_2
 (26 5)  (842 181)  (842 181)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 181)  (845 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 181)  (846 181)  routing T_16_11.lc_trk_g1_2 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 181)  (856 181)  LC_2 Logic Functioning bit
 (41 5)  (857 181)  (857 181)  LC_2 Logic Functioning bit
 (42 5)  (858 181)  (858 181)  LC_2 Logic Functioning bit
 (43 5)  (859 181)  (859 181)  LC_2 Logic Functioning bit
 (22 7)  (838 183)  (838 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 183)  (840 183)  routing T_16_11.top_op_6 <X> T_16_11.lc_trk_g1_6
 (25 7)  (841 183)  (841 183)  routing T_16_11.top_op_6 <X> T_16_11.lc_trk_g1_6
 (27 8)  (843 184)  (843 184)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 184)  (845 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 184)  (846 184)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 184)  (848 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (853 184)  (853 184)  LC_4 Logic Functioning bit
 (38 8)  (854 184)  (854 184)  LC_4 Logic Functioning bit
 (39 8)  (855 184)  (855 184)  LC_4 Logic Functioning bit
 (45 8)  (861 184)  (861 184)  LC_4 Logic Functioning bit
 (26 9)  (842 185)  (842 185)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 185)  (843 185)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 185)  (845 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 185)  (846 185)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 185)  (847 185)  routing T_16_11.lc_trk_g0_3 <X> T_16_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 185)  (848 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (850 185)  (850 185)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.input_2_4
 (36 9)  (852 185)  (852 185)  LC_4 Logic Functioning bit
 (37 9)  (853 185)  (853 185)  LC_4 Logic Functioning bit
 (38 9)  (854 185)  (854 185)  LC_4 Logic Functioning bit
 (39 9)  (855 185)  (855 185)  LC_4 Logic Functioning bit
 (22 10)  (838 186)  (838 186)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (840 186)  (840 186)  routing T_16_11.tnl_op_7 <X> T_16_11.lc_trk_g2_7
 (26 10)  (842 186)  (842 186)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 186)  (843 186)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 186)  (845 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 186)  (847 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 186)  (848 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 186)  (849 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 186)  (850 186)  routing T_16_11.lc_trk_g3_5 <X> T_16_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 186)  (851 186)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.input_2_5
 (37 10)  (853 186)  (853 186)  LC_5 Logic Functioning bit
 (38 10)  (854 186)  (854 186)  LC_5 Logic Functioning bit
 (39 10)  (855 186)  (855 186)  LC_5 Logic Functioning bit
 (43 10)  (859 186)  (859 186)  LC_5 Logic Functioning bit
 (45 10)  (861 186)  (861 186)  LC_5 Logic Functioning bit
 (52 10)  (868 186)  (868 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (21 11)  (837 187)  (837 187)  routing T_16_11.tnl_op_7 <X> T_16_11.lc_trk_g2_7
 (26 11)  (842 187)  (842 187)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 187)  (843 187)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 187)  (845 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 187)  (846 187)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 187)  (848 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (849 187)  (849 187)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.input_2_5
 (34 11)  (850 187)  (850 187)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.input_2_5
 (35 11)  (851 187)  (851 187)  routing T_16_11.lc_trk_g3_6 <X> T_16_11.input_2_5
 (36 11)  (852 187)  (852 187)  LC_5 Logic Functioning bit
 (37 11)  (853 187)  (853 187)  LC_5 Logic Functioning bit
 (38 11)  (854 187)  (854 187)  LC_5 Logic Functioning bit
 (39 11)  (855 187)  (855 187)  LC_5 Logic Functioning bit
 (22 12)  (838 188)  (838 188)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 188)  (840 188)  routing T_16_11.tnl_op_3 <X> T_16_11.lc_trk_g3_3
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 188)  (847 188)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 188)  (849 188)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 188)  (856 188)  LC_6 Logic Functioning bit
 (21 13)  (837 189)  (837 189)  routing T_16_11.tnl_op_3 <X> T_16_11.lc_trk_g3_3
 (26 13)  (842 189)  (842 189)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 189)  (843 189)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 189)  (844 189)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 189)  (845 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 189)  (847 189)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 189)  (848 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (851 189)  (851 189)  routing T_16_11.lc_trk_g0_2 <X> T_16_11.input_2_6
 (17 14)  (833 190)  (833 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 190)  (834 190)  routing T_16_11.wire_logic_cluster/lc_5/out <X> T_16_11.lc_trk_g3_5
 (26 14)  (842 190)  (842 190)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 190)  (843 190)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 190)  (845 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 190)  (850 190)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 190)  (851 190)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.input_2_7
 (37 14)  (853 190)  (853 190)  LC_7 Logic Functioning bit
 (42 14)  (858 190)  (858 190)  LC_7 Logic Functioning bit
 (43 14)  (859 190)  (859 190)  LC_7 Logic Functioning bit
 (45 14)  (861 190)  (861 190)  LC_7 Logic Functioning bit
 (22 15)  (838 191)  (838 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 191)  (841 191)  routing T_16_11.sp4_r_v_b_46 <X> T_16_11.lc_trk_g3_6
 (26 15)  (842 191)  (842 191)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 191)  (843 191)  routing T_16_11.lc_trk_g1_6 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 191)  (845 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 191)  (846 191)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 191)  (848 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (852 191)  (852 191)  LC_7 Logic Functioning bit
 (37 15)  (853 191)  (853 191)  LC_7 Logic Functioning bit
 (42 15)  (858 191)  (858 191)  LC_7 Logic Functioning bit
 (43 15)  (859 191)  (859 191)  LC_7 Logic Functioning bit


LogicTile_17_11

 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 179)  (874 179)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (26 4)  (900 180)  (900 180)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 180)  (902 180)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 180)  (903 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 180)  (905 180)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 180)  (907 180)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 180)  (908 180)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 180)  (911 180)  LC_2 Logic Functioning bit
 (38 4)  (912 180)  (912 180)  LC_2 Logic Functioning bit
 (39 4)  (913 180)  (913 180)  LC_2 Logic Functioning bit
 (45 4)  (919 180)  (919 180)  LC_2 Logic Functioning bit
 (26 5)  (900 181)  (900 181)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 181)  (902 181)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 181)  (904 181)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 181)  (905 181)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 181)  (906 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (907 181)  (907 181)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.input_2_2
 (34 5)  (908 181)  (908 181)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.input_2_2
 (36 5)  (910 181)  (910 181)  LC_2 Logic Functioning bit
 (37 5)  (911 181)  (911 181)  LC_2 Logic Functioning bit
 (38 5)  (912 181)  (912 181)  LC_2 Logic Functioning bit
 (39 5)  (913 181)  (913 181)  LC_2 Logic Functioning bit
 (47 5)  (921 181)  (921 181)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (925 181)  (925 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 8)  (896 184)  (896 184)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (898 184)  (898 184)  routing T_17_11.tnl_op_3 <X> T_17_11.lc_trk_g2_3
 (21 9)  (895 185)  (895 185)  routing T_17_11.tnl_op_3 <X> T_17_11.lc_trk_g2_3
 (22 11)  (896 187)  (896 187)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (898 187)  (898 187)  routing T_17_11.tnl_op_6 <X> T_17_11.lc_trk_g2_6
 (25 11)  (899 187)  (899 187)  routing T_17_11.tnl_op_6 <X> T_17_11.lc_trk_g2_6
 (15 12)  (889 188)  (889 188)  routing T_17_11.tnl_op_1 <X> T_17_11.lc_trk_g3_1
 (17 12)  (891 188)  (891 188)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (18 13)  (892 189)  (892 189)  routing T_17_11.tnl_op_1 <X> T_17_11.lc_trk_g3_1
 (25 14)  (899 190)  (899 190)  routing T_17_11.sp4_h_r_38 <X> T_17_11.lc_trk_g3_6
 (22 15)  (896 191)  (896 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (897 191)  (897 191)  routing T_17_11.sp4_h_r_38 <X> T_17_11.lc_trk_g3_6
 (24 15)  (898 191)  (898 191)  routing T_17_11.sp4_h_r_38 <X> T_17_11.lc_trk_g3_6


LogicTile_10_10

 (3 12)  (495 172)  (495 172)  routing T_10_10.sp12_v_t_22 <X> T_10_10.sp12_h_r_1


LogicTile_16_10

 (16 6)  (832 166)  (832 166)  routing T_16_10.sp12_h_r_13 <X> T_16_10.lc_trk_g1_5
 (17 6)  (833 166)  (833 166)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (17 8)  (833 168)  (833 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (31 8)  (847 168)  (847 168)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 168)  (848 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 168)  (849 168)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 168)  (852 168)  LC_4 Logic Functioning bit
 (38 8)  (854 168)  (854 168)  LC_4 Logic Functioning bit
 (40 8)  (856 168)  (856 168)  LC_4 Logic Functioning bit
 (41 8)  (857 168)  (857 168)  LC_4 Logic Functioning bit
 (42 8)  (858 168)  (858 168)  LC_4 Logic Functioning bit
 (43 8)  (859 168)  (859 168)  LC_4 Logic Functioning bit
 (47 8)  (863 168)  (863 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (842 169)  (842 169)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 169)  (843 169)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 169)  (844 169)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 169)  (845 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 169)  (847 169)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 169)  (853 169)  LC_4 Logic Functioning bit
 (39 9)  (855 169)  (855 169)  LC_4 Logic Functioning bit
 (40 9)  (856 169)  (856 169)  LC_4 Logic Functioning bit
 (41 9)  (857 169)  (857 169)  LC_4 Logic Functioning bit
 (42 9)  (858 169)  (858 169)  LC_4 Logic Functioning bit
 (43 9)  (859 169)  (859 169)  LC_4 Logic Functioning bit
 (21 10)  (837 170)  (837 170)  routing T_16_10.sp4_v_t_26 <X> T_16_10.lc_trk_g2_7
 (22 10)  (838 170)  (838 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (839 170)  (839 170)  routing T_16_10.sp4_v_t_26 <X> T_16_10.lc_trk_g2_7
 (21 11)  (837 171)  (837 171)  routing T_16_10.sp4_v_t_26 <X> T_16_10.lc_trk_g2_7
 (21 12)  (837 172)  (837 172)  routing T_16_10.sp12_v_t_0 <X> T_16_10.lc_trk_g3_3
 (22 12)  (838 172)  (838 172)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 172)  (840 172)  routing T_16_10.sp12_v_t_0 <X> T_16_10.lc_trk_g3_3
 (28 12)  (844 172)  (844 172)  routing T_16_10.lc_trk_g2_1 <X> T_16_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 172)  (845 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 172)  (847 172)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 172)  (848 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 172)  (849 172)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 172)  (852 172)  LC_6 Logic Functioning bit
 (38 12)  (854 172)  (854 172)  LC_6 Logic Functioning bit
 (40 12)  (856 172)  (856 172)  LC_6 Logic Functioning bit
 (41 12)  (857 172)  (857 172)  LC_6 Logic Functioning bit
 (42 12)  (858 172)  (858 172)  LC_6 Logic Functioning bit
 (43 12)  (859 172)  (859 172)  LC_6 Logic Functioning bit
 (52 12)  (868 172)  (868 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (831 173)  (831 173)  routing T_16_10.sp4_v_t_29 <X> T_16_10.lc_trk_g3_0
 (16 13)  (832 173)  (832 173)  routing T_16_10.sp4_v_t_29 <X> T_16_10.lc_trk_g3_0
 (17 13)  (833 173)  (833 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (837 173)  (837 173)  routing T_16_10.sp12_v_t_0 <X> T_16_10.lc_trk_g3_3
 (31 13)  (847 173)  (847 173)  routing T_16_10.lc_trk_g2_7 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 173)  (852 173)  LC_6 Logic Functioning bit
 (38 13)  (854 173)  (854 173)  LC_6 Logic Functioning bit
 (40 13)  (856 173)  (856 173)  LC_6 Logic Functioning bit
 (41 13)  (857 173)  (857 173)  LC_6 Logic Functioning bit
 (42 13)  (858 173)  (858 173)  LC_6 Logic Functioning bit
 (43 13)  (859 173)  (859 173)  LC_6 Logic Functioning bit
 (22 14)  (838 174)  (838 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 174)  (839 174)  routing T_16_10.sp12_v_t_12 <X> T_16_10.lc_trk_g3_7
 (27 14)  (843 174)  (843 174)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 174)  (845 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 174)  (846 174)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 174)  (847 174)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 174)  (849 174)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 174)  (850 174)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 174)  (852 174)  LC_7 Logic Functioning bit
 (37 14)  (853 174)  (853 174)  LC_7 Logic Functioning bit
 (38 14)  (854 174)  (854 174)  LC_7 Logic Functioning bit
 (39 14)  (855 174)  (855 174)  LC_7 Logic Functioning bit
 (40 14)  (856 174)  (856 174)  LC_7 Logic Functioning bit
 (42 14)  (858 174)  (858 174)  LC_7 Logic Functioning bit
 (52 14)  (868 174)  (868 174)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (843 175)  (843 175)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 175)  (844 175)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 175)  (845 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 175)  (847 175)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 175)  (852 175)  LC_7 Logic Functioning bit
 (37 15)  (853 175)  (853 175)  LC_7 Logic Functioning bit
 (38 15)  (854 175)  (854 175)  LC_7 Logic Functioning bit
 (39 15)  (855 175)  (855 175)  LC_7 Logic Functioning bit
 (40 15)  (856 175)  (856 175)  LC_7 Logic Functioning bit
 (41 15)  (857 175)  (857 175)  LC_7 Logic Functioning bit
 (42 15)  (858 175)  (858 175)  LC_7 Logic Functioning bit
 (43 15)  (859 175)  (859 175)  LC_7 Logic Functioning bit


LogicTile_22_10

 (2 4)  (1146 164)  (1146 164)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


RAM_Tile_25_10

 (8 8)  (1314 168)  (1314 168)  routing T_25_10.sp4_h_l_42 <X> T_25_10.sp4_h_r_7


LogicTile_29_10

 (8 1)  (1518 161)  (1518 161)  routing T_29_10.sp4_h_l_42 <X> T_29_10.sp4_v_b_1
 (9 1)  (1519 161)  (1519 161)  routing T_29_10.sp4_h_l_42 <X> T_29_10.sp4_v_b_1
 (10 1)  (1520 161)  (1520 161)  routing T_29_10.sp4_h_l_42 <X> T_29_10.sp4_v_b_1


IO_Tile_0_9



LogicTile_1_9

 (12 4)  (30 148)  (30 148)  routing T_1_9.sp4_v_b_5 <X> T_1_9.sp4_h_r_5
 (11 5)  (29 149)  (29 149)  routing T_1_9.sp4_v_b_5 <X> T_1_9.sp4_h_r_5


LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9

 (12 7)  (246 151)  (246 151)  routing T_5_9.sp4_h_l_40 <X> T_5_9.sp4_v_t_40


LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_13_9

 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_14_9

 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (9 3)  (771 147)  (771 147)  routing T_15_9.sp4_v_b_1 <X> T_15_9.sp4_v_t_36
 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (823 156)  (823 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (881 156)  (881 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (3 6)  (1459 150)  (1459 150)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_v_t_23


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8

 (4 10)  (22 138)  (22 138)  routing T_1_8.sp4_v_b_10 <X> T_1_8.sp4_v_t_43
 (6 10)  (24 138)  (24 138)  routing T_1_8.sp4_v_b_10 <X> T_1_8.sp4_v_t_43


LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_16_7

 (36 12)  (852 124)  (852 124)  LC_6 Logic Functioning bit
 (37 12)  (853 124)  (853 124)  LC_6 Logic Functioning bit
 (38 12)  (854 124)  (854 124)  LC_6 Logic Functioning bit
 (39 12)  (855 124)  (855 124)  LC_6 Logic Functioning bit
 (40 12)  (856 124)  (856 124)  LC_6 Logic Functioning bit
 (41 12)  (857 124)  (857 124)  LC_6 Logic Functioning bit
 (42 12)  (858 124)  (858 124)  LC_6 Logic Functioning bit
 (43 12)  (859 124)  (859 124)  LC_6 Logic Functioning bit
 (36 13)  (852 125)  (852 125)  LC_6 Logic Functioning bit
 (37 13)  (853 125)  (853 125)  LC_6 Logic Functioning bit
 (38 13)  (854 125)  (854 125)  LC_6 Logic Functioning bit
 (39 13)  (855 125)  (855 125)  LC_6 Logic Functioning bit
 (40 13)  (856 125)  (856 125)  LC_6 Logic Functioning bit
 (41 13)  (857 125)  (857 125)  LC_6 Logic Functioning bit
 (42 13)  (858 125)  (858 125)  LC_6 Logic Functioning bit
 (43 13)  (859 125)  (859 125)  LC_6 Logic Functioning bit
 (48 13)  (864 125)  (864 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_14_6

 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_6

 (5 15)  (879 111)  (879 111)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_44


LogicTile_29_6

 (4 9)  (1514 105)  (1514 105)  routing T_29_6.sp4_v_t_36 <X> T_29_6.sp4_h_r_6


IO_Tile_33_6

 (13 13)  (1739 109)  (1739 109)  routing T_33_6.span4_horz_43 <X> T_33_6.span4_vert_b_3


IO_Tile_0_5

 (0 3)  (17 83)  (17 83)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0



LogicTile_1_5

 (12 7)  (30 87)  (30 87)  routing T_1_5.sp4_h_l_40 <X> T_1_5.sp4_v_t_40


LogicTile_4_5

 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_v_b_0 <X> T_4_5.sp12_v_t_23


LogicTile_15_5

 (8 3)  (770 83)  (770 83)  routing T_15_5.sp4_h_r_1 <X> T_15_5.sp4_v_t_36
 (9 3)  (771 83)  (771 83)  routing T_15_5.sp4_h_r_1 <X> T_15_5.sp4_v_t_36


LogicTile_16_5

 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 8)  (819 88)  (819 88)  routing T_16_5.sp12_v_t_22 <X> T_16_5.sp12_v_b_1
 (19 13)  (835 93)  (835 93)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 6)  (1459 86)  (1459 86)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23
 (3 7)  (1459 87)  (1459 87)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23


IO_Tile_33_5

 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (0 3)  (17 67)  (17 67)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_1_4

 (10 15)  (28 79)  (28 79)  routing T_1_4.sp4_h_l_40 <X> T_1_4.sp4_v_t_47


LogicTile_6_4

 (3 7)  (291 71)  (291 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23


LogicTile_16_4

 (3 4)  (819 68)  (819 68)  routing T_16_4.sp12_v_t_23 <X> T_16_4.sp12_h_r_0
 (4 9)  (820 73)  (820 73)  routing T_16_4.sp4_v_t_36 <X> T_16_4.sp4_h_r_6
 (19 10)  (835 74)  (835 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (3 12)  (819 76)  (819 76)  routing T_16_4.sp12_v_t_22 <X> T_16_4.sp12_h_r_1


LogicTile_19_4

 (19 14)  (1001 78)  (1001 78)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_20_4

 (4 0)  (1040 64)  (1040 64)  routing T_20_4.sp4_h_l_43 <X> T_20_4.sp4_v_b_0
 (6 0)  (1042 64)  (1042 64)  routing T_20_4.sp4_h_l_43 <X> T_20_4.sp4_v_b_0
 (5 1)  (1041 65)  (1041 65)  routing T_20_4.sp4_h_l_43 <X> T_20_4.sp4_v_b_0


LogicTile_22_4

 (13 0)  (1157 64)  (1157 64)  routing T_22_4.sp4_h_l_39 <X> T_22_4.sp4_v_b_2
 (12 1)  (1156 65)  (1156 65)  routing T_22_4.sp4_h_l_39 <X> T_22_4.sp4_v_b_2


LogicTile_28_4

 (3 5)  (1459 69)  (1459 69)  routing T_28_4.sp12_h_l_23 <X> T_28_4.sp12_h_r_0


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (6 1)  (1732 65)  (1732 65)  routing T_33_4.span12_horz_8 <X> T_33_4.lc_trk_g0_0
 (7 1)  (1733 65)  (1733 65)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_8 lc_trk_g0_0
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0



IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 54)  (1734 54)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g0_7
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_14_2

 (3 12)  (711 44)  (711 44)  routing T_14_2.sp12_v_t_22 <X> T_14_2.sp12_h_r_1


LogicTile_21_2

 (2 6)  (1092 38)  (1092 38)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_24_2

 (4 8)  (1256 40)  (1256 40)  routing T_24_2.sp4_h_l_43 <X> T_24_2.sp4_v_b_6
 (5 9)  (1257 41)  (1257 41)  routing T_24_2.sp4_h_l_43 <X> T_24_2.sp4_v_b_6


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_v_b_0 <X> T_4_1.sp12_v_t_23


LogicTile_16_1

 (8 1)  (824 17)  (824 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1
 (10 1)  (826 17)  (826 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1
 (3 6)  (819 22)  (819 22)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23
 (3 7)  (819 23)  (819 23)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23


LogicTile_28_1

 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_h_l_23
 (3 6)  (1459 22)  (1459 22)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_v_t_23


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_4_0

 (17 1)  (185 14)  (185 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (185 12)  (185 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6



IO_Tile_15_0

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6



IO_Tile_16_0

 (11 0)  (849 15)  (849 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (12 0)  (850 15)  (850 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_1 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (6 8)  (834 7)  (834 7)  routing T_16_0.span12_vert_9 <X> T_16_0.lc_trk_g1_1
 (7 8)  (835 7)  (835 7)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_9 lc_trk_g1_1
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (5 4)  (1053 11)  (1053 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (6 4)  (1054 11)  (1054 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (7 4)  (1055 11)  (1055 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
 (8 4)  (1056 11)  (1056 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_5 <X> T_20_0.fabout


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 6)  (1161 8)  (1161 8)  routing T_22_0.span4_vert_39 <X> T_22_0.lc_trk_g0_7
 (6 6)  (1162 8)  (1162 8)  routing T_22_0.span4_vert_39 <X> T_22_0.lc_trk_g0_7
 (7 6)  (1163 8)  (1163 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (1164 8)  (1164 8)  routing T_22_0.span4_vert_39 <X> T_22_0.lc_trk_g0_7
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_3 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g1_3 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1269 4)  (1269 4)  routing T_24_0.span4_vert_19 <X> T_24_0.lc_trk_g1_3
 (6 10)  (1270 4)  (1270 4)  routing T_24_0.span4_vert_19 <X> T_24_0.lc_trk_g1_3
 (7 10)  (1271 4)  (1271 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3


IO_Tile_28_0

 (17 1)  (1461 14)  (1461 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 5)  (1461 10)  (1461 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0


