# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.testbench_aes_core
# vsim -gui work.testbench_aes_core 
# Start time: 21:11:07 on Nov 02,2024
# Loading sv_std.std
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
add wave -position end sim:/testbench_aes_core/dut/CTR1/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jbowman  Hostname: 5CJZ0R3  ProcessID: 16812
#           Attempting to use alternate WLF file "./wlftdnqc69".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdnqc69
add wave -position end sim:/testbench_aes_core/dut/CYPH1/*
add wave -position end sim:/testbench_aes_core/dut/CYPH2/*
add wave -position end sim:/testbench_aes_core/dut/CYPH3/*
add wave -position end sim:/testbench_aes_core/dut/CYPH4/*
run
# Error: cyphertext = be2f4220bdc05410248e1ba1ba16228b, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 3650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Error: cyphertext = f91a590d5ae16fba6d6774028d7ac616, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 3650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Error: cyphertext = f91a590d5ae16fba6d6774028d7ac616, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 3650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.testbench_aes_core
# Loading work.aes_core
# Loading work.fsm
# Loading work.hold
# Loading work.source
# Loading work.rot_word
# Loading work.sub_bytes_KS
# Loading work.sbox_sync
# Loading work.rcon
# Loading work.fill_round_key
# Loading work.add_round_key
# Loading work.sub_bytes_CYPH
# Loading work.shift_rows
# Loading work.mix_cols
# Loading work.mixcolumn
# Loading work.galoismult
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Error: cyphertext = f91a590d5ae16fba6d6774028d7ac616, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 3650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
add wave -position 0 sim:/testbench_aes_core/dut/CTR2/*
restart -f
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Error: cyphertext = f91a590d5ae16fba6d6774028d7ac616, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 3650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
add wave -position end sim:/testbench_aes_core/dut/*
restart -f
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Error: cyphertext = f91a590d5ae16fba6d6774028d7ac616, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv(48)
#    Time: 3650 ns  Iteration: 1  Instance: /testbench_aes_core
# Break in Module testbench_aes_core at C:/Users/spenc/OneDrive/Documents/Desktop/HMC/microPs/microP-lab7/FPGA/radiant_proj/lab7_jb/radiant_lab7_jb/aes_core_tb.sv line 48
