// Seed: 1255010912
module module_0 (
    input tri1 id_0
    , id_35,
    input wor id_1,
    output supply1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wand id_5
    , id_36,
    output wand id_6,
    input tri1 id_7,
    output wand id_8
    , id_37,
    input uwire id_9,
    output tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    output supply1 id_13,
    output tri id_14,
    output wor id_15,
    input wire id_16,
    input tri0 id_17,
    input wor id_18,
    input tri1 id_19,
    input tri0 id_20,
    output tri1 id_21,
    output supply1 id_22,
    input tri0 id_23,
    output wand id_24,
    input wor id_25,
    input tri0 id_26,
    input wire id_27,
    input supply0 id_28,
    input tri id_29,
    output tri1 id_30,
    input uwire id_31,
    input wire id_32,
    input wand id_33
);
  assign module_1.id_1 = 0;
  wire id_38;
  wire id_39;
  wire id_40;
  wire id_41;
  tri1 id_42 = 1;
  wire id_43;
  assign id_2 = (id_16);
  assign id_3 = 1'b0 | 1;
  wire id_44;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input wire id_2,
    input wand id_3,
    input wand id_4,
    output uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wor id_8,
    output wor id_9,
    input tri1 id_10,
    input tri0 id_11,
    input supply1 id_12,
    output wand id_13,
    output tri1 id_14,
    output tri id_15
);
  assign id_13 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_5,
      id_7,
      id_3,
      id_14,
      id_4,
      id_14,
      id_11,
      id_15,
      id_8,
      id_6,
      id_13,
      id_1,
      id_1,
      id_12,
      id_3,
      id_8,
      id_7,
      id_3,
      id_13,
      id_9,
      id_7,
      id_5,
      id_2,
      id_10,
      id_2,
      id_12,
      id_12,
      id_0,
      id_4,
      id_8,
      id_10
  );
endmodule
