verilog work ../example_design/gtp_wrapper_tile.v
verilog work ../example_design/gtp_wrapper.v
verilog work ../example_design/srio_v5_4_top.v
verilog work ../example_design/rio_wrapper.v
verilog work ../example_design/rio_reset.v
verilog work ../example_design/phy_wrapper.v
verilog work ../example_design/srio_gt_wrapper_v5_1x.v
verilog work ../example_design/srio_v5_4_clk.v
verilog work ../example_design/reg_manager/reg_manager.v
verilog work ../example_design/user/user_top.v
verilog work ../example_design/user/initiator_user.v
verilog work ../example_design/user/initiator_bram.v
verilog work ../example_design/user/history_bram.v
verilog work ../example_design/user/tid_bram.v
verilog work ../example_design/user/target_user.v
verilog work ../example_design/user/tickler.v
verilog work ../example_design/user/ireq_generator.v
verilog work ../example_design/user/iresp_handler.v
verilog work ../example_design/user/fifo_16x190.v
verilog work ../example_design/user/target_checker.v
verilog work ../example_design/chipscope/srio_cs_bb.v
verilog work ../srio_phy_v5_4.v
verilog work ../rio_log_io_v5_4.v
verilog work ../rio_buffer.v
