$date
	Wed Mar 27 14:53:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module a_tb $end
$var wire 1 ! b $end
$var reg 1 " a $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 ! b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#20
1!
1"
#40
