

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_111_5'
================================================================
* Date:           Mon May 13 18:48:02 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.458 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  48.000 ns|  48.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_111_5  |        4|        4|         3|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 6 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filt_2_I_1 = alloca i32 1"   --->   Operation 7 'alloca' 'filt_2_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%filt_2_I_1_1 = alloca i32 1"   --->   Operation 8 'alloca' 'filt_2_I_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%filt_2_I_1_2 = alloca i32 1"   --->   Operation 9 'alloca' 'filt_2_I_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%filt_2_I_1_3 = alloca i32 1"   --->   Operation 10 'alloca' 'filt_2_I_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%filt_2_I_1_4 = alloca i32 1"   --->   Operation 11 'alloca' 'filt_2_I_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%filt_2_I_1_5 = alloca i32 1"   --->   Operation 12 'alloca' 'filt_2_I_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%filt_2_I_1_6 = alloca i32 1"   --->   Operation 13 'alloca' 'filt_2_I_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%filt_2_I_1_7 = alloca i32 1"   --->   Operation 14 'alloca' 'filt_2_I_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%filt_2_I_1_8 = alloca i32 1"   --->   Operation 15 'alloca' 'filt_2_I_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%filt_2_I_1_9 = alloca i32 1"   --->   Operation 16 'alloca' 'filt_2_I_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%filt_2_I_1_10 = alloca i32 1"   --->   Operation 17 'alloca' 'filt_2_I_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%filt_2_I_1_11 = alloca i32 1"   --->   Operation 18 'alloca' 'filt_2_I_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%filt_2_I_1_12 = alloca i32 1"   --->   Operation 19 'alloca' 'filt_2_I_1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%filt_2_I_1_13 = alloca i32 1"   --->   Operation 20 'alloca' 'filt_2_I_1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%filt_2_I_1_14 = alloca i32 1"   --->   Operation 21 'alloca' 'filt_2_I_1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%filt_2_I_1_15 = alloca i32 1"   --->   Operation 22 'alloca' 'filt_2_I_1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filt_2_I_1_16 = alloca i32 1"   --->   Operation 23 'alloca' 'filt_2_I_1_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%filt_2_I_1_17 = alloca i32 1"   --->   Operation 24 'alloca' 'filt_2_I_1_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%filt_2_I_1_18 = alloca i32 1"   --->   Operation 25 'alloca' 'filt_2_I_1_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%filt_2_I_1_19 = alloca i32 1"   --->   Operation 26 'alloca' 'filt_2_I_1_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%filt_2_I_1_20 = alloca i32 1"   --->   Operation 27 'alloca' 'filt_2_I_1_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%filt_2_I_1_21 = alloca i32 1"   --->   Operation 28 'alloca' 'filt_2_I_1_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%filt_2_I_1_22 = alloca i32 1"   --->   Operation 29 'alloca' 'filt_2_I_1_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%filt_2_I_1_23 = alloca i32 1"   --->   Operation 30 'alloca' 'filt_2_I_1_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%filt_2_Q_1 = alloca i32 1"   --->   Operation 31 'alloca' 'filt_2_Q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%filt_2_Q_1_1 = alloca i32 1"   --->   Operation 32 'alloca' 'filt_2_Q_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%filt_2_Q_1_2 = alloca i32 1"   --->   Operation 33 'alloca' 'filt_2_Q_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%filt_2_Q_1_3 = alloca i32 1"   --->   Operation 34 'alloca' 'filt_2_Q_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%filt_2_Q_1_4 = alloca i32 1"   --->   Operation 35 'alloca' 'filt_2_Q_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%filt_2_Q_1_5 = alloca i32 1"   --->   Operation 36 'alloca' 'filt_2_Q_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%filt_2_Q_1_6 = alloca i32 1"   --->   Operation 37 'alloca' 'filt_2_Q_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%filt_2_Q_1_7 = alloca i32 1"   --->   Operation 38 'alloca' 'filt_2_Q_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%filt_2_Q_1_8 = alloca i32 1"   --->   Operation 39 'alloca' 'filt_2_Q_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%filt_2_Q_1_9 = alloca i32 1"   --->   Operation 40 'alloca' 'filt_2_Q_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%filt_2_Q_1_10 = alloca i32 1"   --->   Operation 41 'alloca' 'filt_2_Q_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%filt_2_Q_1_11 = alloca i32 1"   --->   Operation 42 'alloca' 'filt_2_Q_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%filt_2_Q_1_12 = alloca i32 1"   --->   Operation 43 'alloca' 'filt_2_Q_1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%filt_2_Q_1_13 = alloca i32 1"   --->   Operation 44 'alloca' 'filt_2_Q_1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%filt_2_Q_1_14 = alloca i32 1"   --->   Operation 45 'alloca' 'filt_2_Q_1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%filt_2_Q_1_15 = alloca i32 1"   --->   Operation 46 'alloca' 'filt_2_Q_1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%filt_2_Q_1_16 = alloca i32 1"   --->   Operation 47 'alloca' 'filt_2_Q_1_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%filt_2_Q_1_17 = alloca i32 1"   --->   Operation 48 'alloca' 'filt_2_Q_1_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%filt_2_Q_1_18 = alloca i32 1"   --->   Operation 49 'alloca' 'filt_2_Q_1_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%filt_2_Q_1_19 = alloca i32 1"   --->   Operation 50 'alloca' 'filt_2_Q_1_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%filt_2_Q_1_20 = alloca i32 1"   --->   Operation 51 'alloca' 'filt_2_Q_1_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%filt_2_Q_1_21 = alloca i32 1"   --->   Operation 52 'alloca' 'filt_2_Q_1_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%filt_2_Q_1_22 = alloca i32 1"   --->   Operation 53 'alloca' 'filt_2_Q_1_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%filt_2_Q_1_23 = alloca i32 1"   --->   Operation 54 'alloca' 'filt_2_Q_1_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %filt_2_Q_1"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i18 0, i18 %filt_2_I_1"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i_4"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body144"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%i = load i6 %i_4" [receiver.cpp:111]   --->   Operation 59 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.82ns)   --->   "%icmp_ln111 = icmp_eq  i6 %i, i6 48" [receiver.cpp:111]   --->   Operation 61 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.body144.split, void %for.end167.exitStub" [receiver.cpp:111]   --->   Operation 62 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %i, i32 3, i32 5" [receiver.cpp:111]   --->   Operation 63 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i3 %lshr_ln4" [receiver.cpp:111]   --->   Operation 64 'zext' 'zext_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%filt_1_I_addr = getelementptr i18 %filt_1_I, i64 0, i64 %zext_ln111" [receiver.cpp:113]   --->   Operation 65 'getelementptr' 'filt_1_I_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%filt_1_I_load = load i3 %filt_1_I_addr" [receiver.cpp:113]   --->   Operation 66 'load' 'filt_1_I_load' <Predicate = (!icmp_ln111)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%filt_1_I_1_addr = getelementptr i18 %filt_1_I_1, i64 0, i64 %zext_ln111" [receiver.cpp:113]   --->   Operation 67 'getelementptr' 'filt_1_I_1_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%filt_1_I_1_load = load i3 %filt_1_I_1_addr" [receiver.cpp:113]   --->   Operation 68 'load' 'filt_1_I_1_load' <Predicate = (!icmp_ln111)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %i, i32 4, i32 5" [receiver.cpp:113]   --->   Operation 69 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%filt_1_Q_addr = getelementptr i18 %filt_1_Q, i64 0, i64 %zext_ln111" [receiver.cpp:114]   --->   Operation 70 'getelementptr' 'filt_1_Q_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%filt_1_Q_1_addr = getelementptr i18 %filt_1_Q_1, i64 0, i64 %zext_ln111" [receiver.cpp:114]   --->   Operation 71 'getelementptr' 'filt_1_Q_1_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (2.32ns)   --->   "%filt_1_Q_load = load i3 %filt_1_Q_addr" [receiver.cpp:114]   --->   Operation 72 'load' 'filt_1_Q_load' <Predicate = (!icmp_ln111)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 73 [2/2] (2.32ns)   --->   "%filt_1_Q_1_load = load i3 %filt_1_Q_1_addr" [receiver.cpp:114]   --->   Operation 73 'load' 'filt_1_Q_1_load' <Predicate = (!icmp_ln111)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_1 : Operation 74 [1/1] (1.86ns)   --->   "%switch_ln113 = switch i2 %trunc_ln5, void %branch36, i2 0, void %for.body144.split.for.body144.split119132141150159168177186197210219228237246255264_crit_edge, i2 1, void %for.body144.split.for.body144.split119132141150159168177186197210219228237246255264_crit_edge1" [receiver.cpp:113]   --->   Operation 74 'switch' 'switch_ln113' <Predicate = (!icmp_ln111)> <Delay = 1.86>
ST_1 : Operation 75 [1/1] (1.82ns)   --->   "%add_ln111 = add i6 %i, i6 16" [receiver.cpp:111]   --->   Operation 75 'add' 'add_ln111' <Predicate = (!icmp_ln111)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln111 = store i6 %add_ln111, i6 %i_4" [receiver.cpp:111]   --->   Operation 76 'store' 'store_ln111' <Predicate = (!icmp_ln111)> <Delay = 1.58>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body144" [receiver.cpp:111]   --->   Operation 77 'br' 'br_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 78 [1/2] (2.32ns)   --->   "%filt_1_I_load = load i3 %filt_1_I_addr" [receiver.cpp:113]   --->   Operation 78 'load' 'filt_1_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 79 [1/2] (2.32ns)   --->   "%filt_1_I_1_load = load i3 %filt_1_I_1_addr" [receiver.cpp:113]   --->   Operation 79 'load' 'filt_1_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 80 [1/1] (2.13ns)   --->   "%filt_2_I_1_32 = add i18 %filt_1_I_1_load, i18 %filt_1_I_load" [receiver.cpp:113]   --->   Operation 80 'add' 'filt_2_I_1_32' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%filt_1_I_2_addr = getelementptr i18 %filt_1_I_2, i64 0, i64 %zext_ln111" [receiver.cpp:113]   --->   Operation 81 'getelementptr' 'filt_1_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%filt_1_I_3_addr = getelementptr i18 %filt_1_I_3, i64 0, i64 %zext_ln111" [receiver.cpp:113]   --->   Operation 82 'getelementptr' 'filt_1_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%filt_1_Q_2_addr = getelementptr i18 %filt_1_Q_2, i64 0, i64 %zext_ln111" [receiver.cpp:114]   --->   Operation 83 'getelementptr' 'filt_1_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%filt_1_Q_3_addr = getelementptr i18 %filt_1_Q_3, i64 0, i64 %zext_ln111" [receiver.cpp:114]   --->   Operation 84 'getelementptr' 'filt_1_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%filt_1_I_4_addr = getelementptr i18 %filt_1_I_4, i64 0, i64 %zext_ln111" [receiver.cpp:113]   --->   Operation 85 'getelementptr' 'filt_1_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%filt_1_I_5_addr = getelementptr i18 %filt_1_I_5, i64 0, i64 %zext_ln111" [receiver.cpp:113]   --->   Operation 86 'getelementptr' 'filt_1_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%filt_1_Q_4_addr = getelementptr i18 %filt_1_Q_4, i64 0, i64 %zext_ln111" [receiver.cpp:114]   --->   Operation 87 'getelementptr' 'filt_1_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%filt_1_Q_5_addr = getelementptr i18 %filt_1_Q_5, i64 0, i64 %zext_ln111" [receiver.cpp:114]   --->   Operation 88 'getelementptr' 'filt_1_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%filt_1_I_6_addr = getelementptr i18 %filt_1_I_6, i64 0, i64 %zext_ln111" [receiver.cpp:113]   --->   Operation 89 'getelementptr' 'filt_1_I_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%filt_1_I_7_addr = getelementptr i18 %filt_1_I_7, i64 0, i64 %zext_ln111" [receiver.cpp:113]   --->   Operation 90 'getelementptr' 'filt_1_I_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%filt_1_Q_6_addr = getelementptr i18 %filt_1_Q_6, i64 0, i64 %zext_ln111" [receiver.cpp:114]   --->   Operation 91 'getelementptr' 'filt_1_Q_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%filt_1_Q_7_addr = getelementptr i18 %filt_1_Q_7, i64 0, i64 %zext_ln111" [receiver.cpp:114]   --->   Operation 92 'getelementptr' 'filt_1_Q_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln113 = or i3 %lshr_ln4, i3 1" [receiver.cpp:113]   --->   Operation 93 'or' 'or_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i3 %or_ln113" [receiver.cpp:113]   --->   Operation 94 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%filt_1_I_addr_1 = getelementptr i18 %filt_1_I, i64 0, i64 %zext_ln113" [receiver.cpp:113]   --->   Operation 95 'getelementptr' 'filt_1_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%filt_1_I_1_addr_1 = getelementptr i18 %filt_1_I_1, i64 0, i64 %zext_ln113" [receiver.cpp:113]   --->   Operation 96 'getelementptr' 'filt_1_I_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%filt_1_Q_addr_1 = getelementptr i18 %filt_1_Q, i64 0, i64 %zext_ln113" [receiver.cpp:114]   --->   Operation 97 'getelementptr' 'filt_1_Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%filt_1_Q_1_addr_1 = getelementptr i18 %filt_1_Q_1, i64 0, i64 %zext_ln113" [receiver.cpp:114]   --->   Operation 98 'getelementptr' 'filt_1_Q_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%filt_1_I_2_addr_1 = getelementptr i18 %filt_1_I_2, i64 0, i64 %zext_ln113" [receiver.cpp:113]   --->   Operation 99 'getelementptr' 'filt_1_I_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%filt_1_I_3_addr_1 = getelementptr i18 %filt_1_I_3, i64 0, i64 %zext_ln113" [receiver.cpp:113]   --->   Operation 100 'getelementptr' 'filt_1_I_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%filt_1_Q_2_addr_1 = getelementptr i18 %filt_1_Q_2, i64 0, i64 %zext_ln113" [receiver.cpp:114]   --->   Operation 101 'getelementptr' 'filt_1_Q_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%filt_1_Q_3_addr_1 = getelementptr i18 %filt_1_Q_3, i64 0, i64 %zext_ln113" [receiver.cpp:114]   --->   Operation 102 'getelementptr' 'filt_1_Q_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%filt_1_I_4_addr_1 = getelementptr i18 %filt_1_I_4, i64 0, i64 %zext_ln113" [receiver.cpp:113]   --->   Operation 103 'getelementptr' 'filt_1_I_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%filt_1_I_5_addr_1 = getelementptr i18 %filt_1_I_5, i64 0, i64 %zext_ln113" [receiver.cpp:113]   --->   Operation 104 'getelementptr' 'filt_1_I_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%filt_1_Q_4_addr_1 = getelementptr i18 %filt_1_Q_4, i64 0, i64 %zext_ln113" [receiver.cpp:114]   --->   Operation 105 'getelementptr' 'filt_1_Q_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%filt_1_Q_5_addr_1 = getelementptr i18 %filt_1_Q_5, i64 0, i64 %zext_ln113" [receiver.cpp:114]   --->   Operation 106 'getelementptr' 'filt_1_Q_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%filt_1_I_6_addr_1 = getelementptr i18 %filt_1_I_6, i64 0, i64 %zext_ln113" [receiver.cpp:113]   --->   Operation 107 'getelementptr' 'filt_1_I_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%filt_1_I_7_addr_1 = getelementptr i18 %filt_1_I_7, i64 0, i64 %zext_ln113" [receiver.cpp:113]   --->   Operation 108 'getelementptr' 'filt_1_I_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.32ns)   --->   "%filt_1_I_2_load = load i3 %filt_1_I_2_addr" [receiver.cpp:113]   --->   Operation 109 'load' 'filt_1_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 110 [2/2] (2.32ns)   --->   "%filt_1_I_3_load = load i3 %filt_1_I_3_addr" [receiver.cpp:113]   --->   Operation 110 'load' 'filt_1_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 111 [2/2] (2.32ns)   --->   "%filt_1_I_4_load = load i3 %filt_1_I_4_addr" [receiver.cpp:113]   --->   Operation 111 'load' 'filt_1_I_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 112 [2/2] (2.32ns)   --->   "%filt_1_I_5_load = load i3 %filt_1_I_5_addr" [receiver.cpp:113]   --->   Operation 112 'load' 'filt_1_I_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 113 [2/2] (2.32ns)   --->   "%filt_1_I_6_load = load i3 %filt_1_I_6_addr" [receiver.cpp:113]   --->   Operation 113 'load' 'filt_1_I_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 114 [2/2] (2.32ns)   --->   "%filt_1_I_7_load = load i3 %filt_1_I_7_addr" [receiver.cpp:113]   --->   Operation 114 'load' 'filt_1_I_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 115 [2/2] (2.32ns)   --->   "%filt_1_I_load_1 = load i3 %filt_1_I_addr_1" [receiver.cpp:113]   --->   Operation 115 'load' 'filt_1_I_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 116 [2/2] (2.32ns)   --->   "%filt_1_I_1_load_1 = load i3 %filt_1_I_1_addr_1" [receiver.cpp:113]   --->   Operation 116 'load' 'filt_1_I_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 117 [2/2] (2.32ns)   --->   "%filt_1_I_2_load_1 = load i3 %filt_1_I_2_addr_1" [receiver.cpp:113]   --->   Operation 117 'load' 'filt_1_I_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 118 [2/2] (2.32ns)   --->   "%filt_1_I_3_load_1 = load i3 %filt_1_I_3_addr_1" [receiver.cpp:113]   --->   Operation 118 'load' 'filt_1_I_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 119 [2/2] (2.32ns)   --->   "%filt_1_I_4_load_1 = load i3 %filt_1_I_4_addr_1" [receiver.cpp:113]   --->   Operation 119 'load' 'filt_1_I_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 120 [2/2] (2.32ns)   --->   "%filt_1_I_5_load_1 = load i3 %filt_1_I_5_addr_1" [receiver.cpp:113]   --->   Operation 120 'load' 'filt_1_I_5_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 121 [2/2] (2.32ns)   --->   "%filt_1_I_6_load_1 = load i3 %filt_1_I_6_addr_1" [receiver.cpp:113]   --->   Operation 121 'load' 'filt_1_I_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 122 [2/2] (2.32ns)   --->   "%filt_1_I_7_load_1 = load i3 %filt_1_I_7_addr_1" [receiver.cpp:113]   --->   Operation 122 'load' 'filt_1_I_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%filt_1_Q_6_addr_1 = getelementptr i18 %filt_1_Q_6, i64 0, i64 %zext_ln113" [receiver.cpp:114]   --->   Operation 123 'getelementptr' 'filt_1_Q_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%filt_1_Q_7_addr_1 = getelementptr i18 %filt_1_Q_7, i64 0, i64 %zext_ln113" [receiver.cpp:114]   --->   Operation 124 'getelementptr' 'filt_1_Q_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/2] (2.32ns)   --->   "%filt_1_Q_load = load i3 %filt_1_Q_addr" [receiver.cpp:114]   --->   Operation 125 'load' 'filt_1_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 126 [2/2] (2.32ns)   --->   "%filt_1_Q_load_1 = load i3 %filt_1_Q_addr_1" [receiver.cpp:114]   --->   Operation 126 'load' 'filt_1_Q_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 127 [1/2] (2.32ns)   --->   "%filt_1_Q_1_load = load i3 %filt_1_Q_1_addr" [receiver.cpp:114]   --->   Operation 127 'load' 'filt_1_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 128 [1/1] (2.13ns)   --->   "%filt_2_Q_1_32 = add i18 %filt_1_Q_1_load, i18 %filt_1_Q_load" [receiver.cpp:114]   --->   Operation 128 'add' 'filt_2_Q_1_32' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [2/2] (2.32ns)   --->   "%filt_1_Q_1_load_1 = load i3 %filt_1_Q_1_addr_1" [receiver.cpp:114]   --->   Operation 129 'load' 'filt_1_Q_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 130 [2/2] (2.32ns)   --->   "%filt_1_Q_2_load = load i3 %filt_1_Q_2_addr" [receiver.cpp:114]   --->   Operation 130 'load' 'filt_1_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 131 [2/2] (2.32ns)   --->   "%filt_1_Q_2_load_1 = load i3 %filt_1_Q_2_addr_1" [receiver.cpp:114]   --->   Operation 131 'load' 'filt_1_Q_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 132 [2/2] (2.32ns)   --->   "%filt_1_Q_3_load = load i3 %filt_1_Q_3_addr" [receiver.cpp:114]   --->   Operation 132 'load' 'filt_1_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 133 [2/2] (2.32ns)   --->   "%filt_1_Q_3_load_1 = load i3 %filt_1_Q_3_addr_1" [receiver.cpp:114]   --->   Operation 133 'load' 'filt_1_Q_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 134 [2/2] (2.32ns)   --->   "%filt_1_Q_4_load = load i3 %filt_1_Q_4_addr" [receiver.cpp:114]   --->   Operation 134 'load' 'filt_1_Q_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 135 [2/2] (2.32ns)   --->   "%filt_1_Q_4_load_1 = load i3 %filt_1_Q_4_addr_1" [receiver.cpp:114]   --->   Operation 135 'load' 'filt_1_Q_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 136 [2/2] (2.32ns)   --->   "%filt_1_Q_5_load = load i3 %filt_1_Q_5_addr" [receiver.cpp:114]   --->   Operation 136 'load' 'filt_1_Q_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 137 [2/2] (2.32ns)   --->   "%filt_1_Q_5_load_1 = load i3 %filt_1_Q_5_addr_1" [receiver.cpp:114]   --->   Operation 137 'load' 'filt_1_Q_5_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 138 [2/2] (2.32ns)   --->   "%filt_1_Q_6_load = load i3 %filt_1_Q_6_addr" [receiver.cpp:114]   --->   Operation 138 'load' 'filt_1_Q_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 139 [2/2] (2.32ns)   --->   "%filt_1_Q_6_load_1 = load i3 %filt_1_Q_6_addr_1" [receiver.cpp:114]   --->   Operation 139 'load' 'filt_1_Q_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 140 [2/2] (2.32ns)   --->   "%filt_1_Q_7_load = load i3 %filt_1_Q_7_addr" [receiver.cpp:114]   --->   Operation 140 'load' 'filt_1_Q_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 141 [2/2] (2.32ns)   --->   "%filt_1_Q_7_load_1 = load i3 %filt_1_Q_7_addr_1" [receiver.cpp:114]   --->   Operation 141 'load' 'filt_1_Q_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%filt_2_I_1_load = load i18 %filt_2_I_1"   --->   Operation 237 'load' 'filt_2_I_1_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%filt_2_I_1_1_load = load i18 %filt_2_I_1_1"   --->   Operation 238 'load' 'filt_2_I_1_1_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%filt_2_I_1_2_load = load i18 %filt_2_I_1_2"   --->   Operation 239 'load' 'filt_2_I_1_2_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%filt_2_I_1_3_load = load i18 %filt_2_I_1_3"   --->   Operation 240 'load' 'filt_2_I_1_3_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%filt_2_I_1_4_load = load i18 %filt_2_I_1_4"   --->   Operation 241 'load' 'filt_2_I_1_4_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%filt_2_I_1_5_load = load i18 %filt_2_I_1_5"   --->   Operation 242 'load' 'filt_2_I_1_5_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%filt_2_I_1_6_load = load i18 %filt_2_I_1_6"   --->   Operation 243 'load' 'filt_2_I_1_6_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%filt_2_I_1_7_load = load i18 %filt_2_I_1_7"   --->   Operation 244 'load' 'filt_2_I_1_7_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%filt_2_I_1_8_load = load i18 %filt_2_I_1_8"   --->   Operation 245 'load' 'filt_2_I_1_8_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%filt_2_I_1_9_load = load i18 %filt_2_I_1_9"   --->   Operation 246 'load' 'filt_2_I_1_9_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%filt_2_I_1_10_load = load i18 %filt_2_I_1_10"   --->   Operation 247 'load' 'filt_2_I_1_10_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%filt_2_I_1_11_load = load i18 %filt_2_I_1_11"   --->   Operation 248 'load' 'filt_2_I_1_11_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%filt_2_I_1_12_load = load i18 %filt_2_I_1_12"   --->   Operation 249 'load' 'filt_2_I_1_12_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%filt_2_I_1_13_load = load i18 %filt_2_I_1_13"   --->   Operation 250 'load' 'filt_2_I_1_13_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%filt_2_I_1_14_load = load i18 %filt_2_I_1_14"   --->   Operation 251 'load' 'filt_2_I_1_14_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%filt_2_I_1_15_load = load i18 %filt_2_I_1_15"   --->   Operation 252 'load' 'filt_2_I_1_15_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%filt_2_I_1_16_load = load i18 %filt_2_I_1_16"   --->   Operation 253 'load' 'filt_2_I_1_16_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%filt_2_I_1_17_load = load i18 %filt_2_I_1_17"   --->   Operation 254 'load' 'filt_2_I_1_17_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%filt_2_I_1_18_load = load i18 %filt_2_I_1_18"   --->   Operation 255 'load' 'filt_2_I_1_18_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%filt_2_I_1_19_load = load i18 %filt_2_I_1_19"   --->   Operation 256 'load' 'filt_2_I_1_19_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%filt_2_I_1_20_load = load i18 %filt_2_I_1_20"   --->   Operation 257 'load' 'filt_2_I_1_20_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%filt_2_I_1_21_load = load i18 %filt_2_I_1_21"   --->   Operation 258 'load' 'filt_2_I_1_21_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%filt_2_I_1_22_load = load i18 %filt_2_I_1_22"   --->   Operation 259 'load' 'filt_2_I_1_22_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%filt_2_I_1_23_load = load i18 %filt_2_I_1_23"   --->   Operation 260 'load' 'filt_2_I_1_23_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%filt_2_Q_1_load = load i18 %filt_2_Q_1"   --->   Operation 261 'load' 'filt_2_Q_1_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%filt_2_Q_1_1_load = load i18 %filt_2_Q_1_1"   --->   Operation 262 'load' 'filt_2_Q_1_1_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%filt_2_Q_1_2_load = load i18 %filt_2_Q_1_2"   --->   Operation 263 'load' 'filt_2_Q_1_2_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%filt_2_Q_1_3_load = load i18 %filt_2_Q_1_3"   --->   Operation 264 'load' 'filt_2_Q_1_3_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%filt_2_Q_1_4_load = load i18 %filt_2_Q_1_4"   --->   Operation 265 'load' 'filt_2_Q_1_4_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%filt_2_Q_1_5_load = load i18 %filt_2_Q_1_5"   --->   Operation 266 'load' 'filt_2_Q_1_5_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%filt_2_Q_1_6_load = load i18 %filt_2_Q_1_6"   --->   Operation 267 'load' 'filt_2_Q_1_6_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%filt_2_Q_1_7_load = load i18 %filt_2_Q_1_7"   --->   Operation 268 'load' 'filt_2_Q_1_7_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%filt_2_Q_1_8_load = load i18 %filt_2_Q_1_8"   --->   Operation 269 'load' 'filt_2_Q_1_8_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%filt_2_Q_1_9_load = load i18 %filt_2_Q_1_9"   --->   Operation 270 'load' 'filt_2_Q_1_9_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%filt_2_Q_1_10_load = load i18 %filt_2_Q_1_10"   --->   Operation 271 'load' 'filt_2_Q_1_10_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%filt_2_Q_1_11_load = load i18 %filt_2_Q_1_11"   --->   Operation 272 'load' 'filt_2_Q_1_11_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%filt_2_Q_1_12_load = load i18 %filt_2_Q_1_12"   --->   Operation 273 'load' 'filt_2_Q_1_12_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%filt_2_Q_1_13_load = load i18 %filt_2_Q_1_13"   --->   Operation 274 'load' 'filt_2_Q_1_13_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%filt_2_Q_1_14_load = load i18 %filt_2_Q_1_14"   --->   Operation 275 'load' 'filt_2_Q_1_14_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%filt_2_Q_1_15_load = load i18 %filt_2_Q_1_15"   --->   Operation 276 'load' 'filt_2_Q_1_15_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%filt_2_Q_1_16_load = load i18 %filt_2_Q_1_16"   --->   Operation 277 'load' 'filt_2_Q_1_16_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%filt_2_Q_1_17_load = load i18 %filt_2_Q_1_17"   --->   Operation 278 'load' 'filt_2_Q_1_17_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%filt_2_Q_1_18_load = load i18 %filt_2_Q_1_18"   --->   Operation 279 'load' 'filt_2_Q_1_18_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%filt_2_Q_1_19_load = load i18 %filt_2_Q_1_19"   --->   Operation 280 'load' 'filt_2_Q_1_19_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%filt_2_Q_1_20_load = load i18 %filt_2_Q_1_20"   --->   Operation 281 'load' 'filt_2_Q_1_20_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%filt_2_Q_1_21_load = load i18 %filt_2_Q_1_21"   --->   Operation 282 'load' 'filt_2_Q_1_21_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%filt_2_Q_1_22_load = load i18 %filt_2_Q_1_22"   --->   Operation 283 'load' 'filt_2_Q_1_22_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%filt_2_Q_1_23_load = load i18 %filt_2_Q_1_23"   --->   Operation 284 'load' 'filt_2_Q_1_23_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_2_7_052_out, i18 %filt_2_Q_1_23_load"   --->   Operation 285 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_1_7_051_out, i18 %filt_2_Q_1_22_load"   --->   Operation 286 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_0_7_050_out, i18 %filt_2_Q_1_21_load"   --->   Operation 287 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_2_6_049_out, i18 %filt_2_Q_1_20_load"   --->   Operation 288 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_1_6_048_out, i18 %filt_2_Q_1_19_load"   --->   Operation 289 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_0_6_047_out, i18 %filt_2_Q_1_18_load"   --->   Operation 290 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_2_5_046_out, i18 %filt_2_Q_1_17_load"   --->   Operation 291 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_1_5_045_out, i18 %filt_2_Q_1_16_load"   --->   Operation 292 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_0_5_044_out, i18 %filt_2_Q_1_15_load"   --->   Operation 293 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_2_4_043_out, i18 %filt_2_Q_1_14_load"   --->   Operation 294 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_1_4_042_out, i18 %filt_2_Q_1_13_load"   --->   Operation 295 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_0_4_041_out, i18 %filt_2_Q_1_12_load"   --->   Operation 296 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_2_3_040_out, i18 %filt_2_Q_1_11_load"   --->   Operation 297 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_1_3_039_out, i18 %filt_2_Q_1_10_load"   --->   Operation 298 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_0_3_038_out, i18 %filt_2_Q_1_9_load"   --->   Operation 299 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_2_2_037_out, i18 %filt_2_Q_1_8_load"   --->   Operation 300 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_1_2_036_out, i18 %filt_2_Q_1_7_load"   --->   Operation 301 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_0_2_035_out, i18 %filt_2_Q_1_6_load"   --->   Operation 302 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_2_1_034_out, i18 %filt_2_Q_1_5_load"   --->   Operation 303 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_1_1_033_out, i18 %filt_2_Q_1_4_load"   --->   Operation 304 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_0_1_032_out, i18 %filt_2_Q_1_3_load"   --->   Operation 305 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_2_030_out, i18 %filt_2_Q_1_2_load"   --->   Operation 306 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_1_028_out, i18 %filt_2_Q_1_1_load"   --->   Operation 307 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_Q_0_0_out, i18 %filt_2_Q_1_load"   --->   Operation 308 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_2_7_026_out, i18 %filt_2_I_1_23_load"   --->   Operation 309 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_1_7_025_out, i18 %filt_2_I_1_22_load"   --->   Operation 310 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_0_7_024_out, i18 %filt_2_I_1_21_load"   --->   Operation 311 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_2_6_023_out, i18 %filt_2_I_1_20_load"   --->   Operation 312 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_1_6_022_out, i18 %filt_2_I_1_19_load"   --->   Operation 313 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_0_6_021_out, i18 %filt_2_I_1_18_load"   --->   Operation 314 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_2_5_020_out, i18 %filt_2_I_1_17_load"   --->   Operation 315 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_1_5_019_out, i18 %filt_2_I_1_16_load"   --->   Operation 316 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_0_5_018_out, i18 %filt_2_I_1_15_load"   --->   Operation 317 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_2_4_017_out, i18 %filt_2_I_1_14_load"   --->   Operation 318 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_1_4_016_out, i18 %filt_2_I_1_13_load"   --->   Operation 319 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_0_4_015_out, i18 %filt_2_I_1_12_load"   --->   Operation 320 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_2_3_014_out, i18 %filt_2_I_1_11_load"   --->   Operation 321 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_1_3_013_out, i18 %filt_2_I_1_10_load"   --->   Operation 322 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_0_3_012_out, i18 %filt_2_I_1_9_load"   --->   Operation 323 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_2_2_011_out, i18 %filt_2_I_1_8_load"   --->   Operation 324 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_1_2_010_out, i18 %filt_2_I_1_7_load"   --->   Operation 325 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_0_2_09_out, i18 %filt_2_I_1_6_load"   --->   Operation 326 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_2_1_08_out, i18 %filt_2_I_1_5_load"   --->   Operation 327 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_1_1_07_out, i18 %filt_2_I_1_4_load"   --->   Operation 328 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_0_1_06_out, i18 %filt_2_I_1_3_load"   --->   Operation 329 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_2_04_out, i18 %filt_2_I_1_2_load"   --->   Operation 330 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_1_02_out, i18 %filt_2_I_1_1_load"   --->   Operation 331 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_2_I_0_0_out, i18 %filt_2_I_1_load"   --->   Operation 332 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 333 'ret' 'ret_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.45>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [receiver.cpp:111]   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [receiver.cpp:111]   --->   Operation 143 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/2] (2.32ns)   --->   "%filt_1_I_2_load = load i3 %filt_1_I_2_addr" [receiver.cpp:113]   --->   Operation 144 'load' 'filt_1_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 145 [1/2] (2.32ns)   --->   "%filt_1_I_3_load = load i3 %filt_1_I_3_addr" [receiver.cpp:113]   --->   Operation 145 'load' 'filt_1_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 146 [1/1] (2.13ns)   --->   "%filt_2_I_1_33 = add i18 %filt_1_I_3_load, i18 %filt_1_I_2_load" [receiver.cpp:113]   --->   Operation 146 'add' 'filt_2_I_1_33' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/2] (2.32ns)   --->   "%filt_1_I_4_load = load i3 %filt_1_I_4_addr" [receiver.cpp:113]   --->   Operation 147 'load' 'filt_1_I_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 148 [1/2] (2.32ns)   --->   "%filt_1_I_5_load = load i3 %filt_1_I_5_addr" [receiver.cpp:113]   --->   Operation 148 'load' 'filt_1_I_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 149 [1/1] (2.13ns)   --->   "%filt_2_I_1_34 = add i18 %filt_1_I_5_load, i18 %filt_1_I_4_load" [receiver.cpp:113]   --->   Operation 149 'add' 'filt_2_I_1_34' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/2] (2.32ns)   --->   "%filt_1_I_6_load = load i3 %filt_1_I_6_addr" [receiver.cpp:113]   --->   Operation 150 'load' 'filt_1_I_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 151 [1/2] (2.32ns)   --->   "%filt_1_I_7_load = load i3 %filt_1_I_7_addr" [receiver.cpp:113]   --->   Operation 151 'load' 'filt_1_I_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 152 [1/1] (2.13ns)   --->   "%filt_2_I_1_35 = add i18 %filt_1_I_7_load, i18 %filt_1_I_6_load" [receiver.cpp:113]   --->   Operation 152 'add' 'filt_2_I_1_35' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/2] (2.32ns)   --->   "%filt_1_I_load_1 = load i3 %filt_1_I_addr_1" [receiver.cpp:113]   --->   Operation 153 'load' 'filt_1_I_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 154 [1/2] (2.32ns)   --->   "%filt_1_I_1_load_1 = load i3 %filt_1_I_1_addr_1" [receiver.cpp:113]   --->   Operation 154 'load' 'filt_1_I_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 155 [1/1] (2.13ns)   --->   "%filt_2_I_1_36 = add i18 %filt_1_I_1_load_1, i18 %filt_1_I_load_1" [receiver.cpp:113]   --->   Operation 155 'add' 'filt_2_I_1_36' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/2] (2.32ns)   --->   "%filt_1_I_2_load_1 = load i3 %filt_1_I_2_addr_1" [receiver.cpp:113]   --->   Operation 156 'load' 'filt_1_I_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 157 [1/2] (2.32ns)   --->   "%filt_1_I_3_load_1 = load i3 %filt_1_I_3_addr_1" [receiver.cpp:113]   --->   Operation 157 'load' 'filt_1_I_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 158 [1/1] (2.13ns)   --->   "%filt_2_I_1_37 = add i18 %filt_1_I_3_load_1, i18 %filt_1_I_2_load_1" [receiver.cpp:113]   --->   Operation 158 'add' 'filt_2_I_1_37' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/2] (2.32ns)   --->   "%filt_1_I_4_load_1 = load i3 %filt_1_I_4_addr_1" [receiver.cpp:113]   --->   Operation 159 'load' 'filt_1_I_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 160 [1/2] (2.32ns)   --->   "%filt_1_I_5_load_1 = load i3 %filt_1_I_5_addr_1" [receiver.cpp:113]   --->   Operation 160 'load' 'filt_1_I_5_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 161 [1/1] (2.13ns)   --->   "%filt_2_I_1_38 = add i18 %filt_1_I_5_load_1, i18 %filt_1_I_4_load_1" [receiver.cpp:113]   --->   Operation 161 'add' 'filt_2_I_1_38' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/2] (2.32ns)   --->   "%filt_1_I_6_load_1 = load i3 %filt_1_I_6_addr_1" [receiver.cpp:113]   --->   Operation 162 'load' 'filt_1_I_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 163 [1/2] (2.32ns)   --->   "%filt_1_I_7_load_1 = load i3 %filt_1_I_7_addr_1" [receiver.cpp:113]   --->   Operation 163 'load' 'filt_1_I_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 164 [1/1] (2.13ns)   --->   "%filt_2_I_1_39 = add i18 %filt_1_I_7_load_1, i18 %filt_1_I_6_load_1" [receiver.cpp:113]   --->   Operation 164 'add' 'filt_2_I_1_39' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/2] (2.32ns)   --->   "%filt_1_Q_load_1 = load i3 %filt_1_Q_addr_1" [receiver.cpp:114]   --->   Operation 165 'load' 'filt_1_Q_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 166 [1/2] (2.32ns)   --->   "%filt_1_Q_1_load_1 = load i3 %filt_1_Q_1_addr_1" [receiver.cpp:114]   --->   Operation 166 'load' 'filt_1_Q_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 167 [1/1] (2.13ns)   --->   "%filt_2_Q_1_33 = add i18 %filt_1_Q_1_load_1, i18 %filt_1_Q_load_1" [receiver.cpp:114]   --->   Operation 167 'add' 'filt_2_Q_1_33' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/2] (2.32ns)   --->   "%filt_1_Q_2_load = load i3 %filt_1_Q_2_addr" [receiver.cpp:114]   --->   Operation 168 'load' 'filt_1_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 169 [1/2] (2.32ns)   --->   "%filt_1_Q_2_load_1 = load i3 %filt_1_Q_2_addr_1" [receiver.cpp:114]   --->   Operation 169 'load' 'filt_1_Q_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 170 [1/2] (2.32ns)   --->   "%filt_1_Q_3_load = load i3 %filt_1_Q_3_addr" [receiver.cpp:114]   --->   Operation 170 'load' 'filt_1_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 171 [1/1] (2.13ns)   --->   "%filt_2_Q_1_34 = add i18 %filt_1_Q_3_load, i18 %filt_1_Q_2_load" [receiver.cpp:114]   --->   Operation 171 'add' 'filt_2_Q_1_34' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/2] (2.32ns)   --->   "%filt_1_Q_3_load_1 = load i3 %filt_1_Q_3_addr_1" [receiver.cpp:114]   --->   Operation 172 'load' 'filt_1_Q_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 173 [1/1] (2.13ns)   --->   "%filt_2_Q_1_35 = add i18 %filt_1_Q_3_load_1, i18 %filt_1_Q_2_load_1" [receiver.cpp:114]   --->   Operation 173 'add' 'filt_2_Q_1_35' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/2] (2.32ns)   --->   "%filt_1_Q_4_load = load i3 %filt_1_Q_4_addr" [receiver.cpp:114]   --->   Operation 174 'load' 'filt_1_Q_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 175 [1/2] (2.32ns)   --->   "%filt_1_Q_4_load_1 = load i3 %filt_1_Q_4_addr_1" [receiver.cpp:114]   --->   Operation 175 'load' 'filt_1_Q_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 176 [1/2] (2.32ns)   --->   "%filt_1_Q_5_load = load i3 %filt_1_Q_5_addr" [receiver.cpp:114]   --->   Operation 176 'load' 'filt_1_Q_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 177 [1/1] (2.13ns)   --->   "%filt_2_Q_1_36 = add i18 %filt_1_Q_5_load, i18 %filt_1_Q_4_load" [receiver.cpp:114]   --->   Operation 177 'add' 'filt_2_Q_1_36' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/2] (2.32ns)   --->   "%filt_1_Q_5_load_1 = load i3 %filt_1_Q_5_addr_1" [receiver.cpp:114]   --->   Operation 178 'load' 'filt_1_Q_5_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 179 [1/1] (2.13ns)   --->   "%filt_2_Q_1_37 = add i18 %filt_1_Q_5_load_1, i18 %filt_1_Q_4_load_1" [receiver.cpp:114]   --->   Operation 179 'add' 'filt_2_Q_1_37' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/2] (2.32ns)   --->   "%filt_1_Q_6_load = load i3 %filt_1_Q_6_addr" [receiver.cpp:114]   --->   Operation 180 'load' 'filt_1_Q_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 181 [1/2] (2.32ns)   --->   "%filt_1_Q_6_load_1 = load i3 %filt_1_Q_6_addr_1" [receiver.cpp:114]   --->   Operation 181 'load' 'filt_1_Q_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 182 [1/2] (2.32ns)   --->   "%filt_1_Q_7_load = load i3 %filt_1_Q_7_addr" [receiver.cpp:114]   --->   Operation 182 'load' 'filt_1_Q_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 183 [1/1] (2.13ns)   --->   "%filt_2_Q_1_38 = add i18 %filt_1_Q_7_load, i18 %filt_1_Q_6_load" [receiver.cpp:114]   --->   Operation 183 'add' 'filt_2_Q_1_38' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/2] (2.32ns)   --->   "%filt_1_Q_7_load_1 = load i3 %filt_1_Q_7_addr_1" [receiver.cpp:114]   --->   Operation 184 'load' 'filt_1_Q_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_3 : Operation 185 [1/1] (2.13ns)   --->   "%filt_2_Q_1_39 = add i18 %filt_1_Q_7_load_1, i18 %filt_1_Q_6_load_1" [receiver.cpp:114]   --->   Operation 185 'add' 'filt_2_Q_1_39' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_39, i18 %filt_2_Q_1_22" [receiver.cpp:113]   --->   Operation 186 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_37, i18 %filt_2_Q_1_19" [receiver.cpp:113]   --->   Operation 187 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_35, i18 %filt_2_Q_1_16" [receiver.cpp:113]   --->   Operation 188 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_33, i18 %filt_2_Q_1_13" [receiver.cpp:113]   --->   Operation 189 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_38, i18 %filt_2_Q_1_10" [receiver.cpp:113]   --->   Operation 190 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_36, i18 %filt_2_Q_1_7" [receiver.cpp:113]   --->   Operation 191 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_34, i18 %filt_2_Q_1_4" [receiver.cpp:113]   --->   Operation 192 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_32, i18 %filt_2_Q_1_1" [receiver.cpp:113]   --->   Operation 193 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_39, i18 %filt_2_I_1_22" [receiver.cpp:113]   --->   Operation 194 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_38, i18 %filt_2_I_1_19" [receiver.cpp:113]   --->   Operation 195 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_37, i18 %filt_2_I_1_16" [receiver.cpp:113]   --->   Operation 196 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_36, i18 %filt_2_I_1_13" [receiver.cpp:113]   --->   Operation 197 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_35, i18 %filt_2_I_1_10" [receiver.cpp:113]   --->   Operation 198 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_34, i18 %filt_2_I_1_7" [receiver.cpp:113]   --->   Operation 199 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_33, i18 %filt_2_I_1_4" [receiver.cpp:113]   --->   Operation 200 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_32, i18 %filt_2_I_1_1" [receiver.cpp:113]   --->   Operation 201 'store' 'store_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.body144.split119132141150159168177186197210219228237246255264" [receiver.cpp:113]   --->   Operation 202 'br' 'br_ln113' <Predicate = (trunc_ln5 == 1)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_39, i18 %filt_2_Q_1_21" [receiver.cpp:113]   --->   Operation 203 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_37, i18 %filt_2_Q_1_18" [receiver.cpp:113]   --->   Operation 204 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_35, i18 %filt_2_Q_1_15" [receiver.cpp:113]   --->   Operation 205 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_33, i18 %filt_2_Q_1_12" [receiver.cpp:113]   --->   Operation 206 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_38, i18 %filt_2_Q_1_9" [receiver.cpp:113]   --->   Operation 207 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_36, i18 %filt_2_Q_1_6" [receiver.cpp:113]   --->   Operation 208 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_34, i18 %filt_2_Q_1_3" [receiver.cpp:113]   --->   Operation 209 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (1.58ns)   --->   "%store_ln113 = store i18 %filt_2_Q_1_32, i18 %filt_2_Q_1" [receiver.cpp:113]   --->   Operation 210 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 1.58>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_39, i18 %filt_2_I_1_21" [receiver.cpp:113]   --->   Operation 211 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_38, i18 %filt_2_I_1_18" [receiver.cpp:113]   --->   Operation 212 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_37, i18 %filt_2_I_1_15" [receiver.cpp:113]   --->   Operation 213 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_36, i18 %filt_2_I_1_12" [receiver.cpp:113]   --->   Operation 214 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_35, i18 %filt_2_I_1_9" [receiver.cpp:113]   --->   Operation 215 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_34, i18 %filt_2_I_1_6" [receiver.cpp:113]   --->   Operation 216 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_33, i18 %filt_2_I_1_3" [receiver.cpp:113]   --->   Operation 217 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.58ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_32, i18 %filt_2_I_1" [receiver.cpp:113]   --->   Operation 218 'store' 'store_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 1.58>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.body144.split119132141150159168177186197210219228237246255264" [receiver.cpp:113]   --->   Operation 219 'br' 'br_ln113' <Predicate = (trunc_ln5 == 0)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln114 = store i18 %filt_2_Q_1_39, i18 %filt_2_Q_1_23" [receiver.cpp:114]   --->   Operation 220 'store' 'store_ln114' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln114 = store i18 %filt_2_Q_1_37, i18 %filt_2_Q_1_20" [receiver.cpp:114]   --->   Operation 221 'store' 'store_ln114' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%store_ln114 = store i18 %filt_2_Q_1_35, i18 %filt_2_Q_1_17" [receiver.cpp:114]   --->   Operation 222 'store' 'store_ln114' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln114 = store i18 %filt_2_Q_1_33, i18 %filt_2_Q_1_14" [receiver.cpp:114]   --->   Operation 223 'store' 'store_ln114' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%store_ln114 = store i18 %filt_2_Q_1_38, i18 %filt_2_Q_1_11" [receiver.cpp:114]   --->   Operation 224 'store' 'store_ln114' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln114 = store i18 %filt_2_Q_1_36, i18 %filt_2_Q_1_8" [receiver.cpp:114]   --->   Operation 225 'store' 'store_ln114' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln114 = store i18 %filt_2_Q_1_34, i18 %filt_2_Q_1_5" [receiver.cpp:114]   --->   Operation 226 'store' 'store_ln114' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln114 = store i18 %filt_2_Q_1_32, i18 %filt_2_Q_1_2" [receiver.cpp:114]   --->   Operation 227 'store' 'store_ln114' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_39, i18 %filt_2_I_1_23" [receiver.cpp:113]   --->   Operation 228 'store' 'store_ln113' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_38, i18 %filt_2_I_1_20" [receiver.cpp:113]   --->   Operation 229 'store' 'store_ln113' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_37, i18 %filt_2_I_1_17" [receiver.cpp:113]   --->   Operation 230 'store' 'store_ln113' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_36, i18 %filt_2_I_1_14" [receiver.cpp:113]   --->   Operation 231 'store' 'store_ln113' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_35, i18 %filt_2_I_1_11" [receiver.cpp:113]   --->   Operation 232 'store' 'store_ln113' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_34, i18 %filt_2_I_1_8" [receiver.cpp:113]   --->   Operation 233 'store' 'store_ln113' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_33, i18 %filt_2_I_1_5" [receiver.cpp:113]   --->   Operation 234 'store' 'store_ln113' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln113 = store i18 %filt_2_I_1_32, i18 %filt_2_I_1_2" [receiver.cpp:113]   --->   Operation 235 'store' 'store_ln113' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body144.split119132141150159168177186197210219228237246255264"   --->   Operation 236 'br' 'br_ln0' <Predicate = (trunc_ln5 != 0 & trunc_ln5 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.413ns
The critical path consists of the following:
	'alloca' operation ('i') [65]  (0.000 ns)
	'load' operation ('i', receiver.cpp:111) on local variable 'i' [119]  (0.000 ns)
	'add' operation ('add_ln111', receiver.cpp:111) [267]  (1.825 ns)
	'store' operation ('store_ln111', receiver.cpp:111) of variable 'add_ln111', receiver.cpp:111 on local variable 'i' [268]  (1.588 ns)

 <State 2>: 4.458ns
The critical path consists of the following:
	'load' operation ('filt_1_I_load', receiver.cpp:113) on array 'filt_1_I' [129]  (2.322 ns)
	'add' operation ('filt_2_I[1]', receiver.cpp:113) [132]  (2.136 ns)

 <State 3>: 4.458ns
The critical path consists of the following:
	'load' operation ('filt_1_Q_6_load_1', receiver.cpp:114) on array 'filt_1_Q_6' [206]  (2.322 ns)
	'add' operation ('filt_2_Q[1]', receiver.cpp:114) [210]  (2.136 ns)
	'store' operation ('store_ln113', receiver.cpp:113) of variable 'filt_2_Q[1]', receiver.cpp:114 on local variable 'filt_2_Q[1]' [213]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
