
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1210151                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380908                       # Number of bytes of host memory used
host_op_rate                                  1404466                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2765.94                       # Real time elapsed on the host
host_tick_rate                              734944285                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3347201124                       # Number of instructions simulated
sim_ops                                    3884664656                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.032810                       # Number of seconds simulated
sim_ticks                                2032809535302                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   101                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5069159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10138319                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 287120102                       # Number of branches fetched
system.switch_cpus.committedInsts          1347201123                       # Number of instructions committed
system.switch_cpus.committedOps            1567363625                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4874843009                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4874843009                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    517078332                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    482329176                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    228884711                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            43131845                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1396449328                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1396449328                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1980863654                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1150954201                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           304538014                       # Number of load instructions
system.switch_cpus.num_mem_refs             535138750                       # number of memory refs
system.switch_cpus.num_store_insts          230600736                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      25444234                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             25444234                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     16962789                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes      8481445                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         971001987     61.95%     61.95% # Class of executed instruction
system.switch_cpus.op_class::IntMult         61222989      3.91%     65.86% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::MemRead        304538014     19.43%     85.29% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       230600736     14.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1567363726                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5309933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       317110                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10619866                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         317110                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5068958                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1223595                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3845564                       # Transaction distribution
system.membus.trans_dist::ReadExReq               202                       # Transaction distribution
system.membus.trans_dist::ReadExResp              202                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5068958                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      7846707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      7360772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     15207479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15207479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    413646080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    391826560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    805472640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               805472640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5069160                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5069160    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5069160                       # Request fanout histogram
system.membus.reqLayer0.occupancy         12741406989                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12159538330                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        48160696382                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5309731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2447189                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7977250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              202                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             202                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5309731                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15929799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15929799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    836291456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              836291456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5114506                       # Total snoops (count)
system.tol2bus.snoopTraffic                 156620160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10424439                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030420                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.171740                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10107329     96.96%     96.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 317110      3.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10424439                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6469438914                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11071210305                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    334792832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         334792832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     78853248                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       78853248                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2615569                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2615569                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       616041                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            616041                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    164694639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            164694639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      38790278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            38790278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      38790278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    164694639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           203484917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1232082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   5231138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000330628432                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        69582                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        69582                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            8974111                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1162779                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2615569                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    616041                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  5231138                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1232082                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           222988                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           242960                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           229448                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           223402                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           404176                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           449590                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           649928                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           465400                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           355498                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           264996                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          394286                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          442756                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          210066                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          222988                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          194106                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          258550                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            13328                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           129220                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           206792                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           207046                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           210080                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            71104                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            32320                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          206848                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          155125                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             202                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.85                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                111088440466                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               26155690000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           209172277966                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21236.00                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39986.00                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3085329                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1096659                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                58.98                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.01                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              5231138                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1232082                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2615569                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2615569                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 59265                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 59265                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 69690                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 69690                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 69582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 69582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 69582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 69582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 69582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 69582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 69582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 69586                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 69586                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 69582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 69582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 69582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 69582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 69582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2281210                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   181.326675                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   154.514179                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   157.839490                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         4036      0.18%      0.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1883430     82.56%     82.74% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       200502      8.79%     91.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        70204      3.08%     94.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        45328      1.99%     96.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        22159      0.97%     97.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         4337      0.19%     97.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         5494      0.24%     98.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        45720      2.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2281210                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        69582                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     75.179299                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    70.507161                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    27.141286                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         1614      2.32%      2.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         1830      2.63%      4.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         3316      4.77%      9.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        14159     20.35%     30.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         6436      9.25%     39.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         4564      6.56%     45.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         8235     11.83%     57.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         9901     14.23%     71.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         5411      7.78%     79.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         4205      6.04%     85.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         1969      2.83%     88.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         1675      2.41%     90.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         1521      2.19%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         3249      4.67%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143           95      0.14%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          101      0.15%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159         1300      1.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        69582                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        69582                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.706663                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.691364                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.716628                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           10318     14.83%     14.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           59151     85.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             112      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        69582                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             334792832                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               78852160                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              334792832                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            78853248                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      164.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       38.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   164.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    38.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.59                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2032805711280                       # Total gap between requests
system.mem_ctrls0.avgGap                    629038.07                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    334792832                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     78852160                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 164694638.718458294868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 38789743.274342469871                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      5231138                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1232082                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 209172277966                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46133630551446                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39986.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  37443636.50                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   64.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          7620179280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4050217545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        16730776440                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2430426780                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    575919159300                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    295614291840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1062832803825                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       522.839344                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 763109551196                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1201820224106                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8667695820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4606974405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        20619548880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        4000952520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    777594740430                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    125782105440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1101739770135                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       541.978848                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 320024955200                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1644904820102                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    314059648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         314059648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     77766912                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       77766912                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2453591                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2453591                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       607554                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            607554                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    154495363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            154495363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      38255877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            38255877                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      38255877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    154495363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           192751241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1215108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   4907182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000543219202                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        68672                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        68672                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8478353                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1146881                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2453591                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    607554                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4907182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1215108                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           197130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           246412                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           168050                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           297324                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           291066                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           407180                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           653158                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           449240                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           281160                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           261774                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          436298                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          336122                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          235914                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          210058                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          255314                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          180982                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             3232                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           129210                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           206784                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           206840                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           206848                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            67872                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            35552                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          206848                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          151897                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.97                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                102118371032                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               24535910000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           194128033532                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20809.98                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39559.98                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2908533                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1086593                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.27                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.42                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4907182                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1215108                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2453591                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2453591                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 58166                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 58166                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 68673                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 68673                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 68673                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 68673                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 68673                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 68673                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 68673                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 68673                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 68672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 68672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 68672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 68672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 68672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 68672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 68672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 68672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2127133                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   184.202959                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   155.145149                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   165.339429                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         6830      0.32%      0.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1756626     82.58%     82.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       176485      8.30%     91.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        58201      2.74%     93.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        39718      1.87%     95.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        27357      1.29%     97.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         9859      0.46%     97.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        10141      0.48%     98.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        41916      1.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2127133                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        68672                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     71.457392                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    67.783190                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    22.730915                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31          808      1.18%      1.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35          808      1.18%      2.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         2526      3.68%      6.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         1519      2.21%      8.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3740      5.45%     13.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         3424      4.99%     18.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         3430      4.99%     23.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59        10400     15.14%     38.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         4749      6.92%     45.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         3938      5.73%     51.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          908      1.32%     52.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75         3939      5.74%     58.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79         3332      4.85%     63.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83         2426      3.53%     66.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87         4141      6.03%     72.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91         1616      2.35%     75.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95         5655      8.23%     83.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99         2425      3.53%     87.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103         1718      2.50%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107          808      1.18%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111         2520      3.67%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115         1621      2.36%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::116-119          707      1.03%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123         1514      2.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        68672                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        68672                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.694009                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.678539                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.720002                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           10507     15.30%     15.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           58164     84.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        68672                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             314059648                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               77765312                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              314059648                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            77766912                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      154.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       38.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   154.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    38.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.51                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2032805731713                       # Total gap between requests
system.mem_ctrls1.avgGap                    664067.12                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    314059648                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     77765312                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 154495363.459293514490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 38255090.134869404137                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      4907182                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1215108                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 194128033532                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46809865105987                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39559.98                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  38523213.66                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   65.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          7030643760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3736871985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        15691021080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2412522180                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    570607690680                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    300087067680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1060033570005                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       521.462317                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 774793594077                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1190136181225                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8157128700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4335597750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        19346258400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        3930211080                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160467752640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    732215026620                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    163996019040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1092447994230                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       537.407945                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 419505856836                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67879760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1545423918466                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       240773                       # number of demand (read+write) hits
system.l2.demand_hits::total                   240773                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       240773                       # number of overall hits
system.l2.overall_hits::total                  240773                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      5069160                       # number of demand (read+write) misses
system.l2.demand_misses::total                5069160                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      5069160                       # number of overall misses
system.l2.overall_misses::total               5069160                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 460079247516                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     460079247516                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 460079247516                       # number of overall miss cycles
system.l2.overall_miss_latency::total    460079247516                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5309933                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5309933                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5309933                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5309933                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.954656                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.954656                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.954656                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.954656                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 90760.450946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90760.450946                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90760.450946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90760.450946                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1223595                       # number of writebacks
system.l2.writebacks::total                   1223595                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      5069160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5069160                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      5069160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5069160                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 416745577691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 416745577691                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 416745577691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 416745577691                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.954656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.954656                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.954656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.954656                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82211.959711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82211.959711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82211.959711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82211.959711                       # average overall mshr miss latency
system.l2.replacements                        5114506                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1223594                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1223594                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1223594                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1223594                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       271763                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        271763                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 202                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     21378756                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      21378756                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 105835.425743                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105835.425743                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     19660297                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19660297                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 97328.202970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97328.202970                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       240773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            240773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      5068958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5068958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 460057868760                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 460057868760                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5309731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5309731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.954654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.954654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90759.850202                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90759.850202                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      5068958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5068958                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 416725917394                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 416725917394                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.954654                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.954654                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82211.357323                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82211.357323                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                    10348956                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5115018                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.023249                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.406412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.029321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   509.564267                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.995243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 175032362                       # Number of tag accesses
system.l2.tags.data_accesses                175032362                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967190464698                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2032809535302                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099734                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1347201225                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3349300959                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099734                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1347201225                       # number of overall hits
system.cpu.icache.overall_hits::total      3349300959                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            831                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::total           831                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1347201225                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3349301790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1347201225                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3349301790                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099734                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1347201225                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3349300959                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1347201225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3349301790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.810024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3349301790                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4030447.400722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.810024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      130622770641                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     130622770641                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713904073                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    501994883                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1215898956                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713904073                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    501994883                       # number of overall hits
system.cpu.dcache.overall_hits::total      1215898956                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9758740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5309832                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15068572                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9758740                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5309832                       # number of overall misses
system.cpu.dcache.overall_misses::total      15068572                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 473292522603                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 473292522603                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 473292522603                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 473292522603                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723662813                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    507304715                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1230967528                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723662813                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    507304715                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1230967528                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013485                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010467                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012241                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010467                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012241                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 89135.121903                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31409.248508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 89135.121903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31409.248508                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6148892                       # number of writebacks
system.cpu.dcache.writebacks::total           6148892                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5309832                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5309832                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5309832                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5309832                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 468864122715                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 468864122715                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 468864122715                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 468864122715                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004314                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010467                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004314                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88301.121903                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88301.121903                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88301.121903                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88301.121903                       # average overall mshr miss latency
system.cpu.dcache.replacements               15068576                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    395777213                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    286286911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       682064124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6215347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5309630                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11524977                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 473270722677                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 473270722677                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    401992560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    291596541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    693589101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016616                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89134.407233                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41064.786739                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      5309630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5309630                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 468842491257                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 468842491257                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.018209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007655                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88300.407233                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88300.407233                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    318126860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    215707972                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      533834832                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543393                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3543595                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     21799926                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21799926                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321670253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    215708174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    537378427                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006594                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 107920.425743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     6.151924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          202                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     21631458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21631458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 107086.425743                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 107086.425743                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18837928                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     14892461                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33730389                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          159                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          101                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          260                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      7488486                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7488486                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18838087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     14892562                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33730649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74143.425743                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 28801.869231                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          101                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      7404252                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      7404252                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73309.425743                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73309.425743                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18838087                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     14892562                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33730649                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18838087                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     14892562                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33730649                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999532                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1298428826                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15068832                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             86.166521                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.771642                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.227891                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       41564791264                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      41564791264                       # Number of data accesses

---------- End Simulation Statistics   ----------
