
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 995.969 ; gain = 0.000 ; free physical = 97723 ; free virtual = 148717
INFO: [Netlist 29-17] Analyzing 2376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/.Xil/Vivado-11717-acme1/dcp/top_early.xdc]
Finished Parsing XDC File [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/.Xil/Vivado-11717-acme1/dcp/top_early.xdc]
Parsing XDC File [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/.Xil/Vivado-11717-acme1/dcp/top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.srcs/constrs_1/imports/test_low_freq_marion2018_up/user_const.xdc:165]
INFO: [Timing 38-2] Deriving generated clocks [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.srcs/constrs_1/imports/test_low_freq_marion2018_up/user_const.xdc:165]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2003.480 ; gain = 565.516 ; free physical = 96826 ; free virtual = 147838
Finished Parsing XDC File [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/.Xil/Vivado-11717-acme1/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2003.480 ; gain = 0.000 ; free physical = 96826 ; free virtual = 147838
Restored from archive | CPU: 0.020000 secs | Memory: 0.016006 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2003.480 ; gain = 0.000 ; free physical = 96826 ; free virtual = 147838
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 162 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 162 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2003.480 ; gain = 1007.512 ; free physical = 96842 ; free virtual = 147836
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2078.512 ; gain = 75.031 ; free physical = 96832 ; free virtual = 147826

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1af720cfb

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 83 inverter(s) to 86 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 253693832

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2078.512 ; gain = 0.000 ; free physical = 96830 ; free virtual = 147824

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 20 load pin(s).
INFO: [Opt 31-10] Eliminated 3807 cells.
Phase 2 Constant propagation | Checksum: 1cba7dcc7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2078.512 ; gain = 0.000 ; free physical = 96827 ; free virtual = 147821

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 12102 unconnected nets.
INFO: [Opt 31-11] Eliminated 2868 unconnected cells.
Phase 3 Sweep | Checksum: 214d24e88

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2078.512 ; gain = 0.000 ; free physical = 96827 ; free virtual = 147821

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1253cdaa3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2078.512 ; gain = 0.000 ; free physical = 96827 ; free virtual = 147821

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2078.512 ; gain = 0.000 ; free physical = 96827 ; free virtual = 147821
Ending Logic Optimization Task | Checksum: 1253cdaa3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2078.512 ; gain = 0.000 ; free physical = 96827 ; free virtual = 147821

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 11 BRAM(s) out of a total of 106 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 82 Total Ports: 212
Ending PowerOpt Patch Enables Task | Checksum: 1620957e2

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2629.094 ; gain = 0.000 ; free physical = 96430 ; free virtual = 147424
Ending Power Optimization Task | Checksum: 1620957e2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2629.094 ; gain = 550.582 ; free physical = 96430 ; free virtual = 147424
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 2629.094 ; gain = 625.613 ; free physical = 96430 ; free virtual = 147424
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2629.094 ; gain = 0.000 ; free physical = 96429 ; free virtual = 147424
INFO: [Common 17-1381] The checkpoint '/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2629.094 ; gain = 0.000 ; free physical = 96419 ; free virtual = 147423
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CKLD-1) Clock Net has non-BUF driver and too many loads - Clock net test_low_freq_marion2018_up_snap_adc/frame_clk is not driven by a Clock Buffer and has more than 512 loads. Driver(s): test_low_freq_marion2018_up_snap_adc/frame_clk_reg/Q
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[10] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][5]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[11] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][6]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[12] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][7]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[13] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][8]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[14] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][9]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[5] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][0]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[6] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][1]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[7] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][2]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[8] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][3]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[9] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][4]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ENBWREN (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/WEBWE[0]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/WEBWE[0] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/WEBWE[0]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/WEBWE[1] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/WEBWE[0]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/WEBWE[2] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/WEBWE[0]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[10] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][5]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[11] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][6]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[12] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][7]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[13] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][8]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[14] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][9]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[9] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][4]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2629.094 ; gain = 0.000 ; free physical = 96417 ; free virtual = 147422
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2629.094 ; gain = 0.000 ; free physical = 96415 ; free virtual = 147419

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d36207a6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2629.094 ; gain = 0.000 ; free physical = 96415 ; free virtual = 147420

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 2565939d6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2629.094 ; gain = 0.000 ; free physical = 96408 ; free virtual = 147413

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 2565939d6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 2629.094 ; gain = 0.000 ; free physical = 96408 ; free virtual = 147413
Phase 1 Placer Initialization | Checksum: 2565939d6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 2629.094 ; gain = 0.000 ; free physical = 96408 ; free virtual = 147413

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 23db6ac92

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96403 ; free virtual = 147408

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23db6ac92

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96403 ; free virtual = 147408

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1edb985ea

Time (s): cpu = 00:01:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96401 ; free virtual = 147406

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b383526e

Time (s): cpu = 00:01:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96400 ; free virtual = 147405

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c858310a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:38 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96400 ; free virtual = 147405

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18280e9b0

Time (s): cpu = 00:01:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96400 ; free virtual = 147405

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21874613b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96401 ; free virtual = 147406

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1aa87ce55

Time (s): cpu = 00:01:30 ; elapsed = 00:00:44 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96402 ; free virtual = 147407

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1aa791375

Time (s): cpu = 00:01:31 ; elapsed = 00:00:45 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96402 ; free virtual = 147407
Phase 3 Detail Placement | Checksum: 1aa791375

Time (s): cpu = 00:01:31 ; elapsed = 00:00:45 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96402 ; free virtual = 147407

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.519. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18f6aad02

Time (s): cpu = 00:01:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96400 ; free virtual = 147404
Phase 4.1 Post Commit Optimization | Checksum: 18f6aad02

Time (s): cpu = 00:01:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96400 ; free virtual = 147405

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18f6aad02

Time (s): cpu = 00:01:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96400 ; free virtual = 147405

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18f6aad02

Time (s): cpu = 00:01:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96400 ; free virtual = 147405

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 199a241e4

Time (s): cpu = 00:01:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96400 ; free virtual = 147405
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 199a241e4

Time (s): cpu = 00:01:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96401 ; free virtual = 147406
Ending Placer Task | Checksum: ae32d79a

Time (s): cpu = 00:01:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96401 ; free virtual = 147406
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:55 ; elapsed = 00:00:55 . Memory (MB): peak = 2636.203 ; gain = 7.109 ; free physical = 96401 ; free virtual = 147406
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96356 ; free virtual = 147406
INFO: [Common 17-1381] The checkpoint '/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96388 ; free virtual = 147407
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96386 ; free virtual = 147405
report_utilization: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96384 ; free virtual = 147403
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96383 ; free virtual = 147402
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96385 ; free virtual = 147404

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 101ec438b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96385 ; free virtual = 147404
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
Ending Physical Synthesis Task | Checksum: aed3f491

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96386 ; free virtual = 147405
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96386 ; free virtual = 147405
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96342 ; free virtual = 147406
INFO: [Common 17-1381] The checkpoint '/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96373 ; free virtual = 147407
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7c26147d ConstDB: 0 ShapeSum: 2d8877ce RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14b8c9046

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96354 ; free virtual = 147387

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14b8c9046

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96354 ; free virtual = 147387

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14b8c9046

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96354 ; free virtual = 147387

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14b8c9046

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96354 ; free virtual = 147387
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11da194f3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96355 ; free virtual = 147387
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.430  | TNS=0.000  | WHS=-0.373 | THS=-1358.637|

Phase 2 Router Initialization | Checksum: 148c8710e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:23 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96355 ; free virtual = 147388

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a01dcd28

Time (s): cpu = 00:01:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96302 ; free virtual = 147335

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 866
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 19b84fdd4

Time (s): cpu = 00:01:33 ; elapsed = 00:00:31 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96303 ; free virtual = 147336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.492  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 165d3d0d4

Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96303 ; free virtual = 147336
Phase 4 Rip-up And Reroute | Checksum: 165d3d0d4

Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96303 ; free virtual = 147336

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 165d3d0d4

Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96303 ; free virtual = 147336

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 165d3d0d4

Time (s): cpu = 00:01:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96303 ; free virtual = 147336
Phase 5 Delay and Skew Optimization | Checksum: 165d3d0d4

Time (s): cpu = 00:01:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96303 ; free virtual = 147336

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23176fa37

Time (s): cpu = 00:01:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96303 ; free virtual = 147336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.577  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20eac92d7

Time (s): cpu = 00:01:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96303 ; free virtual = 147336
Phase 6 Post Hold Fix | Checksum: 20eac92d7

Time (s): cpu = 00:01:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96303 ; free virtual = 147336

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.43844 %
  Global Horizontal Routing Utilization  = 3.14501 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e67a74c3

Time (s): cpu = 00:01:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96303 ; free virtual = 147336

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e67a74c3

Time (s): cpu = 00:01:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96303 ; free virtual = 147336

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e4aa3f2d

Time (s): cpu = 00:01:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96303 ; free virtual = 147336

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.577  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e4aa3f2d

Time (s): cpu = 00:01:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96303 ; free virtual = 147336
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:43 ; elapsed = 00:00:36 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96304 ; free virtual = 147336

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96304 ; free virtual = 147336
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96247 ; free virtual = 147336
INFO: [Common 17-1381] The checkpoint '/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96287 ; free virtual = 147336
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2636.203 ; gain = 0.000 ; free physical = 96284 ; free virtual = 147333
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Mar 29 06:10:03 2018...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 995.965 ; gain = 0.000 ; free physical = 97404 ; free virtual = 148471
INFO: [Netlist 29-17] Analyzing 2300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/.Xil/Vivado-16138-acme1/dcp/top_early.xdc]
Finished Parsing XDC File [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/.Xil/Vivado-16138-acme1/dcp/top_early.xdc]
Parsing XDC File [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/.Xil/Vivado-16138-acme1/dcp/top.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.srcs/constrs_1/imports/test_low_freq_marion2018_up/user_const.xdc:165]
INFO: [Timing 38-2] Deriving generated clocks [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.srcs/constrs_1/imports/test_low_freq_marion2018_up/user_const.xdc:165]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2001.477 ; gain = 562.516 ; free physical = 96521 ; free virtual = 147653
Finished Parsing XDC File [/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/.Xil/Vivado-16138-acme1/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2045.547 ; gain = 44.070 ; free physical = 96476 ; free virtual = 147607
Restored from archive | CPU: 1.410000 secs | Memory: 34.558586 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2045.547 ; gain = 44.070 ; free physical = 96476 ; free virtual = 147607
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 162 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 162 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2045.547 ; gain = 1049.582 ; free physical = 96540 ; free virtual = 147608
Command: write_bitstream -force -no_partial_bitfile top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly0_0/twiddle_x0/coeff_gen/feedback_osc/cmult/imim/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly0_0/twiddle_x0/coeff_gen/feedback_osc/cmult/imim/op_mem_65_20_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly0_0/twiddle_x0/coeff_gen/feedback_osc/cmult/imre/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly0_0/twiddle_x0/coeff_gen/feedback_osc/cmult/imre/op_mem_65_20_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly0_0/twiddle_x0/coeff_gen/feedback_osc/cmult/reim/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly0_0/twiddle_x0/coeff_gen/feedback_osc/cmult/reim/op_mem_65_20_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly0_0/twiddle_x0/coeff_gen/feedback_osc/cmult/rere/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly0_0/twiddle_x0/coeff_gen/feedback_osc/cmult/rere/op_mem_65_20_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/cmult/imim/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/cmult/imim/op_mem_65_20_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/cmult/imre/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/cmult/imre/op_mem_65_20_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/cmult/reim/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/cmult/reim/op_mem_65_20_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/cmult/rere/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_0/twiddle_x0/coeff_gen/feedback_osc/cmult/rere/op_mem_65_20_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_1/twiddle_x0/coeff_gen/feedback_osc/cmult/imim/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_1/twiddle_x0/coeff_gen/feedback_osc/cmult/imim/op_mem_65_20_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_1/twiddle_x0/coeff_gen/feedback_osc/cmult/imre/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_1/twiddle_x0/coeff_gen/feedback_osc/cmult/imre/op_mem_65_20_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_1/twiddle_x0/coeff_gen/feedback_osc/cmult/reim/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_1/twiddle_x0/coeff_gen/feedback_osc/cmult/reim/op_mem_65_20_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_1/twiddle_x0/coeff_gen/feedback_osc/cmult/rere/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/fft_wideband_real/fft_direct/butterfly1_1/twiddle_x0/coeff_gen/feedback_osc/cmult/rere/op_mem_65_20_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_last_tap/mult/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in1_last_tap/mult/op_mem_65_20_reg[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol1_in2_last_tap/mult/op_mem_65_20_reg[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in1_last_tap/mult/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in1_last_tap/mult/op_mem_65_20_reg[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_last_tap/mult/op_mem_65_20_reg[1] input test_low_freq_marion2018_up_inst/test_low_freq_marion2018_up_struct/pfb_fir_real/pol2_in2_last_tap/mult/op_mem_65_20_reg[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[10] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][5]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[11] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][6]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[12] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][7]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[13] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][8]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[14] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][9]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[5] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][0]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[6] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][1]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[7] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][2]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[8] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][3]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[9] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][4]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/ENBWREN (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/WEBWE[0]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/WEBWE[0] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/WEBWE[0]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/WEBWE[1] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/WEBWE[0]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/RAM_reg/WEBWE[2] (net: adc16_wb_ram0/bram_inst/symmetric_ram.bram_inst/WEBWE[0]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[10] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][5]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[11] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][6]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[12] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][7]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[13] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][8]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[14] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][9]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg has an input control pin adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/RAM_reg/ADDRBWRADDR[9] (net: adc16_wb_ram1/bram_inst/symmetric_ram.bram_inst/s_snap_counter_reg[9][4]) which is driven by a register (test_low_freq_marion2018_up_snap_adc/s_snap_counter_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are test_low_freq_marion2018_up_snap_adc/frame_clk_in.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 38 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj/myproj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Mar 29 06:11:32 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 2530.184 ; gain = 484.637 ; free physical = 96071 ; free virtual = 147151
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top.hwdef
INFO: [Common 17-206] Exiting Vivado at Thu Mar 29 06:11:33 2018...
