=====
SETUP
2.110
16.470
18.580
u_z80/u_cz80/ir_2_s0
6.970
7.202
u_z80/u_cz80/n1321_s7
8.662
9.115
u_z80/u_cz80/n154_s15
9.777
10.230
u_z80/u_cz80/n154_s12
10.942
11.512
u_z80/ff_rd_s8
11.686
12.256
u_z80/ff_rd_s6
12.428
12.983
u_z80/ff_rd_s5
13.639
14.092
u_z80/ff_rd_s4
14.505
15.060
u_z80/ff_mreq_s3
15.756
16.326
u_z80/ff_mreq_s1
16.470
=====
SETUP
2.110
16.470
18.580
u_z80/u_cz80/ir_2_s0
6.970
7.202
u_z80/u_cz80/n1321_s7
8.662
9.115
u_z80/u_cz80/n154_s15
9.777
10.230
u_z80/u_cz80/n154_s12
10.942
11.512
u_z80/ff_rd_s8
11.686
12.256
u_z80/ff_rd_s6
12.428
12.983
u_z80/ff_rd_s5
13.639
14.092
u_z80/ff_rd_s4
14.505
15.060
u_z80/ff_rd_s3
15.756
16.326
u_z80/ff_rd_s1
16.470
=====
SETUP
2.141
16.440
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_2_s
14.369
14.740
u_z80/ff_dinst_2_s0
16.440
=====
SETUP
2.275
16.305
18.580
u_z80/u_cz80/ir_2_s0
6.970
7.202
u_z80/u_cz80/n1321_s7
8.662
9.115
u_z80/u_cz80/n154_s15
9.777
10.230
u_z80/u_cz80/n154_s12
10.942
11.512
u_z80/ff_rd_s8
11.686
12.256
u_z80/ff_rd_s6
12.428
12.983
u_z80/ff_rd_s5
13.639
14.092
u_z80/ff_rd_s4
14.505
15.060
u_z80/n283_s5
15.756
16.305
u_z80/ff_iorq_n_i_s4
16.305
=====
SETUP
2.353
16.227
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_7_s
14.346
14.717
u_z80/ff_dinst_7_s0
16.227
=====
SETUP
2.372
16.208
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_7_s
14.346
14.717
u_z80/ff_di_reg_7_s0
16.208
=====
SETUP
2.437
16.143
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_3_s
14.369
14.822
u_z80/ff_dinst_3_s0
16.143
=====
SETUP
2.485
16.095
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_6_s
14.489
14.942
u_z80/ff_dinst_6_s0
16.095
=====
SETUP
2.605
15.975
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_4_s
14.369
14.740
u_z80/ff_dinst_4_s0
15.975
=====
SETUP
2.727
15.853
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_2_s
14.369
14.740
u_z80/ff_di_reg_2_s0
15.853
=====
SETUP
2.738
15.842
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_1_s
14.369
14.822
u_z80/ff_di_reg_1_s0
15.842
=====
SETUP
2.801
15.779
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_3_s
14.369
14.822
u_z80/ff_di_reg_3_s0
15.779
=====
SETUP
2.830
15.750
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_0_s
14.318
14.689
u_z80/ff_di_reg_0_s0
15.750
=====
SETUP
2.850
15.730
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_1_s
14.369
14.822
u_z80/ff_dinst_1_s0
15.730
=====
SETUP
2.858
15.722
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_0_s
14.318
14.689
u_z80/ff_dinst_0_s0
15.722
=====
SETUP
2.933
15.647
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_5_s
14.369
14.740
u_z80/ff_dinst_5_s0
15.647
=====
SETUP
3.038
15.542
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_5_s
14.369
14.740
u_z80/ff_di_reg_5_s0
15.542
=====
SETUP
3.042
15.538
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_4_s
14.369
14.740
u_z80/ff_di_reg_4_s0
15.538
=====
SETUP
3.075
15.505
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/d_Z_6_s
14.489
14.942
u_z80/ff_di_reg_6_s0
15.505
=====
SETUP
3.522
15.059
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/n281_s3
14.489
15.059
u_z80/ff_rd_s1
15.059
=====
SETUP
4.243
14.337
18.580
u_z80/u_cz80/ir_0_s0
6.970
7.202
u_z80/u_cz80/n2626_s3
8.698
9.069
u_z80/u_cz80/u_mcode/incdec_16_Z[3]_2_s13
9.876
10.446
u_z80/n281_s15
10.448
11.018
u_z80/n281_s12
11.192
11.709
u_z80/n281_s8
12.365
12.914
u_z80/n281_s5
13.087
13.540
u_z80/n203_s3
13.966
14.337
u_z80/ff_wr_n_i_s1
14.337
=====
SETUP
4.747
25.472
30.219
u_z80/ff_rd_s1
18.615
18.847
u_z80/w_rd_n_i_s0
19.349
19.802
u_z80/d_Z_7_s4
20.220
20.673
u_z80/d_Z_7_s0
21.343
21.898
u_z80/d_Z_7_s
22.890
23.343
u_v9918/u_v9918_core/u_vdp_register/vdp_vram_rd_req_s3
24.567
25.116
u_v9918/u_v9918_core/u_vdp_register/vdp_vram_rd_req_s1
25.472
=====
SETUP
4.910
25.309
30.219
u_z80/ff_rd_s1
18.615
18.847
u_z80/w_rd_n_i_s0
19.349
19.802
u_z80/d_Z_7_s4
20.220
20.673
u_z80/d_Z_7_s0
21.343
21.898
u_z80/d_Z_7_s
22.890
23.343
u_v9918/u_v9918_core/u_vdp_register/vdpregwrpulse_s4
24.595
25.165
u_v9918/u_v9918_core/u_vdp_register/vdpregwrpulse_s0
25.309
=====
SETUP
5.059
25.160
30.219
u_z80/ff_iorq_n_i_s4
18.615
18.847
u_v9918/u_v9918_core/u_vdp_register/n34_s6
19.293
19.810
u_v9918/u_v9918_core/u_vdp_register/n1122_s3
21.158
21.713
u_v9918/u_v9918_core/u_vdp_register/n980_s2
22.371
22.888
u_v9918/u_v9918_core/u_vdp_register/n1014_s3
23.149
23.602
u_v9918/u_v9918_core/u_vdp_register/vdp_vram_address_cpu_13_s2
24.011
24.581
u_v9918/u_v9918_core/u_vdp_register/vdp_vram_address_cpu_12_s0
25.160
=====
SETUP
5.059
25.160
30.219
u_z80/ff_iorq_n_i_s4
18.615
18.847
u_v9918/u_v9918_core/u_vdp_register/n34_s6
19.293
19.810
u_v9918/u_v9918_core/u_vdp_register/n1122_s3
21.158
21.713
u_v9918/u_v9918_core/u_vdp_register/n980_s2
22.371
22.888
u_v9918/u_v9918_core/u_vdp_register/n1014_s3
23.149
23.602
u_v9918/u_v9918_core/u_vdp_register/vdp_vram_address_cpu_13_s2
24.011
24.581
u_v9918/u_v9918_core/u_vdp_register/vdp_vram_address_cpu_13_s0
25.160
=====
HOLD
0.060
6.411
6.351
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
6.210
6.411
u_vram/ff_ram_ff_ram_0_7_s
6.411
=====
HOLD
0.060
6.411
6.351
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
6.210
6.411
u_vram/ff_ram_ff_ram_0_6_s
6.411
=====
HOLD
0.060
6.411
6.351
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
6.210
6.411
u_vram/ff_ram_ff_ram_0_5_s
6.411
=====
HOLD
0.060
6.411
6.351
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
6.210
6.411
u_vram/ff_ram_ff_ram_0_4_s
6.411
=====
HOLD
0.060
6.411
6.351
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
6.210
6.411
u_vram/ff_ram_ff_ram_0_3_s
6.411
=====
HOLD
0.060
6.411
6.351
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
6.210
6.411
u_vram/ff_ram_ff_ram_0_2_s
6.411
=====
HOLD
0.060
6.411
6.351
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
6.210
6.411
u_vram/ff_ram_ff_ram_0_1_s
6.411
=====
HOLD
0.060
6.411
6.351
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
6.210
6.411
u_vram/ff_ram_ff_ram_0_0_s
6.411
=====
HOLD
0.060
6.411
6.351
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
6.210
6.411
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.411
=====
HOLD
0.060
6.411
6.351
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
6.210
6.411
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.411
=====
HOLD
0.060
6.411
6.351
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
6.210
6.411
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.411
=====
HOLD
0.060
6.411
6.351
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
6.210
6.411
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.411
=====
HOLD
0.074
6.533
6.459
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0
6.210
6.411
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.533
=====
HOLD
0.198
6.657
6.459
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
6.210
6.412
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.657
=====
HOLD
0.198
6.657
6.459
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0
6.210
6.412
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.657
=====
HOLD
0.202
6.661
6.459
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0
6.210
6.412
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.661
=====
HOLD
0.207
6.535
6.328
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_3_s0
6.210
6.412
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.535
=====
HOLD
0.213
6.672
6.459
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
6.210
6.412
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.672
=====
HOLD
0.213
6.672
6.459
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
6.210
6.412
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.672
=====
HOLD
0.213
6.672
6.459
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0
6.210
6.412
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.672
=====
HOLD
0.213
6.672
6.459
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0
6.210
6.412
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.672
=====
HOLD
0.213
6.672
6.459
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_0_s0
6.210
6.412
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.672
=====
HOLD
0.213
6.672
6.459
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_6_s0
6.210
6.412
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.672
=====
HOLD
0.213
6.672
6.459
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
6.210
6.412
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.672
=====
HOLD
0.213
6.672
6.459
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_4_s0
6.210
6.412
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.672
