<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="block_design_top_task3_0_0_synth_1" LaunchDir="C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.runs/block_design_top_task3_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_top_rst_ps7_0_100M_0_synth_1" LaunchDir="C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.runs/block_design_top_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="block_design_top_processing_system7_0_0_synth_1" LaunchDir="C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.runs/block_design_top_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="block_design_top_task3_0_0_synth_1"/>
		<Parent Id="block_design_top_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="block_design_top_processing_system7_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Jenny2/Documents/02Semester/FPGA_lab/task3/task3.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="block_design_top_task3_0_0_synth_1"/>
		<Parent Id="block_design_top_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="block_design_top_processing_system7_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

