 
****************************************
Report : timing
        -path short
        -delay min
        -max_paths 10000
        -sort_by slack
Design : fifo
Version: U-2022.12-SP7
Date   : Wed Dec  4 12:27:41 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: write_enable
              (input port clocked by clk)
  Endpoint: write_pointer_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_enable (in)                        0.02       0.07 r
  ...
  write_pointer_reg_3_/D (DFFRXLTS)        0.45       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  write_pointer_reg_3_/CK (DFFRXLTS)       0.00       0.01 r
  library hold time                       -0.04      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: write_enable
              (input port clocked by clk)
  Endpoint: write_pointer_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_enable (in)                        0.02       0.07 r
  ...
  write_pointer_reg_2_/D (DFFRXLTS)        0.46       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  write_pointer_reg_2_/CK (DFFRXLTS)       0.00       0.01 r
  library hold time                       -0.04      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_5__0_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_5__0_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_5__2_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_5__2_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_5__3_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_5__3_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_5__6_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_5__6_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_7__0_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_7__0_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_7__2_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_7__2_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_7__3_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_7__3_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_7__6_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_7__6_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_4__0_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_4__0_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_4__2_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_4__2_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_4__3_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_4__3_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_4__6_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_4__6_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_10__0_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_10__0_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_10__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_10__2_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_10__2_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_10__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_10__3_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_10__3_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_10__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_10__6_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_10__6_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_11__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_11__0_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_11__0_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_11__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_11__2_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_11__2_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_11__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_11__3_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_11__3_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_11__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_11__6_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_11__6_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_15__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_15__0_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_15__0_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_15__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_15__2_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_15__2_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_15__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_15__3_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_15__3_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_15__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_15__6_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_15__6_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_1__1_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_1__1_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_1__2_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_1__2_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_1__4_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_1__4_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_1__7_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_1__7_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_8__1_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_8__1_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_8__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_8__2_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_8__2_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_8__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_8__4_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_8__4_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_8__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_8__7_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_8__7_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_14__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_14__1_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_14__1_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_14__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_14__2_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_14__2_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_14__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_14__4_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_14__4_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_14__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_14__7_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_14__7_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_13__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_13__1_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_13__1_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_13__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_13__2_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_13__2_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_13__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_13__4_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_13__4_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_13__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_13__7_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_13__7_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_3__5_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_3__5_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_3__6_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_3__6_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_3__0_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_3__0_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_3__3_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_3__3_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_2__0_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_2__0_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_2__1_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_2__1_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_2__3_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_2__3_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_2__6_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_2__6_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_6__0_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_6__0_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_6__1_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_6__1_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_6__3_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_6__3_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_6__6_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_6__6_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_12__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_12__0_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_12__0_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_12__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_12__1_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_12__1_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_12__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_12__3_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_12__3_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_12__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_12__6_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_12__6_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_0__1_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_0__1_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_0__3_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_0__3_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_0__4_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_0__4_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_0__7_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_0__7_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_9__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_9__0_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_9__0_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_9__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_9__2_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_9__2_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_9__3_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_9__3_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_9__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_9__6_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_9__6_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_3__7_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_3__7_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_3__2_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_3__2_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_2__2_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_2__2_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_2__5_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_2__5_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_6__2_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_6__2_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_6__5_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_6__5_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_12__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_12__2_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_12__2_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_12__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_12__5_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_12__5_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_5__1_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_5__1_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_5__4_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_5__4_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_5__7_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_5__7_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_7__1_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_7__1_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_7__4_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_7__4_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_7__7_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_7__7_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_4__1_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_4__1_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_4__4_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_4__4_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_4__7_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_4__7_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_10__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_10__1_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_10__1_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_10__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_10__4_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_10__4_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_10__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_10__7_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_10__7_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_11__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_11__1_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_11__1_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_11__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_11__4_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_11__4_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_11__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_11__7_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_11__7_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_15__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_15__1_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_15__1_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_15__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_15__4_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_15__4_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_15__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_15__7_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_15__7_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_9__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_9__1_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_9__1_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_9__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_9__4_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_9__4_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_9__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_9__7_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_9__7_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[2]
              (input port clocked by clk)
  Endpoint: memory_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[2] (in)                       0.04       0.09 r
  ...
  memory_reg_0__2_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_0__2_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_0__5_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_0__5_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_0__0_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_0__0_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_1__0_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_1__0_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_1__5_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_1__5_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_8__0_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_8__0_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_8__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_8__5_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_8__5_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_14__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_14__0_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_14__0_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_14__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_14__5_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_14__5_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[0]
              (input port clocked by clk)
  Endpoint: memory_reg_13__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[0] (in)                       0.04       0.09 r
  ...
  memory_reg_13__0_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_13__0_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_13__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_13__5_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_13__5_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_1__3_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_1__3_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_1__6_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_1__6_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[1]
              (input port clocked by clk)
  Endpoint: memory_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[1] (in)                       0.04       0.09 r
  ...
  memory_reg_3__1_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_3__1_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_3__4_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_3__4_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_5__5_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_5__5_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_7__5_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_7__5_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_0__6_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_0__6_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_2__4_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_2__4_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_2__7_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_2__7_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_4__5_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_4__5_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_6__4_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_6__4_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_6__7_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_6__7_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_8__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_8__3_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_8__3_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_8__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_8__6_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_8__6_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_10__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_10__5_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_10__5_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[4]
              (input port clocked by clk)
  Endpoint: memory_reg_12__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[4] (in)                       0.04       0.09 r
  ...
  memory_reg_12__4_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_12__4_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[7]
              (input port clocked by clk)
  Endpoint: memory_reg_12__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[7] (in)                       0.04       0.09 r
  ...
  memory_reg_12__7_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_12__7_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_14__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_14__3_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_14__3_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_14__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_14__6_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_14__6_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_9__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_9__5_/D (DFFQX1TS)            0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_9__5_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_11__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_11__5_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_11__5_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[3]
              (input port clocked by clk)
  Endpoint: memory_reg_13__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[3] (in)                       0.04       0.09 r
  ...
  memory_reg_13__3_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_13__3_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[6]
              (input port clocked by clk)
  Endpoint: memory_reg_13__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[6] (in)                       0.04       0.09 r
  ...
  memory_reg_13__6_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_13__6_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_data[5]
              (input port clocked by clk)
  Endpoint: memory_reg_15__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_data[5] (in)                       0.04       0.09 r
  ...
  memory_reg_15__5_/D (DFFQX1TS)           0.40       0.50 r
  data arrival time                                   0.50

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  memory_reg_15__5_/CK (DFFQX1TS)          0.00       0.01 r
  library hold time                       -0.10      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.58


  Startpoint: write_enable
              (input port clocked by clk)
  Endpoint: write_pointer_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  write_enable (in)                        0.02       0.07 r
  ...
  write_pointer_reg_4_/D (DFFRXLTS)        0.48       0.55 f
  data arrival time                                   0.55

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  write_pointer_reg_4_/CK (DFFRXLTS)       0.00       0.01 r
  library hold time                       -0.05      -0.04
  data required time                                 -0.04
  -----------------------------------------------------------
  data required time                                 -0.04
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: read_enable
              (input port clocked by clk)
  Endpoint: read_pointer_gray_reg_4_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock clk (rise edge)                      0.00       0.00
  clock network delay (ideal)                0.00       0.00
  input external delay                       0.05       0.05 f
  read_enable (in)                           0.01       0.06 f
  ...
  read_pointer_gray_reg_4_/D (DFFRXLTS)      0.53       0.59 f
  data arrival time                                     0.59

  clock fast_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)                0.00       0.00
  clock uncertainty                          0.01       0.01
  read_pointer_gray_reg_4_/CK (DFFRXLTS)     0.00       0.01 r
  library hold time                         -0.04      -0.03
  data required time                                   -0.03
  -------------------------------------------------------------
  data required time                                   -0.03
  data arrival time                                    -0.59
  -------------------------------------------------------------
  slack (MET)                                           0.62


  Startpoint: read_enable
              (input port clocked by clk)
  Endpoint: read_pointer_reg_3_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  read_enable (in)                         0.02       0.07 r
  ...
  read_pointer_reg_3_/D (DFFRXLTS)         0.54       0.61 f
  data arrival time                                   0.61

  clock fast_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  read_pointer_reg_3_/CK (DFFRXLTS)        0.00       0.01 r
  library hold time                       -0.04      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.61
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: read_enable
              (input port clocked by clk)
  Endpoint: read_pointer_gray_reg_3_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock clk (rise edge)                      0.00       0.00
  clock network delay (ideal)                0.00       0.00
  input external delay                       0.05       0.05 r
  read_enable (in)                           0.02       0.07 r
  ...
  read_pointer_gray_reg_3_/D (DFFRXLTS)      0.55       0.62 f
  data arrival time                                     0.62

  clock fast_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)                0.00       0.00
  clock uncertainty                          0.01       0.01
  read_pointer_gray_reg_3_/CK (DFFRXLTS)     0.00       0.01 r
  library hold time                         -0.04      -0.03
  data required time                                   -0.03
  -------------------------------------------------------------
  data required time                                   -0.03
  data arrival time                                    -0.62
  -------------------------------------------------------------
  slack (MET)                                           0.65


  Startpoint: read_enable
              (input port clocked by clk)
  Endpoint: read_pointer_reg_2_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  read_enable (in)                         0.02       0.07 r
  ...
  read_pointer_reg_2_/D (DFFRXLTS)         0.55       0.62 f
  data arrival time                                   0.62

  clock fast_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  read_pointer_reg_2_/CK (DFFRXLTS)        0.00       0.01 r
  library hold time                       -0.04      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: read_reset (input port clocked by clk)
  Endpoint: read_data_reg_6_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  read_reset (in)                          0.03       0.08 f
  ...
  read_data_reg_6_/D (DFFQX1TS)            0.58       0.65 f
  data arrival time                                   0.65

  clock fast_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  read_data_reg_6_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: read_enable
              (input port clocked by clk)
  Endpoint: read_pointer_gray_reg_2_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock clk (rise edge)                      0.00       0.00
  clock network delay (ideal)                0.00       0.00
  input external delay                       0.05       0.05 r
  read_enable (in)                           0.02       0.07 r
  ...
  read_pointer_gray_reg_2_/D (DFFRXLTS)      0.55       0.62 f
  data arrival time                                     0.62

  clock fast_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)                0.00       0.00
  clock uncertainty                          0.01       0.01
  read_pointer_gray_reg_2_/CK (DFFRXLTS)     0.00       0.01 r
  library hold time                         -0.05      -0.04
  data required time                                   -0.04
  -------------------------------------------------------------
  data required time                                   -0.04
  data arrival time                                    -0.62
  -------------------------------------------------------------
  slack (MET)                                           0.66


  Startpoint: read_enable
              (input port clocked by clk)
  Endpoint: read_pointer_reg_0_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  read_enable (in)                         0.02       0.07 r
  ...
  read_pointer_reg_0_/D (DFFRXLTS)         0.56       0.63 f
  data arrival time                                   0.63

  clock fast_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  read_pointer_reg_0_/CK (DFFRXLTS)        0.00       0.01 r
  library hold time                       -0.05      -0.04
  data required time                                 -0.04
  -----------------------------------------------------------
  data required time                                 -0.04
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: read_enable
              (input port clocked by clk)
  Endpoint: read_pointer_reg_1_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  read_enable (in)                         0.02       0.07 r
  ...
  read_pointer_reg_1_/D (DFFRXLTS)         0.57       0.64 f
  data arrival time                                   0.64

  clock fast_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  read_pointer_reg_1_/CK (DFFRXLTS)        0.00       0.01 r
  library hold time                       -0.04      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.64
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: write_enable
              (input port clocked by clk)
  Endpoint: write_pointer_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  write_enable (in)                        0.01       0.06 f
  ...
  write_pointer_reg_1_/D (DFFRXLTS)        0.60       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  write_pointer_reg_1_/CK (DFFRXLTS)       0.00       0.01 r
  library hold time                       -0.04      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: write_enable
              (input port clocked by clk)
  Endpoint: write_pointer_gray_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock clk (rise edge)                       0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  input external delay                        0.05       0.05 f
  write_enable (in)                           0.01       0.06 f
  ...
  write_pointer_gray_reg_2_/D (DFFRXLTS)      0.61       0.67 f
  data arrival time                                      0.67

  clock clk (rise edge)                       0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  clock uncertainty                           0.01       0.01
  write_pointer_gray_reg_2_/CK (DFFRXLTS)     0.00       0.01 r
  library hold time                          -0.04      -0.03
  data required time                                    -0.03
  --------------------------------------------------------------
  data required time                                    -0.03
  data arrival time                                     -0.67
  --------------------------------------------------------------
  slack (MET)                                            0.70


  Startpoint: write_enable
              (input port clocked by clk)
  Endpoint: write_pointer_gray_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock clk (rise edge)                       0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  input external delay                        0.05       0.05 f
  write_enable (in)                           0.01       0.06 f
  ...
  write_pointer_gray_reg_0_/D (DFFRXLTS)      0.63       0.69 f
  data arrival time                                      0.69

  clock clk (rise edge)                       0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  clock uncertainty                           0.01       0.01
  write_pointer_gray_reg_0_/CK (DFFRXLTS)     0.00       0.01 r
  library hold time                          -0.04      -0.03
  data required time                                    -0.03
  --------------------------------------------------------------
  data required time                                    -0.03
  data arrival time                                     -0.69
  --------------------------------------------------------------
  slack (MET)                                            0.73


  Startpoint: write_enable
              (input port clocked by clk)
  Endpoint: write_pointer_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  write_enable (in)                        0.01       0.06 f
  ...
  write_pointer_reg_0_/D (DFFRXLTS)        0.64       0.70 f
  data arrival time                                   0.70

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  write_pointer_reg_0_/CK (DFFRXLTS)       0.00       0.01 r
  library hold time                       -0.04      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: read_enable
              (input port clocked by clk)
  Endpoint: read_pointer_gray_reg_1_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock clk (rise edge)                      0.00       0.00
  clock network delay (ideal)                0.00       0.00
  input external delay                       0.05       0.05 r
  read_enable (in)                           0.02       0.07 r
  ...
  read_pointer_gray_reg_1_/D (DFFRXLTS)      0.63       0.69 f
  data arrival time                                     0.69

  clock fast_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)                0.00       0.00
  clock uncertainty                          0.01       0.01
  read_pointer_gray_reg_1_/CK (DFFRXLTS)     0.00       0.01 r
  library hold time                         -0.05      -0.04
  data required time                                   -0.04
  -------------------------------------------------------------
  data required time                                   -0.04
  data arrival time                                    -0.69
  -------------------------------------------------------------
  slack (MET)                                           0.73


  Startpoint: read_enable
              (input port clocked by clk)
  Endpoint: read_pointer_reg_4_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  read_enable (in)                         0.02       0.07 r
  ...
  read_pointer_reg_4_/D (DFFRXLTS)         0.63       0.70 f
  data arrival time                                   0.70

  clock fast_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  read_pointer_reg_4_/CK (DFFRXLTS)        0.00       0.01 r
  library hold time                       -0.04      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.70
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: read_pointer_gray_reg_4_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_sync_w_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                             Incr       Path
  --------------------------------------------------------------------
  clock fast_clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  read_pointer_gray_reg_4_/CK (DFFRXLTS)            0.00   99840.00 r
  read_pointer_gray_reg_4_/Q (DFFRXLTS)             0.63   99840.63 r
  read_pointer_gray_sync_w_reg_4_/D (DFFQX1TS)      0.00   99840.63 r
  data arrival time                                        99840.63

  clock clk (rise edge)                         99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  clock uncertainty                                 0.01   99840.01
  read_pointer_gray_sync_w_reg_4_/CK (DFFQX1TS)     0.00   99840.01 r
  library hold time                                -0.11   99839.89
  data required time                                       99839.89
  --------------------------------------------------------------------
  data required time                                       99839.89
  data arrival time                                        -99840.63
  --------------------------------------------------------------------
  slack (MET)                                                  0.74


  Startpoint: read_pointer_gray_reg_3_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_sync_w_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                             Incr       Path
  --------------------------------------------------------------------
  clock fast_clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  read_pointer_gray_reg_3_/CK (DFFRXLTS)            0.00   99840.00 r
  read_pointer_gray_reg_3_/Q (DFFRXLTS)             0.63   99840.63 r
  read_pointer_gray_sync_w_reg_3_/D (DFFQX1TS)      0.00   99840.63 r
  data arrival time                                        99840.63

  clock clk (rise edge)                         99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  clock uncertainty                                 0.01   99840.01
  read_pointer_gray_sync_w_reg_3_/CK (DFFQX1TS)     0.00   99840.01 r
  library hold time                                -0.11   99839.89
  data required time                                       99839.89
  --------------------------------------------------------------------
  data required time                                       99839.89
  data arrival time                                        -99840.63
  --------------------------------------------------------------------
  slack (MET)                                                  0.74


  Startpoint: read_pointer_gray_reg_2_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_sync_w_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                             Incr       Path
  --------------------------------------------------------------------
  clock fast_clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  read_pointer_gray_reg_2_/CK (DFFRXLTS)            0.00   99840.00 r
  read_pointer_gray_reg_2_/Q (DFFRXLTS)             0.63   99840.63 r
  read_pointer_gray_sync_w_reg_2_/D (DFFQX1TS)      0.00   99840.63 r
  data arrival time                                        99840.63

  clock clk (rise edge)                         99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  clock uncertainty                                 0.01   99840.01
  read_pointer_gray_sync_w_reg_2_/CK (DFFQX1TS)     0.00   99840.01 r
  library hold time                                -0.11   99839.89
  data required time                                       99839.89
  --------------------------------------------------------------------
  data required time                                       99839.89
  data arrival time                                        -99840.63
  --------------------------------------------------------------------
  slack (MET)                                                  0.74


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_sync_r_reg_1_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                              Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)            0.00       0.00 r
  write_pointer_gray_reg_1_/Q (DFFRXLTS)             0.64       0.64 r
  write_pointer_gray_sync_r_reg_1_/D (DFFQX1TS)      0.00       0.64 r
  data arrival time                                             0.64

  clock fast_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  0.01       0.01
  write_pointer_gray_sync_r_reg_1_/CK (DFFQX1TS)     0.00       0.01 r
  library hold time                                 -0.11      -0.10
  data required time                                           -0.10
  ---------------------------------------------------------------------
  data required time                                           -0.10
  data arrival time                                            -0.64
  ---------------------------------------------------------------------
  slack (MET)                                                   0.74


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_sync_w_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                             Incr       Path
  --------------------------------------------------------------------
  clock fast_clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)            0.00   99840.00 r
  read_pointer_gray_reg_1_/Q (DFFRXLTS)             0.63   99840.63 r
  read_pointer_gray_sync_w_reg_1_/D (DFFQX1TS)      0.00   99840.63 r
  data arrival time                                        99840.63

  clock clk (rise edge)                         99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  clock uncertainty                                 0.01   99840.01
  read_pointer_gray_sync_w_reg_1_/CK (DFFQX1TS)     0.00   99840.01 r
  library hold time                                -0.11   99839.89
  data required time                                       99839.89
  --------------------------------------------------------------------
  data required time                                       99839.89
  data arrival time                                        -99840.63
  --------------------------------------------------------------------
  slack (MET)                                                  0.74


  Startpoint: write_pointer_gray_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_sync_r_reg_0_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                              Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  write_pointer_gray_reg_0_/CK (DFFRXLTS)            0.00       0.00 r
  write_pointer_gray_reg_0_/Q (DFFRXLTS)             0.64       0.64 r
  write_pointer_gray_sync_r_reg_0_/D (DFFQX1TS)      0.00       0.64 r
  data arrival time                                             0.64

  clock fast_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  0.01       0.01
  write_pointer_gray_sync_r_reg_0_/CK (DFFQX1TS)     0.00       0.01 r
  library hold time                                 -0.11      -0.10
  data required time                                           -0.10
  ---------------------------------------------------------------------
  data required time                                           -0.10
  data arrival time                                            -0.64
  ---------------------------------------------------------------------
  slack (MET)                                                   0.74


  Startpoint: write_enable
              (input port clocked by clk)
  Endpoint: write_pointer_gray_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock clk (rise edge)                       0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  input external delay                        0.05       0.05 f
  write_enable (in)                           0.01       0.06 f
  ...
  write_pointer_gray_reg_1_/D (DFFRXLTS)      0.66       0.72 f
  data arrival time                                      0.72

  clock clk (rise edge)                       0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  clock uncertainty                           0.01       0.01
  write_pointer_gray_reg_1_/CK (DFFRXLTS)     0.00       0.01 r
  library hold time                          -0.05      -0.04
  data required time                                    -0.04
  --------------------------------------------------------------
  data required time                                    -0.04
  data arrival time                                     -0.72
  --------------------------------------------------------------
  slack (MET)                                            0.76


  Startpoint: write_enable
              (input port clocked by clk)
  Endpoint: write_pointer_gray_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock clk (rise edge)                       0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  input external delay                        0.05       0.05 f
  write_enable (in)                           0.01       0.06 f
  ...
  write_pointer_gray_reg_4_/D (DFFRXLTS)      0.68       0.74 f
  data arrival time                                      0.74

  clock clk (rise edge)                       0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  clock uncertainty                           0.01       0.01
  write_pointer_gray_reg_4_/CK (DFFRXLTS)     0.00       0.01 r
  library hold time                          -0.04      -0.03
  data required time                                    -0.03
  --------------------------------------------------------------
  data required time                                    -0.03
  data arrival time                                     -0.74
  --------------------------------------------------------------
  slack (MET)                                            0.77


  Startpoint: write_pointer_gray_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_sync_r_reg_2_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                              Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  write_pointer_gray_reg_2_/CK (DFFRXLTS)            0.00       0.00 r
  write_pointer_gray_reg_2_/Q (DFFRXLTS)             0.78       0.78 f
  write_pointer_gray_sync_r_reg_2_/D (DFFQX1TS)      0.00       0.78 f
  data arrival time                                             0.78

  clock fast_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  0.01       0.01
  write_pointer_gray_sync_r_reg_2_/CK (DFFQX1TS)     0.00       0.01 r
  library hold time                                 -0.05      -0.04
  data required time                                           -0.04
  ---------------------------------------------------------------------
  data required time                                           -0.04
  data arrival time                                            -0.78
  ---------------------------------------------------------------------
  slack (MET)                                                   0.81


  Startpoint: read_reset (input port clocked by clk)
  Endpoint: read_data_reg_1_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  read_reset (in)                          0.03       0.08 f
  ...
  read_data_reg_1_/D (DFFQX1TS)            0.75       0.83 f
  data arrival time                                   0.83

  clock fast_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  read_data_reg_1_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: read_reset (input port clocked by clk)
  Endpoint: read_data_reg_4_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  read_reset (in)                          0.03       0.08 f
  ...
  read_data_reg_4_/D (DFFQX1TS)            0.75       0.83 f
  data arrival time                                   0.83

  clock fast_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  read_data_reg_4_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: read_reset (input port clocked by clk)
  Endpoint: read_data_reg_7_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  read_reset (in)                          0.03       0.08 f
  ...
  read_data_reg_7_/D (DFFQX1TS)            0.75       0.83 f
  data arrival time                                   0.83

  clock fast_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  read_data_reg_7_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: read_reset (input port clocked by clk)
  Endpoint: read_data_reg_0_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  read_reset (in)                          0.03       0.08 f
  ...
  read_data_reg_0_/D (DFFQX1TS)            0.75       0.83 f
  data arrival time                                   0.83

  clock fast_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  read_data_reg_0_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: read_reset (input port clocked by clk)
  Endpoint: read_data_reg_2_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  read_reset (in)                          0.03       0.08 f
  ...
  read_data_reg_2_/D (DFFQX1TS)            0.75       0.83 f
  data arrival time                                   0.83

  clock fast_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  read_data_reg_2_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: read_reset (input port clocked by clk)
  Endpoint: read_data_reg_3_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  read_reset (in)                          0.03       0.08 f
  ...
  read_data_reg_3_/D (DFFQX1TS)            0.75       0.83 f
  data arrival time                                   0.83

  clock fast_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  read_data_reg_3_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: read_reset (input port clocked by clk)
  Endpoint: read_data_reg_5_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  read_reset (in)                          0.03       0.08 f
  ...
  read_data_reg_5_/D (DFFQX1TS)            0.75       0.83 f
  data arrival time                                   0.83

  clock fast_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.01       0.01
  read_data_reg_5_/CK (DFFQX1TS)           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: read_enable
              (input port clocked by clk)
  Endpoint: read_pointer_gray_reg_0_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                      Incr       Path
  -------------------------------------------------------------
  clock clk (rise edge)                      0.00       0.00
  clock network delay (ideal)                0.00       0.00
  input external delay                       0.05       0.05 r
  read_enable (in)                           0.02       0.07 r
  ...
  read_pointer_gray_reg_0_/D (DFFRXLTS)      0.73       0.79 f
  data arrival time                                     0.79

  clock fast_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)                0.00       0.00
  clock uncertainty                          0.01       0.01
  read_pointer_gray_reg_0_/CK (DFFRXLTS)     0.00       0.01 r
  library hold time                         -0.05      -0.04
  data required time                                   -0.04
  -------------------------------------------------------------
  data required time                                   -0.04
  data arrival time                                    -0.79
  -------------------------------------------------------------
  slack (MET)                                           0.84


  Startpoint: write_enable
              (input port clocked by clk)
  Endpoint: write_pointer_gray_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock clk (rise edge)                       0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  input external delay                        0.05       0.05 r
  write_enable (in)                           0.02       0.07 r
  ...
  write_pointer_gray_reg_3_/D (DFFRXLTS)      0.75       0.82 f
  data arrival time                                      0.82

  clock clk (rise edge)                       0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  clock uncertainty                           0.01       0.01
  write_pointer_gray_reg_3_/CK (DFFRXLTS)     0.00       0.01 r
  library hold time                          -0.04      -0.03
  data required time                                    -0.03
  --------------------------------------------------------------
  data required time                                    -0.03
  data arrival time                                     -0.82
  --------------------------------------------------------------
  slack (MET)                                            0.85


  Startpoint: write_pointer_gray_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_sync_r_reg_3_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                              Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  write_pointer_gray_reg_3_/CK (DFFRXLTS)            0.00       0.00 r
  write_pointer_gray_reg_3_/Q (DFFRXLTS)             0.81       0.81 f
  write_pointer_gray_sync_r_reg_3_/D (DFFQX1TS)      0.00       0.81 f
  data arrival time                                             0.81

  clock fast_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  0.01       0.01
  write_pointer_gray_sync_r_reg_3_/CK (DFFQX1TS)     0.00       0.01 r
  library hold time                                 -0.06      -0.05
  data required time                                           -0.05
  ---------------------------------------------------------------------
  data required time                                           -0.05
  data arrival time                                            -0.81
  ---------------------------------------------------------------------
  slack (MET)                                                   0.86


  Startpoint: read_pointer_gray_reg_0_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_sync_w_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                             Incr       Path
  --------------------------------------------------------------------
  clock fast_clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  read_pointer_gray_reg_0_/CK (DFFRXLTS)            0.00   99840.00 r
  read_pointer_gray_reg_0_/Q (DFFRXLTS)             0.82   99840.82 f
  read_pointer_gray_sync_w_reg_0_/D (DFFQX1TS)      0.00   99840.82 f
  data arrival time                                        99840.82

  clock clk (rise edge)                         99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  clock uncertainty                                 0.01   99840.01
  read_pointer_gray_sync_w_reg_0_/CK (DFFQX1TS)     0.00   99840.01 r
  library hold time                                -0.06   99839.95
  data required time                                       99839.95
  --------------------------------------------------------------------
  data required time                                       99839.95
  data arrival time                                        -99840.82
  --------------------------------------------------------------------
  slack (MET)                                                  0.87


  Startpoint: write_pointer_gray_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_sync_r_reg_4_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: min

  Point                                              Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  write_pointer_gray_reg_4_/CK (DFFRXLTS)            0.00       0.00 r
  write_pointer_gray_reg_4_/Q (DFFRXLTS)             0.84       0.84 f
  write_pointer_gray_sync_r_reg_4_/D (DFFQX1TS)      0.00       0.84 f
  data arrival time                                             0.84

  clock fast_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  0.01       0.01
  write_pointer_gray_sync_r_reg_4_/CK (DFFQX1TS)     0.00       0.01 r
  library hold time                                 -0.07      -0.06
  data required time                                           -0.06
  ---------------------------------------------------------------------
  data required time                                           -0.06
  data arrival time                                            -0.84
  ---------------------------------------------------------------------
  slack (MET)                                                   0.90


  Startpoint: write_pointer_gray_sync_r_reg_3_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: empty_flag (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                               Incr       Path
  ----------------------------------------------------------------------
  clock fast_clk (rise edge)                      99840.00   99840.00
  clock network delay (ideal)                         0.00   99840.00
  write_pointer_gray_sync_r_reg_3_/CK (DFFQX1TS)      0.00   99840.00 r
  write_pointer_gray_sync_r_reg_3_/Q (DFFQX1TS)       0.62   99840.62 r
  ...
  empty_flag (out)                                    0.35   99840.98 f
  data arrival time                                          99840.98

  clock clk (rise edge)                           99840.00   99840.00
  clock network delay (ideal)                         0.00   99840.00
  clock uncertainty                                   0.01   99840.01
  output external delay                              -0.05   99839.96
  data required time                                         99839.96
  ----------------------------------------------------------------------
  data required time                                         99839.96
  data arrival time                                          -99840.98
  ----------------------------------------------------------------------
  slack (MET)                                                    1.02


  Startpoint: read_pointer_gray_sync_w_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: full_flag (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                              Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  read_pointer_gray_sync_w_reg_0_/CK (DFFQX1TS)      0.00       0.00 r
  read_pointer_gray_sync_w_reg_0_/Q (DFFQX1TS)       0.62       0.62 r
  ...
  full_flag (out)                                    0.35       0.97 f
  data arrival time                                             0.97

  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.05      -0.04
  data required time                                           -0.04
  ---------------------------------------------------------------------
  data required time                                           -0.04
  data arrival time                                            -0.97
  ---------------------------------------------------------------------
  slack (MET)                                                   1.01


  Startpoint: read_data_reg_7_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  read_data_reg_7_/CK (DFFQX1TS)           0.00   99840.00 r
  read_data_reg_7_/Q (DFFQX1TS)            0.98   99840.98 f
  read_data[7] (out)                       0.00   99840.98 f
  data arrival time                               99840.98

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                        0.01   99840.01
  output external delay                   -0.05   99839.96
  data required time                              99839.96
  -----------------------------------------------------------
  data required time                              99839.96
  data arrival time                               -99840.98
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: read_data_reg_6_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  read_data_reg_6_/CK (DFFQX1TS)           0.00   99840.00 r
  read_data_reg_6_/Q (DFFQX1TS)            0.98   99840.98 f
  read_data[6] (out)                       0.00   99840.98 f
  data arrival time                               99840.98

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                        0.01   99840.01
  output external delay                   -0.05   99839.96
  data required time                              99839.96
  -----------------------------------------------------------
  data required time                              99839.96
  data arrival time                               -99840.98
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: read_data_reg_5_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  read_data_reg_5_/CK (DFFQX1TS)           0.00   99840.00 r
  read_data_reg_5_/Q (DFFQX1TS)            0.98   99840.98 f
  read_data[5] (out)                       0.00   99840.98 f
  data arrival time                               99840.98

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                        0.01   99840.01
  output external delay                   -0.05   99839.96
  data required time                              99839.96
  -----------------------------------------------------------
  data required time                              99839.96
  data arrival time                               -99840.98
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: read_data_reg_4_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  read_data_reg_4_/CK (DFFQX1TS)           0.00   99840.00 r
  read_data_reg_4_/Q (DFFQX1TS)            0.98   99840.98 f
  read_data[4] (out)                       0.00   99840.98 f
  data arrival time                               99840.98

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                        0.01   99840.01
  output external delay                   -0.05   99839.96
  data required time                              99839.96
  -----------------------------------------------------------
  data required time                              99839.96
  data arrival time                               -99840.98
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: read_data_reg_3_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  read_data_reg_3_/CK (DFFQX1TS)           0.00   99840.00 r
  read_data_reg_3_/Q (DFFQX1TS)            0.98   99840.98 f
  read_data[3] (out)                       0.00   99840.98 f
  data arrival time                               99840.98

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                        0.01   99840.01
  output external delay                   -0.05   99839.96
  data required time                              99839.96
  -----------------------------------------------------------
  data required time                              99839.96
  data arrival time                               -99840.98
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: read_data_reg_2_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  read_data_reg_2_/CK (DFFQX1TS)           0.00   99840.00 r
  read_data_reg_2_/Q (DFFQX1TS)            0.98   99840.98 f
  read_data[2] (out)                       0.00   99840.98 f
  data arrival time                               99840.98

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                        0.01   99840.01
  output external delay                   -0.05   99839.96
  data required time                              99839.96
  -----------------------------------------------------------
  data required time                              99839.96
  data arrival time                               -99840.98
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: read_data_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  read_data_reg_1_/CK (DFFQX1TS)           0.00   99840.00 r
  read_data_reg_1_/Q (DFFQX1TS)            0.98   99840.98 f
  read_data[1] (out)                       0.00   99840.98 f
  data arrival time                               99840.98

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                        0.01   99840.01
  output external delay                   -0.05   99839.96
  data required time                              99839.96
  -----------------------------------------------------------
  data required time                              99839.96
  data arrival time                               -99840.98
  -----------------------------------------------------------
  slack (MET)                                         1.02


  Startpoint: read_data_reg_0_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  read_data_reg_0_/CK (DFFQX1TS)           0.00   99840.00 r
  read_data_reg_0_/Q (DFFQX1TS)            0.98   99840.98 f
  read_data[0] (out)                       0.00   99840.98 f
  data arrival time                               99840.98

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                        0.01   99840.01
  output external delay                   -0.05   99839.96
  data required time                              99839.96
  -----------------------------------------------------------
  data required time                              99839.96
  data arrival time                               -99840.98
  -----------------------------------------------------------
  slack (MET)                                         1.02


1
