
*** Running vivado
    with args -log matmult_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source matmult_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source matmult_top.tcl -notrace
Command: synth_design -top matmult_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21592
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1009.754 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matmult_top' [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.srcs/sources_1/imports/src_4a/matmult_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'Input_RAM_A' [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.runs/synth_1/.Xil/Vivado-15400-LAPTOP-07PLPR0K/realtime/Input_RAM_A_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Input_RAM_A' (1#1) [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.runs/synth_1/.Xil/Vivado-15400-LAPTOP-07PLPR0K/realtime/Input_RAM_A_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Input_RAM_B' [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.runs/synth_1/.Xil/Vivado-15400-LAPTOP-07PLPR0K/realtime/Input_RAM_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Input_RAM_B' (2#1) [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.runs/synth_1/.Xil/Vivado-15400-LAPTOP-07PLPR0K/realtime/Input_RAM_B_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Output_RAM' [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.runs/synth_1/.Xil/Vivado-15400-LAPTOP-07PLPR0K/realtime/Output_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Output_RAM' (3#1) [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.runs/synth_1/.Xil/Vivado-15400-LAPTOP-07PLPR0K/realtime/Output_RAM_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (5) of module 'Output_RAM' [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.srcs/sources_1/imports/src_4a/matmult_top.v:49]
INFO: [Synth 8-6157] synthesizing module 'matmult_kernel' [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.srcs/sources_1/imports/src_4a/matmult_kernel.v:2]
INFO: [Synth 8-6155] done synthesizing module 'matmult_kernel' (4#1) [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.srcs/sources_1/imports/src_4a/matmult_kernel.v:2]
INFO: [Synth 8-6155] done synthesizing module 'matmult_top' (5#1) [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.srcs/sources_1/imports/src_4a/matmult_top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1009.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1009.754 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1009.754 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1009.754 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[0].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[0].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[1].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[1].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[2].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[2].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[3].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[3].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[4].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[4].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[5].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[5].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[6].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[6].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[7].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[7].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[8].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[8].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[9].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[9].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[10].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[10].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[11].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[11].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[12].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[12].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[13].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[13].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[14].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[14].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[15].B_row'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_B/Input_RAM_B/blk_mem_gen_1_in_context.xdc] for cell 'B_ram[15].B_row'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[0].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[0].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[1].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[1].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[2].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[2].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[3].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[3].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[4].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[4].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[5].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[5].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[6].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[6].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[7].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[7].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[8].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[8].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[9].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[9].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[10].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[10].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[11].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[11].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[12].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[12].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[13].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[13].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[14].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[14].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[15].A_column'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Input_RAM_A/Input_RAM_A/blk_mem_gen_0_in_context.xdc] for cell 'A_ram[15].A_column'
Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Output_RAM/Output_RAM/Output_RAM_in_context.xdc] for cell 'C_ram'
Finished Parsing XDC File [d:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.gen/sources_1/ip/Output_RAM/Output_RAM/Output_RAM_in_context.xdc] for cell 'C_ram'
Parsing XDC File [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.srcs/constrs_1/imports/src_4a/constraint.xdc]
Finished Parsing XDC File [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.srcs/constrs_1/imports/src_4a/constraint.xdc]
Parsing XDC File [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1009.855 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[0].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[10].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[11].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[12].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[13].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[14].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[15].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[1].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[2].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[3].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[4].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[5].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[6].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[7].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[8].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'A_ram[9].A_column' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[0].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[10].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[11].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[12].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[13].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[14].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[15].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[1].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[2].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[3].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[4].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[5].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[6].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[7].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[8].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'B_ram[9].B_row' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'C_ram' at clock pin 'clka' is different from the actual clock period '7.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1021.484 ; gain = 11.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1021.484 ; gain = 11.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[0].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[10].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[11].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[12].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[13].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[14].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[15].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[1].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[2].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[3].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[4].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[5].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[6].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[7].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[8].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \B_ram[9].B_row . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[0].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[10].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[11].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[12].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[13].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[14].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[15].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[1].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[2].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[3].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[4].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[5].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[6].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[7].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[8].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for \A_ram[9].A_column . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for C_ram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1021.484 ; gain = 11.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1021.484 ; gain = 11.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mmkernel/reg_state_1_reg[14], operation Mode is: (A*B)'.
DSP Report: register mmkernel/reg_state_1_reg[14] is absorbed into DSP mmkernel/reg_state_1_reg[14].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_1_reg[14].
DSP Report: Generating DSP mmkernel/reg_state_2_reg[7], operation Mode is: (PCIN+(A*B)')'.
DSP Report: register mmkernel/reg_state_2_reg[7] is absorbed into DSP mmkernel/reg_state_2_reg[7].
DSP Report: register mmkernel/reg_state_1_reg[15] is absorbed into DSP mmkernel/reg_state_2_reg[7].
DSP Report: operator mmkernel/p_13_out is absorbed into DSP mmkernel/reg_state_2_reg[7].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_2_reg[7].
DSP Report: Generating DSP mmkernel/reg_state_1_reg[12], operation Mode is: (A*B)'.
DSP Report: register mmkernel/reg_state_1_reg[12] is absorbed into DSP mmkernel/reg_state_1_reg[12].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_1_reg[12].
DSP Report: Generating DSP mmkernel/reg_state_2_reg[6], operation Mode is: (PCIN+(A*B)')'.
DSP Report: register mmkernel/reg_state_2_reg[6] is absorbed into DSP mmkernel/reg_state_2_reg[6].
DSP Report: register mmkernel/reg_state_1_reg[13] is absorbed into DSP mmkernel/reg_state_2_reg[6].
DSP Report: operator mmkernel/p_12_out is absorbed into DSP mmkernel/reg_state_2_reg[6].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_2_reg[6].
DSP Report: Generating DSP mmkernel/reg_state_3_reg[3], operation Mode is: (PCIN+A:B)'.
DSP Report: register mmkernel/reg_state_3_reg[3] is absorbed into DSP mmkernel/reg_state_3_reg[3].
DSP Report: operator mmkernel/p_5_out is absorbed into DSP mmkernel/reg_state_3_reg[3].
DSP Report: Generating DSP mmkernel/reg_state_1_reg[10], operation Mode is: (A*B)'.
DSP Report: register mmkernel/reg_state_1_reg[10] is absorbed into DSP mmkernel/reg_state_1_reg[10].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_1_reg[10].
DSP Report: Generating DSP mmkernel/reg_state_2_reg[5], operation Mode is: (PCIN+(A*B)')'.
DSP Report: register mmkernel/reg_state_2_reg[5] is absorbed into DSP mmkernel/reg_state_2_reg[5].
DSP Report: register mmkernel/reg_state_1_reg[11] is absorbed into DSP mmkernel/reg_state_2_reg[5].
DSP Report: operator mmkernel/p_11_out is absorbed into DSP mmkernel/reg_state_2_reg[5].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_2_reg[5].
DSP Report: Generating DSP mmkernel/reg_state_1_reg[8], operation Mode is: (A*B)'.
DSP Report: register mmkernel/reg_state_1_reg[8] is absorbed into DSP mmkernel/reg_state_1_reg[8].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_1_reg[8].
DSP Report: Generating DSP mmkernel/reg_state_2_reg[4], operation Mode is: (PCIN+(A*B)')'.
DSP Report: register mmkernel/reg_state_2_reg[4] is absorbed into DSP mmkernel/reg_state_2_reg[4].
DSP Report: register mmkernel/reg_state_1_reg[9] is absorbed into DSP mmkernel/reg_state_2_reg[4].
DSP Report: operator mmkernel/p_10_out is absorbed into DSP mmkernel/reg_state_2_reg[4].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_2_reg[4].
DSP Report: Generating DSP mmkernel/reg_state_3_reg[2], operation Mode is: (PCIN+A:B)'.
DSP Report: register mmkernel/reg_state_3_reg[2] is absorbed into DSP mmkernel/reg_state_3_reg[2].
DSP Report: operator mmkernel/p_4_out is absorbed into DSP mmkernel/reg_state_3_reg[2].
DSP Report: Generating DSP mmkernel/reg_state_4_reg[1], operation Mode is: (PCIN+A:B)'.
DSP Report: register mmkernel/reg_state_4_reg[1] is absorbed into DSP mmkernel/reg_state_4_reg[1].
DSP Report: operator mmkernel/p_1_out is absorbed into DSP mmkernel/reg_state_4_reg[1].
DSP Report: Generating DSP mmkernel/reg_state_1_reg[6], operation Mode is: (A*B)'.
DSP Report: register mmkernel/reg_state_1_reg[6] is absorbed into DSP mmkernel/reg_state_1_reg[6].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_1_reg[6].
DSP Report: Generating DSP mmkernel/reg_state_2_reg[3], operation Mode is: (PCIN+(A*B)')'.
DSP Report: register mmkernel/reg_state_2_reg[3] is absorbed into DSP mmkernel/reg_state_2_reg[3].
DSP Report: register mmkernel/reg_state_1_reg[7] is absorbed into DSP mmkernel/reg_state_2_reg[3].
DSP Report: operator mmkernel/p_9_out is absorbed into DSP mmkernel/reg_state_2_reg[3].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_2_reg[3].
DSP Report: Generating DSP mmkernel/reg_state_1_reg[4], operation Mode is: (A*B)'.
DSP Report: register mmkernel/reg_state_1_reg[4] is absorbed into DSP mmkernel/reg_state_1_reg[4].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_1_reg[4].
DSP Report: Generating DSP mmkernel/reg_state_2_reg[2], operation Mode is: (PCIN+(A*B)')'.
DSP Report: register mmkernel/reg_state_2_reg[2] is absorbed into DSP mmkernel/reg_state_2_reg[2].
DSP Report: register mmkernel/reg_state_1_reg[5] is absorbed into DSP mmkernel/reg_state_2_reg[2].
DSP Report: operator mmkernel/p_8_out is absorbed into DSP mmkernel/reg_state_2_reg[2].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_2_reg[2].
DSP Report: Generating DSP mmkernel/reg_state_3_reg[1], operation Mode is: (PCIN+A:B)'.
DSP Report: register mmkernel/reg_state_3_reg[1] is absorbed into DSP mmkernel/reg_state_3_reg[1].
DSP Report: operator mmkernel/p_3_out is absorbed into DSP mmkernel/reg_state_3_reg[1].
DSP Report: Generating DSP mmkernel/reg_state_1_reg[2], operation Mode is: (A*B)'.
DSP Report: register mmkernel/reg_state_1_reg[2] is absorbed into DSP mmkernel/reg_state_1_reg[2].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_1_reg[2].
DSP Report: Generating DSP mmkernel/reg_state_2_reg[1], operation Mode is: (PCIN+(A*B)')'.
DSP Report: register mmkernel/reg_state_2_reg[1] is absorbed into DSP mmkernel/reg_state_2_reg[1].
DSP Report: register mmkernel/reg_state_1_reg[3] is absorbed into DSP mmkernel/reg_state_2_reg[1].
DSP Report: operator mmkernel/p_7_out is absorbed into DSP mmkernel/reg_state_2_reg[1].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_2_reg[1].
DSP Report: Generating DSP mmkernel/reg_state_1_reg[0], operation Mode is: (A*B)'.
DSP Report: register mmkernel/reg_state_1_reg[0] is absorbed into DSP mmkernel/reg_state_1_reg[0].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_1_reg[0].
DSP Report: Generating DSP mmkernel/reg_state_2_reg[0], operation Mode is: (PCIN+(A*B)')'.
DSP Report: register mmkernel/reg_state_2_reg[0] is absorbed into DSP mmkernel/reg_state_2_reg[0].
DSP Report: register mmkernel/reg_state_1_reg[1] is absorbed into DSP mmkernel/reg_state_2_reg[0].
DSP Report: operator mmkernel/p_6_out is absorbed into DSP mmkernel/reg_state_2_reg[0].
DSP Report: operator p_0_out is absorbed into DSP mmkernel/reg_state_2_reg[0].
DSP Report: Generating DSP mmkernel/reg_state_3_reg[0], operation Mode is: (PCIN+A:B)'.
DSP Report: register mmkernel/reg_state_3_reg[0] is absorbed into DSP mmkernel/reg_state_3_reg[0].
DSP Report: operator mmkernel/p_2_out is absorbed into DSP mmkernel/reg_state_3_reg[0].
DSP Report: Generating DSP mmkernel/reg_state_4_reg[0], operation Mode is: (PCIN+A:B)'.
DSP Report: register mmkernel/reg_state_4_reg[0] is absorbed into DSP mmkernel/reg_state_4_reg[0].
DSP Report: operator mmkernel/p_0_out is absorbed into DSP mmkernel/reg_state_4_reg[0].
DSP Report: Generating DSP mmkernel/reg_state_5_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register mmkernel/reg_state_5_reg is absorbed into DSP mmkernel/reg_state_5_reg.
DSP Report: operator mmkernel/reg_state_50 is absorbed into DSP mmkernel/reg_state_5_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1021.484 ; gain = 11.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matmult_kernel | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult_kernel | (PCIN+(A*B)')' | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|matmult_kernel | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult_kernel | (PCIN+(A*B)')' | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|matmult_kernel | (PCIN+A:B)'    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmult_kernel | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult_kernel | (PCIN+(A*B)')' | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|matmult_kernel | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult_kernel | (PCIN+(A*B)')' | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|matmult_kernel | (PCIN+A:B)'    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmult_kernel | (PCIN+A:B)'    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmult_kernel | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult_kernel | (PCIN+(A*B)')' | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|matmult_kernel | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult_kernel | (PCIN+(A*B)')' | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|matmult_kernel | (PCIN+A:B)'    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmult_kernel | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult_kernel | (PCIN+(A*B)')' | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|matmult_kernel | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|matmult_kernel | (PCIN+(A*B)')' | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|matmult_kernel | (PCIN+A:B)'    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmult_kernel | (PCIN+A:B)'    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matmult_kernel | (PCIN+A:B)'    | 14     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1039.414 ; gain = 29.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1042.258 ; gain = 32.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1070.879 ; gain = 61.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1072.898 ; gain = 63.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1072.898 ; gain = 63.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1072.898 ; gain = 63.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1072.898 ; gain = 63.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1072.898 ; gain = 63.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1072.898 ; gain = 63.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Input_RAM_A   |        16|
|2     |Input_RAM_B   |        16|
|3     |Output_RAM    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |Input_RAM_A  |     1|
|2     |Input_RAM_A_ |    15|
|17    |Input_RAM_B  |     1|
|18    |Input_RAM_B_ |    15|
|33    |Output_RAM   |     1|
|34    |BUFG         |     1|
|35    |DSP48E1      |    23|
|38    |LUT1         |     3|
|39    |LUT2         |     3|
|40    |LUT3         |     8|
|41    |LUT4         |     6|
|42    |LUT5         |     2|
|43    |LUT6         |     3|
|44    |FDRE         |    20|
|45    |IBUF         |     7|
|46    |OBUF         |    32|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1072.898 ; gain = 63.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1072.898 ; gain = 51.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1072.898 ; gain = 63.145
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1084.980 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1084.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1084.980 ; gain = 75.227
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/LAB4_1/LAB4_1.runs/synth_1/matmult_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matmult_top_utilization_synth.rpt -pb matmult_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 10:37:50 2023...
