# 8-Bit-Vedic-multiplier
<img width="817" height="529" alt="arch " src="https://github.com/user-attachments/assets/de9b2673-fad5-43ae-b1b2-fadfa72eacb9" />

## Results and Analysis

### RTL Schematic
Elaborated RTL schematic confirms correct integration of all functional blocks in the Vedic multiplier architecture.
<img width="817" height="529" alt="arch " src="https://github.com/user-attachments/assets/de9b2673-fad5-43ae-b1b2-fadfa72eacb9" />

### Resource Utilization
Resource utilization shows that the design uses 186 LUTs with no flip-flops, BRAMs, or DSP blocks, confirming a fully combinational and logic-efficient implementation.
<img width="817" height="529" alt="arch " src="https://github.com/PraneethPAcharya/8-Bit-Vedic-multiplier/blob/119aef0798c2a784557c0b905b502ba1e8a73ae2/LUT.png" />

### Power Analysis
Power analysis indicates a total on-chip power consumption of approximately 0.089 W, demonstrating the energy efficiency of the proposed design.
<img width="817" height="529" alt="arch " src="https://github.com/user-attachments/assets/de9b2673-fad5-43ae-b1b2-fadfa72eacb9" />

### Timing Analysis
Static timing analysis reports a Worst Negative Slack (WNS) of +4.380 ns and Total Negative Slack (TNS) of 0.000 ns, indicating that all timing constraints are successfully met.
<img width="817" height="529" alt="arch " src="https://github.com/user-attachments/assets/de9b2673-fad5-43ae-b1b2-fadfa72eacb9" />

### Floorplanning
Device view shows compact placement of logic resources, indicating efficient area utilization on the FPGA fabric.
<img width="817" height="529" alt="arch " src="https://github.com/user-attachments/assets/de9b2673-fad5-43ae-b1b2-fadfa72eacb9" />

### DRC Check
Design Rule Check (DRC) completed with no critical errors. Only a configuration voltage warning is reported, which does not affect functional correctness of the design.
<img width="817" height="529" alt="arch " src="https://github.com/user-attachments/assets/de9b2673-fad5-43ae-b1b2-fadfa72eacb9" />

### Implementation Status
Synthesis and implementation completed successfully, and the final bitstream was generated without errors.
<img width="817" height="529" alt="arch " src="https://github.com/user-attachments/assets/de9b2673-fad5-43ae-b1b2-fadfa72eacb9" />
