C. Auth, C. Allen, A. Blattner, et al. 2012. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. InProceedings of the Symposium on VLSI Technology. 131--132.
P. Batude, M. Vinet, B. Previtali, et al. 2011. Advances, challenges and opportunities in 3D CMOS sequential integration. InProceedings of the IEEE International Electron Devices Meeting. 7.3.1--7.3.4.
S. Bobba, A. Chakraborty, O. Thomas, P. Batude, V. F. Pavlidis, and G. De Micheli. 2010. Performance analysis of 3-D monolithic integrated circuits. InProceedings of the IEEE International 3D Systems Integration Conference. 1--4.
J. Chang, Y. H. Chen, H. Cheng, et al. 2013. A 20nm 112Mb SRAM in High-metal-gate with assist circuitry for low-leakage and low-VMIN applications. InProceedings of the IEEE International Solid-State Circuits Conference. 316--317.
Hadi Esmaeilzadeh , Emily Blem , Renee St. Amant , Karthikeyan Sankaralingam , Doug Burger, Dark Silicon and the End of Multicore Scaling, IEEE Micro, v.32 n.3, p.122-134, May 2012[doi>10.1109/MM.2012.17]
M. Haond. 2012. 20 nm FDSOI process and design platforms for high performance/ low power systems on chip. InProceedings of the IEEE International SOI Conference. 1--2.
Fujio Ishihara , Farhana Sheikh , Borivoje NikoliÄ‡, Level conversion for dual-supply systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.185-195, February 2004[doi>10.1109/TVLSI.2003.821548]
H. Karimiyan, S. M. Sayedi, and H. Saidi. 2010. Low-power dual-edge triggered state-retention scan flip-flop.IET Comput. Digital Tech. 4, 5, 410--419.
Himanshu Kaul , Mark Anders , Steven Hsu , Amit Agarwal , Ram Krishnamurthy , Shekhar Borkar, Near-threshold voltage (NTV) design: opportunities and challenges, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228572]
Qadeer A. Khan , Sanjay K. Wadhwa , Kulbhushan Misri, A Single Supply Level Shifter for Multi-Voltage Systems, Proceedings of the 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design, p.557-560, January 03-07, 2006[doi>10.1109/VLSID.2006.24]
Y. Kikuchi, M. Takahashi, T. Maeda, et al. 2011. A 40 nm 222 mW H.264 full-HD decoding, 25 power domains, 14-core application processor with x512b stacked DRAM.IEEE J. Solid-State Circuits 46, 1, 32--41.
Wonyoung Kim, M. S. Gupta, Gu-Yeon Wei, et al. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. InProceedings of the IEEE 14th International Symposium on High Performance Computer Architecture. 123--134.
J. Kulkarni, B. Geuskens, T. Karnik, M. Khellah, J. Tschanz, J., and V. De. 2012. Capacitive-coupling wordline boosting with self-induced VCC collapse for write VMIN reduction in 22-nm 8T SRAM. InProceedings of the IEEE International Solid-State Circuits Conference. 234--236.
S. Kulkarni, A. Srivastava, D. Sylvester, and D. Blaauw. 2007. Power optimization using multiple supply voltages. InClosing the Power Gap Between ASIC & Custom, Springer, 189--217. DOI:http://dx.doi.org/10.1007/978-0-387-68953-1_8.
Young-Joon Lee , Patrick Morrow , Sung Kyu Lim, Ultra high density logic designs using transistor-level monolithic 3D integration, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429500]
Saihua Lin , Huazhong Yang , Rong Luo, A new family of sequential elements with built-in soft error tolerance for dual-VDD systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1372-1384, October 2008[doi>10.1109/TVLSI.2008.2000520]
M. Mayberry. 2012. Peering through the technology scaling fog. InProceedings of the Symposium on VLSI Technology. 1--4.
H. Pilo, C. A. Adams, I. Arsovski, et al. 2013. A 64Mb SRAM in 22nm SOI technology featuring fine-granularity power gating and low-energy power-supply-partition techniques for 37&percnt; leakage reduction.InProceedings of the IEEE International Solid-State Circuits Conference. 322--323.
Matt Severson , Kendrick Yuen , Yang Du, Not so fast my friend: is near-threshold computing the answer for power reduction of wireless devices?, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228574]
C. Q. Tran, H. Kawaguchi, and T. Sakurai. 2005. Low-power high-speed level shifter design for block-level dynamic voltage scaling environment. InProceedings of the International Conference on Integrated Circuit Design and Technology. 229--232.
K. Usami, M. Igarashi, F. Minami, T. Ishikawa, M. Kanzawa, M. Ichida, and K. Nogami. 1998. Automated low-power technique exploiting multiple supply voltages applied to a media processor.IEEE J. Solid-State Circuits 33, 3, 463--472.
J. Xie, J. Zhao, X. Dong, and Y. Xie. 2010. Architectural benefits and design challenges for three-dimensional integrated circuits. InProceedings of the IEEE Asia Pacific Conference on Circuits and Systems. 540--543.
