Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SegmentCompare_behav xil_defaultlib.SegmentCompare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder3_8
Compiling module xil_defaultlib.decoder4_16
Compiling module xil_defaultlib.NewSevenSegment
Compiling module xil_defaultlib.SevenSegmentTruthTable
Compiling module xil_defaultlib.SegmentCompare
Compiling module xil_defaultlib.glbl
Built simulation snapshot SegmentCompare_behav
