

================================================================
== Vivado HLS Report for 'dataflow_parent_loop_1'
================================================================
* Date:           Thu Aug 31 03:11:17 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.336 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      996|      996| 9.960 us | 9.960 us |  996|  996|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                             |                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |           Instance          |          Module          |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------+--------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop6375_1_1_U0  |dataflow_in_loop6375_1_1  |      342|      342| 3.420 us | 3.420 us |  326|  326| dataflow |
        +-----------------------------+--------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      995|      995|       344|          -|          -|     3|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     30|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|    112|   12874|  28398|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     18|    -|
|Register         |        -|      -|       4|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|    112|   12878|  28446|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     50|      12|     53|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+-------+-------+-----+
    |           Instance          |          Module          | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-----------------------------+--------------------------+---------+-------+-------+-------+-----+
    |dataflow_in_loop6375_1_1_U0  |dataflow_in_loop6375_1_1  |        0|    112|  12874|  28398|    0|
    +-----------------------------+--------------------------+---------+-------+-------+-------+-----+
    |Total                        |                          |        0|    112|  12874|  28398|    0|
    +-----------------------------+--------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|  10|           2|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|  10|           2|           1|
    |bound_minus_1               |     -    |      0|  0|  10|           2|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  30|           6|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    2|          4|
    |loop_dataflow_output_count  |   9|          2|    2|          4|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|    4|          8|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  2|   0|    2|          0|
    |loop_dataflow_output_count  |  2|   0|    2|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       |  4|   0|    4|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ii_0_i          |  in |    2|   ap_none  |         ii_0_i         |    scalar    |
|ii_0_i_ap_vld   |  in |    1|   ap_none  |         ii_0_i         |    scalar    |
|A_0_address0    | out |    8|  ap_memory |           A_0          |     array    |
|A_0_ce0         | out |    1|  ap_memory |           A_0          |     array    |
|A_0_d0          | out |   32|  ap_memory |           A_0          |     array    |
|A_0_q0          |  in |   32|  ap_memory |           A_0          |     array    |
|A_0_we0         | out |    1|  ap_memory |           A_0          |     array    |
|A_0_address1    | out |    8|  ap_memory |           A_0          |     array    |
|A_0_ce1         | out |    1|  ap_memory |           A_0          |     array    |
|A_0_d1          | out |   32|  ap_memory |           A_0          |     array    |
|A_0_q1          |  in |   32|  ap_memory |           A_0          |     array    |
|A_0_we1         | out |    1|  ap_memory |           A_0          |     array    |
|A_1_address0    | out |    8|  ap_memory |           A_1          |     array    |
|A_1_ce0         | out |    1|  ap_memory |           A_1          |     array    |
|A_1_d0          | out |   32|  ap_memory |           A_1          |     array    |
|A_1_q0          |  in |   32|  ap_memory |           A_1          |     array    |
|A_1_we0         | out |    1|  ap_memory |           A_1          |     array    |
|A_1_address1    | out |    8|  ap_memory |           A_1          |     array    |
|A_1_ce1         | out |    1|  ap_memory |           A_1          |     array    |
|A_1_d1          | out |   32|  ap_memory |           A_1          |     array    |
|A_1_q1          |  in |   32|  ap_memory |           A_1          |     array    |
|A_1_we1         | out |    1|  ap_memory |           A_1          |     array    |
|A_2_address0    | out |    8|  ap_memory |           A_2          |     array    |
|A_2_ce0         | out |    1|  ap_memory |           A_2          |     array    |
|A_2_d0          | out |   32|  ap_memory |           A_2          |     array    |
|A_2_q0          |  in |   32|  ap_memory |           A_2          |     array    |
|A_2_we0         | out |    1|  ap_memory |           A_2          |     array    |
|A_2_address1    | out |    8|  ap_memory |           A_2          |     array    |
|A_2_ce1         | out |    1|  ap_memory |           A_2          |     array    |
|A_2_d1          | out |   32|  ap_memory |           A_2          |     array    |
|A_2_q1          |  in |   32|  ap_memory |           A_2          |     array    |
|A_2_we1         | out |    1|  ap_memory |           A_2          |     array    |
|A_3_address0    | out |    8|  ap_memory |           A_3          |     array    |
|A_3_ce0         | out |    1|  ap_memory |           A_3          |     array    |
|A_3_d0          | out |   32|  ap_memory |           A_3          |     array    |
|A_3_q0          |  in |   32|  ap_memory |           A_3          |     array    |
|A_3_we0         | out |    1|  ap_memory |           A_3          |     array    |
|A_3_address1    | out |    8|  ap_memory |           A_3          |     array    |
|A_3_ce1         | out |    1|  ap_memory |           A_3          |     array    |
|A_3_d1          | out |   32|  ap_memory |           A_3          |     array    |
|A_3_q1          |  in |   32|  ap_memory |           A_3          |     array    |
|A_3_we1         | out |    1|  ap_memory |           A_3          |     array    |
|B_0_address0    | out |    8|  ap_memory |           B_0          |     array    |
|B_0_ce0         | out |    1|  ap_memory |           B_0          |     array    |
|B_0_d0          | out |   32|  ap_memory |           B_0          |     array    |
|B_0_q0          |  in |   32|  ap_memory |           B_0          |     array    |
|B_0_we0         | out |    1|  ap_memory |           B_0          |     array    |
|B_0_address1    | out |    8|  ap_memory |           B_0          |     array    |
|B_0_ce1         | out |    1|  ap_memory |           B_0          |     array    |
|B_0_d1          | out |   32|  ap_memory |           B_0          |     array    |
|B_0_q1          |  in |   32|  ap_memory |           B_0          |     array    |
|B_0_we1         | out |    1|  ap_memory |           B_0          |     array    |
|B_1_address0    | out |    8|  ap_memory |           B_1          |     array    |
|B_1_ce0         | out |    1|  ap_memory |           B_1          |     array    |
|B_1_d0          | out |   32|  ap_memory |           B_1          |     array    |
|B_1_q0          |  in |   32|  ap_memory |           B_1          |     array    |
|B_1_we0         | out |    1|  ap_memory |           B_1          |     array    |
|B_1_address1    | out |    8|  ap_memory |           B_1          |     array    |
|B_1_ce1         | out |    1|  ap_memory |           B_1          |     array    |
|B_1_d1          | out |   32|  ap_memory |           B_1          |     array    |
|B_1_q1          |  in |   32|  ap_memory |           B_1          |     array    |
|B_1_we1         | out |    1|  ap_memory |           B_1          |     array    |
|B_2_address0    | out |    8|  ap_memory |           B_2          |     array    |
|B_2_ce0         | out |    1|  ap_memory |           B_2          |     array    |
|B_2_d0          | out |   32|  ap_memory |           B_2          |     array    |
|B_2_q0          |  in |   32|  ap_memory |           B_2          |     array    |
|B_2_we0         | out |    1|  ap_memory |           B_2          |     array    |
|B_2_address1    | out |    8|  ap_memory |           B_2          |     array    |
|B_2_ce1         | out |    1|  ap_memory |           B_2          |     array    |
|B_2_d1          | out |   32|  ap_memory |           B_2          |     array    |
|B_2_q1          |  in |   32|  ap_memory |           B_2          |     array    |
|B_2_we1         | out |    1|  ap_memory |           B_2          |     array    |
|B_3_address0    | out |    8|  ap_memory |           B_3          |     array    |
|B_3_ce0         | out |    1|  ap_memory |           B_3          |     array    |
|B_3_d0          | out |   32|  ap_memory |           B_3          |     array    |
|B_3_q0          |  in |   32|  ap_memory |           B_3          |     array    |
|B_3_we0         | out |    1|  ap_memory |           B_3          |     array    |
|B_3_address1    | out |    8|  ap_memory |           B_3          |     array    |
|B_3_ce1         | out |    1|  ap_memory |           B_3          |     array    |
|B_3_d1          | out |   32|  ap_memory |           B_3          |     array    |
|B_3_q1          |  in |   32|  ap_memory |           B_3          |     array    |
|B_3_we1         | out |    1|  ap_memory |           B_3          |     array    |
|C_0_0_address0  | out |    4|  ap_memory |          C_0_0         |     array    |
|C_0_0_ce0       | out |    1|  ap_memory |          C_0_0         |     array    |
|C_0_0_d0        | out |   32|  ap_memory |          C_0_0         |     array    |
|C_0_0_q0        |  in |   32|  ap_memory |          C_0_0         |     array    |
|C_0_0_we0       | out |    1|  ap_memory |          C_0_0         |     array    |
|C_0_0_address1  | out |    4|  ap_memory |          C_0_0         |     array    |
|C_0_0_ce1       | out |    1|  ap_memory |          C_0_0         |     array    |
|C_0_0_d1        | out |   32|  ap_memory |          C_0_0         |     array    |
|C_0_0_q1        |  in |   32|  ap_memory |          C_0_0         |     array    |
|C_0_0_we1       | out |    1|  ap_memory |          C_0_0         |     array    |
|C_0_1_address0  | out |    4|  ap_memory |          C_0_1         |     array    |
|C_0_1_ce0       | out |    1|  ap_memory |          C_0_1         |     array    |
|C_0_1_d0        | out |   32|  ap_memory |          C_0_1         |     array    |
|C_0_1_q0        |  in |   32|  ap_memory |          C_0_1         |     array    |
|C_0_1_we0       | out |    1|  ap_memory |          C_0_1         |     array    |
|C_0_1_address1  | out |    4|  ap_memory |          C_0_1         |     array    |
|C_0_1_ce1       | out |    1|  ap_memory |          C_0_1         |     array    |
|C_0_1_d1        | out |   32|  ap_memory |          C_0_1         |     array    |
|C_0_1_q1        |  in |   32|  ap_memory |          C_0_1         |     array    |
|C_0_1_we1       | out |    1|  ap_memory |          C_0_1         |     array    |
|C_0_2_address0  | out |    4|  ap_memory |          C_0_2         |     array    |
|C_0_2_ce0       | out |    1|  ap_memory |          C_0_2         |     array    |
|C_0_2_d0        | out |   32|  ap_memory |          C_0_2         |     array    |
|C_0_2_q0        |  in |   32|  ap_memory |          C_0_2         |     array    |
|C_0_2_we0       | out |    1|  ap_memory |          C_0_2         |     array    |
|C_0_2_address1  | out |    4|  ap_memory |          C_0_2         |     array    |
|C_0_2_ce1       | out |    1|  ap_memory |          C_0_2         |     array    |
|C_0_2_d1        | out |   32|  ap_memory |          C_0_2         |     array    |
|C_0_2_q1        |  in |   32|  ap_memory |          C_0_2         |     array    |
|C_0_2_we1       | out |    1|  ap_memory |          C_0_2         |     array    |
|C_0_3_address0  | out |    4|  ap_memory |          C_0_3         |     array    |
|C_0_3_ce0       | out |    1|  ap_memory |          C_0_3         |     array    |
|C_0_3_d0        | out |   32|  ap_memory |          C_0_3         |     array    |
|C_0_3_q0        |  in |   32|  ap_memory |          C_0_3         |     array    |
|C_0_3_we0       | out |    1|  ap_memory |          C_0_3         |     array    |
|C_0_3_address1  | out |    4|  ap_memory |          C_0_3         |     array    |
|C_0_3_ce1       | out |    1|  ap_memory |          C_0_3         |     array    |
|C_0_3_d1        | out |   32|  ap_memory |          C_0_3         |     array    |
|C_0_3_q1        |  in |   32|  ap_memory |          C_0_3         |     array    |
|C_0_3_we1       | out |    1|  ap_memory |          C_0_3         |     array    |
|C_1_0_address0  | out |    4|  ap_memory |          C_1_0         |     array    |
|C_1_0_ce0       | out |    1|  ap_memory |          C_1_0         |     array    |
|C_1_0_d0        | out |   32|  ap_memory |          C_1_0         |     array    |
|C_1_0_q0        |  in |   32|  ap_memory |          C_1_0         |     array    |
|C_1_0_we0       | out |    1|  ap_memory |          C_1_0         |     array    |
|C_1_0_address1  | out |    4|  ap_memory |          C_1_0         |     array    |
|C_1_0_ce1       | out |    1|  ap_memory |          C_1_0         |     array    |
|C_1_0_d1        | out |   32|  ap_memory |          C_1_0         |     array    |
|C_1_0_q1        |  in |   32|  ap_memory |          C_1_0         |     array    |
|C_1_0_we1       | out |    1|  ap_memory |          C_1_0         |     array    |
|C_1_1_address0  | out |    4|  ap_memory |          C_1_1         |     array    |
|C_1_1_ce0       | out |    1|  ap_memory |          C_1_1         |     array    |
|C_1_1_d0        | out |   32|  ap_memory |          C_1_1         |     array    |
|C_1_1_q0        |  in |   32|  ap_memory |          C_1_1         |     array    |
|C_1_1_we0       | out |    1|  ap_memory |          C_1_1         |     array    |
|C_1_1_address1  | out |    4|  ap_memory |          C_1_1         |     array    |
|C_1_1_ce1       | out |    1|  ap_memory |          C_1_1         |     array    |
|C_1_1_d1        | out |   32|  ap_memory |          C_1_1         |     array    |
|C_1_1_q1        |  in |   32|  ap_memory |          C_1_1         |     array    |
|C_1_1_we1       | out |    1|  ap_memory |          C_1_1         |     array    |
|C_1_2_address0  | out |    4|  ap_memory |          C_1_2         |     array    |
|C_1_2_ce0       | out |    1|  ap_memory |          C_1_2         |     array    |
|C_1_2_d0        | out |   32|  ap_memory |          C_1_2         |     array    |
|C_1_2_q0        |  in |   32|  ap_memory |          C_1_2         |     array    |
|C_1_2_we0       | out |    1|  ap_memory |          C_1_2         |     array    |
|C_1_2_address1  | out |    4|  ap_memory |          C_1_2         |     array    |
|C_1_2_ce1       | out |    1|  ap_memory |          C_1_2         |     array    |
|C_1_2_d1        | out |   32|  ap_memory |          C_1_2         |     array    |
|C_1_2_q1        |  in |   32|  ap_memory |          C_1_2         |     array    |
|C_1_2_we1       | out |    1|  ap_memory |          C_1_2         |     array    |
|C_1_3_address0  | out |    4|  ap_memory |          C_1_3         |     array    |
|C_1_3_ce0       | out |    1|  ap_memory |          C_1_3         |     array    |
|C_1_3_d0        | out |   32|  ap_memory |          C_1_3         |     array    |
|C_1_3_q0        |  in |   32|  ap_memory |          C_1_3         |     array    |
|C_1_3_we0       | out |    1|  ap_memory |          C_1_3         |     array    |
|C_1_3_address1  | out |    4|  ap_memory |          C_1_3         |     array    |
|C_1_3_ce1       | out |    1|  ap_memory |          C_1_3         |     array    |
|C_1_3_d1        | out |   32|  ap_memory |          C_1_3         |     array    |
|C_1_3_q1        |  in |   32|  ap_memory |          C_1_3         |     array    |
|C_1_3_we1       | out |    1|  ap_memory |          C_1_3         |     array    |
|C_2_0_address0  | out |    4|  ap_memory |          C_2_0         |     array    |
|C_2_0_ce0       | out |    1|  ap_memory |          C_2_0         |     array    |
|C_2_0_d0        | out |   32|  ap_memory |          C_2_0         |     array    |
|C_2_0_q0        |  in |   32|  ap_memory |          C_2_0         |     array    |
|C_2_0_we0       | out |    1|  ap_memory |          C_2_0         |     array    |
|C_2_0_address1  | out |    4|  ap_memory |          C_2_0         |     array    |
|C_2_0_ce1       | out |    1|  ap_memory |          C_2_0         |     array    |
|C_2_0_d1        | out |   32|  ap_memory |          C_2_0         |     array    |
|C_2_0_q1        |  in |   32|  ap_memory |          C_2_0         |     array    |
|C_2_0_we1       | out |    1|  ap_memory |          C_2_0         |     array    |
|C_2_1_address0  | out |    4|  ap_memory |          C_2_1         |     array    |
|C_2_1_ce0       | out |    1|  ap_memory |          C_2_1         |     array    |
|C_2_1_d0        | out |   32|  ap_memory |          C_2_1         |     array    |
|C_2_1_q0        |  in |   32|  ap_memory |          C_2_1         |     array    |
|C_2_1_we0       | out |    1|  ap_memory |          C_2_1         |     array    |
|C_2_1_address1  | out |    4|  ap_memory |          C_2_1         |     array    |
|C_2_1_ce1       | out |    1|  ap_memory |          C_2_1         |     array    |
|C_2_1_d1        | out |   32|  ap_memory |          C_2_1         |     array    |
|C_2_1_q1        |  in |   32|  ap_memory |          C_2_1         |     array    |
|C_2_1_we1       | out |    1|  ap_memory |          C_2_1         |     array    |
|C_2_2_address0  | out |    4|  ap_memory |          C_2_2         |     array    |
|C_2_2_ce0       | out |    1|  ap_memory |          C_2_2         |     array    |
|C_2_2_d0        | out |   32|  ap_memory |          C_2_2         |     array    |
|C_2_2_q0        |  in |   32|  ap_memory |          C_2_2         |     array    |
|C_2_2_we0       | out |    1|  ap_memory |          C_2_2         |     array    |
|C_2_2_address1  | out |    4|  ap_memory |          C_2_2         |     array    |
|C_2_2_ce1       | out |    1|  ap_memory |          C_2_2         |     array    |
|C_2_2_d1        | out |   32|  ap_memory |          C_2_2         |     array    |
|C_2_2_q1        |  in |   32|  ap_memory |          C_2_2         |     array    |
|C_2_2_we1       | out |    1|  ap_memory |          C_2_2         |     array    |
|C_2_3_address0  | out |    4|  ap_memory |          C_2_3         |     array    |
|C_2_3_ce0       | out |    1|  ap_memory |          C_2_3         |     array    |
|C_2_3_d0        | out |   32|  ap_memory |          C_2_3         |     array    |
|C_2_3_q0        |  in |   32|  ap_memory |          C_2_3         |     array    |
|C_2_3_we0       | out |    1|  ap_memory |          C_2_3         |     array    |
|C_2_3_address1  | out |    4|  ap_memory |          C_2_3         |     array    |
|C_2_3_ce1       | out |    1|  ap_memory |          C_2_3         |     array    |
|C_2_3_d1        | out |   32|  ap_memory |          C_2_3         |     array    |
|C_2_3_q1        |  in |   32|  ap_memory |          C_2_3         |     array    |
|C_2_3_we1       | out |    1|  ap_memory |          C_2_3         |     array    |
|C_3_0_address0  | out |    4|  ap_memory |          C_3_0         |     array    |
|C_3_0_ce0       | out |    1|  ap_memory |          C_3_0         |     array    |
|C_3_0_d0        | out |   32|  ap_memory |          C_3_0         |     array    |
|C_3_0_q0        |  in |   32|  ap_memory |          C_3_0         |     array    |
|C_3_0_we0       | out |    1|  ap_memory |          C_3_0         |     array    |
|C_3_0_address1  | out |    4|  ap_memory |          C_3_0         |     array    |
|C_3_0_ce1       | out |    1|  ap_memory |          C_3_0         |     array    |
|C_3_0_d1        | out |   32|  ap_memory |          C_3_0         |     array    |
|C_3_0_q1        |  in |   32|  ap_memory |          C_3_0         |     array    |
|C_3_0_we1       | out |    1|  ap_memory |          C_3_0         |     array    |
|C_3_1_address0  | out |    4|  ap_memory |          C_3_1         |     array    |
|C_3_1_ce0       | out |    1|  ap_memory |          C_3_1         |     array    |
|C_3_1_d0        | out |   32|  ap_memory |          C_3_1         |     array    |
|C_3_1_q0        |  in |   32|  ap_memory |          C_3_1         |     array    |
|C_3_1_we0       | out |    1|  ap_memory |          C_3_1         |     array    |
|C_3_1_address1  | out |    4|  ap_memory |          C_3_1         |     array    |
|C_3_1_ce1       | out |    1|  ap_memory |          C_3_1         |     array    |
|C_3_1_d1        | out |   32|  ap_memory |          C_3_1         |     array    |
|C_3_1_q1        |  in |   32|  ap_memory |          C_3_1         |     array    |
|C_3_1_we1       | out |    1|  ap_memory |          C_3_1         |     array    |
|C_3_2_address0  | out |    4|  ap_memory |          C_3_2         |     array    |
|C_3_2_ce0       | out |    1|  ap_memory |          C_3_2         |     array    |
|C_3_2_d0        | out |   32|  ap_memory |          C_3_2         |     array    |
|C_3_2_q0        |  in |   32|  ap_memory |          C_3_2         |     array    |
|C_3_2_we0       | out |    1|  ap_memory |          C_3_2         |     array    |
|C_3_2_address1  | out |    4|  ap_memory |          C_3_2         |     array    |
|C_3_2_ce1       | out |    1|  ap_memory |          C_3_2         |     array    |
|C_3_2_d1        | out |   32|  ap_memory |          C_3_2         |     array    |
|C_3_2_q1        |  in |   32|  ap_memory |          C_3_2         |     array    |
|C_3_2_we1       | out |    1|  ap_memory |          C_3_2         |     array    |
|C_3_3_address0  | out |    4|  ap_memory |          C_3_3         |     array    |
|C_3_3_ce0       | out |    1|  ap_memory |          C_3_3         |     array    |
|C_3_3_d0        | out |   32|  ap_memory |          C_3_3         |     array    |
|C_3_3_q0        |  in |   32|  ap_memory |          C_3_3         |     array    |
|C_3_3_we0       | out |    1|  ap_memory |          C_3_3         |     array    |
|C_3_3_address1  | out |    4|  ap_memory |          C_3_3         |     array    |
|C_3_3_ce1       | out |    1|  ap_memory |          C_3_3         |     array    |
|C_3_3_d1        | out |   32|  ap_memory |          C_3_3         |     array    |
|C_3_3_q1        |  in |   32|  ap_memory |          C_3_3         |     array    |
|C_3_3_we1       | out |    1|  ap_memory |          C_3_3         |     array    |
|ap_clk          |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
+----------------+-----+-----+------------+------------------------+--------------+

