static int F_1 (\r\nT_1 V_1 ,\r\nT_2 * V_2 ,\r\nT_3 * V_3 )\r\n{\r\nT_4 V_4 , V_5 ;\r\nT_1 V_6 ;\r\nT_5 * V_7 = ( T_5 * )\r\n( ( T_1 * ) V_2 + ( 2 * sizeof( V_8 ) ) + F_2 ( V_2 -> V_9 ) ) ;\r\nT_1 V_10 = 0 ;\r\nwhile ( * ( T_4 * ) V_7 != V_11 &&\r\nV_10 < V_12 ) {\r\nV_6 = ( T_1 ) ( ( * ( T_4 * ) V_7 & V_13 ) >> V_14 ) ;\r\nif ( V_1 == V_6 ) {\r\nV_3 -> V_15 [ V_10 ] . V_16 =\r\n( T_4 ) ( ( * ( T_4 * ) V_7 & V_17 ) >>\r\nV_18 ) ;\r\nfor ( V_4 = 0 , V_5 = 1 ; V_4 < V_3 -> V_19 ; V_4 ++ ) {\r\nif ( ( V_3 -> V_20 [ V_4 ] . V_21 &\r\nV_22 ) == V_23 ) {\r\nV_3 -> V_15 [ V_10 ] . V_24 [ V_4 ] =\r\n( T_4 ) * ( ( T_4 * ) V_7 + V_5 ) ;\r\nV_5 ++ ;\r\n} else if ( ( V_3 -> V_20 [ V_4 ] . V_21 &\r\nV_22 ) == V_25 ) {\r\nV_3 -> V_15 [ V_10 ] . V_24 [ V_4 ] =\r\nV_3 -> V_15 [ V_10 ] . V_24 [ V_4 - 1 ] ;\r\n}\r\n}\r\nV_10 ++ ;\r\n}\r\nV_7 = ( T_5 * )\r\n( ( T_1 * ) V_7 + F_2 ( V_2 -> V_26 ) ) ;\r\n}\r\nF_3 ((*(uint32_t *)reg_data == END_OF_REG_DATA_BLOCK),\r\nL_1 , return -1 ) ;\r\nV_3 -> V_27 = V_10 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_4 (\r\nT_2 * V_2 ,\r\nT_3 * V_3 )\r\n{\r\nT_1 V_4 = 0 ;\r\nT_1 V_27 = ( T_1 ) ( ( F_2 ( V_2 -> V_9 ) )\r\n/ sizeof( V_28 ) ) ;\r\nV_28 * V_29 = & V_2 -> V_30 [ 0 ] ;\r\nV_27 -- ;\r\nF_3 ((num_entries <= VBIOS_MC_REGISTER_ARRAY_SIZE),\r\nL_1 , return -1 ) ;\r\nwhile ( ( ! ( V_29 -> V_31 & V_32 ) ) &&\r\n( V_4 < V_27 ) ) {\r\nV_3 -> V_20 [ V_4 ] . V_33 =\r\n( V_8 ) ( F_2 ( V_29 -> V_34 ) ) ;\r\nV_3 -> V_20 [ V_4 ] . V_21 =\r\nV_29 -> V_31 ;\r\nV_4 ++ ;\r\nV_29 = ( V_28 * )\r\n( ( T_1 * ) V_29 + sizeof( V_28 ) ) ;\r\n}\r\nV_3 -> V_19 = V_4 ;\r\nreturn 0 ;\r\n}\r\nint F_5 (\r\nstruct V_35 * V_36 ,\r\nT_1 V_37 ,\r\nT_3 * V_3 )\r\n{\r\nT_6 * V_38 ;\r\nT_2 * V_2 ;\r\nint V_39 = 0 ;\r\nT_7 V_40 , V_41 ;\r\nT_8 V_42 ;\r\nV_38 = ( T_6 * )\r\nF_6 ( V_36 -> V_43 ,\r\nF_7 ( V_44 , V_45 ) , & V_42 , & V_40 , & V_41 ) ;\r\nif ( V_37 >= V_38 -> V_46 ) {\r\nF_8 ( L_1 ) ;\r\nV_39 = - 1 ;\r\n} else if ( V_38 -> V_47 . V_48 < 2 ) {\r\nF_8 ( L_1 ) ;\r\nV_39 = - 1 ;\r\n}\r\nif ( 0 == V_39 ) {\r\nV_2 = ( T_2 * )\r\n( ( T_1 * ) V_38 + F_2 ( V_38 -> V_49 ) ) ;\r\nV_39 = F_4 ( V_2 , V_3 ) ;\r\n}\r\nif ( 0 == V_39 ) {\r\nV_39 = F_1 ( V_37 ,\r\nV_2 , V_3 ) ;\r\n}\r\nreturn V_39 ;\r\n}\r\nint F_9 (\r\nstruct V_35 * V_36 ,\r\nT_4 V_50 ,\r\nT_4 V_51 )\r\n{\r\nT_9 V_52 ;\r\nV_52 . V_53 =\r\nF_10 ( ( V_50 & V_54 ) |\r\n( ( V_55 << 24 ) ) ) ;\r\nV_52 . V_56 . V_57 =\r\nF_10 ( V_51 & V_54 ) ;\r\nreturn F_11 ( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_59 ) ,\r\n& V_52 ) ;\r\n}\r\nstatic T_10 * F_12 ( void * V_43 )\r\n{\r\nint V_1 = F_7 ( V_44 , V_60 ) ;\r\nT_7 V_40 , V_41 ;\r\nT_8 V_42 ;\r\nunion V_61 * V_62 ;\r\nV_62 = (union V_61 * )\r\nF_6 ( V_43 , V_1 ,\r\n& V_42 , & V_40 , & V_41 ) ;\r\nif ( V_62 != NULL )\r\nreturn ( T_10 * ) & ( V_62 -> V_63 ) ;\r\nelse\r\nreturn NULL ;\r\n}\r\nstatic const T_11 * F_13 (\r\nconst T_12 * V_64 ,\r\nT_1 V_65 , T_1 V_66 )\r\n{\r\nunsigned int V_42 = F_2 ( V_64 -> V_47 . V_67 ) ;\r\nunsigned int V_68 = F_14 ( T_12 , V_69 [ 0 ] ) ;\r\nT_1 * V_70 = ( T_1 * ) V_64 ;\r\nwhile ( V_68 < V_42 ) {\r\nconst T_11 * V_71 =\r\n( const T_11 * ) ( V_70 + V_68 ) ;\r\nif ( V_65 == V_71 -> V_72 . V_47 . V_73 &&\r\nV_66 == V_71 -> V_72 . V_47 . V_74 )\r\nreturn V_71 ;\r\nV_68 += F_2 ( V_71 -> V_72 . V_47 . V_75 ) ;\r\n}\r\nreturn NULL ;\r\n}\r\nint F_15 (\r\nstruct V_35 * V_36 ,\r\nT_4 V_76 ,\r\nT_13 * V_77 ,\r\nbool V_78 )\r\n{\r\nT_14 V_79 ;\r\nint V_39 ;\r\nV_79 . V_57 = F_10 ( V_76 ) ;\r\nV_79 . V_80 = ( T_1 ) ( ( V_78 ) ? 1 : 0 ) ;\r\nV_39 = F_11\r\n( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_81 ) ,\r\n& V_79 ) ;\r\nif ( 0 == V_39 ) {\r\nV_77 -> V_82 . V_83 =\r\nF_2 ( V_79 . V_84 . V_85 ) ;\r\nV_77 -> V_82 . V_86 =\r\nF_2 ( V_79 . V_84 . V_87 ) ;\r\nV_77 -> V_88 =\r\n( T_4 ) V_79 . V_89 ;\r\nV_77 -> V_90 =\r\n( T_4 ) ( V_79 . V_91 &\r\nV_92 ) ;\r\nV_77 -> V_93 =\r\n( T_4 ) ( ( V_79 . V_91 &\r\nV_94 ) ? 1 : 0 ) ;\r\nV_77 -> V_95 =\r\n( T_4 ) ( ( V_79 . V_91 &\r\nV_96 ) ? 1 : 0 ) ;\r\nV_77 -> V_97 =\r\n( T_4 ) ( ( V_79 . V_91 &\r\nV_98 ) ? 1 : 0 ) ;\r\nV_77 -> V_99 =\r\n( T_4 ) ( V_79 . V_100 ) ;\r\nV_77 -> V_101 =\r\n( T_4 ) ( V_79 . V_102 ) ;\r\n}\r\nreturn V_39 ;\r\n}\r\nint F_16 ( struct V_35 * V_36 ,\r\nT_4 V_76 , T_13 * V_77 )\r\n{\r\nT_15 V_79 ;\r\nint V_39 ;\r\nV_79 . V_57 . V_57 = F_10 ( V_76 ) ;\r\nV_39 = F_11 ( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_81 ) ,\r\n& V_79 ) ;\r\nif ( ! V_39 )\r\nV_77 -> V_88 =\r\n( T_4 ) V_79 . V_57 . V_89 ;\r\nreturn V_39 ;\r\n}\r\nint F_17 ( struct V_35 * V_36 ,\r\nT_4 V_76 ,\r\nT_16 * V_103 )\r\n{\r\nT_17 V_104 ;\r\nint V_39 ;\r\nV_104 . V_57 = F_10 ( V_76 ) ;\r\nV_39 = F_11\r\n( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_105 ) ,\r\n& V_104 ) ;\r\nif ( 0 == V_39 ) {\r\nV_103 -> V_106 = V_104 . V_89 ;\r\nV_103 -> V_107 = F_18 ( V_104 . V_57 ) ;\r\n}\r\nreturn V_39 ;\r\n}\r\nint F_19 (\r\nstruct V_35 * V_36 ,\r\nT_4 V_76 ,\r\nT_18 * V_103 )\r\n{\r\nT_19 V_108 ;\r\nint V_39 ;\r\nV_108 . V_57 . V_57 = F_10 ( V_76 ) ;\r\nV_108 . V_57 . V_89 = V_109 ;\r\nV_39 = F_11\r\n( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_105 ) ,\r\n& V_108 ) ;\r\nif ( 0 == V_39 ) {\r\nV_103 -> V_106 =\r\nV_108 . V_57 . V_89 ;\r\nV_103 -> V_107 =\r\nF_18 ( V_108 . V_57 . V_57 ) ;\r\nV_103 -> V_110 . V_111 =\r\nF_2 ( V_108 . V_84 . V_85 ) ;\r\nV_103 -> V_110 . V_110 =\r\nF_2 ( V_108 . V_84 . V_87 ) ;\r\nV_103 -> V_112 =\r\nV_108 . V_113 ;\r\nV_103 -> V_114 =\r\nV_108 . V_115 ;\r\nV_103 -> V_116 =\r\nV_108 . V_91 ;\r\n}\r\nreturn V_39 ;\r\n}\r\nint F_20 ( struct V_35 * V_36 ,\r\nT_4 V_76 ,\r\nT_20 * V_103 )\r\n{\r\nT_21 V_108 ;\r\nint V_39 ;\r\nV_108 . V_57 . V_57 = F_10 ( V_76 ) ;\r\nV_108 . V_57 . V_89 = V_109 ;\r\nV_39 = F_11\r\n( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_105 ) ,\r\n& V_108 ) ;\r\nif ( 0 == V_39 ) {\r\nV_103 -> V_117 = F_2 ( V_108 . V_117 ) ;\r\nV_103 -> V_118 = F_2 ( V_108 . V_118 ) ;\r\nV_103 -> V_119 = V_108 . V_119 ;\r\nV_103 -> V_120 = V_108 . V_120 ;\r\nV_103 -> V_121 = V_108 . V_121 ;\r\nV_103 -> V_122 = V_108 . V_122 ;\r\nV_103 -> V_123 = F_2 ( V_108 . V_123 ) ;\r\nV_103 -> V_124 = F_2 ( V_108 . V_124 ) ;\r\nV_103 -> V_125 = F_2 ( V_108 . V_125 ) ;\r\nV_103 -> V_126 = F_2 ( V_108 . V_126 ) ;\r\nV_103 -> V_127 = F_2 ( V_108 . V_127 ) ;\r\n}\r\nreturn V_39 ;\r\n}\r\nint F_21 (\r\nstruct V_35 * V_36 ,\r\nT_4 V_76 ,\r\nT_18 * V_103 )\r\n{\r\nT_19 V_108 ;\r\nint V_39 ;\r\nV_108 . V_57 . V_57 = F_10 ( V_76 ) ;\r\nV_108 . V_57 . V_89 =\r\nV_128 ;\r\nV_39 = F_11\r\n( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_105 ) ,\r\n& V_108 ) ;\r\nif ( 0 == V_39 ) {\r\nV_103 -> V_106 =\r\nV_108 . V_57 . V_89 ;\r\nV_103 -> V_107 =\r\nF_18 ( V_108 . V_57 . V_57 ) ;\r\nV_103 -> V_110 . V_111 =\r\nF_2 ( V_108 . V_84 . V_85 ) ;\r\nV_103 -> V_110 . V_110 =\r\nF_2 ( V_108 . V_84 . V_87 ) ;\r\nV_103 -> V_112 =\r\nV_108 . V_113 ;\r\nV_103 -> V_114 =\r\nV_108 . V_115 ;\r\nV_103 -> V_116 =\r\nV_108 . V_91 ;\r\n}\r\nreturn V_39 ;\r\n}\r\nT_4 F_22 ( struct V_35 * V_36 )\r\n{\r\nT_22 * V_129 ;\r\nT_7 V_40 , V_41 ;\r\nT_8 V_42 ;\r\nT_4 clock ;\r\nV_129 = ( T_22 * )\r\nF_6 ( V_36 -> V_43 ,\r\nF_7 ( V_44 , V_130 ) ,\r\n& V_42 , & V_40 , & V_41 ) ;\r\nif ( V_129 == NULL )\r\nclock = 2700 ;\r\nelse\r\nclock = ( T_4 ) ( F_2 ( V_129 -> V_131 ) ) ;\r\nreturn clock ;\r\n}\r\nbool F_23 (\r\nstruct V_35 * V_36 ,\r\nT_1 V_65 ,\r\nT_1 V_66 )\r\n{\r\nT_12 * V_62 =\r\n( T_12 * ) F_12 ( V_36 -> V_43 ) ;\r\nbool V_132 ;\r\nF_3 ((NULL != voltage_info),\r\nL_2 , return false;) ;\r\nV_132 = ( NULL != F_13\r\n( V_62 , V_65 , V_66 ) ) ? true : false ;\r\nreturn V_132 ;\r\n}\r\nint F_24 (\r\nstruct V_35 * V_36 ,\r\nT_1 V_65 ,\r\nT_1 V_66 ,\r\nT_23 * V_133 )\r\n{\r\nT_12 * V_62 =\r\n( T_12 * ) F_12 ( V_36 -> V_43 ) ;\r\nconst T_11 * V_71 ;\r\nunsigned int V_4 ;\r\nF_3 ((NULL != voltage_info),\r\nL_2 , return -1;) ;\r\nV_71 = F_13\r\n( V_62 , V_65 , V_66 ) ;\r\nif ( V_71 == NULL )\r\nreturn - 1 ;\r\nF_3 (\r\n(voltage_object->asGpioVoltageObj.ucGpioEntryNum <=\r\nPP_ATOMCTRL_MAX_VOLTAGE_ENTRIES),\r\nL_3 ,\r\nreturn -1;\r\n) ;\r\nfor ( V_4 = 0 ; V_4 < V_71 -> V_72 . V_134 ; V_4 ++ ) {\r\nV_133 -> V_135 [ V_4 ] . V_136 =\r\nF_2 ( V_71 -> V_72 . V_137 [ V_4 ] . V_138 ) ;\r\nV_133 -> V_135 [ V_4 ] . V_139 =\r\nF_18 ( V_71 -> V_72 . V_137 [ V_4 ] . V_140 ) ;\r\n}\r\nV_133 -> V_141 =\r\nF_18 ( V_71 -> V_72 . V_142 ) ;\r\nV_133 -> V_143 =\r\nV_71 -> V_72 . V_134 ;\r\nV_133 -> V_144 =\r\nV_71 -> V_72 . V_145 ;\r\nreturn 0 ;\r\n}\r\nstatic bool F_25 (\r\nT_24 * V_146 ,\r\nconst T_4 V_147 ,\r\nT_25 * V_148 )\r\n{\r\nunsigned int V_42 = F_2 ( V_146 -> V_47 . V_67 ) ;\r\nunsigned int V_68 = F_14 ( T_24 , V_149 [ 0 ] ) ;\r\nT_1 * V_70 = ( T_1 * ) V_146 ;\r\nwhile ( V_68 < V_42 ) {\r\nconst T_26 * V_150 =\r\n( const T_26 * ) ( V_70 + V_68 ) ;\r\nif ( V_147 == V_150 -> V_151 ) {\r\nV_148 -> V_152 =\r\nV_150 -> V_153 ;\r\nV_148 -> V_154 =\r\nF_2 ( V_150 -> V_155 ) ;\r\nreturn true ;\r\n}\r\nV_68 += F_14 ( T_26 , V_151 ) + 1 ;\r\n}\r\nreturn false ;\r\n}\r\nstatic T_24 * F_26 ( void * V_43 )\r\n{\r\nT_7 V_40 , V_41 ;\r\nT_8 V_42 ;\r\nvoid * V_156 ;\r\nV_156 = ( T_24 * )\r\nF_6 ( V_43 ,\r\nF_7 ( V_44 , V_157 ) ,\r\n& V_42 , & V_40 , & V_41 ) ;\r\nF_3 ((NULL != table_address),\r\nL_4 , return NULL;) ;\r\nreturn ( T_24 * ) V_156 ;\r\n}\r\nbool F_27 (\r\nstruct V_35 * V_36 ,\r\nconst T_4 V_147 ,\r\nT_25 * V_148 )\r\n{\r\nbool V_158 = false ;\r\nT_24 * V_146 =\r\nF_26 ( V_36 -> V_43 ) ;\r\nF_3 ((NULL != gpio_lookup_table),\r\nL_5 , return false) ;\r\nV_158 = F_25 ( V_146 , V_147 ,\r\nV_148 ) ;\r\nreturn V_158 ;\r\n}\r\nint F_28 (\r\nstruct V_35 * V_36 ,\r\nT_1 V_65 ,\r\nT_4 V_159 ,\r\nV_8 V_160 ,\r\nV_8 * V_161 ,\r\nV_8 V_162 ,\r\nbool V_163 )\r\n{\r\nT_27 * V_164 ;\r\nT_28 V_165 ;\r\nT_28 V_166 ;\r\nT_28 V_167 ;\r\nT_29 V_168 ;\r\nT_29 V_169 ;\r\nT_29 V_170 ;\r\nT_30 V_171 ;\r\nT_31 V_172 ;\r\nT_4 V_173 , V_174 , V_175 , V_176 , V_177 , V_178 ;\r\nT_32 V_179 , V_180 , V_181 , V_182 , V_183 , V_184 , V_185 , V_186 ;\r\nT_32 V_187 , V_188 , V_189 , V_190 , V_191 , V_192 , V_193 , V_194 , V_195 ;\r\nT_32 V_196 , V_197 ;\r\nT_32 V_198 , V_199 , V_200 , V_201 , V_202 , V_203 , V_204 , V_205 , V_206 ;\r\nT_32 V_207 , V_208 , V_209 , V_210 , V_211 , V_212 , V_213 , V_214 ;\r\nT_32 V_215 , V_216 , V_217 , V_218 , V_219 , V_220 , V_221 ;\r\nT_32 V_222 , V_223 , V_224 ;\r\nT_32 V_225 , V_226 , V_227 , V_228 , V_229 , V_230 , V_231 , V_232 , V_233 , V_234 , V_235 , V_236 ;\r\nT_4 V_237 ;\r\nT_32 V_238 , V_239 , V_240 , V_241 ;\r\nT_32 V_242 [ 2 ] ;\r\nT_32 V_243 = F_29 ( 625 , 100000 ) ;\r\nint V_39 ;\r\nV_164 = ( T_27 * )\r\nF_6 ( V_36 -> V_43 ,\r\nF_7 ( V_44 , V_244 ) ,\r\nNULL , NULL , NULL ) ;\r\nif ( ! V_164 )\r\nreturn - 1 ;\r\nif ( V_164 -> V_245 . V_48 < 3 ||\r\n( V_164 -> V_245 . V_48 == 3 &&\r\nV_164 -> V_245 . V_246 < 4 ) )\r\nreturn - 1 ;\r\nV_207 = F_30 ( V_164 -> V_247 , 1000 ) ;\r\nswitch ( V_162 ) {\r\ncase 1 :\r\nV_208 = F_31 ( F_2 ( V_164 -> V_248 ) ) ;\r\nV_209 = F_29 ( F_18 ( V_164 -> V_249 ) , 1000 ) ;\r\nbreak;\r\ncase 2 :\r\nV_208 = F_31 ( F_2 ( V_164 -> V_250 ) ) ;\r\nV_209 = F_29 ( F_18 ( V_164 -> V_251 ) , 1000 ) ;\r\nbreak;\r\ncase 3 :\r\nV_208 = F_31 ( F_2 ( V_164 -> V_252 ) ) ;\r\nV_209 = F_29 ( F_18 ( V_164 -> V_253 ) , 1000 ) ;\r\nbreak;\r\ncase 4 :\r\nV_208 = F_31 ( F_2 ( V_164 -> V_254 ) ) ;\r\nV_209 = F_29 ( F_18 ( V_164 -> V_255 ) , 1000 ) ;\r\nbreak;\r\ncase 5 :\r\nV_208 = F_31 ( F_2 ( V_164 -> V_256 ) ) ;\r\nV_209 = F_29 ( F_18 ( V_164 -> V_257 ) , 1000 ) ;\r\nbreak;\r\ncase 6 :\r\nV_208 = F_31 ( F_2 ( V_164 -> V_258 ) ) ;\r\nV_209 = F_29 ( F_18 ( V_164 -> V_259 ) , 1000 ) ;\r\nbreak;\r\ncase 7 :\r\nV_208 = F_31 ( F_2 ( V_164 -> V_260 ) ) ;\r\nV_209 = F_29 ( F_18 ( V_164 -> V_261 ) , 1000 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( L_6 ) ;\r\nV_208 = F_31 ( 1 ) ;\r\nV_209 = F_29 ( F_18 ( V_164 -> V_262 ) , 1000 ) ;\r\n}\r\nV_165 = V_164 -> V_263 ;\r\nV_171 . V_264 = V_165 . V_264 ;\r\nV_171 . V_265 = V_165 . V_266 ;\r\nV_171 . V_267 = V_165 . V_268 ;\r\nV_172 . V_269 = V_171 ;\r\nV_39 = F_11 ( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_270 ) ,\r\n& V_172 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_173 = F_18 ( V_172 . V_271 ) ;\r\nV_239 = F_29 ( F_18 ( V_165 . V_272 ) , 1 ) ;\r\nV_241 = F_29 ( F_18 ( V_165 . V_273 ) , 1 ) ;\r\nV_215 = F_32 ( V_173 , V_239 , V_241 , V_165 . V_268 ) ;\r\nV_166 = V_164 -> V_274 ;\r\nV_171 . V_264 = V_166 . V_264 ;\r\nV_171 . V_265 = V_166 . V_266 ;\r\nV_171 . V_267 = V_166 . V_268 ;\r\nV_172 . V_269 = V_171 ;\r\nV_39 = F_11 ( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_270 ) ,\r\n& V_172 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_175 = F_18 ( V_172 . V_271 ) ;\r\nV_239 = F_29 ( F_18 ( V_166 . V_272 ) , 1000 ) ;\r\nV_241 = F_29 ( F_18 ( V_166 . V_273 ) , 1000 ) ;\r\nV_216 = F_32 ( V_175 , V_239 , V_241 , V_166 . V_268 ) ;\r\nV_167 = V_164 -> V_275 ;\r\nV_171 . V_264 = V_167 . V_264 ;\r\nV_171 . V_265 = V_167 . V_266 ;\r\nV_171 . V_267 = V_167 . V_268 ;\r\nV_172 . V_269 = V_171 ;\r\nV_39 = F_11 ( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_270 ) ,\r\n& V_172 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_174 = F_18 ( V_172 . V_271 ) ;\r\nV_239 = F_29 ( F_18 ( V_167 . V_272 ) , 1000 ) ;\r\nV_241 = F_29 ( F_18 ( V_167 . V_273 ) , 1000 ) ;\r\nV_217 = F_32 ( V_174 , V_239 , V_241 , V_167 . V_268 ) ;\r\nV_168 = V_164 -> V_276 ;\r\nV_171 . V_264 = V_168 . V_264 ;\r\nV_171 . V_265 = V_168 . V_266 ;\r\nV_171 . V_267 = V_168 . V_268 ;\r\nV_172 . V_269 = V_171 ;\r\nV_39 = F_11 ( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_270 ) ,\r\n& V_172 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_176 = F_18 ( V_172 . V_271 ) ;\r\nV_240 = F_29 ( F_18 ( V_168 . V_277 ) , 1000 ) ;\r\nV_241 = F_29 ( F_18 ( V_168 . V_273 ) , 1000 ) ;\r\nV_220 = F_33 ( V_176 ,\r\nV_240 , V_241 , V_168 . V_268 ) ;\r\nV_169 = V_164 -> V_278 ;\r\nV_171 . V_264 = V_169 . V_264 ;\r\nV_171 . V_265 = V_169 . V_266 ;\r\nV_171 . V_267 = V_169 . V_268 ;\r\nV_172 . V_269 = V_171 ;\r\nV_39 = F_11 ( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_270 ) ,\r\n& V_172 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_177 = F_18 ( V_172 . V_271 ) ;\r\nV_240 = F_29 ( F_18 ( V_169 . V_277 ) , 1000 ) ;\r\nV_241 = F_29 ( ( F_18 ( V_169 . V_273 ) & 0x7fffffff ) , 1000 ) ;\r\nV_241 = F_34 ( V_241 , F_35 ( - 1 ) ) ;\r\nV_218 = F_33 ( V_177 ,\r\nV_240 , V_241 , V_169 . V_268 ) ;\r\nV_170 = V_164 -> V_279 ;\r\nV_171 . V_264 = V_170 . V_264 ;\r\nV_171 . V_265 = V_170 . V_266 ;\r\nV_171 . V_267 = V_170 . V_268 ;\r\nV_172 . V_269 = V_171 ;\r\nV_39 = F_11 ( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_270 ) ,\r\n& V_172 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_178 = F_18 ( V_172 . V_271 ) ;\r\nV_240 = F_29 ( F_18 ( V_170 . V_277 ) , 1000 ) ;\r\nV_241 = F_29 ( F_18 ( V_170 . V_273 ) , 1000 ) ;\r\nV_219 = F_33 ( V_178 ,\r\nV_240 , V_241 , V_170 . V_268 ) ;\r\nV_171 . V_264 = V_164 -> V_280 ;\r\nV_171 . V_265 = V_164 -> V_281 ;\r\nV_171 . V_267 = V_164 -> V_282 ;\r\nV_172 . V_269 = V_171 ;\r\nV_39 = F_11 ( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_270 ) ,\r\n& V_172 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_237 = F_18 ( V_172 . V_271 ) ;\r\nV_238 = F_29 ( F_18 ( V_164 -> V_283 ) , 10000 ) ;\r\nV_239 = F_29 ( F_18 ( V_164 -> V_284 ) , 10000 ) ;\r\nV_221 = F_36 ( V_237 ,\r\nV_238 , V_239 , V_164 -> V_282 ) ;\r\nV_196 = V_221 ;\r\nV_179 = F_34 ( F_29 ( F_18 ( V_164 -> V_285 ) , 1000000 ) ,\r\nF_35 ( F_37 ( - 1 , V_164 -> V_286 ) ) ) ;\r\nV_180 = F_34 ( F_29 ( F_18 ( V_164 -> V_287 ) , 1000000 ) ,\r\nF_35 ( F_37 ( - 1 , V_164 -> V_288 ) ) ) ;\r\nV_181 = F_34 ( F_29 ( F_18 ( V_164 -> V_289 ) , 100000 ) ,\r\nF_35 ( F_37 ( - 1 , V_164 -> V_290 ) ) ) ;\r\nV_182 = F_34 ( F_29 ( F_18 ( V_164 -> V_291 ) , 1000000 ) ,\r\nF_35 ( F_37 ( - 1 , V_164 -> V_292 ) ) ) ;\r\nV_183 = F_34 ( F_29 ( F_18 ( V_164 -> V_293 ) , 1000000 ) ,\r\nF_35 ( F_37 ( - 1 , V_164 -> V_294 ) ) ) ;\r\nV_184 = F_34 ( F_29 ( F_18 ( V_164 -> V_295 ) , 1000 ) ,\r\nF_35 ( F_37 ( - 1 , V_164 -> V_296 ) ) ) ;\r\nV_185 = F_34 ( F_29 ( F_18 ( V_164 -> V_297 ) , 1000 ) ,\r\nF_35 ( F_37 ( - 1 , V_164 -> V_298 ) ) ) ;\r\nV_186 = F_34 ( F_29 ( F_18 ( V_164 -> V_299 ) , 1000 ) ,\r\nF_35 ( F_37 ( - 1 , V_164 -> V_300 ) ) ) ;\r\nV_187 = F_35 ( F_18 ( V_164 -> V_301 ) ) ;\r\nV_188 = F_35 ( F_18 ( V_164 -> V_302 ) ) ;\r\nV_189 = F_35 ( F_18 ( V_164 -> V_303 ) ) ;\r\nV_190 = F_35 ( F_18 ( V_164 -> V_304 ) ) ;\r\nV_191 = F_29 (\r\nF_18 ( V_164 -> V_305 ) , 10000 ) ;\r\nV_192 = F_29 (\r\nF_18 ( V_164 -> V_306 ) , 10000 ) ;\r\nV_193 = F_29 (\r\nF_18 ( V_164 -> V_307 ) , 10000 ) ;\r\nV_194 = F_29 (\r\nF_18 ( V_164 -> V_308 ) , 10000 ) ;\r\nV_195 = F_29 (\r\nF_18 ( V_164 -> V_309 ) , 100 ) ;\r\nV_195 = F_38 ( V_195 , F_35 ( 1000 ) ) ;\r\nV_216 = F_38 ( V_216 , F_35 ( 100 ) ) ;\r\nV_217 = F_38 ( V_217 , F_35 ( 100 ) ) ;\r\nV_220 = F_38 ( V_220 , F_35 ( 100 ) ) ;\r\nV_218 = F_39 ( F_38 ( V_218 , F_35 ( 100 ) ) ) ;\r\nV_219 = F_38 ( V_219 , F_35 ( 10 ) ) ;\r\nV_223 = F_29 ( V_159 , 100 ) ;\r\nV_226 = F_38 ( F_29 (\r\nF_18 ( V_164 -> V_310 ) , 1000 ) , F_35 ( 4 ) ) ;\r\nV_227 = F_29 ( F_18 ( V_164 -> V_311 ) , 10 ) ;\r\nV_228 = F_29 ( F_18 ( V_164 -> V_312 ) , 100 ) ;\r\nV_229 = F_29 ( F_18 ( V_164 -> V_313 ) , 10 ) ;\r\nV_230 = F_38 ( F_29 (\r\nF_18 ( V_164 -> V_314 ) , 1000 ) , F_35 ( 4 ) ) ;\r\nV_225 = F_38 ( F_29 (\r\nF_18 ( V_164 -> V_315 ) , 1000 ) , F_35 ( 4 ) ) ;\r\nV_211 = F_40 ( V_187 , F_40 ( F_34 ( V_183 , V_223 ) , V_184 ) ) ;\r\nV_213 = F_40 ( F_40 ( F_34 ( V_181 , V_223 ) , V_185 ) , V_188 ) ;\r\nV_212 = F_40 ( V_189 ,\r\nF_40 ( F_34 ( V_179 , V_196 ) ,\r\nF_40 ( F_34 ( V_180 , F_34 ( V_196 , V_223 ) ) ,\r\nF_40 ( F_34 ( V_182 , V_223 ) ,\r\nF_41 ( V_186 , V_215 ) ) ) ) ) ;\r\nV_210 = F_41 ( V_215 ,\r\nF_41 ( V_189 ,\r\nF_41 ( V_182 , F_34 ( V_180 , V_223 ) ) ) ) ;\r\nV_210 = F_38 ( V_210 , F_40 ( F_34 ( V_179 , V_223 ) , V_181 ) ) ;\r\nV_197 = F_41 ( V_210 ,\r\nF_38 ( V_195 , F_35 ( 1000 ) ) ) ;\r\nV_214 = F_40 ( F_34 ( V_187 ,\r\nF_42 ( V_197 ) ) ,\r\nF_40 ( F_34 ( V_188 , V_197 ) ,\r\nV_189 ) ) ;\r\nV_203 = F_41 ( V_215 ,\r\nF_41 ( V_214 ,\r\nF_41 ( V_182 ,\r\nF_34 ( V_181 , V_197 ) ) ) ) ;\r\nV_203 = F_38 ( V_203 , F_40 ( F_34 ( V_179 , V_197 ) , V_180 ) ) ;\r\nV_202 = F_41 ( V_223 , V_203 ) ;\r\nV_198 = F_34 ( V_223 , V_191 ) ;\r\nV_199 = F_34 ( V_223 , V_192 ) ;\r\nV_200 = F_34 ( V_223 , V_193 ) ;\r\nV_201 = F_34 ( V_223 , V_194 ) ;\r\nV_204 = F_42 ( V_202 ) ;\r\nV_205 = F_42 ( V_201 ) ;\r\nV_206 = F_42 ( V_200 ) ;\r\nV_222 = F_40 ( V_198 ,\r\nF_40 ( V_199 ,\r\nF_40 ( V_190 ,\r\nF_43 ( F_40 ( V_206 ,\r\nF_40 ( V_204 , V_205 ) ) ) ) ) ) ;\r\nV_211 = F_40 ( F_34 ( V_183 , F_40 ( V_223 , V_222 ) ) , V_184 ) ;\r\nV_213 = F_40 ( F_34 ( V_181 , F_40 ( V_223 , V_222 ) ) , V_185 ) ;\r\nV_212 = F_40 ( V_214 ,\r\nF_40 ( F_34 ( V_179 , V_196 ) ,\r\nF_40 ( F_34 ( F_34 ( V_180 , V_196 ) ,\r\nF_40 ( V_223 , V_222 ) ) ,\r\nF_40 ( F_34 ( V_182 ,\r\nF_40 ( V_223 , V_222 ) ) ,\r\nF_41 ( V_186 , V_215 ) ) ) ) ) ;\r\nF_44 ( V_211 , V_213 , V_212 , V_242 ) ;\r\nif ( F_45 ( V_242 [ 0 ] , V_242 [ 1 ] ) )\r\nV_224 = V_242 [ 1 ] ;\r\nelse\r\nV_224 = V_242 [ 0 ] ;\r\nif ( F_45 ( V_225 , V_224 ) )\r\nV_224 = V_225 ;\r\nelse if ( F_45 ( V_224 , V_226 ) )\r\nV_224 = F_41 ( V_226 , V_243 ) ;\r\nV_224 = F_46 ( V_224 , V_243 , 0 ) ;\r\nV_231 = V_225 ;\r\nwhile ( F_45 ( F_40 ( V_226 , V_243 ) , V_231 ) ) {\r\nV_234 = F_34 ( F_34 ( F_34 ( F_40 (\r\nF_34 ( V_216 , V_231 ) , V_217 ) , V_223 ) ,\r\nF_42 ( V_231 ) ) , V_209 ) ;\r\nV_233 = F_34 ( V_221 , F_34 ( V_228 ,\r\nF_34 ( F_47 ( F_34 ( F_40 ( F_34 ( V_218 ,\r\nV_227 ) , V_219 ) , V_231 ) ) , V_231 ) ) ) ;\r\nV_233 = F_34 ( V_233 , F_47 ( F_34 (\r\nV_220 , V_227 ) ) ) ;\r\nV_233 = F_38 ( V_233 , F_47 ( F_34 (\r\nF_40 ( F_34 ( V_218 , V_227 ) , V_219 ) , V_230 ) ) ) ;\r\nV_233 = F_38 ( V_233 , F_47 ( F_34 (\r\nV_220 , V_229 ) ) ) ;\r\nV_232 = F_40 ( V_234 , V_233 ) ;\r\nV_235 = F_38 ( V_232 , V_231 ) ;\r\nV_236 = F_40 ( V_231 , F_38 ( F_34 ( V_235 , V_207 ) ,\r\nF_35 ( 10 ) ) ) ;\r\nV_236 = F_46 ( V_236 , V_243 , 0 ) ;\r\nif ( F_45 ( V_226 , V_236 ) &&\r\n( F_45 ( V_236 , V_224 ) ||\r\nF_48 ( V_236 , V_224 ) ) ) {\r\nV_236 = F_34 ( V_236 , F_35 ( 1000 ) ) ;\r\n* V_161 = ( V_8 ) V_236 . V_316 . V_317 ;\r\nbreak;\r\n} else\r\nV_231 = F_40 ( V_231 , V_243 ) ;\r\n}\r\nreturn V_39 ;\r\n}\r\nint F_49 (\r\nstruct V_35 * V_36 ,\r\nT_1 V_65 ,\r\nT_4 V_159 , V_8 V_160 ,\r\nV_8 * V_161 )\r\n{\r\nint V_39 ;\r\nT_33 V_318 ;\r\nV_318 . V_73 =\r\nV_65 ;\r\nV_318 . V_74 =\r\nV_319 ;\r\nV_318 . V_320 =\r\nF_50 ( V_160 ) ;\r\nV_318 . V_321 =\r\nF_10 ( V_159 ) ;\r\nV_39 = F_11 ( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_322 ) ,\r\n& V_318 ) ;\r\nif ( 0 != V_39 )\r\nreturn V_39 ;\r\n* V_161 = F_2 ( ( ( V_323 * )\r\n( & V_318 ) ) -> V_320 ) ;\r\nreturn V_39 ;\r\n}\r\nint F_51 ( struct V_35 * V_36 ,\r\nV_8 V_324 ,\r\nV_8 * V_161 )\r\n{\r\nint V_39 ;\r\nint V_325 ;\r\nT_33 V_318 ;\r\nfor ( V_325 = 0 ; V_325 < V_36 -> V_326 . V_327 -> V_143 ; V_325 ++ ) {\r\nif ( V_36 -> V_326 . V_327 -> V_135 [ V_325 ] . V_328 == V_324 ) {\r\nbreak;\r\n}\r\n}\r\nF_3 (entry_id < hwmgr->dyn_state.vddc_dependency_on_sclk->count,\r\nL_7 ,\r\nreturn -EINVAL;\r\n) ;\r\nV_318 . V_73 = V_329 ;\r\nV_318 . V_74 = V_319 ;\r\nV_318 . V_320 = V_324 ;\r\nV_318 . V_321 =\r\nF_10 ( V_36 -> V_326 . V_327 -> V_135 [ V_325 ] . V_330 ) ;\r\nV_39 = F_11 ( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_322 ) ,\r\n& V_318 ) ;\r\nif ( 0 != V_39 )\r\nreturn V_39 ;\r\n* V_161 = F_2 ( ( ( V_323 * )\r\n( & V_318 ) ) -> V_320 ) ;\r\nreturn V_39 ;\r\n}\r\nT_4 F_52 ( struct V_35 * V_36 )\r\n{\r\nT_34 * V_129 ;\r\nT_4 clock ;\r\nT_7 V_40 , V_41 ;\r\nT_8 V_42 ;\r\nV_129 = ( T_34 * )\r\nF_6 ( V_36 -> V_43 ,\r\nF_7 ( V_44 , V_130 ) ,\r\n& V_42 , & V_40 , & V_41 ) ;\r\nif ( V_129 == NULL )\r\nclock = 2700 ;\r\nelse {\r\nif ( ( V_129 -> V_48 == 2 ) &&\r\n( F_2 ( V_129 -> V_67 ) >= sizeof( V_331 ) ) ) {\r\nV_331 * V_332 =\r\n( V_331 * ) V_129 ;\r\nclock = ( T_4 ) ( F_2 ( V_332 -> V_333 ) ) ;\r\n} else {\r\nT_22 * V_334 =\r\n( T_22 * ) V_129 ;\r\nclock = ( T_4 ) ( F_2 ( V_334 -> V_131 ) ) ;\r\n}\r\n}\r\nreturn clock ;\r\n}\r\nstatic T_35 * F_53 ( void * V_43 )\r\n{\r\nT_35 * V_3 = NULL ;\r\nT_7 V_40 , V_41 ;\r\nT_8 V_42 ;\r\nV_3 = ( T_35 * )\r\nF_6 ( V_43 ,\r\nF_7 ( V_44 , V_335 ) ,\r\n& V_42 , & V_40 , & V_41 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic int F_54 ( struct V_35 * V_36 ,\r\nconst T_1 V_336 ,\r\nconst T_4 V_337 ,\r\nT_36 * V_338 )\r\n{\r\nT_35 * V_3 ;\r\nT_37 * V_339 ;\r\nint V_340 = 0 ;\r\nmemset ( V_338 , 0x00 , sizeof( T_36 ) ) ;\r\nV_3 = F_53 ( V_36 -> V_43 ) ;\r\nif ( NULL == V_3 )\r\nreturn - 1 ;\r\nV_339 = & V_3 -> V_341 [ 0 ] ;\r\nwhile ( ( ( T_1 * ) V_339 - ( T_1 * ) V_3 ) <\r\nF_2 ( V_3 -> V_47 . V_67 ) ) {\r\nif ( ( V_336 == V_339 -> V_342 ) &&\r\n( ( T_4 ) V_337 <= F_18 ( V_339 -> V_343 ) ) ) {\r\nV_340 = 1 ;\r\nbreak;\r\n}\r\nV_339 = ( T_37 * ) ( ( T_1 * ) V_339 +\r\nsizeof( T_37 ) ) ;\r\n}\r\nif ( V_340 ) {\r\nV_338 -> V_344 =\r\nF_2 ( V_339 -> V_345 ) ;\r\nV_338 -> V_346 = F_2 ( V_339 -> V_347 ) ;\r\nif ( ( ( F_55 ( V_3 ) == 2 ) &&\r\n( F_56 ( V_3 ) >= 2 ) ) ||\r\n( F_55 ( V_3 ) == 3 ) ) {\r\nV_338 -> V_346 /= 100 ;\r\n}\r\nswitch ( V_339 -> V_348 ) {\r\ncase 0 :\r\nV_338 -> V_349 =\r\nV_350 ;\r\nbreak;\r\ncase 1 :\r\nV_338 -> V_349 =\r\nV_351 ;\r\nbreak;\r\ndefault:\r\nV_338 -> V_349 =\r\nV_350 ;\r\nbreak;\r\n}\r\n}\r\nreturn V_340 ? 0 : 1 ;\r\n}\r\nint F_57 (\r\nstruct V_35 * V_36 ,\r\nconst T_4 V_51 ,\r\nT_36 * V_339 )\r\n{\r\nreturn F_54 ( V_36 ,\r\nV_352 , V_51 , V_339 ) ;\r\n}\r\nint F_58 (\r\nstruct V_35 * V_36 ,\r\nconst T_4 V_50 ,\r\nT_36 * V_339 )\r\n{\r\nreturn F_54 ( V_36 ,\r\nV_353 , V_50 , V_339 ) ;\r\n}\r\nint F_59 ( void * V_43 , V_8 V_354 ,\r\nV_8 V_355 , T_4 V_356 , T_4 * V_357 )\r\n{\r\nint V_39 ;\r\nT_31 V_358 ;\r\nV_358 . V_269 . V_264 = F_50 ( ( V_354 / 32 ) * 4 ) ;\r\nV_358 . V_269 . V_265 = ( T_1 )\r\n( V_354 - ( ( V_354 / 32 ) * 32 ) ) ;\r\nV_358 . V_269 . V_267 = ( T_1 )\r\n( ( V_355 - V_354 ) + 1 ) ;\r\nV_39 = F_11 ( V_43 ,\r\nF_7 ( V_58 , V_270 ) ,\r\n& V_358 ) ;\r\nif ( ! V_39 )\r\n* V_357 = F_18 ( V_358 . V_271 ) & V_356 ;\r\nreturn V_39 ;\r\n}\r\nint F_60 ( struct V_35 * V_36 , T_4 V_51 ,\r\nT_1 V_359 )\r\n{\r\nT_38 V_360 ;\r\nint V_39 ;\r\nV_360 . V_361 . V_57 . V_362 =\r\nV_51 & V_54 ;\r\nV_360 . V_361 . V_57 . V_363 =\r\nV_364 ;\r\nV_360 . V_361 . V_365 = V_359 ;\r\nV_39 = F_11\r\n( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_59 ) ,\r\n& V_360 ) ;\r\nreturn V_39 ;\r\n}\r\nint F_61 ( struct V_35 * V_36 , T_1 V_65 ,\r\nT_4 V_159 , V_8 V_160 , T_4 * V_161 )\r\n{\r\nint V_39 ;\r\nT_39 V_318 ;\r\nV_318 . V_73 = V_65 ;\r\nV_318 . V_74 = V_319 ;\r\nV_318 . V_320 = F_50 ( V_160 ) ;\r\nV_318 . V_321 = F_10 ( V_159 ) ;\r\nV_39 = F_11 ( V_36 -> V_43 ,\r\nF_7 ( V_58 , V_322 ) ,\r\n& V_318 ) ;\r\nif ( 0 != V_39 )\r\nreturn V_39 ;\r\n* V_161 = F_18 ( ( ( V_366 * )\r\n( & V_318 ) ) -> V_367 ) ;\r\nreturn V_39 ;\r\n}\r\nint F_62 ( struct V_35 * V_36 , struct V_368 * V_3 )\r\n{\r\nint V_4 ;\r\nT_7 V_40 , V_41 ;\r\nT_8 V_42 ;\r\nT_40 * V_369 =\r\n( T_40 * ) F_6 ( V_36 -> V_43 ,\r\nF_7 ( V_44 , V_370 ) ,\r\n& V_42 , & V_40 , & V_41 ) ;\r\nfor ( V_4 = 0 ; V_4 < V_369 -> V_371 ; V_4 ++ ) {\r\nV_3 -> V_372 [ V_4 ] . V_373 = V_369 -> V_374 [ V_4 ] . V_373 ;\r\nV_3 -> V_372 [ V_4 ] . V_375 = V_369 -> V_374 [ V_4 ] . V_375 ;\r\nV_3 -> V_372 [ V_4 ] . V_376 =\r\nF_2 ( V_369 -> V_374 [ V_4 ] . V_377 ) ;\r\nV_3 -> V_372 [ V_4 ] . V_378 =\r\nF_2 ( V_369 -> V_374 [ V_4 ] . V_379 ) ;\r\nV_3 -> V_372 [ V_4 ] . V_380 =\r\nF_2 ( V_369 -> V_374 [ V_4 ] . V_381 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_63 ( struct V_35 * V_36 ,\r\nstruct V_382 * V_383 )\r\n{\r\nT_41 * V_384 = NULL ;\r\nif ( V_383 == NULL )\r\nreturn - V_385 ;\r\nV_384 = ( T_41 * )\r\nF_6 ( V_36 -> V_43 ,\r\nF_7 ( V_44 , V_244 ) ,\r\nNULL , NULL , NULL ) ;\r\nif ( ! V_384 )\r\nreturn - 1 ;\r\nV_383 -> V_386 = F_18 ( V_384 -> V_386 ) ;\r\nV_383 -> V_387 = F_18 ( V_384 -> V_387 ) ;\r\nV_383 -> V_388 = F_18 ( V_384 -> V_388 ) ;\r\nV_383 -> V_389 = F_2 ( V_384 -> V_389 ) ;\r\nV_383 -> V_390 = F_2 ( V_384 -> V_390 ) ;\r\nV_383 -> V_391 = F_2 ( V_384 -> V_391 ) ;\r\nV_383 -> V_392 = F_18 ( V_384 -> V_392 ) ;\r\nV_383 -> V_393 = F_18 ( V_384 -> V_393 ) ;\r\nV_383 -> V_394 = F_18 ( V_384 -> V_394 ) ;\r\nV_383 -> V_395 = F_18 ( V_384 -> V_395 ) ;\r\nV_383 -> V_396 = F_18 ( V_384 -> V_396 ) ;\r\nV_383 -> V_397 = F_18 ( V_384 -> V_397 ) ;\r\nV_383 -> V_398 = F_18 ( V_384 -> V_398 ) ;\r\nV_383 -> V_399 = F_2 ( V_384 -> V_399 ) ;\r\nV_383 -> V_400 = F_18 ( V_384 -> V_400 ) ;\r\nV_383 -> V_401 = F_18 ( V_384 -> V_401 ) ;\r\nV_383 -> V_402 = F_2 ( V_384 -> V_402 ) ;\r\nV_383 -> V_403 = F_18 ( V_384 -> V_403 ) ;\r\nV_383 -> V_404 = F_2 ( V_384 -> V_404 ) ;\r\nV_383 -> V_405 = V_384 -> V_405 ;\r\nV_383 -> V_406 = V_384 -> V_406 ;\r\nV_383 -> V_407 = V_384 -> V_407 ;\r\nV_383 -> V_408 = V_384 -> V_408 ;\r\nV_383 -> V_409 = F_2 ( V_384 -> V_409 ) ;\r\nV_383 -> V_410 = V_384 -> V_410 ;\r\nreturn 0 ;\r\n}\r\nint F_64 ( struct V_35 * V_36 , T_1 V_65 ,\r\nT_1 * V_411 , T_1 * V_412 ,\r\nV_8 * V_413 )\r\n{\r\nT_12 * V_62 =\r\n( T_12 * ) F_12 ( V_36 -> V_43 ) ;\r\nconst T_11 * V_71 ;\r\nF_3 ((NULL != voltage_info),\r\nL_2 , return -EINVAL) ;\r\nV_71 = F_13\r\n( V_62 , V_65 , V_414 ) ;\r\n* V_411 = V_71 -> V_415 . V_416 ;\r\n* V_412 = V_71 -> V_415 . V_417 ;\r\n* V_413 = V_71 -> V_415 . V_418 ;\r\nreturn 0 ;\r\n}
