# (C) 2001-2013 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License Subscription 
# Agreement, Altera MegaCore Function License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the applicable 
# agreement for further details.


# TCL File Generated by Component Editor 12.0
# Mon Mar 05 18:44:49 MYT 2012
# DO NOT MODIFY


# 
# altera_eth_splitter "altera_eth_splitter" v1.0
# null 2012.03.05.18:44:49
# 
# 

# 
# request TCL package from ACDS 9.1
# 
package require -exact sopc 9.1


# 
# module altera_eth_splitter
# 
set_module_property NAME altera_eth_splitter
set_module_property VERSION 13.1
set_module_property INTERNAL true
set_module_property GROUP "Interface Protocols/Ethernet/Submodules"
set_module_property AUTHOR "Altera Corporation"
set_module_property DISPLAY_NAME altera_eth_splitter
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL false
set_module_property ELABORATION_CALLBACK elaborate

add_parameter DATA_WIDTH INTEGER 1
set_parameter_property DATA_WIDTH DISPLAY_NAME "Data Width"
set_parameter_property DATA_WIDTH allowed_ranges {1:32}
set_parameter_property DATA_WIDTH DESCRIPTION "Data Width"

add_parameter OUTPUT_NUM INTEGER 2
set_parameter_property OUTPUT_NUM DISPLAY_NAME "Number of output ports"
set_parameter_property OUTPUT_NUM allowed_ranges {1:32}
set_parameter_property OUTPUT_NUM DESCRIPTION "Number of output ports"

set HDL_LIB_DIR "../lib"

proc elaborate {} {
    set data_width [get_parameter_value DATA_WIDTH]
    set output_num [get_parameter_value OUTPUT_NUM]
    
    # Input Port
    add_interface din conduit end
    set_interface_property din associatedClock ""
    set_interface_property din associatedReset ""
    set_interface_property din ENABLED true
    add_interface_port din din export Input $data_width
    
    # Output Port
    for {set i 0} {$i < $output_num} {incr i} {
        set name "dout$i"
        
        add_interface $name conduit end
        set_interface_property $name associatedClock ""
        set_interface_property $name associatedReset ""
        set_interface_property $name ENABLED true
        add_interface_port $name $name export Output $data_width
        
        # Connection
        set_port_property $name DRIVEN_BY din
    }
}


# +-----------------------------------
# | files
# | 

# | 
# +-----------------------------------

# 
# parameters
# 

# 
# display items
# 

# 
# connection point din
# 

# 
# connection point dout0
# 

# 
# connection point dout1
# 
