strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5d2e5a34d0>",
		fillcolor=turquoise,
		label="20:BL
q <= 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2e54ee90>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"20:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5d2e875d10>",
		fillcolor=turquoise,
		label="15:BL
q <= 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2e556810>]",
		style=filled,
		typ=Block];
	"15:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d2e54e550>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "20:BL"	[cond="['q']",
		label="(q == 4'b0110)",
		lineno=19];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d2e5bd4d0>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "24:IF"	[cond="['q']",
		label="!((q == 4'b0110))",
		lineno=19];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5d2e8750d0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d2e556bd0>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "15:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"14:IF" -> "19:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5d2e5b1550>",
		fillcolor=turquoise,
		label="25:BL
q <= 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2e5bd6d0>]",
		style=filled,
		typ=Block];
	"24:IF" -> "25:BL"	[cond="['q']",
		label="(q == 4'b1011)",
		lineno=24];
	"29:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5d2e5b1050>",
		fillcolor=turquoise,
		label="29:BL
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d2e5a6950>]",
		style=filled,
		typ=Block];
	"24:IF" -> "29:BL"	[cond="['q']",
		label="!((q == 4'b1011))",
		lineno=24];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5d2e875e10>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"25:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"29:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
}
