#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* QuadDecoder_Cnt8_CounterUDB */
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB10_A0
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB10_A1
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB10_D0
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB10_D1
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB10_F0
#define QuadDecoder_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB10_F1
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define QuadDecoder_Cnt8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK 0x08u
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__3__POS 3
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x6Fu
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define QuadDecoder_Cnt8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB13_ST

/* SPIS_RxInternalInterrupt */
#define SPIS_RxInternalInterrupt__ES2_PATCH 0u
#define SPIS_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define SPIS_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define SPIS_RxInternalInterrupt__INTC_MASK 0x02u
#define SPIS_RxInternalInterrupt__INTC_NUMBER 1u
#define SPIS_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIS_RxInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define SPIS_RxInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define SPIS_RxInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define SPIS_RxInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* SPIS_TxInternalInterrupt */
#define SPIS_TxInternalInterrupt__ES2_PATCH 0u
#define SPIS_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define SPIS_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define SPIS_TxInternalInterrupt__INTC_MASK 0x04u
#define SPIS_TxInternalInterrupt__INTC_NUMBER 2u
#define SPIS_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIS_TxInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define SPIS_TxInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define SPIS_TxInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define SPIS_TxInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04u)

/* UART_RXInternalInterrupt */
#define UART_RXInternalInterrupt__ES2_PATCH 0u
#define UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define UART_RXInternalInterrupt__INTC_MASK 0x08u
#define UART_RXInternalInterrupt__INTC_NUMBER 3u
#define UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR3
#define UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define UART_RXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x06u)

/* UART_TXInternalInterrupt */
#define UART_TXInternalInterrupt__ES2_PATCH 0u
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define UART_TXInternalInterrupt__INTC_MASK 0x10u
#define UART_TXInternalInterrupt__INTC_NUMBER 4u
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR4
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define UART_TXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x08u)

/* QuadDecoder_bQuadDec */
#define QuadDecoder_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDecoder_bQuadDec_Stsreg__0__POS 0
#define QuadDecoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define QuadDecoder_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define QuadDecoder_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDecoder_bQuadDec_Stsreg__1__POS 1
#define QuadDecoder_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDecoder_bQuadDec_Stsreg__2__POS 2
#define QuadDecoder_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDecoder_bQuadDec_Stsreg__3__POS 3
#define QuadDecoder_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDecoder_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define QuadDecoder_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDecoder_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDecoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define QuadDecoder_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define QuadDecoder_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define QuadDecoder_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB14_ST

/* SPIM_IntClock */
#define SPIM_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPIM_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPIM_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPIM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_IntClock__INDEX 0x01u
#define SPIM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_IntClock__PM_ACT_MSK 0x02u
#define SPIM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_IntClock__PM_STBY_MSK 0x02u

/* SPIS_IntClock */
#define SPIS_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SPIS_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SPIS_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SPIS_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIS_IntClock__INDEX 0x02u
#define SPIS_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIS_IntClock__PM_ACT_MSK 0x04u
#define SPIS_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIS_IntClock__PM_STBY_MSK 0x04u

/* BSRC_IMP_SEL */
#define BSRC_IMP_SEL__0__MASK 0x08u
#define BSRC_IMP_SEL__0__PC CYREG_PRT6_PC3
#define BSRC_IMP_SEL__0__PORT 6u
#define BSRC_IMP_SEL__0__SHIFT 3
#define BSRC_IMP_SEL__AG CYREG_PRT6_AG
#define BSRC_IMP_SEL__AMUX CYREG_PRT6_AMUX
#define BSRC_IMP_SEL__BIE CYREG_PRT6_BIE
#define BSRC_IMP_SEL__BIT_MASK CYREG_PRT6_BIT_MASK
#define BSRC_IMP_SEL__BYP CYREG_PRT6_BYP
#define BSRC_IMP_SEL__CTL CYREG_PRT6_CTL
#define BSRC_IMP_SEL__DM0 CYREG_PRT6_DM0
#define BSRC_IMP_SEL__DM1 CYREG_PRT6_DM1
#define BSRC_IMP_SEL__DM2 CYREG_PRT6_DM2
#define BSRC_IMP_SEL__DR CYREG_PRT6_DR
#define BSRC_IMP_SEL__INP_DIS CYREG_PRT6_INP_DIS
#define BSRC_IMP_SEL__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define BSRC_IMP_SEL__LCD_EN CYREG_PRT6_LCD_EN
#define BSRC_IMP_SEL__MASK 0x08u
#define BSRC_IMP_SEL__P6_3__MASK 0x08u
#define BSRC_IMP_SEL__P6_3__PC CYREG_PRT6_PC3
#define BSRC_IMP_SEL__P6_3__PORT 6u
#define BSRC_IMP_SEL__P6_3__SHIFT 3
#define BSRC_IMP_SEL__PORT 6u
#define BSRC_IMP_SEL__PRT CYREG_PRT6_PRT
#define BSRC_IMP_SEL__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define BSRC_IMP_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define BSRC_IMP_SEL__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define BSRC_IMP_SEL__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define BSRC_IMP_SEL__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define BSRC_IMP_SEL__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define BSRC_IMP_SEL__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define BSRC_IMP_SEL__PS CYREG_PRT6_PS
#define BSRC_IMP_SEL__SHIFT 3
#define BSRC_IMP_SEL__SLW CYREG_PRT6_SLW

/* PC_VI_2SEL0 */
#define PC_VI_2SEL0__0__MASK 0x20u
#define PC_VI_2SEL0__0__PC CYREG_PRT2_PC5
#define PC_VI_2SEL0__0__PORT 2u
#define PC_VI_2SEL0__0__SHIFT 5
#define PC_VI_2SEL0__AG CYREG_PRT2_AG
#define PC_VI_2SEL0__AMUX CYREG_PRT2_AMUX
#define PC_VI_2SEL0__BIE CYREG_PRT2_BIE
#define PC_VI_2SEL0__BIT_MASK CYREG_PRT2_BIT_MASK
#define PC_VI_2SEL0__BYP CYREG_PRT2_BYP
#define PC_VI_2SEL0__CTL CYREG_PRT2_CTL
#define PC_VI_2SEL0__DM0 CYREG_PRT2_DM0
#define PC_VI_2SEL0__DM1 CYREG_PRT2_DM1
#define PC_VI_2SEL0__DM2 CYREG_PRT2_DM2
#define PC_VI_2SEL0__DR CYREG_PRT2_DR
#define PC_VI_2SEL0__INP_DIS CYREG_PRT2_INP_DIS
#define PC_VI_2SEL0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PC_VI_2SEL0__LCD_EN CYREG_PRT2_LCD_EN
#define PC_VI_2SEL0__MASK 0x20u
#define PC_VI_2SEL0__P2_5__MASK 0x20u
#define PC_VI_2SEL0__P2_5__PC CYREG_PRT2_PC5
#define PC_VI_2SEL0__P2_5__PORT 2u
#define PC_VI_2SEL0__P2_5__SHIFT 5
#define PC_VI_2SEL0__PORT 2u
#define PC_VI_2SEL0__PRT CYREG_PRT2_PRT
#define PC_VI_2SEL0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PC_VI_2SEL0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PC_VI_2SEL0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PC_VI_2SEL0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PC_VI_2SEL0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PC_VI_2SEL0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PC_VI_2SEL0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PC_VI_2SEL0__PS CYREG_PRT2_PS
#define PC_VI_2SEL0__SHIFT 5
#define PC_VI_2SEL0__SLW CYREG_PRT2_SLW

/* PC_VI_2SEL1 */
#define PC_VI_2SEL1__0__MASK 0x10u
#define PC_VI_2SEL1__0__PC CYREG_PRT2_PC4
#define PC_VI_2SEL1__0__PORT 2u
#define PC_VI_2SEL1__0__SHIFT 4
#define PC_VI_2SEL1__AG CYREG_PRT2_AG
#define PC_VI_2SEL1__AMUX CYREG_PRT2_AMUX
#define PC_VI_2SEL1__BIE CYREG_PRT2_BIE
#define PC_VI_2SEL1__BIT_MASK CYREG_PRT2_BIT_MASK
#define PC_VI_2SEL1__BYP CYREG_PRT2_BYP
#define PC_VI_2SEL1__CTL CYREG_PRT2_CTL
#define PC_VI_2SEL1__DM0 CYREG_PRT2_DM0
#define PC_VI_2SEL1__DM1 CYREG_PRT2_DM1
#define PC_VI_2SEL1__DM2 CYREG_PRT2_DM2
#define PC_VI_2SEL1__DR CYREG_PRT2_DR
#define PC_VI_2SEL1__INP_DIS CYREG_PRT2_INP_DIS
#define PC_VI_2SEL1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PC_VI_2SEL1__LCD_EN CYREG_PRT2_LCD_EN
#define PC_VI_2SEL1__MASK 0x10u
#define PC_VI_2SEL1__P2_4__MASK 0x10u
#define PC_VI_2SEL1__P2_4__PC CYREG_PRT2_PC4
#define PC_VI_2SEL1__P2_4__PORT 2u
#define PC_VI_2SEL1__P2_4__SHIFT 4
#define PC_VI_2SEL1__PORT 2u
#define PC_VI_2SEL1__PRT CYREG_PRT2_PRT
#define PC_VI_2SEL1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PC_VI_2SEL1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PC_VI_2SEL1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PC_VI_2SEL1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PC_VI_2SEL1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PC_VI_2SEL1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PC_VI_2SEL1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PC_VI_2SEL1__PS CYREG_PRT2_PS
#define PC_VI_2SEL1__SHIFT 4
#define PC_VI_2SEL1__SLW CYREG_PRT2_SLW

/* PWM_PWMUDB */
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB06_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB06_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB06_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1

/* SPIM_BSPIM */
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB07_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB07_ST
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB07_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB07_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB07_MSK
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB06_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB06_ST
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB08_ST
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB08_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB08_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB08_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB08_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB08_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB08_F1

/* SPIS_BSPIS */
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define SPIS_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPIS_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define SPIS_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__3__MASK 0x08u
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__3__POS 3
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__4__MASK 0x10u
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__4__POS 4
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__5__MASK 0x20u
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__5__POS 5
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__6__MASK 0x40u
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__6__POS 6
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__MASK 0x78u
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__MASK_REG CYREG_B1_UDB10_MSK
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SPIS_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG CYREG_B1_UDB10_ST
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__0__MASK 0x01u
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__0__POS 0
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__1__MASK 0x02u
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__1__POS 1
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__2__MASK 0x04u
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__2__POS 2
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__6__MASK 0x40u
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__6__POS 6
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__MASK 0x47u
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__MASK_REG CYREG_B0_UDB15_MSK
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define SPIS_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG CYREG_B0_UDB15_ST
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__A0_REG CYREG_B1_UDB10_A0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__A1_REG CYREG_B1_UDB10_A1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__D0_REG CYREG_B1_UDB10_D0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__D1_REG CYREG_B1_UDB10_D1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__F0_REG CYREG_B1_UDB10_F0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u0__F1_REG CYREG_B1_UDB10_F1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__A0_REG CYREG_B1_UDB11_A0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__A1_REG CYREG_B1_UDB11_A1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__D0_REG CYREG_B1_UDB11_D0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__D1_REG CYREG_B1_UDB11_D1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__F0_REG CYREG_B1_UDB11_F0
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__F1_REG CYREG_B1_UDB11_F1
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define SPIS_BSPIS_es3_SPISlave_sR16_Dp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_BUART_sRX_RxSts__1__MASK 0x02u
#define UART_BUART_sRX_RxSts__1__POS 1
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x3Au
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB07_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB07_ST
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB12_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1

/* MUXSEL_B0 */
#define MUXSEL_B0__0__MASK 0x10u
#define MUXSEL_B0__0__PC CYREG_PRT3_PC4
#define MUXSEL_B0__0__PORT 3u
#define MUXSEL_B0__0__SHIFT 4
#define MUXSEL_B0__AG CYREG_PRT3_AG
#define MUXSEL_B0__AMUX CYREG_PRT3_AMUX
#define MUXSEL_B0__BIE CYREG_PRT3_BIE
#define MUXSEL_B0__BIT_MASK CYREG_PRT3_BIT_MASK
#define MUXSEL_B0__BYP CYREG_PRT3_BYP
#define MUXSEL_B0__CTL CYREG_PRT3_CTL
#define MUXSEL_B0__DM0 CYREG_PRT3_DM0
#define MUXSEL_B0__DM1 CYREG_PRT3_DM1
#define MUXSEL_B0__DM2 CYREG_PRT3_DM2
#define MUXSEL_B0__DR CYREG_PRT3_DR
#define MUXSEL_B0__INP_DIS CYREG_PRT3_INP_DIS
#define MUXSEL_B0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MUXSEL_B0__LCD_EN CYREG_PRT3_LCD_EN
#define MUXSEL_B0__MASK 0x10u
#define MUXSEL_B0__P3_4__MASK 0x10u
#define MUXSEL_B0__P3_4__PC CYREG_PRT3_PC4
#define MUXSEL_B0__P3_4__PORT 3u
#define MUXSEL_B0__P3_4__SHIFT 4
#define MUXSEL_B0__PORT 3u
#define MUXSEL_B0__PRT CYREG_PRT3_PRT
#define MUXSEL_B0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MUXSEL_B0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MUXSEL_B0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MUXSEL_B0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MUXSEL_B0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MUXSEL_B0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MUXSEL_B0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MUXSEL_B0__PS CYREG_PRT3_PS
#define MUXSEL_B0__SHIFT 4
#define MUXSEL_B0__SLW CYREG_PRT3_SLW

/* MUXSEL_B1 */
#define MUXSEL_B1__0__MASK 0x20u
#define MUXSEL_B1__0__PC CYREG_PRT3_PC5
#define MUXSEL_B1__0__PORT 3u
#define MUXSEL_B1__0__SHIFT 5
#define MUXSEL_B1__AG CYREG_PRT3_AG
#define MUXSEL_B1__AMUX CYREG_PRT3_AMUX
#define MUXSEL_B1__BIE CYREG_PRT3_BIE
#define MUXSEL_B1__BIT_MASK CYREG_PRT3_BIT_MASK
#define MUXSEL_B1__BYP CYREG_PRT3_BYP
#define MUXSEL_B1__CTL CYREG_PRT3_CTL
#define MUXSEL_B1__DM0 CYREG_PRT3_DM0
#define MUXSEL_B1__DM1 CYREG_PRT3_DM1
#define MUXSEL_B1__DM2 CYREG_PRT3_DM2
#define MUXSEL_B1__DR CYREG_PRT3_DR
#define MUXSEL_B1__INP_DIS CYREG_PRT3_INP_DIS
#define MUXSEL_B1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define MUXSEL_B1__LCD_EN CYREG_PRT3_LCD_EN
#define MUXSEL_B1__MASK 0x20u
#define MUXSEL_B1__P3_5__MASK 0x20u
#define MUXSEL_B1__P3_5__PC CYREG_PRT3_PC5
#define MUXSEL_B1__P3_5__PORT 3u
#define MUXSEL_B1__P3_5__SHIFT 5
#define MUXSEL_B1__PORT 3u
#define MUXSEL_B1__PRT CYREG_PRT3_PRT
#define MUXSEL_B1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define MUXSEL_B1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define MUXSEL_B1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define MUXSEL_B1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define MUXSEL_B1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define MUXSEL_B1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define MUXSEL_B1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define MUXSEL_B1__PS CYREG_PRT3_PS
#define MUXSEL_B1__SHIFT 5
#define MUXSEL_B1__SLW CYREG_PRT3_SLW

/* PSoC_INT0 */
#define PSoC_INT0__0__MASK 0x80u
#define PSoC_INT0__0__PC CYREG_PRT3_PC7
#define PSoC_INT0__0__PORT 3u
#define PSoC_INT0__0__SHIFT 7
#define PSoC_INT0__AG CYREG_PRT3_AG
#define PSoC_INT0__AMUX CYREG_PRT3_AMUX
#define PSoC_INT0__BIE CYREG_PRT3_BIE
#define PSoC_INT0__BIT_MASK CYREG_PRT3_BIT_MASK
#define PSoC_INT0__BYP CYREG_PRT3_BYP
#define PSoC_INT0__CTL CYREG_PRT3_CTL
#define PSoC_INT0__DM0 CYREG_PRT3_DM0
#define PSoC_INT0__DM1 CYREG_PRT3_DM1
#define PSoC_INT0__DM2 CYREG_PRT3_DM2
#define PSoC_INT0__DR CYREG_PRT3_DR
#define PSoC_INT0__INP_DIS CYREG_PRT3_INP_DIS
#define PSoC_INT0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PSoC_INT0__LCD_EN CYREG_PRT3_LCD_EN
#define PSoC_INT0__MASK 0x80u
#define PSoC_INT0__P3_7__MASK 0x80u
#define PSoC_INT0__P3_7__PC CYREG_PRT3_PC7
#define PSoC_INT0__P3_7__PORT 3u
#define PSoC_INT0__P3_7__SHIFT 7
#define PSoC_INT0__PORT 3u
#define PSoC_INT0__PRT CYREG_PRT3_PRT
#define PSoC_INT0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PSoC_INT0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PSoC_INT0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PSoC_INT0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PSoC_INT0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PSoC_INT0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PSoC_INT0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PSoC_INT0__PS CYREG_PRT3_PS
#define PSoC_INT0__SHIFT 7
#define PSoC_INT0__SLW CYREG_PRT3_SLW

/* PSoC_INT1 */
#define PSoC_INT1__0__MASK 0x40u
#define PSoC_INT1__0__PC CYREG_PRT3_PC6
#define PSoC_INT1__0__PORT 3u
#define PSoC_INT1__0__SHIFT 6
#define PSoC_INT1__AG CYREG_PRT3_AG
#define PSoC_INT1__AMUX CYREG_PRT3_AMUX
#define PSoC_INT1__BIE CYREG_PRT3_BIE
#define PSoC_INT1__BIT_MASK CYREG_PRT3_BIT_MASK
#define PSoC_INT1__BYP CYREG_PRT3_BYP
#define PSoC_INT1__CTL CYREG_PRT3_CTL
#define PSoC_INT1__DM0 CYREG_PRT3_DM0
#define PSoC_INT1__DM1 CYREG_PRT3_DM1
#define PSoC_INT1__DM2 CYREG_PRT3_DM2
#define PSoC_INT1__DR CYREG_PRT3_DR
#define PSoC_INT1__INP_DIS CYREG_PRT3_INP_DIS
#define PSoC_INT1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PSoC_INT1__LCD_EN CYREG_PRT3_LCD_EN
#define PSoC_INT1__MASK 0x40u
#define PSoC_INT1__P3_6__MASK 0x40u
#define PSoC_INT1__P3_6__PC CYREG_PRT3_PC6
#define PSoC_INT1__P3_6__PORT 3u
#define PSoC_INT1__P3_6__SHIFT 6
#define PSoC_INT1__PORT 3u
#define PSoC_INT1__PRT CYREG_PRT3_PRT
#define PSoC_INT1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PSoC_INT1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PSoC_INT1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PSoC_INT1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PSoC_INT1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PSoC_INT1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PSoC_INT1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PSoC_INT1__PS CYREG_PRT3_PS
#define PSoC_INT1__SHIFT 6
#define PSoC_INT1__SLW CYREG_PRT3_SLW

/* RTX51_ISR */
#define RTX51_ISR__ES2_PATCH 0u
#define RTX51_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define RTX51_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define RTX51_ISR__INTC_MASK 0x01u
#define RTX51_ISR__INTC_NUMBER 0u
#define RTX51_ISR__INTC_PRIOR_NUM 0u
#define RTX51_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define RTX51_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define RTX51_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define RTX51_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* BFG1_SEL */
#define BFG1_SEL__0__MASK 0x08u
#define BFG1_SEL__0__PC CYREG_PRT2_PC3
#define BFG1_SEL__0__PORT 2u
#define BFG1_SEL__0__SHIFT 3
#define BFG1_SEL__AG CYREG_PRT2_AG
#define BFG1_SEL__AMUX CYREG_PRT2_AMUX
#define BFG1_SEL__BIE CYREG_PRT2_BIE
#define BFG1_SEL__BIT_MASK CYREG_PRT2_BIT_MASK
#define BFG1_SEL__BYP CYREG_PRT2_BYP
#define BFG1_SEL__CTL CYREG_PRT2_CTL
#define BFG1_SEL__DM0 CYREG_PRT2_DM0
#define BFG1_SEL__DM1 CYREG_PRT2_DM1
#define BFG1_SEL__DM2 CYREG_PRT2_DM2
#define BFG1_SEL__DR CYREG_PRT2_DR
#define BFG1_SEL__INP_DIS CYREG_PRT2_INP_DIS
#define BFG1_SEL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define BFG1_SEL__LCD_EN CYREG_PRT2_LCD_EN
#define BFG1_SEL__MASK 0x08u
#define BFG1_SEL__P2_3__MASK 0x08u
#define BFG1_SEL__P2_3__PC CYREG_PRT2_PC3
#define BFG1_SEL__P2_3__PORT 2u
#define BFG1_SEL__P2_3__SHIFT 3
#define BFG1_SEL__PORT 2u
#define BFG1_SEL__PRT CYREG_PRT2_PRT
#define BFG1_SEL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define BFG1_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define BFG1_SEL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define BFG1_SEL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define BFG1_SEL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define BFG1_SEL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define BFG1_SEL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define BFG1_SEL__PS CYREG_PRT2_PS
#define BFG1_SEL__SHIFT 3
#define BFG1_SEL__SLW CYREG_PRT2_SLW

/* BICM_SEL */
#define BICM_SEL__0__MASK 0x04u
#define BICM_SEL__0__PC CYREG_PRT2_PC2
#define BICM_SEL__0__PORT 2u
#define BICM_SEL__0__SHIFT 2
#define BICM_SEL__AG CYREG_PRT2_AG
#define BICM_SEL__AMUX CYREG_PRT2_AMUX
#define BICM_SEL__BIE CYREG_PRT2_BIE
#define BICM_SEL__BIT_MASK CYREG_PRT2_BIT_MASK
#define BICM_SEL__BYP CYREG_PRT2_BYP
#define BICM_SEL__CTL CYREG_PRT2_CTL
#define BICM_SEL__DM0 CYREG_PRT2_DM0
#define BICM_SEL__DM1 CYREG_PRT2_DM1
#define BICM_SEL__DM2 CYREG_PRT2_DM2
#define BICM_SEL__DR CYREG_PRT2_DR
#define BICM_SEL__INP_DIS CYREG_PRT2_INP_DIS
#define BICM_SEL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define BICM_SEL__LCD_EN CYREG_PRT2_LCD_EN
#define BICM_SEL__MASK 0x04u
#define BICM_SEL__P2_2__MASK 0x04u
#define BICM_SEL__P2_2__PC CYREG_PRT2_PC2
#define BICM_SEL__P2_2__PORT 2u
#define BICM_SEL__P2_2__SHIFT 2
#define BICM_SEL__PORT 2u
#define BICM_SEL__PRT CYREG_PRT2_PRT
#define BICM_SEL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define BICM_SEL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define BICM_SEL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define BICM_SEL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define BICM_SEL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define BICM_SEL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define BICM_SEL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define BICM_SEL__PS CYREG_PRT2_PS
#define BICM_SEL__SHIFT 2
#define BICM_SEL__SLW CYREG_PRT2_SLW

/* Clock_QD */
#define Clock_QD__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_QD__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_QD__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_QD__CFG2_SRC_SEL_MASK 0x07u
#define Clock_QD__INDEX 0x03u
#define Clock_QD__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_QD__PM_ACT_MSK 0x08u
#define Clock_QD__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_QD__PM_STBY_MSK 0x08u

/* GPIO0_5V */
#define GPIO0_5V__0__MASK 0x20u
#define GPIO0_5V__0__PC CYREG_IO_PC_PRT15_PC5
#define GPIO0_5V__0__PORT 15u
#define GPIO0_5V__0__SHIFT 5
#define GPIO0_5V__AG CYREG_PRT15_AG
#define GPIO0_5V__AMUX CYREG_PRT15_AMUX
#define GPIO0_5V__BIE CYREG_PRT15_BIE
#define GPIO0_5V__BIT_MASK CYREG_PRT15_BIT_MASK
#define GPIO0_5V__BYP CYREG_PRT15_BYP
#define GPIO0_5V__CTL CYREG_PRT15_CTL
#define GPIO0_5V__DM0 CYREG_PRT15_DM0
#define GPIO0_5V__DM1 CYREG_PRT15_DM1
#define GPIO0_5V__DM2 CYREG_PRT15_DM2
#define GPIO0_5V__DR CYREG_PRT15_DR
#define GPIO0_5V__INP_DIS CYREG_PRT15_INP_DIS
#define GPIO0_5V__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define GPIO0_5V__LCD_EN CYREG_PRT15_LCD_EN
#define GPIO0_5V__MASK 0x20u
#define GPIO0_5V__P15_5__MASK 0x20u
#define GPIO0_5V__P15_5__PC CYREG_IO_PC_PRT15_PC5
#define GPIO0_5V__P15_5__PORT 15u
#define GPIO0_5V__P15_5__SHIFT 5
#define GPIO0_5V__PORT 15u
#define GPIO0_5V__PRT CYREG_PRT15_PRT
#define GPIO0_5V__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define GPIO0_5V__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define GPIO0_5V__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define GPIO0_5V__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define GPIO0_5V__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define GPIO0_5V__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define GPIO0_5V__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define GPIO0_5V__PS CYREG_PRT15_PS
#define GPIO0_5V__SHIFT 5
#define GPIO0_5V__SLW CYREG_PRT15_SLW

/* K1_SENSE */
#define K1_SENSE__0__MASK 0x08u
#define K1_SENSE__0__PC CYREG_PRT0_PC3
#define K1_SENSE__0__PORT 0u
#define K1_SENSE__0__SHIFT 3
#define K1_SENSE__AG CYREG_PRT0_AG
#define K1_SENSE__AMUX CYREG_PRT0_AMUX
#define K1_SENSE__BIE CYREG_PRT0_BIE
#define K1_SENSE__BIT_MASK CYREG_PRT0_BIT_MASK
#define K1_SENSE__BYP CYREG_PRT0_BYP
#define K1_SENSE__CTL CYREG_PRT0_CTL
#define K1_SENSE__DM0 CYREG_PRT0_DM0
#define K1_SENSE__DM1 CYREG_PRT0_DM1
#define K1_SENSE__DM2 CYREG_PRT0_DM2
#define K1_SENSE__DR CYREG_PRT0_DR
#define K1_SENSE__INP_DIS CYREG_PRT0_INP_DIS
#define K1_SENSE__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define K1_SENSE__LCD_EN CYREG_PRT0_LCD_EN
#define K1_SENSE__MASK 0x08u
#define K1_SENSE__P0_3__MASK 0x08u
#define K1_SENSE__P0_3__PC CYREG_PRT0_PC3
#define K1_SENSE__P0_3__PORT 0u
#define K1_SENSE__P0_3__SHIFT 3
#define K1_SENSE__PORT 0u
#define K1_SENSE__PRT CYREG_PRT0_PRT
#define K1_SENSE__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define K1_SENSE__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define K1_SENSE__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define K1_SENSE__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define K1_SENSE__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define K1_SENSE__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define K1_SENSE__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define K1_SENSE__PS CYREG_PRT0_PS
#define K1_SENSE__SHIFT 3
#define K1_SENSE__SLW CYREG_PRT0_SLW

/* K2_SENSE */
#define K2_SENSE__0__MASK 0x02u
#define K2_SENSE__0__PC CYREG_PRT4_PC1
#define K2_SENSE__0__PORT 4u
#define K2_SENSE__0__SHIFT 1
#define K2_SENSE__AG CYREG_PRT4_AG
#define K2_SENSE__AMUX CYREG_PRT4_AMUX
#define K2_SENSE__BIE CYREG_PRT4_BIE
#define K2_SENSE__BIT_MASK CYREG_PRT4_BIT_MASK
#define K2_SENSE__BYP CYREG_PRT4_BYP
#define K2_SENSE__CTL CYREG_PRT4_CTL
#define K2_SENSE__DM0 CYREG_PRT4_DM0
#define K2_SENSE__DM1 CYREG_PRT4_DM1
#define K2_SENSE__DM2 CYREG_PRT4_DM2
#define K2_SENSE__DR CYREG_PRT4_DR
#define K2_SENSE__INP_DIS CYREG_PRT4_INP_DIS
#define K2_SENSE__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define K2_SENSE__LCD_EN CYREG_PRT4_LCD_EN
#define K2_SENSE__MASK 0x02u
#define K2_SENSE__P4_1__MASK 0x02u
#define K2_SENSE__P4_1__PC CYREG_PRT4_PC1
#define K2_SENSE__P4_1__PORT 4u
#define K2_SENSE__P4_1__SHIFT 1
#define K2_SENSE__PORT 4u
#define K2_SENSE__PRT CYREG_PRT4_PRT
#define K2_SENSE__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define K2_SENSE__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define K2_SENSE__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define K2_SENSE__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define K2_SENSE__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define K2_SENSE__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define K2_SENSE__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define K2_SENSE__PS CYREG_PRT4_PS
#define K2_SENSE__SHIFT 1
#define K2_SENSE__SLW CYREG_PRT4_SLW

/* RS232_RX */
#define RS232_RX__0__MASK 0x02u
#define RS232_RX__0__PC CYREG_PRT5_PC1
#define RS232_RX__0__PORT 5u
#define RS232_RX__0__SHIFT 1
#define RS232_RX__AG CYREG_PRT5_AG
#define RS232_RX__AMUX CYREG_PRT5_AMUX
#define RS232_RX__BIE CYREG_PRT5_BIE
#define RS232_RX__BIT_MASK CYREG_PRT5_BIT_MASK
#define RS232_RX__BYP CYREG_PRT5_BYP
#define RS232_RX__CTL CYREG_PRT5_CTL
#define RS232_RX__DM0 CYREG_PRT5_DM0
#define RS232_RX__DM1 CYREG_PRT5_DM1
#define RS232_RX__DM2 CYREG_PRT5_DM2
#define RS232_RX__DR CYREG_PRT5_DR
#define RS232_RX__INP_DIS CYREG_PRT5_INP_DIS
#define RS232_RX__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RS232_RX__LCD_EN CYREG_PRT5_LCD_EN
#define RS232_RX__MASK 0x02u
#define RS232_RX__PORT 5u
#define RS232_RX__PRT CYREG_PRT5_PRT
#define RS232_RX__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RS232_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RS232_RX__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RS232_RX__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RS232_RX__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RS232_RX__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RS232_RX__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RS232_RX__PS CYREG_PRT5_PS
#define RS232_RX__SHIFT 1
#define RS232_RX__SLW CYREG_PRT5_SLW

/* RS232_TX */
#define RS232_TX__0__MASK 0x01u
#define RS232_TX__0__PC CYREG_PRT5_PC0
#define RS232_TX__0__PORT 5u
#define RS232_TX__0__SHIFT 0
#define RS232_TX__AG CYREG_PRT5_AG
#define RS232_TX__AMUX CYREG_PRT5_AMUX
#define RS232_TX__BIE CYREG_PRT5_BIE
#define RS232_TX__BIT_MASK CYREG_PRT5_BIT_MASK
#define RS232_TX__BYP CYREG_PRT5_BYP
#define RS232_TX__CTL CYREG_PRT5_CTL
#define RS232_TX__DM0 CYREG_PRT5_DM0
#define RS232_TX__DM1 CYREG_PRT5_DM1
#define RS232_TX__DM2 CYREG_PRT5_DM2
#define RS232_TX__DR CYREG_PRT5_DR
#define RS232_TX__INP_DIS CYREG_PRT5_INP_DIS
#define RS232_TX__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RS232_TX__LCD_EN CYREG_PRT5_LCD_EN
#define RS232_TX__MASK 0x01u
#define RS232_TX__PORT 5u
#define RS232_TX__PRT CYREG_PRT5_PRT
#define RS232_TX__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RS232_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RS232_TX__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RS232_TX__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RS232_TX__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RS232_TX__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RS232_TX__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RS232_TX__PS CYREG_PRT5_PS
#define RS232_TX__SHIFT 0
#define RS232_TX__SLW CYREG_PRT5_SLW

/* Clk_PWM */
#define Clk_PWM__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clk_PWM__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clk_PWM__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clk_PWM__CFG2_SRC_SEL_MASK 0x07u
#define Clk_PWM__INDEX 0x04u
#define Clk_PWM__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clk_PWM__PM_ACT_MSK 0x10u
#define Clk_PWM__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clk_PWM__PM_STBY_MSK 0x10u

/* DEC_INT */
#define DEC_INT__0__MASK 0x04u
#define DEC_INT__0__PC CYREG_PRT3_PC2
#define DEC_INT__0__PORT 3u
#define DEC_INT__0__SHIFT 2
#define DEC_INT__AG CYREG_PRT3_AG
#define DEC_INT__AMUX CYREG_PRT3_AMUX
#define DEC_INT__BIE CYREG_PRT3_BIE
#define DEC_INT__BIT_MASK CYREG_PRT3_BIT_MASK
#define DEC_INT__BYP CYREG_PRT3_BYP
#define DEC_INT__CTL CYREG_PRT3_CTL
#define DEC_INT__DM0 CYREG_PRT3_DM0
#define DEC_INT__DM1 CYREG_PRT3_DM1
#define DEC_INT__DM2 CYREG_PRT3_DM2
#define DEC_INT__DR CYREG_PRT3_DR
#define DEC_INT__INP_DIS CYREG_PRT3_INP_DIS
#define DEC_INT__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DEC_INT__LCD_EN CYREG_PRT3_LCD_EN
#define DEC_INT__MASK 0x04u
#define DEC_INT__P3_2__MASK 0x04u
#define DEC_INT__P3_2__PC CYREG_PRT3_PC2
#define DEC_INT__P3_2__PORT 3u
#define DEC_INT__P3_2__SHIFT 2
#define DEC_INT__PORT 3u
#define DEC_INT__PRT CYREG_PRT3_PRT
#define DEC_INT__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DEC_INT__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DEC_INT__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DEC_INT__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DEC_INT__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DEC_INT__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DEC_INT__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DEC_INT__PS CYREG_PRT3_PS
#define DEC_INT__SHIFT 2
#define DEC_INT__SLW CYREG_PRT3_SLW

/* MUXASEL */
#define MUXASEL__0__MASK 0x02u
#define MUXASEL__0__PC CYREG_PRT2_PC1
#define MUXASEL__0__PORT 2u
#define MUXASEL__0__SHIFT 1
#define MUXASEL__AG CYREG_PRT2_AG
#define MUXASEL__AMUX CYREG_PRT2_AMUX
#define MUXASEL__BIE CYREG_PRT2_BIE
#define MUXASEL__BIT_MASK CYREG_PRT2_BIT_MASK
#define MUXASEL__BYP CYREG_PRT2_BYP
#define MUXASEL__CTL CYREG_PRT2_CTL
#define MUXASEL__DM0 CYREG_PRT2_DM0
#define MUXASEL__DM1 CYREG_PRT2_DM1
#define MUXASEL__DM2 CYREG_PRT2_DM2
#define MUXASEL__DR CYREG_PRT2_DR
#define MUXASEL__INP_DIS CYREG_PRT2_INP_DIS
#define MUXASEL__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MUXASEL__LCD_EN CYREG_PRT2_LCD_EN
#define MUXASEL__MASK 0x02u
#define MUXASEL__P2_1__MASK 0x02u
#define MUXASEL__P2_1__PC CYREG_PRT2_PC1
#define MUXASEL__P2_1__PORT 2u
#define MUXASEL__P2_1__SHIFT 1
#define MUXASEL__PORT 2u
#define MUXASEL__PRT CYREG_PRT2_PRT
#define MUXASEL__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MUXASEL__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MUXASEL__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MUXASEL__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MUXASEL__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MUXASEL__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MUXASEL__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MUXASEL__PS CYREG_PRT2_PS
#define MUXASEL__SHIFT 1
#define MUXASEL__SLW CYREG_PRT2_SLW

/* PWM_Out */
#define PWM_Out__0__MASK 0x20u
#define PWM_Out__0__PC CYREG_PRT0_PC5
#define PWM_Out__0__PORT 0u
#define PWM_Out__0__SHIFT 5
#define PWM_Out__AG CYREG_PRT0_AG
#define PWM_Out__AMUX CYREG_PRT0_AMUX
#define PWM_Out__BIE CYREG_PRT0_BIE
#define PWM_Out__BIT_MASK CYREG_PRT0_BIT_MASK
#define PWM_Out__BYP CYREG_PRT0_BYP
#define PWM_Out__CTL CYREG_PRT0_CTL
#define PWM_Out__DM0 CYREG_PRT0_DM0
#define PWM_Out__DM1 CYREG_PRT0_DM1
#define PWM_Out__DM2 CYREG_PRT0_DM2
#define PWM_Out__DR CYREG_PRT0_DR
#define PWM_Out__INP_DIS CYREG_PRT0_INP_DIS
#define PWM_Out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PWM_Out__LCD_EN CYREG_PRT0_LCD_EN
#define PWM_Out__MASK 0x20u
#define PWM_Out__PORT 0u
#define PWM_Out__PRT CYREG_PRT0_PRT
#define PWM_Out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PWM_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PWM_Out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PWM_Out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PWM_Out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PWM_Out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PWM_Out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PWM_Out__PS CYREG_PRT0_PS
#define PWM_Out__SHIFT 5
#define PWM_Out__SLW CYREG_PRT0_SLW

/* U_CLOCK */
#define U_CLOCK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define U_CLOCK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define U_CLOCK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define U_CLOCK__CFG2_SRC_SEL_MASK 0x07u
#define U_CLOCK__INDEX 0x00u
#define U_CLOCK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define U_CLOCK__PM_ACT_MSK 0x01u
#define U_CLOCK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define U_CLOCK__PM_STBY_MSK 0x01u

/* EN_CHA */
#define EN_CHA__0__MASK 0x20u
#define EN_CHA__0__PC CYREG_PRT6_PC5
#define EN_CHA__0__PORT 6u
#define EN_CHA__0__SHIFT 5
#define EN_CHA__AG CYREG_PRT6_AG
#define EN_CHA__AMUX CYREG_PRT6_AMUX
#define EN_CHA__BIE CYREG_PRT6_BIE
#define EN_CHA__BIT_MASK CYREG_PRT6_BIT_MASK
#define EN_CHA__BYP CYREG_PRT6_BYP
#define EN_CHA__CTL CYREG_PRT6_CTL
#define EN_CHA__DM0 CYREG_PRT6_DM0
#define EN_CHA__DM1 CYREG_PRT6_DM1
#define EN_CHA__DM2 CYREG_PRT6_DM2
#define EN_CHA__DR CYREG_PRT6_DR
#define EN_CHA__INP_DIS CYREG_PRT6_INP_DIS
#define EN_CHA__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define EN_CHA__LCD_EN CYREG_PRT6_LCD_EN
#define EN_CHA__MASK 0x20u
#define EN_CHA__P6_5__MASK 0x20u
#define EN_CHA__P6_5__PC CYREG_PRT6_PC5
#define EN_CHA__P6_5__PORT 6u
#define EN_CHA__P6_5__SHIFT 5
#define EN_CHA__PORT 6u
#define EN_CHA__PRT CYREG_PRT6_PRT
#define EN_CHA__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define EN_CHA__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define EN_CHA__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define EN_CHA__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define EN_CHA__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define EN_CHA__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define EN_CHA__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define EN_CHA__PS CYREG_PRT6_PS
#define EN_CHA__SHIFT 5
#define EN_CHA__SLW CYREG_PRT6_SLW

/* EN_CHB */
#define EN_CHB__0__MASK 0x40u
#define EN_CHB__0__PC CYREG_PRT6_PC6
#define EN_CHB__0__PORT 6u
#define EN_CHB__0__SHIFT 6
#define EN_CHB__AG CYREG_PRT6_AG
#define EN_CHB__AMUX CYREG_PRT6_AMUX
#define EN_CHB__BIE CYREG_PRT6_BIE
#define EN_CHB__BIT_MASK CYREG_PRT6_BIT_MASK
#define EN_CHB__BYP CYREG_PRT6_BYP
#define EN_CHB__CTL CYREG_PRT6_CTL
#define EN_CHB__DM0 CYREG_PRT6_DM0
#define EN_CHB__DM1 CYREG_PRT6_DM1
#define EN_CHB__DM2 CYREG_PRT6_DM2
#define EN_CHB__DR CYREG_PRT6_DR
#define EN_CHB__INP_DIS CYREG_PRT6_INP_DIS
#define EN_CHB__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define EN_CHB__LCD_EN CYREG_PRT6_LCD_EN
#define EN_CHB__MASK 0x40u
#define EN_CHB__P6_6__MASK 0x40u
#define EN_CHB__P6_6__PC CYREG_PRT6_PC6
#define EN_CHB__P6_6__PORT 6u
#define EN_CHB__P6_6__SHIFT 6
#define EN_CHB__PORT 6u
#define EN_CHB__PRT CYREG_PRT6_PRT
#define EN_CHB__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define EN_CHB__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define EN_CHB__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define EN_CHB__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define EN_CHB__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define EN_CHB__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define EN_CHB__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define EN_CHB__PS CYREG_PRT6_PS
#define EN_CHB__SHIFT 6
#define EN_CHB__SLW CYREG_PRT6_SLW

/* EN_SW1 */
#define EN_SW1__0__MASK 0x80u
#define EN_SW1__0__PC CYREG_PRT6_PC7
#define EN_SW1__0__PORT 6u
#define EN_SW1__0__SHIFT 7
#define EN_SW1__AG CYREG_PRT6_AG
#define EN_SW1__AMUX CYREG_PRT6_AMUX
#define EN_SW1__BIE CYREG_PRT6_BIE
#define EN_SW1__BIT_MASK CYREG_PRT6_BIT_MASK
#define EN_SW1__BYP CYREG_PRT6_BYP
#define EN_SW1__CTL CYREG_PRT6_CTL
#define EN_SW1__DM0 CYREG_PRT6_DM0
#define EN_SW1__DM1 CYREG_PRT6_DM1
#define EN_SW1__DM2 CYREG_PRT6_DM2
#define EN_SW1__DR CYREG_PRT6_DR
#define EN_SW1__INP_DIS CYREG_PRT6_INP_DIS
#define EN_SW1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define EN_SW1__LCD_EN CYREG_PRT6_LCD_EN
#define EN_SW1__MASK 0x80u
#define EN_SW1__P6_7__MASK 0x80u
#define EN_SW1__P6_7__PC CYREG_PRT6_PC7
#define EN_SW1__P6_7__PORT 6u
#define EN_SW1__P6_7__SHIFT 7
#define EN_SW1__PORT 6u
#define EN_SW1__PRT CYREG_PRT6_PRT
#define EN_SW1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define EN_SW1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define EN_SW1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define EN_SW1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define EN_SW1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define EN_SW1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define EN_SW1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define EN_SW1__PS CYREG_PRT6_PS
#define EN_SW1__SHIFT 7
#define EN_SW1__SLW CYREG_PRT6_SLW

/* isr_QD */
#define isr_QD__ES2_PATCH 0u
#define isr_QD__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_QD__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_QD__INTC_MASK 0x40u
#define isr_QD__INTC_NUMBER 6u
#define isr_QD__INTC_PRIOR_NUM 7u
#define isr_QD__INTC_PRIOR_REG CYREG_INTC_PRIOR6
#define isr_QD__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_QD__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_QD__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Cu)

/* Key1_0 */
#define Key1_0__0__MASK 0x04u
#define Key1_0__0__PC CYREG_PRT0_PC2
#define Key1_0__0__PORT 0u
#define Key1_0__0__SHIFT 2
#define Key1_0__AG CYREG_PRT0_AG
#define Key1_0__AMUX CYREG_PRT0_AMUX
#define Key1_0__BIE CYREG_PRT0_BIE
#define Key1_0__BIT_MASK CYREG_PRT0_BIT_MASK
#define Key1_0__BYP CYREG_PRT0_BYP
#define Key1_0__CTL CYREG_PRT0_CTL
#define Key1_0__DM0 CYREG_PRT0_DM0
#define Key1_0__DM1 CYREG_PRT0_DM1
#define Key1_0__DM2 CYREG_PRT0_DM2
#define Key1_0__DR CYREG_PRT0_DR
#define Key1_0__INP_DIS CYREG_PRT0_INP_DIS
#define Key1_0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Key1_0__LCD_EN CYREG_PRT0_LCD_EN
#define Key1_0__MASK 0x04u
#define Key1_0__P0_2__MASK 0x04u
#define Key1_0__P0_2__PC CYREG_PRT0_PC2
#define Key1_0__P0_2__PORT 0u
#define Key1_0__P0_2__SHIFT 2
#define Key1_0__PORT 0u
#define Key1_0__PRT CYREG_PRT0_PRT
#define Key1_0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Key1_0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Key1_0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Key1_0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Key1_0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Key1_0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Key1_0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Key1_0__PS CYREG_PRT0_PS
#define Key1_0__SHIFT 2
#define Key1_0__SLW CYREG_PRT0_SLW

/* Key1_1 */
#define Key1_1__0__MASK 0x02u
#define Key1_1__0__PC CYREG_PRT0_PC1
#define Key1_1__0__PORT 0u
#define Key1_1__0__SHIFT 1
#define Key1_1__AG CYREG_PRT0_AG
#define Key1_1__AMUX CYREG_PRT0_AMUX
#define Key1_1__BIE CYREG_PRT0_BIE
#define Key1_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Key1_1__BYP CYREG_PRT0_BYP
#define Key1_1__CTL CYREG_PRT0_CTL
#define Key1_1__DM0 CYREG_PRT0_DM0
#define Key1_1__DM1 CYREG_PRT0_DM1
#define Key1_1__DM2 CYREG_PRT0_DM2
#define Key1_1__DR CYREG_PRT0_DR
#define Key1_1__INP_DIS CYREG_PRT0_INP_DIS
#define Key1_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Key1_1__LCD_EN CYREG_PRT0_LCD_EN
#define Key1_1__MASK 0x02u
#define Key1_1__P0_1__MASK 0x02u
#define Key1_1__P0_1__PC CYREG_PRT0_PC1
#define Key1_1__P0_1__PORT 0u
#define Key1_1__P0_1__SHIFT 1
#define Key1_1__PORT 0u
#define Key1_1__PRT CYREG_PRT0_PRT
#define Key1_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Key1_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Key1_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Key1_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Key1_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Key1_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Key1_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Key1_1__PS CYREG_PRT0_PS
#define Key1_1__SHIFT 1
#define Key1_1__SLW CYREG_PRT0_SLW

/* Key1_2 */
#define Key1_2__0__MASK 0x01u
#define Key1_2__0__PC CYREG_PRT0_PC0
#define Key1_2__0__PORT 0u
#define Key1_2__0__SHIFT 0
#define Key1_2__AG CYREG_PRT0_AG
#define Key1_2__AMUX CYREG_PRT0_AMUX
#define Key1_2__BIE CYREG_PRT0_BIE
#define Key1_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Key1_2__BYP CYREG_PRT0_BYP
#define Key1_2__CTL CYREG_PRT0_CTL
#define Key1_2__DM0 CYREG_PRT0_DM0
#define Key1_2__DM1 CYREG_PRT0_DM1
#define Key1_2__DM2 CYREG_PRT0_DM2
#define Key1_2__DR CYREG_PRT0_DR
#define Key1_2__INP_DIS CYREG_PRT0_INP_DIS
#define Key1_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Key1_2__LCD_EN CYREG_PRT0_LCD_EN
#define Key1_2__MASK 0x01u
#define Key1_2__P0_0__MASK 0x01u
#define Key1_2__P0_0__PC CYREG_PRT0_PC0
#define Key1_2__P0_0__PORT 0u
#define Key1_2__P0_0__SHIFT 0
#define Key1_2__PORT 0u
#define Key1_2__PRT CYREG_PRT0_PRT
#define Key1_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Key1_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Key1_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Key1_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Key1_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Key1_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Key1_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Key1_2__PS CYREG_PRT0_PS
#define Key1_2__SHIFT 0
#define Key1_2__SLW CYREG_PRT0_SLW

/* Key2_0 */
#define Key2_0__0__MASK 0x01u
#define Key2_0__0__PC CYREG_PRT4_PC0
#define Key2_0__0__PORT 4u
#define Key2_0__0__SHIFT 0
#define Key2_0__AG CYREG_PRT4_AG
#define Key2_0__AMUX CYREG_PRT4_AMUX
#define Key2_0__BIE CYREG_PRT4_BIE
#define Key2_0__BIT_MASK CYREG_PRT4_BIT_MASK
#define Key2_0__BYP CYREG_PRT4_BYP
#define Key2_0__CTL CYREG_PRT4_CTL
#define Key2_0__DM0 CYREG_PRT4_DM0
#define Key2_0__DM1 CYREG_PRT4_DM1
#define Key2_0__DM2 CYREG_PRT4_DM2
#define Key2_0__DR CYREG_PRT4_DR
#define Key2_0__INP_DIS CYREG_PRT4_INP_DIS
#define Key2_0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Key2_0__LCD_EN CYREG_PRT4_LCD_EN
#define Key2_0__MASK 0x01u
#define Key2_0__P4_0__MASK 0x01u
#define Key2_0__P4_0__PC CYREG_PRT4_PC0
#define Key2_0__P4_0__PORT 4u
#define Key2_0__P4_0__SHIFT 0
#define Key2_0__PORT 4u
#define Key2_0__PRT CYREG_PRT4_PRT
#define Key2_0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Key2_0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Key2_0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Key2_0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Key2_0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Key2_0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Key2_0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Key2_0__PS CYREG_PRT4_PS
#define Key2_0__SHIFT 0
#define Key2_0__SLW CYREG_PRT4_SLW

/* Key2_1 */
#define Key2_1__0__MASK 0x08u
#define Key2_1__0__PC CYREG_PRT12_PC3
#define Key2_1__0__PORT 12u
#define Key2_1__0__SHIFT 3
#define Key2_1__AG CYREG_PRT12_AG
#define Key2_1__BIE CYREG_PRT12_BIE
#define Key2_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Key2_1__BYP CYREG_PRT12_BYP
#define Key2_1__DM0 CYREG_PRT12_DM0
#define Key2_1__DM1 CYREG_PRT12_DM1
#define Key2_1__DM2 CYREG_PRT12_DM2
#define Key2_1__DR CYREG_PRT12_DR
#define Key2_1__INP_DIS CYREG_PRT12_INP_DIS
#define Key2_1__MASK 0x08u
#define Key2_1__P12_3__MASK 0x08u
#define Key2_1__P12_3__PC CYREG_PRT12_PC3
#define Key2_1__P12_3__PORT 12u
#define Key2_1__P12_3__SHIFT 3
#define Key2_1__PORT 12u
#define Key2_1__PRT CYREG_PRT12_PRT
#define Key2_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Key2_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Key2_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Key2_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Key2_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Key2_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Key2_1__PS CYREG_PRT12_PS
#define Key2_1__SHIFT 3
#define Key2_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Key2_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Key2_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Key2_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Key2_1__SLW CYREG_PRT12_SLW

/* Key2_2 */
#define Key2_2__0__MASK 0x04u
#define Key2_2__0__PC CYREG_PRT12_PC2
#define Key2_2__0__PORT 12u
#define Key2_2__0__SHIFT 2
#define Key2_2__AG CYREG_PRT12_AG
#define Key2_2__BIE CYREG_PRT12_BIE
#define Key2_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define Key2_2__BYP CYREG_PRT12_BYP
#define Key2_2__DM0 CYREG_PRT12_DM0
#define Key2_2__DM1 CYREG_PRT12_DM1
#define Key2_2__DM2 CYREG_PRT12_DM2
#define Key2_2__DR CYREG_PRT12_DR
#define Key2_2__INP_DIS CYREG_PRT12_INP_DIS
#define Key2_2__MASK 0x04u
#define Key2_2__P12_2__MASK 0x04u
#define Key2_2__P12_2__PC CYREG_PRT12_PC2
#define Key2_2__P12_2__PORT 12u
#define Key2_2__P12_2__SHIFT 2
#define Key2_2__PORT 12u
#define Key2_2__PRT CYREG_PRT12_PRT
#define Key2_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Key2_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Key2_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Key2_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Key2_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Key2_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Key2_2__PS CYREG_PRT12_PS
#define Key2_2__SHIFT 2
#define Key2_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define Key2_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Key2_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Key2_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Key2_2__SLW CYREG_PRT12_SLW

/* Clock */
#define Clock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__INDEX 0x05u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x20u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x20u

/* EMISO */
#define EMISO__0__MASK 0x80u
#define EMISO__0__PC CYREG_PRT1_PC7
#define EMISO__0__PORT 1u
#define EMISO__0__SHIFT 7
#define EMISO__AG CYREG_PRT1_AG
#define EMISO__AMUX CYREG_PRT1_AMUX
#define EMISO__BIE CYREG_PRT1_BIE
#define EMISO__BIT_MASK CYREG_PRT1_BIT_MASK
#define EMISO__BYP CYREG_PRT1_BYP
#define EMISO__CTL CYREG_PRT1_CTL
#define EMISO__DM0 CYREG_PRT1_DM0
#define EMISO__DM1 CYREG_PRT1_DM1
#define EMISO__DM2 CYREG_PRT1_DM2
#define EMISO__DR CYREG_PRT1_DR
#define EMISO__INP_DIS CYREG_PRT1_INP_DIS
#define EMISO__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define EMISO__LCD_EN CYREG_PRT1_LCD_EN
#define EMISO__MASK 0x80u
#define EMISO__P1_7__MASK 0x80u
#define EMISO__P1_7__PC CYREG_PRT1_PC7
#define EMISO__P1_7__PORT 1u
#define EMISO__P1_7__SHIFT 7
#define EMISO__PORT 1u
#define EMISO__PRT CYREG_PRT1_PRT
#define EMISO__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define EMISO__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define EMISO__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define EMISO__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define EMISO__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define EMISO__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define EMISO__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define EMISO__PS CYREG_PRT1_PS
#define EMISO__SHIFT 7
#define EMISO__SLW CYREG_PRT1_SLW

/* EMOSI */
#define EMOSI__0__MASK 0x04u
#define EMOSI__0__PC CYREG_PRT1_PC2
#define EMOSI__0__PORT 1u
#define EMOSI__0__SHIFT 2
#define EMOSI__AG CYREG_PRT1_AG
#define EMOSI__AMUX CYREG_PRT1_AMUX
#define EMOSI__BIE CYREG_PRT1_BIE
#define EMOSI__BIT_MASK CYREG_PRT1_BIT_MASK
#define EMOSI__BYP CYREG_PRT1_BYP
#define EMOSI__CTL CYREG_PRT1_CTL
#define EMOSI__DM0 CYREG_PRT1_DM0
#define EMOSI__DM1 CYREG_PRT1_DM1
#define EMOSI__DM2 CYREG_PRT1_DM2
#define EMOSI__DR CYREG_PRT1_DR
#define EMOSI__INP_DIS CYREG_PRT1_INP_DIS
#define EMOSI__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define EMOSI__LCD_EN CYREG_PRT1_LCD_EN
#define EMOSI__MASK 0x04u
#define EMOSI__P1_2__MASK 0x04u
#define EMOSI__P1_2__PC CYREG_PRT1_PC2
#define EMOSI__P1_2__PORT 1u
#define EMOSI__P1_2__SHIFT 2
#define EMOSI__PORT 1u
#define EMOSI__PRT CYREG_PRT1_PRT
#define EMOSI__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define EMOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define EMOSI__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define EMOSI__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define EMOSI__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define EMOSI__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define EMOSI__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define EMOSI__PS CYREG_PRT1_PS
#define EMOSI__SHIFT 2
#define EMOSI__SLW CYREG_PRT1_SLW

/* GPIO5 */
#define GPIO5__0__MASK 0x08u
#define GPIO5__0__PC CYREG_PRT3_PC3
#define GPIO5__0__PORT 3u
#define GPIO5__0__SHIFT 3
#define GPIO5__AG CYREG_PRT3_AG
#define GPIO5__AMUX CYREG_PRT3_AMUX
#define GPIO5__BIE CYREG_PRT3_BIE
#define GPIO5__BIT_MASK CYREG_PRT3_BIT_MASK
#define GPIO5__BYP CYREG_PRT3_BYP
#define GPIO5__CTL CYREG_PRT3_CTL
#define GPIO5__DM0 CYREG_PRT3_DM0
#define GPIO5__DM1 CYREG_PRT3_DM1
#define GPIO5__DM2 CYREG_PRT3_DM2
#define GPIO5__DR CYREG_PRT3_DR
#define GPIO5__INP_DIS CYREG_PRT3_INP_DIS
#define GPIO5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define GPIO5__LCD_EN CYREG_PRT3_LCD_EN
#define GPIO5__MASK 0x08u
#define GPIO5__P3_3__MASK 0x08u
#define GPIO5__P3_3__PC CYREG_PRT3_PC3
#define GPIO5__P3_3__PORT 3u
#define GPIO5__P3_3__SHIFT 3
#define GPIO5__PORT 3u
#define GPIO5__PRT CYREG_PRT3_PRT
#define GPIO5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define GPIO5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define GPIO5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define GPIO5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define GPIO5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define GPIO5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define GPIO5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define GPIO5__PS CYREG_PRT3_PS
#define GPIO5__SHIFT 3
#define GPIO5__SLW CYREG_PRT3_SLW

/* k_isr */
#define k_isr__ES2_PATCH 0u
#define k_isr__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define k_isr__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define k_isr__INTC_MASK 0x02u
#define k_isr__INTC_NUMBER 9u
#define k_isr__INTC_PRIOR_NUM 1u
#define k_isr__INTC_PRIOR_REG CYREG_INTC_PRIOR9
#define k_isr__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define k_isr__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define k_isr__INTC_VECT (CYREG_INTC_VECT_MBASE+0x12u)

/* SRC_0 */
#define SRC_0__0__MASK 0x40u
#define SRC_0__0__PC CYREG_PRT2_PC6
#define SRC_0__0__PORT 2u
#define SRC_0__0__SHIFT 6
#define SRC_0__AG CYREG_PRT2_AG
#define SRC_0__AMUX CYREG_PRT2_AMUX
#define SRC_0__BIE CYREG_PRT2_BIE
#define SRC_0__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRC_0__BYP CYREG_PRT2_BYP
#define SRC_0__CTL CYREG_PRT2_CTL
#define SRC_0__DM0 CYREG_PRT2_DM0
#define SRC_0__DM1 CYREG_PRT2_DM1
#define SRC_0__DM2 CYREG_PRT2_DM2
#define SRC_0__DR CYREG_PRT2_DR
#define SRC_0__INP_DIS CYREG_PRT2_INP_DIS
#define SRC_0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRC_0__LCD_EN CYREG_PRT2_LCD_EN
#define SRC_0__MASK 0x40u
#define SRC_0__P2_6__MASK 0x40u
#define SRC_0__P2_6__PC CYREG_PRT2_PC6
#define SRC_0__P2_6__PORT 2u
#define SRC_0__P2_6__SHIFT 6
#define SRC_0__PORT 2u
#define SRC_0__PRT CYREG_PRT2_PRT
#define SRC_0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRC_0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRC_0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRC_0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRC_0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRC_0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRC_0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRC_0__PS CYREG_PRT2_PS
#define SRC_0__SHIFT 6
#define SRC_0__SLW CYREG_PRT2_SLW

/* SRC_1 */
#define SRC_1__0__MASK 0x80u
#define SRC_1__0__PC CYREG_PRT2_PC7
#define SRC_1__0__PORT 2u
#define SRC_1__0__SHIFT 7
#define SRC_1__AG CYREG_PRT2_AG
#define SRC_1__AMUX CYREG_PRT2_AMUX
#define SRC_1__BIE CYREG_PRT2_BIE
#define SRC_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRC_1__BYP CYREG_PRT2_BYP
#define SRC_1__CTL CYREG_PRT2_CTL
#define SRC_1__DM0 CYREG_PRT2_DM0
#define SRC_1__DM1 CYREG_PRT2_DM1
#define SRC_1__DM2 CYREG_PRT2_DM2
#define SRC_1__DR CYREG_PRT2_DR
#define SRC_1__INP_DIS CYREG_PRT2_INP_DIS
#define SRC_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRC_1__LCD_EN CYREG_PRT2_LCD_EN
#define SRC_1__MASK 0x80u
#define SRC_1__P2_7__MASK 0x80u
#define SRC_1__P2_7__PC CYREG_PRT2_PC7
#define SRC_1__P2_7__PORT 2u
#define SRC_1__P2_7__SHIFT 7
#define SRC_1__PORT 2u
#define SRC_1__PRT CYREG_PRT2_PRT
#define SRC_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRC_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRC_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRC_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRC_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRC_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRC_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRC_1__PS CYREG_PRT2_PS
#define SRC_1__SHIFT 7
#define SRC_1__SLW CYREG_PRT2_SLW

/* SRC_2 */
#define SRC_2__0__MASK 0x10u
#define SRC_2__0__PC CYREG_PRT12_PC4
#define SRC_2__0__PORT 12u
#define SRC_2__0__SHIFT 4
#define SRC_2__AG CYREG_PRT12_AG
#define SRC_2__BIE CYREG_PRT12_BIE
#define SRC_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define SRC_2__BYP CYREG_PRT12_BYP
#define SRC_2__DM0 CYREG_PRT12_DM0
#define SRC_2__DM1 CYREG_PRT12_DM1
#define SRC_2__DM2 CYREG_PRT12_DM2
#define SRC_2__DR CYREG_PRT12_DR
#define SRC_2__INP_DIS CYREG_PRT12_INP_DIS
#define SRC_2__MASK 0x10u
#define SRC_2__P12_4__MASK 0x10u
#define SRC_2__P12_4__PC CYREG_PRT12_PC4
#define SRC_2__P12_4__PORT 12u
#define SRC_2__P12_4__SHIFT 4
#define SRC_2__PORT 12u
#define SRC_2__PRT CYREG_PRT12_PRT
#define SRC_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SRC_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SRC_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SRC_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SRC_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SRC_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SRC_2__PS CYREG_PRT12_PS
#define SRC_2__SHIFT 4
#define SRC_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define SRC_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SRC_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SRC_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SRC_2__SLW CYREG_PRT12_SLW

/* SRC_3 */
#define SRC_3__0__MASK 0x20u
#define SRC_3__0__PC CYREG_PRT12_PC5
#define SRC_3__0__PORT 12u
#define SRC_3__0__SHIFT 5
#define SRC_3__AG CYREG_PRT12_AG
#define SRC_3__BIE CYREG_PRT12_BIE
#define SRC_3__BIT_MASK CYREG_PRT12_BIT_MASK
#define SRC_3__BYP CYREG_PRT12_BYP
#define SRC_3__DM0 CYREG_PRT12_DM0
#define SRC_3__DM1 CYREG_PRT12_DM1
#define SRC_3__DM2 CYREG_PRT12_DM2
#define SRC_3__DR CYREG_PRT12_DR
#define SRC_3__INP_DIS CYREG_PRT12_INP_DIS
#define SRC_3__MASK 0x20u
#define SRC_3__P12_5__MASK 0x20u
#define SRC_3__P12_5__PC CYREG_PRT12_PC5
#define SRC_3__P12_5__PORT 12u
#define SRC_3__P12_5__SHIFT 5
#define SRC_3__PORT 12u
#define SRC_3__PRT CYREG_PRT12_PRT
#define SRC_3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SRC_3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SRC_3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SRC_3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SRC_3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SRC_3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SRC_3__PS CYREG_PRT12_PS
#define SRC_3__SHIFT 5
#define SRC_3__SIO_CFG CYREG_PRT12_SIO_CFG
#define SRC_3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SRC_3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SRC_3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SRC_3__SLW CYREG_PRT12_SLW

/* SRC_4 */
#define SRC_4__0__MASK 0x10u
#define SRC_4__0__PC CYREG_PRT6_PC4
#define SRC_4__0__PORT 6u
#define SRC_4__0__SHIFT 4
#define SRC_4__AG CYREG_PRT6_AG
#define SRC_4__AMUX CYREG_PRT6_AMUX
#define SRC_4__BIE CYREG_PRT6_BIE
#define SRC_4__BIT_MASK CYREG_PRT6_BIT_MASK
#define SRC_4__BYP CYREG_PRT6_BYP
#define SRC_4__CTL CYREG_PRT6_CTL
#define SRC_4__DM0 CYREG_PRT6_DM0
#define SRC_4__DM1 CYREG_PRT6_DM1
#define SRC_4__DM2 CYREG_PRT6_DM2
#define SRC_4__DR CYREG_PRT6_DR
#define SRC_4__INP_DIS CYREG_PRT6_INP_DIS
#define SRC_4__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SRC_4__LCD_EN CYREG_PRT6_LCD_EN
#define SRC_4__MASK 0x10u
#define SRC_4__P6_4__MASK 0x10u
#define SRC_4__P6_4__PC CYREG_PRT6_PC4
#define SRC_4__P6_4__PORT 6u
#define SRC_4__P6_4__SHIFT 4
#define SRC_4__PORT 6u
#define SRC_4__PRT CYREG_PRT6_PRT
#define SRC_4__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SRC_4__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SRC_4__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SRC_4__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SRC_4__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SRC_4__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SRC_4__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SRC_4__PS CYREG_PRT6_PS
#define SRC_4__SHIFT 4
#define SRC_4__SLW CYREG_PRT6_SLW

/* ECLK */
#define ECLK__0__MASK 0x40u
#define ECLK__0__PC CYREG_PRT12_PC6
#define ECLK__0__PORT 12u
#define ECLK__0__SHIFT 6
#define ECLK__AG CYREG_PRT12_AG
#define ECLK__BIE CYREG_PRT12_BIE
#define ECLK__BIT_MASK CYREG_PRT12_BIT_MASK
#define ECLK__BYP CYREG_PRT12_BYP
#define ECLK__DM0 CYREG_PRT12_DM0
#define ECLK__DM1 CYREG_PRT12_DM1
#define ECLK__DM2 CYREG_PRT12_DM2
#define ECLK__DR CYREG_PRT12_DR
#define ECLK__INP_DIS CYREG_PRT12_INP_DIS
#define ECLK__MASK 0x40u
#define ECLK__P12_6__MASK 0x40u
#define ECLK__P12_6__PC CYREG_PRT12_PC6
#define ECLK__P12_6__PORT 12u
#define ECLK__P12_6__SHIFT 6
#define ECLK__PORT 12u
#define ECLK__PRT CYREG_PRT12_PRT
#define ECLK__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ECLK__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ECLK__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ECLK__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ECLK__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ECLK__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ECLK__PS CYREG_PRT12_PS
#define ECLK__SHIFT 6
#define ECLK__SIO_CFG CYREG_PRT12_SIO_CFG
#define ECLK__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ECLK__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ECLK__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ECLK__SLW CYREG_PRT12_SLW

/* MISO */
#define MISO__0__MASK 0x80u
#define MISO__0__PC CYREG_PRT5_PC7
#define MISO__0__PORT 5u
#define MISO__0__SHIFT 7
#define MISO__AG CYREG_PRT5_AG
#define MISO__AMUX CYREG_PRT5_AMUX
#define MISO__BIE CYREG_PRT5_BIE
#define MISO__BIT_MASK CYREG_PRT5_BIT_MASK
#define MISO__BYP CYREG_PRT5_BYP
#define MISO__CTL CYREG_PRT5_CTL
#define MISO__DM0 CYREG_PRT5_DM0
#define MISO__DM1 CYREG_PRT5_DM1
#define MISO__DM2 CYREG_PRT5_DM2
#define MISO__DR CYREG_PRT5_DR
#define MISO__INP_DIS CYREG_PRT5_INP_DIS
#define MISO__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT5_LCD_EN
#define MISO__MASK 0x80u
#define MISO__P5_7__MASK 0x80u
#define MISO__P5_7__PC CYREG_PRT5_PC7
#define MISO__P5_7__PORT 5u
#define MISO__P5_7__SHIFT 7
#define MISO__PORT 5u
#define MISO__PRT CYREG_PRT5_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MISO__PS CYREG_PRT5_PS
#define MISO__SHIFT 7
#define MISO__SLW CYREG_PRT5_SLW

/* MOSI */
#define MOSI__0__MASK 0x40u
#define MOSI__0__PC CYREG_PRT5_PC6
#define MOSI__0__PORT 5u
#define MOSI__0__SHIFT 6
#define MOSI__AG CYREG_PRT5_AG
#define MOSI__AMUX CYREG_PRT5_AMUX
#define MOSI__BIE CYREG_PRT5_BIE
#define MOSI__BIT_MASK CYREG_PRT5_BIT_MASK
#define MOSI__BYP CYREG_PRT5_BYP
#define MOSI__CTL CYREG_PRT5_CTL
#define MOSI__DM0 CYREG_PRT5_DM0
#define MOSI__DM1 CYREG_PRT5_DM1
#define MOSI__DM2 CYREG_PRT5_DM2
#define MOSI__DR CYREG_PRT5_DR
#define MOSI__INP_DIS CYREG_PRT5_INP_DIS
#define MOSI__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT5_LCD_EN
#define MOSI__MASK 0x40u
#define MOSI__P5_6__MASK 0x40u
#define MOSI__P5_6__PC CYREG_PRT5_PC6
#define MOSI__P5_6__PORT 5u
#define MOSI__P5_6__SHIFT 6
#define MOSI__PORT 5u
#define MOSI__PRT CYREG_PRT5_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define MOSI__PS CYREG_PRT5_PS
#define MOSI__SHIFT 6
#define MOSI__SLW CYREG_PRT5_SLW

/* CSN */
#define CSN__0__MASK 0x10u
#define CSN__0__PC CYREG_PRT5_PC4
#define CSN__0__PORT 5u
#define CSN__0__SHIFT 4
#define CSN__AG CYREG_PRT5_AG
#define CSN__AMUX CYREG_PRT5_AMUX
#define CSN__BIE CYREG_PRT5_BIE
#define CSN__BIT_MASK CYREG_PRT5_BIT_MASK
#define CSN__BYP CYREG_PRT5_BYP
#define CSN__CTL CYREG_PRT5_CTL
#define CSN__DM0 CYREG_PRT5_DM0
#define CSN__DM1 CYREG_PRT5_DM1
#define CSN__DM2 CYREG_PRT5_DM2
#define CSN__DR CYREG_PRT5_DR
#define CSN__INP_DIS CYREG_PRT5_INP_DIS
#define CSN__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CSN__LCD_EN CYREG_PRT5_LCD_EN
#define CSN__MASK 0x10u
#define CSN__P5_4__MASK 0x10u
#define CSN__P5_4__PC CYREG_PRT5_PC4
#define CSN__P5_4__PORT 5u
#define CSN__P5_4__SHIFT 4
#define CSN__PORT 5u
#define CSN__PRT CYREG_PRT5_PRT
#define CSN__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CSN__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CSN__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CSN__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CSN__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CSN__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CSN__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CSN__PS CYREG_PRT5_PS
#define CSN__SHIFT 4
#define CSN__SLW CYREG_PRT5_SLW

/* ECS */
#define ECS__0__MASK 0x80u
#define ECS__0__PC CYREG_PRT12_PC7
#define ECS__0__PORT 12u
#define ECS__0__SHIFT 7
#define ECS__AG CYREG_PRT12_AG
#define ECS__BIE CYREG_PRT12_BIE
#define ECS__BIT_MASK CYREG_PRT12_BIT_MASK
#define ECS__BYP CYREG_PRT12_BYP
#define ECS__DM0 CYREG_PRT12_DM0
#define ECS__DM1 CYREG_PRT12_DM1
#define ECS__DM2 CYREG_PRT12_DM2
#define ECS__DR CYREG_PRT12_DR
#define ECS__INP_DIS CYREG_PRT12_INP_DIS
#define ECS__MASK 0x80u
#define ECS__P12_7__MASK 0x80u
#define ECS__P12_7__PC CYREG_PRT12_PC7
#define ECS__P12_7__PORT 12u
#define ECS__P12_7__SHIFT 7
#define ECS__PORT 12u
#define ECS__PRT CYREG_PRT12_PRT
#define ECS__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ECS__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ECS__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ECS__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ECS__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ECS__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ECS__PS CYREG_PRT12_PS
#define ECS__SHIFT 7
#define ECS__SIO_CFG CYREG_PRT12_SIO_CFG
#define ECS__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ECS__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ECS__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ECS__SLW CYREG_PRT12_SLW

/* isr */
#define isr__ES2_PATCH 0u
#define isr__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr__INTC_MASK 0x20u
#define isr__INTC_NUMBER 5u
#define isr__INTC_PRIOR_NUM 2u
#define isr__INTC_PRIOR_REG CYREG_INTC_PRIOR5
#define isr__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr__INTC_VECT (CYREG_INTC_VECT_MBASE+0x0Au)

/* KEY */
#define KEY__0__MASK 0x04u
#define KEY__0__PC CYREG_PRT5_PC2
#define KEY__0__PORT 5u
#define KEY__0__SHIFT 2
#define KEY__AG CYREG_PRT5_AG
#define KEY__AMUX CYREG_PRT5_AMUX
#define KEY__BIE CYREG_PRT5_BIE
#define KEY__BIT_MASK CYREG_PRT5_BIT_MASK
#define KEY__BYP CYREG_PRT5_BYP
#define KEY__CTL CYREG_PRT5_CTL
#define KEY__DM0 CYREG_PRT5_DM0
#define KEY__DM1 CYREG_PRT5_DM1
#define KEY__DM2 CYREG_PRT5_DM2
#define KEY__DR CYREG_PRT5_DR
#define KEY__INP_DIS CYREG_PRT5_INP_DIS
#define KEY__INTSTAT CYREG_PICU5_INTSTAT
#define KEY__INT__MASK 0x04u
#define KEY__INT__PC CYREG_PRT5_PC2
#define KEY__INT__PORT 5u
#define KEY__INT__SHIFT 2
#define KEY__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define KEY__LCD_EN CYREG_PRT5_LCD_EN
#define KEY__MASK 0x04u
#define KEY__PORT 5u
#define KEY__PRT CYREG_PRT5_PRT
#define KEY__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define KEY__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define KEY__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define KEY__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define KEY__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define KEY__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define KEY__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define KEY__PS CYREG_PRT5_PS
#define KEY__SHIFT 2
#define KEY__SLW CYREG_PRT5_SLW
#define KEY__SNAP CYREG_PICU5_SNAP

/* SCK */
#define SCK__0__MASK 0x20u
#define SCK__0__PC CYREG_PRT5_PC5
#define SCK__0__PORT 5u
#define SCK__0__SHIFT 5
#define SCK__AG CYREG_PRT5_AG
#define SCK__AMUX CYREG_PRT5_AMUX
#define SCK__BIE CYREG_PRT5_BIE
#define SCK__BIT_MASK CYREG_PRT5_BIT_MASK
#define SCK__BYP CYREG_PRT5_BYP
#define SCK__CTL CYREG_PRT5_CTL
#define SCK__DM0 CYREG_PRT5_DM0
#define SCK__DM1 CYREG_PRT5_DM1
#define SCK__DM2 CYREG_PRT5_DM2
#define SCK__DR CYREG_PRT5_DR
#define SCK__INP_DIS CYREG_PRT5_INP_DIS
#define SCK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SCK__LCD_EN CYREG_PRT5_LCD_EN
#define SCK__MASK 0x20u
#define SCK__P5_5__MASK 0x20u
#define SCK__P5_5__PC CYREG_PRT5_PC5
#define SCK__P5_5__PORT 5u
#define SCK__P5_5__SHIFT 5
#define SCK__PORT 5u
#define SCK__PRT CYREG_PRT5_PRT
#define SCK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SCK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SCK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SCK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SCK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SCK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SCK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SCK__PS CYREG_PRT5_PS
#define SCK__SHIFT 5
#define SCK__SLW CYREG_PRT5_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E08A069u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 1
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x0000007Fu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
