INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1hanv/OneDrive/Documents/EE4301/Lab/EE4301-Labs/lab4/lab4.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1hanv/OneDrive/Documents/EE4301/Lab/EE4301-Labs/lab4/lab4.srcs/sources_1/new/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1hanv/OneDrive/Documents/EE4301/Lab/EE4301-Labs/lab4/lab4.srcs/sources_1/new/lab4_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/1hanv/OneDrive/Documents/EE4301/Lab/EE4301-Labs/lab4/lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
