/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_raaga_dsp_mem_subsystem.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 6/15/12 6:47p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:33:11 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/a0/bchp_raaga_dsp_mem_subsystem.h $
 * 
 * Hydra_Software_Devel/2   6/15/12 6:47p pntruong
 * SW7429-185: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_MEM_SUBSYSTEM_H__
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_H__

/***************************************************************************
 *RAAGA_DSP_MEM_SUBSYSTEM - Raaga Dsp Memory Subsystem
 ***************************************************************************/
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_ID2R_RDATA  0x00830000 /* Peek and Poke IMEM/DMEM RBUS Read Data */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_WDATA  0x00830004 /* Peek and Poke IMEM/DMEM RBUS Write Data */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD    0x00830008 /* Peek and Poke Command Register  for IMEM and DMEM */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_ADDR   0x0083000c /* IMEM or DMEM Address for peek/poke access */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO   0x00830010 /* Set Peek/poke in Auto increment mode */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_RD_TRIG 0x00830014 /* Peek trigger in auto inc mode */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_ADDRESS_STATUS 0x00830018 /* Current address for peek/poke operation in auto inc mode. */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_FP_STALL_ALLOW 0x00830040 /* FP can stall IMEM for this many clock cycles */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMA_ALLOW   0x00830044 /* DMA priority is raised over FP for this many clock cycles */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS 0x00830048 /* IMEM STATUS Register */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS 0x0083004c /* DMEM STATUS Register */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS 0x00830050 /* VOM MISS STATUS Register */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL   0x00830070 /* MRU Control Register */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_0  0x00830074 /* MRU_Page_0 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_1  0x00830078 /* MRU_Page_1 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_2  0x0083007c /* MRU_Page_2 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_3  0x00830080 /* MRU_Page_3 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_4  0x00830084 /* MRU_Page_4 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_5  0x00830088 /* MRU_Page_5 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_6  0x0083008c /* MRU_Page_6 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_7  0x00830090 /* MRU_Page_7 */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS   0x00830094 /* FP_PC_STATUS */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_INST_OUT_LOWER 0x0083009c /* INST_OUT_LOWER_HALF */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_INST_OUT_UPPER 0x008300a0 /* INST_OUT_UPPER_HALF */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_INST_OUT_READY 0x008300a4 /* INST_OUT_READY */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS 0x008300a8 /* MEMSUB_ERROR_STATUS */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR 0x008300ac /* MEMSUB_ERROR_CLEAR */

/***************************************************************************
 *ID2R_RDATA - Peek and Poke IMEM/DMEM RBUS Read Data
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: ID2R_RDATA :: DATA [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_ID2R_RDATA_DATA_MASK          0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_ID2R_RDATA_DATA_SHIFT         0

/***************************************************************************
 *R2ID_WDATA - Peek and Poke IMEM/DMEM RBUS Write Data
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_WDATA :: DATA [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_WDATA_DATA_MASK          0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_WDATA_DATA_SHIFT         0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_WDATA_DATA_DEFAULT       0x00000000

/***************************************************************************
 *R2ID_CMD - Peek and Poke Command Register  for IMEM and DMEM
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_CMD :: reserved0 [31:06] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_reserved0_MASK       0xffffffc0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_reserved0_SHIFT      6

/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_CMD :: RD_WR_CMD [05:04] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_RD_WR_CMD_MASK       0x00000030
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_RD_WR_CMD_SHIFT      4
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_RD_WR_CMD_DEFAULT    0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_CMD :: reserved1 [03:01] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_reserved1_MASK       0x0000000e
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_reserved1_SHIFT      1

/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_CMD :: MEMSEL [00:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_MEMSEL_MASK          0x00000001
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_MEMSEL_SHIFT         0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_CMD_MEMSEL_DEFAULT       0x00000000

/***************************************************************************
 *R2ID_ADDR - IMEM or DMEM Address for peek/poke access
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_ADDR :: ADDRESS [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_ADDR_ADDRESS_MASK        0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_ADDR_ADDRESS_SHIFT       0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_ADDR_ADDRESS_DEFAULT     0x00000000

/***************************************************************************
 *R2ID_AUTO - Set Peek/poke in Auto increment mode
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_AUTO :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_reserved0_MASK      0xfffffffe
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_reserved0_SHIFT     1

/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_AUTO :: AUTO [00:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_AUTO_MASK           0x00000001
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_AUTO_SHIFT          0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_AUTO_DEFAULT        0x00000000

/***************************************************************************
 *R2ID_AUTO_RD_TRIG - Peek trigger in auto inc mode
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_AUTO_RD_TRIG :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_RD_TRIG_reserved0_MASK 0xfffffffe
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_RD_TRIG_reserved0_SHIFT 1

/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_AUTO_RD_TRIG :: auto_mode_read_trig [00:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_RD_TRIG_auto_mode_read_trig_MASK 0x00000001
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_RD_TRIG_auto_mode_read_trig_SHIFT 0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_RD_TRIG_auto_mode_read_trig_DEFAULT 0x00000000

/***************************************************************************
 *R2ID_AUTO_ADDRESS_STATUS - Current address for peek/poke operation in auto inc mode.
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: R2ID_AUTO_ADDRESS_STATUS :: ADDRESS_STATUS [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_ADDRESS_STATUS_ADDRESS_STATUS_MASK 0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_ADDRESS_STATUS_ADDRESS_STATUS_SHIFT 0

/***************************************************************************
 *FP_STALL_ALLOW - FP can stall IMEM for this many clock cycles
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: FP_STALL_ALLOW :: reserved0 [31:13] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_FP_STALL_ALLOW_reserved0_MASK 0xffffe000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_FP_STALL_ALLOW_reserved0_SHIFT 13

/* RAAGA_DSP_MEM_SUBSYSTEM :: FP_STALL_ALLOW :: STALL_ENABLE [12:12] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_FP_STALL_ALLOW_STALL_ENABLE_MASK 0x00001000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_FP_STALL_ALLOW_STALL_ENABLE_SHIFT 12
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_FP_STALL_ALLOW_STALL_ENABLE_DEFAULT 0x00000001

/* RAAGA_DSP_MEM_SUBSYSTEM :: FP_STALL_ALLOW :: STALL_VALUE [11:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_FP_STALL_ALLOW_STALL_VALUE_MASK 0x00000fff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_FP_STALL_ALLOW_STALL_VALUE_SHIFT 0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_FP_STALL_ALLOW_STALL_VALUE_DEFAULT 0x00000080

/***************************************************************************
 *DMA_ALLOW - DMA priority is raised over FP for this many clock cycles
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: DMA_ALLOW :: reserved0 [31:12] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMA_ALLOW_reserved0_MASK      0xfffff000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMA_ALLOW_reserved0_SHIFT     12

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMA_ALLOW :: ALLOW_VALUE [11:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMA_ALLOW_ALLOW_VALUE_MASK    0x00000fff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMA_ALLOW_ALLOW_VALUE_SHIFT   0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMA_ALLOW_ALLOW_VALUE_DEFAULT 0x00000080

/***************************************************************************
 *IMEM_STATUS - IMEM STATUS Register
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: IMEM_STATUS :: reserved0 [31:09] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_reserved0_MASK    0xfffffe00
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_reserved0_SHIFT   9

/* RAAGA_DSP_MEM_SUBSYSTEM :: IMEM_STATUS :: IMEM_PP_BUSY [08:08] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_IMEM_PP_BUSY_MASK 0x00000100
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_IMEM_PP_BUSY_SHIFT 8

/* RAAGA_DSP_MEM_SUBSYSTEM :: IMEM_STATUS :: reserved1 [07:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_reserved1_MASK    0x00000080
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_reserved1_SHIFT   7

/* RAAGA_DSP_MEM_SUBSYSTEM :: IMEM_STATUS :: IMEM_ODD_WINNER [06:04] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_IMEM_ODD_WINNER_MASK 0x00000070
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_IMEM_ODD_WINNER_SHIFT 4

/* RAAGA_DSP_MEM_SUBSYSTEM :: IMEM_STATUS :: reserved2 [03:03] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_reserved2_MASK    0x00000008
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_reserved2_SHIFT   3

/* RAAGA_DSP_MEM_SUBSYSTEM :: IMEM_STATUS :: IMEM_EVEN_WINNER [02:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_IMEM_EVEN_WINNER_MASK 0x00000007
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS_IMEM_EVEN_WINNER_SHIFT 0

/***************************************************************************
 *DMEM_STATUS - DMEM STATUS Register
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: reserved0 [31:17] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_reserved0_MASK    0xfffe0000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_reserved0_SHIFT   17

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: DMEM_PP_BUSY [16:16] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_DMEM_PP_BUSY_MASK 0x00010000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_DMEM_PP_BUSY_SHIFT 16

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE3_EVEN_WINNER [15:14] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE3_EVEN_WINNER_MASK 0x0000c000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE3_EVEN_WINNER_SHIFT 14

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE2_EVEN_WINNER [13:12] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE2_EVEN_WINNER_MASK 0x00003000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE2_EVEN_WINNER_SHIFT 12

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE1_EVEN_WINNER [11:10] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE1_EVEN_WINNER_MASK 0x00000c00
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE1_EVEN_WINNER_SHIFT 10

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE0_EVEN_WINNER [09:08] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE0_EVEN_WINNER_MASK 0x00000300
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE0_EVEN_WINNER_SHIFT 8

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE3_ODD_WINNER [07:06] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE3_ODD_WINNER_MASK 0x000000c0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE3_ODD_WINNER_SHIFT 6

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE2_ODD_WINNER [05:04] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE2_ODD_WINNER_MASK 0x00000030
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE2_ODD_WINNER_SHIFT 4

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE1_ODD_WINNER [03:02] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE1_ODD_WINNER_MASK 0x0000000c
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE1_ODD_WINNER_SHIFT 2

/* RAAGA_DSP_MEM_SUBSYSTEM :: DMEM_STATUS :: TILE0_ODD_WINNER [01:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE0_ODD_WINNER_MASK 0x00000003
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS_TILE0_ODD_WINNER_SHIFT 0

/***************************************************************************
 *VOM_MISS_STATUS - VOM MISS STATUS Register
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: VOM_MISS_STATUS :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS_reserved0_MASK 0xfc000000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS_reserved0_SHIFT 26

/* RAAGA_DSP_MEM_SUBSYSTEM :: VOM_MISS_STATUS :: VOM_MISS_INT [25:25] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS_VOM_MISS_INT_MASK 0x02000000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS_VOM_MISS_INT_SHIFT 25

/* RAAGA_DSP_MEM_SUBSYSTEM :: VOM_MISS_STATUS :: VOM_MISS_ADDR [24:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS_VOM_MISS_ADDR_MASK 0x01ffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS_VOM_MISS_ADDR_SHIFT 0

/***************************************************************************
 *MRU_CNTRL - MRU Control Register
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_CNTRL :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_reserved0_MASK      0xfffffff8
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_reserved0_SHIFT     3

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_CNTRL :: FP_DIRECT_UPDATES_EN [02:02] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_FP_DIRECT_UPDATES_EN_MASK 0x00000004
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_FP_DIRECT_UPDATES_EN_SHIFT 2
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_FP_DIRECT_UPDATES_EN_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_CNTRL :: DMA_UPDATES_EN [01:01] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_DMA_UPDATES_EN_MASK 0x00000002
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_DMA_UPDATES_EN_SHIFT 1
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_DMA_UPDATES_EN_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_CNTRL :: EN [00:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_EN_MASK             0x00000001
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_EN_SHIFT            0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_CNTRL_EN_DEFAULT          0x00000000

/***************************************************************************
 *MRU_PAGE_0 - MRU_Page_0
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_0 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_0_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_0_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_0 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_0_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_0_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_1 - MRU_Page_1
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_1 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_1_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_1_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_1 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_1_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_1_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_2 - MRU_Page_2
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_2 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_2_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_2_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_2 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_2_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_2_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_3 - MRU_Page_3
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_3 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_3_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_3_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_3 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_3_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_3_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_4 - MRU_Page_4
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_4 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_4_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_4_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_4 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_4_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_4_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_5 - MRU_Page_5
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_5 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_5_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_5_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_5 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_5_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_5_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_6 - MRU_Page_6
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_6 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_6_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_6_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_6 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_6_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_6_PAGE_ID_SHIFT      0

/***************************************************************************
 *MRU_PAGE_7 - MRU_Page_7
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_7 :: reserved0 [31:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_7_reserved0_MASK     0xffffff80
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_7_reserved0_SHIFT    7

/* RAAGA_DSP_MEM_SUBSYSTEM :: MRU_PAGE_7 :: PAGE_ID [06:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_7_PAGE_ID_MASK       0x0000007f
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_7_PAGE_ID_SHIFT      0

/***************************************************************************
 *PC_STATUS - FP_PC_STATUS
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: PC_STATUS :: reserved0 [31:29] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS_reserved0_MASK      0xe0000000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS_reserved0_SHIFT     29

/* RAAGA_DSP_MEM_SUBSYSTEM :: PC_STATUS :: INST_NACCEPT_FROM_IMEM [28:28] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS_INST_NACCEPT_FROM_IMEM_MASK 0x10000000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS_INST_NACCEPT_FROM_IMEM_SHIFT 28

/* RAAGA_DSP_MEM_SUBSYSTEM :: PC_STATUS :: reserved1 [27:27] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS_reserved1_MASK      0x08000000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS_reserved1_SHIFT     27

/* RAAGA_DSP_MEM_SUBSYSTEM :: PC_STATUS :: PC_ACCEPT_FROM_IMEM [26:26] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS_PC_ACCEPT_FROM_IMEM_MASK 0x04000000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS_PC_ACCEPT_FROM_IMEM_SHIFT 26

/* RAAGA_DSP_MEM_SUBSYSTEM :: PC_STATUS :: PC_FROM_FP [25:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS_PC_FROM_FP_MASK     0x03ffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS_PC_FROM_FP_SHIFT    0

/***************************************************************************
 *INST_OUT_LOWER - INST_OUT_LOWER_HALF
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: INST_OUT_LOWER :: INST_LOWER_FROM_IMEM [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_INST_OUT_LOWER_INST_LOWER_FROM_IMEM_MASK 0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_INST_OUT_LOWER_INST_LOWER_FROM_IMEM_SHIFT 0

/***************************************************************************
 *INST_OUT_UPPER - INST_OUT_UPPER_HALF
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: INST_OUT_UPPER :: INST_UPPER_FROM_IMEM [31:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_INST_OUT_UPPER_INST_UPPER_FROM_IMEM_MASK 0xffffffff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_INST_OUT_UPPER_INST_UPPER_FROM_IMEM_SHIFT 0

/***************************************************************************
 *INST_OUT_READY - INST_OUT_READY
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: INST_OUT_READY :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_INST_OUT_READY_reserved0_MASK 0xfffffffe
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_INST_OUT_READY_reserved0_SHIFT 1

/* RAAGA_DSP_MEM_SUBSYSTEM :: INST_OUT_READY :: INST_READY_FROM_IMEM [00:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_INST_OUT_READY_INST_READY_FROM_IMEM_MASK 0x00000001
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_INST_OUT_READY_INST_READY_FROM_IMEM_SHIFT 0

/***************************************************************************
 *MEMSUB_ERROR_STATUS - MEMSUB_ERROR_STATUS
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_reserved0_MASK 0xfffff800
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_reserved0_SHIFT 11

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_FP_EVENX_OOERROR [10:10] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_EVENX_OOERROR_MASK 0x00000400
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_EVENX_OOERROR_SHIFT 10
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_EVENX_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_FP_EVENY_OOERROR [09:09] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_EVENY_OOERROR_MASK 0x00000200
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_EVENY_OOERROR_SHIFT 9
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_EVENY_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_FP_ODDX_OOERROR [08:08] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_ODDX_OOERROR_MASK 0x00000100
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_ODDX_OOERROR_SHIFT 8
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_ODDX_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_FP_ODDY_OOERROR [07:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_ODDY_OOERROR_MASK 0x00000080
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_ODDY_OOERROR_SHIFT 7
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_FP_ODDY_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_DMA_EVEN_OOERROR [06:06] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_DMA_EVEN_OOERROR_MASK 0x00000040
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_DMA_EVEN_OOERROR_SHIFT 6
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_DMA_EVEN_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_DMA_ODD_OOERROR [05:05] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_DMA_ODD_OOERROR_MASK 0x00000020
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_DMA_ODD_OOERROR_SHIFT 5
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_DMA_ODD_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: DMEM_PP_OOERROR [04:04] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_PP_OOERROR_MASK 0x00000010
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_PP_OOERROR_SHIFT 4
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_DMEM_PP_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: IMEM_FP_OOERROR [03:03] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_FP_OOERROR_MASK 0x00000008
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_FP_OOERROR_SHIFT 3
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_FP_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: IMEM_DMA_EVEN_OOERROR [02:02] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_DMA_EVEN_OOERROR_MASK 0x00000004
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_DMA_EVEN_OOERROR_SHIFT 2
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_DMA_EVEN_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: IMEM_DMA_ODD_OOERROR [01:01] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_DMA_ODD_OOERROR_MASK 0x00000002
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_DMA_ODD_OOERROR_SHIFT 1
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_DMA_ODD_OOERROR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_STATUS :: IMEM_PP_OOERROR [00:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_PP_OOERROR_MASK 0x00000001
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_PP_OOERROR_SHIFT 0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS_IMEM_PP_OOERROR_DEFAULT 0x00000000

/***************************************************************************
 *MEMSUB_ERROR_CLEAR - MEMSUB_ERROR_CLEAR
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_reserved0_MASK 0xfffff800
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_reserved0_SHIFT 11

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_FP_EVENX_OOERROR_CLEAR [10:10] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_EVENX_OOERROR_CLEAR_MASK 0x00000400
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_EVENX_OOERROR_CLEAR_SHIFT 10
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_EVENX_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_FP_EVENY_OOERROR_CLEAR [09:09] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_EVENY_OOERROR_CLEAR_MASK 0x00000200
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_EVENY_OOERROR_CLEAR_SHIFT 9
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_EVENY_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_FP_ODDX_OOERROR_CLEAR [08:08] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_ODDX_OOERROR_CLEAR_MASK 0x00000100
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_ODDX_OOERROR_CLEAR_SHIFT 8
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_ODDX_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_FP_ODDY_OOERROR_CLEAR [07:07] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_ODDY_OOERROR_CLEAR_MASK 0x00000080
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_ODDY_OOERROR_CLEAR_SHIFT 7
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_FP_ODDY_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_DMA_EVEN_OOERROR_CLEAR [06:06] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_DMA_EVEN_OOERROR_CLEAR_MASK 0x00000040
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_DMA_EVEN_OOERROR_CLEAR_SHIFT 6
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_DMA_EVEN_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_DMA_ODD_OOERROR_CLEAR [05:05] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_DMA_ODD_OOERROR_CLEAR_MASK 0x00000020
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_DMA_ODD_OOERROR_CLEAR_SHIFT 5
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_DMA_ODD_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: DMEM_PP_OOERROR_CLEAR [04:04] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_PP_OOERROR_CLEAR_MASK 0x00000010
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_PP_OOERROR_CLEAR_SHIFT 4
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_DMEM_PP_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: IMEM_FP_OOERROR_CLEAR [03:03] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_FP_OOERROR_CLEAR_MASK 0x00000008
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_FP_OOERROR_CLEAR_SHIFT 3
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_FP_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: IMEM_DMA_EVEN_OOERROR_CLEAR [02:02] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_DMA_EVEN_OOERROR_CLEAR_MASK 0x00000004
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_DMA_EVEN_OOERROR_CLEAR_SHIFT 2
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_DMA_EVEN_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: IMEM_DMA_ODD_OOERROR_CLEAR [01:01] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_DMA_ODD_OOERROR_CLEAR_MASK 0x00000002
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_DMA_ODD_OOERROR_CLEAR_SHIFT 1
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_DMA_ODD_OOERROR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_MEM_SUBSYSTEM :: MEMSUB_ERROR_CLEAR :: IMEM_PP_OOERROR_CLEAR [00:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_PP_OOERROR_CLEAR_MASK 0x00000001
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_PP_OOERROR_CLEAR_SHIFT 0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_CLEAR_IMEM_PP_OOERROR_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *MDMEMRAM%i - MDMEM RAM
 ***************************************************************************/
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_ARRAY_BASE          0x00834000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_ARRAY_START         0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_ARRAY_END           511
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *MDMEMRAM%i - MDMEM RAM
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: MDMEMRAMi :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_reserved0_MASK      0xffffff00
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_reserved0_SHIFT     8

/* RAAGA_DSP_MEM_SUBSYSTEM :: MDMEMRAMi :: dmem_index [07:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_dmem_index_MASK     0x000000ff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MDMEMRAMi_dmem_index_SHIFT    0


/***************************************************************************
 *VOMRAM%i - VOM RAM
 ***************************************************************************/
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_ARRAY_BASE            0x00838000
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_ARRAY_START           0
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_ARRAY_END             4095
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_ARRAY_ELEMENT_SIZE    32

/***************************************************************************
 *VOMRAM%i - VOM RAM
 ***************************************************************************/
/* RAAGA_DSP_MEM_SUBSYSTEM :: VOMRAMi :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_reserved0_MASK        0xffffff00
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_reserved0_SHIFT       8

/* RAAGA_DSP_MEM_SUBSYSTEM :: VOMRAMi :: imem_index [07:00] */
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_imem_index_MASK       0x000000ff
#define BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOMRAMi_imem_index_SHIFT      0


#endif /* #ifndef BCHP_RAAGA_DSP_MEM_SUBSYSTEM_H__ */

/* End of File */
