
BCubed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007888  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  080079c8  080079c8  000179c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007da0  08007da0  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08007da0  08007da0  00017da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007da8  08007da8  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08007da8  08007da8  00017da8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08007db4  08007db4  00017db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08007dbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00011328  20000060  08007e1c  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20011388  08007e1c  00021388  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002b489  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006a9e  00000000  00000000  0004b555  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d08  00000000  00000000  00051ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000163c  00000000  00000000  00053d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002057e  00000000  00000000  0005533c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002664d  00000000  00000000  000758ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000aa546  00000000  00000000  0009bf07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007ed4  00000000  00000000  00146450  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  0014e324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000060 	.word	0x20000060
 800015c:	00000000 	.word	0x00000000
 8000160:	080079b0 	.word	0x080079b0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000064 	.word	0x20000064
 800017c:	080079b0 	.word	0x080079b0

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_uldivmod>:
 8000190:	b953      	cbnz	r3, 80001a8 <__aeabi_uldivmod+0x18>
 8000192:	b94a      	cbnz	r2, 80001a8 <__aeabi_uldivmod+0x18>
 8000194:	2900      	cmp	r1, #0
 8000196:	bf08      	it	eq
 8000198:	2800      	cmpeq	r0, #0
 800019a:	bf1c      	itt	ne
 800019c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001a4:	f000 b972 	b.w	800048c <__aeabi_idiv0>
 80001a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001b0:	f000 f806 	bl	80001c0 <__udivmoddi4>
 80001b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001bc:	b004      	add	sp, #16
 80001be:	4770      	bx	lr

080001c0 <__udivmoddi4>:
 80001c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001c4:	9e08      	ldr	r6, [sp, #32]
 80001c6:	460d      	mov	r5, r1
 80001c8:	4604      	mov	r4, r0
 80001ca:	468e      	mov	lr, r1
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d14c      	bne.n	800026a <__udivmoddi4+0xaa>
 80001d0:	428a      	cmp	r2, r1
 80001d2:	4694      	mov	ip, r2
 80001d4:	d967      	bls.n	80002a6 <__udivmoddi4+0xe6>
 80001d6:	fab2 f382 	clz	r3, r2
 80001da:	b153      	cbz	r3, 80001f2 <__udivmoddi4+0x32>
 80001dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80001e0:	f1c3 0220 	rsb	r2, r3, #32
 80001e4:	fa01 fe03 	lsl.w	lr, r1, r3
 80001e8:	fa20 f202 	lsr.w	r2, r0, r2
 80001ec:	ea42 0e0e 	orr.w	lr, r2, lr
 80001f0:	409c      	lsls	r4, r3
 80001f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001f6:	fbbe f1f7 	udiv	r1, lr, r7
 80001fa:	fa1f f58c 	uxth.w	r5, ip
 80001fe:	fb07 ee11 	mls	lr, r7, r1, lr
 8000202:	fb01 f005 	mul.w	r0, r1, r5
 8000206:	0c22      	lsrs	r2, r4, #16
 8000208:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800020c:	4290      	cmp	r0, r2
 800020e:	d90a      	bls.n	8000226 <__udivmoddi4+0x66>
 8000210:	eb1c 0202 	adds.w	r2, ip, r2
 8000214:	f101 3eff 	add.w	lr, r1, #4294967295	; 0xffffffff
 8000218:	f080 8119 	bcs.w	800044e <__udivmoddi4+0x28e>
 800021c:	4290      	cmp	r0, r2
 800021e:	f240 8116 	bls.w	800044e <__udivmoddi4+0x28e>
 8000222:	3902      	subs	r1, #2
 8000224:	4462      	add	r2, ip
 8000226:	1a12      	subs	r2, r2, r0
 8000228:	fbb2 f0f7 	udiv	r0, r2, r7
 800022c:	fb07 2210 	mls	r2, r7, r0, r2
 8000230:	fb00 f505 	mul.w	r5, r0, r5
 8000234:	b2a4      	uxth	r4, r4
 8000236:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800023a:	42a5      	cmp	r5, r4
 800023c:	d90a      	bls.n	8000254 <__udivmoddi4+0x94>
 800023e:	eb1c 0404 	adds.w	r4, ip, r4
 8000242:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000246:	f080 8104 	bcs.w	8000452 <__udivmoddi4+0x292>
 800024a:	42a5      	cmp	r5, r4
 800024c:	f240 8101 	bls.w	8000452 <__udivmoddi4+0x292>
 8000250:	4464      	add	r4, ip
 8000252:	3802      	subs	r0, #2
 8000254:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000258:	2100      	movs	r1, #0
 800025a:	1b64      	subs	r4, r4, r5
 800025c:	b11e      	cbz	r6, 8000266 <__udivmoddi4+0xa6>
 800025e:	40dc      	lsrs	r4, r3
 8000260:	2300      	movs	r3, #0
 8000262:	e9c6 4300 	strd	r4, r3, [r6]
 8000266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026a:	428b      	cmp	r3, r1
 800026c:	d908      	bls.n	8000280 <__udivmoddi4+0xc0>
 800026e:	2e00      	cmp	r6, #0
 8000270:	f000 80ea 	beq.w	8000448 <__udivmoddi4+0x288>
 8000274:	2100      	movs	r1, #0
 8000276:	e9c6 0500 	strd	r0, r5, [r6]
 800027a:	4608      	mov	r0, r1
 800027c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000280:	fab3 f183 	clz	r1, r3
 8000284:	2900      	cmp	r1, #0
 8000286:	d148      	bne.n	800031a <__udivmoddi4+0x15a>
 8000288:	42ab      	cmp	r3, r5
 800028a:	d302      	bcc.n	8000292 <__udivmoddi4+0xd2>
 800028c:	4282      	cmp	r2, r0
 800028e:	f200 80f8 	bhi.w	8000482 <__udivmoddi4+0x2c2>
 8000292:	1a84      	subs	r4, r0, r2
 8000294:	eb65 0203 	sbc.w	r2, r5, r3
 8000298:	2001      	movs	r0, #1
 800029a:	4696      	mov	lr, r2
 800029c:	2e00      	cmp	r6, #0
 800029e:	d0e2      	beq.n	8000266 <__udivmoddi4+0xa6>
 80002a0:	e9c6 4e00 	strd	r4, lr, [r6]
 80002a4:	e7df      	b.n	8000266 <__udivmoddi4+0xa6>
 80002a6:	b902      	cbnz	r2, 80002aa <__udivmoddi4+0xea>
 80002a8:	deff      	udf	#255	; 0xff
 80002aa:	fab2 f382 	clz	r3, r2
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	f040 808e 	bne.w	80003d0 <__udivmoddi4+0x210>
 80002b4:	1a88      	subs	r0, r1, r2
 80002b6:	2101      	movs	r1, #1
 80002b8:	0c17      	lsrs	r7, r2, #16
 80002ba:	fa1f fe82 	uxth.w	lr, r2
 80002be:	fbb0 f5f7 	udiv	r5, r0, r7
 80002c2:	fb07 0015 	mls	r0, r7, r5, r0
 80002c6:	0c22      	lsrs	r2, r4, #16
 80002c8:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80002cc:	fb0e f005 	mul.w	r0, lr, r5
 80002d0:	4290      	cmp	r0, r2
 80002d2:	d908      	bls.n	80002e6 <__udivmoddi4+0x126>
 80002d4:	eb1c 0202 	adds.w	r2, ip, r2
 80002d8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80002dc:	d202      	bcs.n	80002e4 <__udivmoddi4+0x124>
 80002de:	4290      	cmp	r0, r2
 80002e0:	f200 80cc 	bhi.w	800047c <__udivmoddi4+0x2bc>
 80002e4:	4645      	mov	r5, r8
 80002e6:	1a12      	subs	r2, r2, r0
 80002e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80002ec:	fb07 2210 	mls	r2, r7, r0, r2
 80002f0:	fb0e fe00 	mul.w	lr, lr, r0
 80002f4:	b2a4      	uxth	r4, r4
 80002f6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	d908      	bls.n	8000310 <__udivmoddi4+0x150>
 80002fe:	eb1c 0404 	adds.w	r4, ip, r4
 8000302:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000306:	d202      	bcs.n	800030e <__udivmoddi4+0x14e>
 8000308:	45a6      	cmp	lr, r4
 800030a:	f200 80b4 	bhi.w	8000476 <__udivmoddi4+0x2b6>
 800030e:	4610      	mov	r0, r2
 8000310:	eba4 040e 	sub.w	r4, r4, lr
 8000314:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000318:	e7a0      	b.n	800025c <__udivmoddi4+0x9c>
 800031a:	f1c1 0720 	rsb	r7, r1, #32
 800031e:	408b      	lsls	r3, r1
 8000320:	fa22 fc07 	lsr.w	ip, r2, r7
 8000324:	ea4c 0c03 	orr.w	ip, ip, r3
 8000328:	fa25 fa07 	lsr.w	sl, r5, r7
 800032c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000330:	fbba f8f9 	udiv	r8, sl, r9
 8000334:	408d      	lsls	r5, r1
 8000336:	fa20 f307 	lsr.w	r3, r0, r7
 800033a:	fb09 aa18 	mls	sl, r9, r8, sl
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	432b      	orrs	r3, r5
 8000344:	fa00 f501 	lsl.w	r5, r0, r1
 8000348:	fb08 f00e 	mul.w	r0, r8, lr
 800034c:	0c1c      	lsrs	r4, r3, #16
 800034e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000352:	42a0      	cmp	r0, r4
 8000354:	fa02 f201 	lsl.w	r2, r2, r1
 8000358:	d90b      	bls.n	8000372 <__udivmoddi4+0x1b2>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000362:	f080 8086 	bcs.w	8000472 <__udivmoddi4+0x2b2>
 8000366:	42a0      	cmp	r0, r4
 8000368:	f240 8083 	bls.w	8000472 <__udivmoddi4+0x2b2>
 800036c:	f1a8 0802 	sub.w	r8, r8, #2
 8000370:	4464      	add	r4, ip
 8000372:	1a24      	subs	r4, r4, r0
 8000374:	b298      	uxth	r0, r3
 8000376:	fbb4 f3f9 	udiv	r3, r4, r9
 800037a:	fb09 4413 	mls	r4, r9, r3, r4
 800037e:	fb03 fe0e 	mul.w	lr, r3, lr
 8000382:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000386:	45a6      	cmp	lr, r4
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0x1dc>
 800038a:	eb1c 0404 	adds.w	r4, ip, r4
 800038e:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 8000392:	d26a      	bcs.n	800046a <__udivmoddi4+0x2aa>
 8000394:	45a6      	cmp	lr, r4
 8000396:	d968      	bls.n	800046a <__udivmoddi4+0x2aa>
 8000398:	3b02      	subs	r3, #2
 800039a:	4464      	add	r4, ip
 800039c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003a0:	fba0 9302 	umull	r9, r3, r0, r2
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	429c      	cmp	r4, r3
 80003aa:	46c8      	mov	r8, r9
 80003ac:	469e      	mov	lr, r3
 80003ae:	d354      	bcc.n	800045a <__udivmoddi4+0x29a>
 80003b0:	d051      	beq.n	8000456 <__udivmoddi4+0x296>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d067      	beq.n	8000486 <__udivmoddi4+0x2c6>
 80003b6:	ebb5 0308 	subs.w	r3, r5, r8
 80003ba:	eb64 040e 	sbc.w	r4, r4, lr
 80003be:	40cb      	lsrs	r3, r1
 80003c0:	fa04 f707 	lsl.w	r7, r4, r7
 80003c4:	431f      	orrs	r7, r3
 80003c6:	40cc      	lsrs	r4, r1
 80003c8:	e9c6 7400 	strd	r7, r4, [r6]
 80003cc:	2100      	movs	r1, #0
 80003ce:	e74a      	b.n	8000266 <__udivmoddi4+0xa6>
 80003d0:	fa02 fc03 	lsl.w	ip, r2, r3
 80003d4:	f1c3 0020 	rsb	r0, r3, #32
 80003d8:	40c1      	lsrs	r1, r0
 80003da:	409d      	lsls	r5, r3
 80003dc:	fa24 f000 	lsr.w	r0, r4, r0
 80003e0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e4:	4328      	orrs	r0, r5
 80003e6:	fbb1 f5f7 	udiv	r5, r1, r7
 80003ea:	fb07 1115 	mls	r1, r7, r5, r1
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	0c02      	lsrs	r2, r0, #16
 80003f4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80003f8:	fb05 f10e 	mul.w	r1, r5, lr
 80003fc:	4291      	cmp	r1, r2
 80003fe:	fa04 f403 	lsl.w	r4, r4, r3
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x256>
 8000404:	eb1c 0202 	adds.w	r2, ip, r2
 8000408:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800040c:	d22f      	bcs.n	800046e <__udivmoddi4+0x2ae>
 800040e:	4291      	cmp	r1, r2
 8000410:	d92d      	bls.n	800046e <__udivmoddi4+0x2ae>
 8000412:	3d02      	subs	r5, #2
 8000414:	4462      	add	r2, ip
 8000416:	1a52      	subs	r2, r2, r1
 8000418:	fbb2 f1f7 	udiv	r1, r2, r7
 800041c:	fb07 2211 	mls	r2, r7, r1, r2
 8000420:	b280      	uxth	r0, r0
 8000422:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000426:	fb01 f20e 	mul.w	r2, r1, lr
 800042a:	4282      	cmp	r2, r0
 800042c:	d908      	bls.n	8000440 <__udivmoddi4+0x280>
 800042e:	eb1c 0000 	adds.w	r0, ip, r0
 8000432:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 8000436:	d216      	bcs.n	8000466 <__udivmoddi4+0x2a6>
 8000438:	4282      	cmp	r2, r0
 800043a:	d914      	bls.n	8000466 <__udivmoddi4+0x2a6>
 800043c:	3902      	subs	r1, #2
 800043e:	4460      	add	r0, ip
 8000440:	1a80      	subs	r0, r0, r2
 8000442:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000446:	e73a      	b.n	80002be <__udivmoddi4+0xfe>
 8000448:	4631      	mov	r1, r6
 800044a:	4630      	mov	r0, r6
 800044c:	e70b      	b.n	8000266 <__udivmoddi4+0xa6>
 800044e:	4671      	mov	r1, lr
 8000450:	e6e9      	b.n	8000226 <__udivmoddi4+0x66>
 8000452:	4610      	mov	r0, r2
 8000454:	e6fe      	b.n	8000254 <__udivmoddi4+0x94>
 8000456:	454d      	cmp	r5, r9
 8000458:	d2ab      	bcs.n	80003b2 <__udivmoddi4+0x1f2>
 800045a:	ebb9 0802 	subs.w	r8, r9, r2
 800045e:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000462:	3801      	subs	r0, #1
 8000464:	e7a5      	b.n	80003b2 <__udivmoddi4+0x1f2>
 8000466:	4641      	mov	r1, r8
 8000468:	e7ea      	b.n	8000440 <__udivmoddi4+0x280>
 800046a:	4603      	mov	r3, r0
 800046c:	e796      	b.n	800039c <__udivmoddi4+0x1dc>
 800046e:	4645      	mov	r5, r8
 8000470:	e7d1      	b.n	8000416 <__udivmoddi4+0x256>
 8000472:	46d0      	mov	r8, sl
 8000474:	e77d      	b.n	8000372 <__udivmoddi4+0x1b2>
 8000476:	4464      	add	r4, ip
 8000478:	3802      	subs	r0, #2
 800047a:	e749      	b.n	8000310 <__udivmoddi4+0x150>
 800047c:	3d02      	subs	r5, #2
 800047e:	4462      	add	r2, ip
 8000480:	e731      	b.n	80002e6 <__udivmoddi4+0x126>
 8000482:	4608      	mov	r0, r1
 8000484:	e70a      	b.n	800029c <__udivmoddi4+0xdc>
 8000486:	4631      	mov	r1, r6
 8000488:	e6ed      	b.n	8000266 <__udivmoddi4+0xa6>
 800048a:	bf00      	nop

0800048c <__aeabi_idiv0>:
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop

08000490 <run_interface>:
#include "main_system.hpp"
#include "UARTDriver.hpp"

extern "C" {
    void run_interface()
    {
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
        run_main();
 8000494:	f000 f84c 	bl	8000530 <_Z8run_mainv>
    }
 8000498:	bf00      	nop
 800049a:	bd80      	pop	{r7, pc}

0800049c <_ZN10UARTDriverC1EP13USART_TypeDef>:
 *	      based on the STM32 LL Library
 */
class UARTDriver
{
public:
	UARTDriver(USART_TypeDef* uartInstance) :
 800049c:	b480      	push	{r7}
 800049e:	b083      	sub	sp, #12
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
 80004a4:	6039      	str	r1, [r7, #0]
		kUart_(uartInstance),
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	683a      	ldr	r2, [r7, #0]
 80004aa:	601a      	str	r2, [r3, #0]
		rxCharBuf_(nullptr),
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	2200      	movs	r2, #0
 80004b0:	605a      	str	r2, [r3, #4]
		rxReceiver_(nullptr) {}
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	2200      	movs	r2, #0
 80004b6:	609a      	str	r2, [r3, #8]
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	4618      	mov	r0, r3
 80004bc:	370c      	adds	r7, #12
 80004be:	46bd      	mov	sp, r7
 80004c0:	bc80      	pop	{r7}
 80004c2:	4770      	bx	lr

080004c4 <_ZN8CubeTask4InstEv>:

/* Class ------------------------------------------------------------------*/
class CubeTask : public Task
{
public:
    static CubeTask& Inst() {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
        static CubeTask inst;
 80004c8:	4b10      	ldr	r3, [pc, #64]	; (800050c <_ZN8CubeTask4InstEv+0x48>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	f3bf 8f5b 	dmb	ish
 80004d0:	f003 0301 	and.w	r3, r3, #1
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	bf0c      	ite	eq
 80004d8:	2301      	moveq	r3, #1
 80004da:	2300      	movne	r3, #0
 80004dc:	b2db      	uxtb	r3, r3
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d010      	beq.n	8000504 <_ZN8CubeTask4InstEv+0x40>
 80004e2:	480a      	ldr	r0, [pc, #40]	; (800050c <_ZN8CubeTask4InstEv+0x48>)
 80004e4:	f006 fcfe 	bl	8006ee4 <__cxa_guard_acquire>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	bf14      	ite	ne
 80004ee:	2301      	movne	r3, #1
 80004f0:	2300      	moveq	r3, #0
 80004f2:	b2db      	uxtb	r3, r3
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d005      	beq.n	8000504 <_ZN8CubeTask4InstEv+0x40>
 80004f8:	4805      	ldr	r0, [pc, #20]	; (8000510 <_ZN8CubeTask4InstEv+0x4c>)
 80004fa:	f000 f80b 	bl	8000514 <_ZN8CubeTaskC1Ev>
 80004fe:	4803      	ldr	r0, [pc, #12]	; (800050c <_ZN8CubeTask4InstEv+0x48>)
 8000500:	f006 fcfc 	bl	8006efc <__cxa_guard_release>
        return inst;
 8000504:	4b02      	ldr	r3, [pc, #8]	; (8000510 <_ZN8CubeTask4InstEv+0x4c>)
    }
 8000506:	4618      	mov	r0, r3
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	20000084 	.word	0x20000084
 8000510:	2000007c 	.word	0x2000007c

08000514 <_ZN8CubeTaskC1Ev>:
    void Run(void* pvParams);    // Main run code

    void HandleCommand(Command& cm);

private:
    CubeTask() : Task(UART_TASK_QUEUE_DEPTH_OBJS) {}    // Private constructor
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	210a      	movs	r1, #10
 8000520:	4618      	mov	r0, r3
 8000522:	f001 f853 	bl	80015cc <_ZN4TaskC1Et>
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4618      	mov	r0, r3
 800052a:	3708      	adds	r7, #8
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}

08000530 <_Z8run_mainv>:

/* Interface Functions ------------------------------------------------------------*/
/**
 * @brief Main function interface, called inside main.cpp before os initialization takes place.
*/
void run_main() {
 8000530:	b580      	push	{r7, lr}
 8000532:	af00      	add	r7, sp, #0
    // Init Tasks
    CubeTask::Inst().InitTask();
 8000534:	f7ff ffc6 	bl	80004c4 <_ZN8CubeTask4InstEv>
 8000538:	4603      	mov	r3, r0
 800053a:	4618      	mov	r0, r3
 800053c:	f001 f9fa 	bl	8001934 <_ZN8CubeTask8InitTaskEv>

    // Print System Boot Info : Warning, don't queue more than 10 prints before scheduler starts
    CUBE_PRINT("\n-- CUBE SYSTEM --\n");
 8000540:	480f      	ldr	r0, [pc, #60]	; (8000580 <_Z8run_mainv+0x50>)
 8000542:	f001 f873 	bl	800162c <_Z10cube_printPKcz>
    CUBE_PRINT("System Reset Reason: [TODO]\n"); //TODO: System reset reason can be implemented via. Flash storage
 8000546:	480f      	ldr	r0, [pc, #60]	; (8000584 <_Z8run_mainv+0x54>)
 8000548:	f001 f870 	bl	800162c <_Z10cube_printPKcz>
    CUBE_PRINT("Current System Heap Use: %d Bytes\n", xPortGetFreeHeapSize());
 800054c:	f006 fbfc 	bl	8006d48 <xPortGetFreeHeapSize>
 8000550:	4603      	mov	r3, r0
 8000552:	4619      	mov	r1, r3
 8000554:	480c      	ldr	r0, [pc, #48]	; (8000588 <_Z8run_mainv+0x58>)
 8000556:	f001 f869 	bl	800162c <_Z10cube_printPKcz>
    CUBE_PRINT("Lowest Ever Heap Size: %d Bytes\n\n", xPortGetMinimumEverFreeHeapSize());
 800055a:	f006 fbff 	bl	8006d5c <xPortGetMinimumEverFreeHeapSize>
 800055e:	4603      	mov	r3, r0
 8000560:	4619      	mov	r1, r3
 8000562:	480a      	ldr	r0, [pc, #40]	; (800058c <_Z8run_mainv+0x5c>)
 8000564:	f001 f862 	bl	800162c <_Z10cube_printPKcz>

    // Start the Scheduler
    // Guidelines:
    // - Be CAREFUL with race conditions after osKernelStart
    // - All uses of new and delete should be closely monitored after this point
    osKernelStart();
 8000568:	f003 fde6 	bl	8004138 <osKernelStart>

    // Should never reach here
    CUBE_ASSERT(false, "osKernelStart() failed");
 800056c:	4b08      	ldr	r3, [pc, #32]	; (8000590 <_Z8run_mainv+0x60>)
 800056e:	2229      	movs	r2, #41	; 0x29
 8000570:	4908      	ldr	r1, [pc, #32]	; (8000594 <_Z8run_mainv+0x64>)
 8000572:	2000      	movs	r0, #0
 8000574:	f001 f8ba 	bl	80016ec <_Z17cube_assert_debugbPKctS0_z>

    while (1)
    {
        osDelay(100);
 8000578:	2064      	movs	r0, #100	; 0x64
 800057a:	f003 fde4 	bl	8004146 <osDelay>
 800057e:	e7fb      	b.n	8000578 <_Z8run_mainv+0x48>
 8000580:	080079c8 	.word	0x080079c8
 8000584:	080079dc 	.word	0x080079dc
 8000588:	080079fc 	.word	0x080079fc
 800058c:	08007a20 	.word	0x08007a20
 8000590:	08007a44 	.word	0x08007a44
 8000594:	08007a5c 	.word	0x08007a5c

08000598 <_Z41__static_initialization_and_destruction_0ii>:
    }
}
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	6039      	str	r1, [r7, #0]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d108      	bne.n	80005ba <_Z41__static_initialization_and_destruction_0ii+0x22>
 80005a8:	683b      	ldr	r3, [r7, #0]
 80005aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d103      	bne.n	80005ba <_Z41__static_initialization_and_destruction_0ii+0x22>
    UARTDriver uart5(UART5);
 80005b2:	4904      	ldr	r1, [pc, #16]	; (80005c4 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 80005b4:	4804      	ldr	r0, [pc, #16]	; (80005c8 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 80005b6:	f7ff ff71 	bl	800049c <_ZN10UARTDriverC1EP13USART_TypeDef>
}
 80005ba:	bf00      	nop
 80005bc:	3708      	adds	r7, #8
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	40005000 	.word	0x40005000
 80005c8:	20000088 	.word	0x20000088

080005cc <_GLOBAL__sub_I__ZN6Driver5uart5E>:
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80005d4:	2001      	movs	r0, #1
 80005d6:	f7ff ffdf 	bl	8000598 <_Z41__static_initialization_and_destruction_0ii>
 80005da:	bd80      	pop	{r7, pc}

080005dc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	4a06      	ldr	r2, [pc, #24]	; (8000604 <vApplicationGetIdleTaskMemory+0x28>)
 80005ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	4a05      	ldr	r2, [pc, #20]	; (8000608 <vApplicationGetIdleTaskMemory+0x2c>)
 80005f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	22c0      	movs	r2, #192	; 0xc0
 80005f8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005fa:	bf00      	nop
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	bc80      	pop	{r7}
 8000602:	4770      	bx	lr
 8000604:	20000094 	.word	0x20000094
 8000608:	20000134 	.word	0x20000134

0800060c <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 800060c:	b480      	push	{r7}
 800060e:	b085      	sub	sp, #20
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	4a07      	ldr	r2, [pc, #28]	; (8000638 <vApplicationGetTimerTaskMemory+0x2c>)
 800061c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	4a06      	ldr	r2, [pc, #24]	; (800063c <vApplicationGetTimerTaskMemory+0x30>)
 8000622:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800062a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800062c:	bf00      	nop
 800062e:	3714      	adds	r7, #20
 8000630:	46bd      	mov	sp, r7
 8000632:	bc80      	pop	{r7}
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	20000434 	.word	0x20000434
 800063c:	200004d4 	.word	0x200004d4

08000640 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	68db      	ldr	r3, [r3, #12]
 800064c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	60da      	str	r2, [r3, #12]
}
 8000654:	bf00      	nop
 8000656:	370c      	adds	r7, #12
 8000658:	46bd      	mov	sp, r7
 800065a:	bc80      	pop	{r7}
 800065c:	4770      	bx	lr

0800065e <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800065e:	b480      	push	{r7}
 8000660:	b083      	sub	sp, #12
 8000662:	af00      	add	r7, sp, #0
 8000664:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	691b      	ldr	r3, [r3, #16]
 800066a:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	695b      	ldr	r3, [r3, #20]
 8000676:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	615a      	str	r2, [r3, #20]
}
 800067e:	bf00      	nop
 8000680:	370c      	adds	r7, #12
 8000682:	46bd      	mov	sp, r7
 8000684:	bc80      	pop	{r7}
 8000686:	4770      	bx	lr

08000688 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8000688:	b480      	push	{r7}
 800068a:	b089      	sub	sp, #36	; 0x24
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	3314      	adds	r3, #20
 8000694:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	e853 3f00 	ldrex	r3, [r3]
 800069c:	60bb      	str	r3, [r7, #8]
   return(result);
 800069e:	68bb      	ldr	r3, [r7, #8]
 80006a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80006a4:	61fb      	str	r3, [r7, #28]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	3314      	adds	r3, #20
 80006aa:	69fa      	ldr	r2, [r7, #28]
 80006ac:	61ba      	str	r2, [r7, #24]
 80006ae:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80006b0:	6979      	ldr	r1, [r7, #20]
 80006b2:	69ba      	ldr	r2, [r7, #24]
 80006b4:	e841 2300 	strex	r3, r2, [r1]
 80006b8:	613b      	str	r3, [r7, #16]
   return(result);
 80006ba:	693b      	ldr	r3, [r7, #16]
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d1e7      	bne.n	8000690 <LL_USART_DisableIT_CTS+0x8>
}
 80006c0:	bf00      	nop
 80006c2:	bf00      	nop
 80006c4:	3724      	adds	r7, #36	; 0x24
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bc80      	pop	{r7}
 80006ca:	4770      	bx	lr

080006cc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b085      	sub	sp, #20
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80006d4:	4b08      	ldr	r3, [pc, #32]	; (80006f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006d6:	69da      	ldr	r2, [r3, #28]
 80006d8:	4907      	ldr	r1, [pc, #28]	; (80006f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	4313      	orrs	r3, r2
 80006de:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80006e0:	4b05      	ldr	r3, [pc, #20]	; (80006f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80006e2:	69da      	ldr	r2, [r3, #28]
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	4013      	ands	r3, r2
 80006e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006ea:	68fb      	ldr	r3, [r7, #12]
}
 80006ec:	bf00      	nop
 80006ee:	3714      	adds	r7, #20
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bc80      	pop	{r7}
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	40023800 	.word	0x40023800

080006fc <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b085      	sub	sp, #20
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000704:	4b08      	ldr	r3, [pc, #32]	; (8000728 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000706:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000708:	4907      	ldr	r1, [pc, #28]	; (8000728 <LL_APB1_GRP1_EnableClock+0x2c>)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	4313      	orrs	r3, r2
 800070e:	624b      	str	r3, [r1, #36]	; 0x24
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000710:	4b05      	ldr	r3, [pc, #20]	; (8000728 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000712:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4013      	ands	r3, r2
 8000718:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800071a:	68fb      	ldr	r3, [r7, #12]
}
 800071c:	bf00      	nop
 800071e:	3714      	adds	r7, #20
 8000720:	46bd      	mov	sp, r7
 8000722:	bc80      	pop	{r7}
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	40023800 	.word	0x40023800

0800072c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000730:	f001 f9f7 	bl	8001b22 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000734:	f000 f818 	bl	8000768 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000738:	f000 f9ee 	bl	8000b18 <MX_GPIO_Init>
  MX_I2C1_Init();
 800073c:	f000 f874 	bl	8000828 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000740:	f000 f8a0 	bl	8000884 <MX_I2C2_Init>
  MX_SPI1_Init();
 8000744:	f000 f8cc 	bl	80008e0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000748:	f000 f900 	bl	800094c <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800074c:	f000 f934 	bl	80009b8 <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 8000750:	f000 f9c0 	bl	8000ad4 <MX_USB_PCD_Init>
  MX_USART2_UART_Init();
 8000754:	f000 f95a 	bl	8000a0c <MX_USART2_UART_Init>
  MX_CRC_Init();
 8000758:	f000 f852 	bl	8000800 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  run_interface();
 800075c:	f7ff fe98 	bl	8000490 <run_interface>
 8000760:	2300      	movs	r3, #0

    /* USER CODE BEGIN 3 */
  }
  #endif
  /* USER CODE END 3 */
}
 8000762:	4618      	mov	r0, r3
 8000764:	bd80      	pop	{r7, pc}
	...

08000768 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b092      	sub	sp, #72	; 0x48
 800076c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076e:	f107 0314 	add.w	r3, r7, #20
 8000772:	2234      	movs	r2, #52	; 0x34
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f006 fc32 	bl	8006fe0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800077c:	463b      	mov	r3, r7
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
 8000788:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800078a:	4b1c      	ldr	r3, [pc, #112]	; (80007fc <SystemClock_Config+0x94>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000792:	4a1a      	ldr	r2, [pc, #104]	; (80007fc <SystemClock_Config+0x94>)
 8000794:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000798:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800079a:	2301      	movs	r3, #1
 800079c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800079e:	2301      	movs	r3, #1
 80007a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007a2:	2302      	movs	r3, #2
 80007a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80007ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80007b0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80007b2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80007b6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b8:	f107 0314 	add.w	r3, r7, #20
 80007bc:	4618      	mov	r0, r3
 80007be:	f001 feb9 	bl	8002534 <HAL_RCC_OscConfig>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <SystemClock_Config+0x64>
  {
    Error_Handler();
 80007c8:	f000 fa55 	bl	8000c76 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007cc:	230f      	movs	r3, #15
 80007ce:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d0:	2303      	movs	r3, #3
 80007d2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d4:	2300      	movs	r3, #0
 80007d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007d8:	2300      	movs	r3, #0
 80007da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007e0:	463b      	mov	r3, r7
 80007e2:	2101      	movs	r1, #1
 80007e4:	4618      	mov	r0, r3
 80007e6:	f002 f9d5 	bl	8002b94 <HAL_RCC_ClockConfig>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80007f0:	f000 fa41 	bl	8000c76 <Error_Handler>
  }
}
 80007f4:	bf00      	nop
 80007f6:	3748      	adds	r7, #72	; 0x48
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40007000 	.word	0x40007000

08000800 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000804:	4b06      	ldr	r3, [pc, #24]	; (8000820 <MX_CRC_Init+0x20>)
 8000806:	4a07      	ldr	r2, [pc, #28]	; (8000824 <MX_CRC_Init+0x24>)
 8000808:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800080a:	4805      	ldr	r0, [pc, #20]	; (8000820 <MX_CRC_Init+0x20>)
 800080c:	f001 fab7 	bl	8001d7e <HAL_CRC_Init>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000816:	f000 fa2e 	bl	8000c76 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800081a:	bf00      	nop
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	20000ad4 	.word	0x20000ad4
 8000824:	40023000 	.word	0x40023000

08000828 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800082c:	4b12      	ldr	r3, [pc, #72]	; (8000878 <MX_I2C1_Init+0x50>)
 800082e:	4a13      	ldr	r2, [pc, #76]	; (800087c <MX_I2C1_Init+0x54>)
 8000830:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000832:	4b11      	ldr	r3, [pc, #68]	; (8000878 <MX_I2C1_Init+0x50>)
 8000834:	4a12      	ldr	r2, [pc, #72]	; (8000880 <MX_I2C1_Init+0x58>)
 8000836:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000838:	4b0f      	ldr	r3, [pc, #60]	; (8000878 <MX_I2C1_Init+0x50>)
 800083a:	2200      	movs	r2, #0
 800083c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800083e:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <MX_I2C1_Init+0x50>)
 8000840:	2200      	movs	r2, #0
 8000842:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000844:	4b0c      	ldr	r3, [pc, #48]	; (8000878 <MX_I2C1_Init+0x50>)
 8000846:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800084a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800084c:	4b0a      	ldr	r3, [pc, #40]	; (8000878 <MX_I2C1_Init+0x50>)
 800084e:	2200      	movs	r2, #0
 8000850:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000852:	4b09      	ldr	r3, [pc, #36]	; (8000878 <MX_I2C1_Init+0x50>)
 8000854:	2200      	movs	r2, #0
 8000856:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000858:	4b07      	ldr	r3, [pc, #28]	; (8000878 <MX_I2C1_Init+0x50>)
 800085a:	2200      	movs	r2, #0
 800085c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800085e:	4b06      	ldr	r3, [pc, #24]	; (8000878 <MX_I2C1_Init+0x50>)
 8000860:	2200      	movs	r2, #0
 8000862:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000864:	4804      	ldr	r0, [pc, #16]	; (8000878 <MX_I2C1_Init+0x50>)
 8000866:	f001 fc4f 	bl	8002108 <HAL_I2C_Init>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000870:	f000 fa01 	bl	8000c76 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20000adc 	.word	0x20000adc
 800087c:	40005400 	.word	0x40005400
 8000880:	000186a0 	.word	0x000186a0

08000884 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000888:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <MX_I2C2_Init+0x50>)
 800088a:	4a13      	ldr	r2, [pc, #76]	; (80008d8 <MX_I2C2_Init+0x54>)
 800088c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800088e:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <MX_I2C2_Init+0x50>)
 8000890:	4a12      	ldr	r2, [pc, #72]	; (80008dc <MX_I2C2_Init+0x58>)
 8000892:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000894:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <MX_I2C2_Init+0x50>)
 8000896:	2200      	movs	r2, #0
 8000898:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800089a:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <MX_I2C2_Init+0x50>)
 800089c:	2200      	movs	r2, #0
 800089e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <MX_I2C2_Init+0x50>)
 80008a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80008a6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008a8:	4b0a      	ldr	r3, [pc, #40]	; (80008d4 <MX_I2C2_Init+0x50>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80008ae:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <MX_I2C2_Init+0x50>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008b4:	4b07      	ldr	r3, [pc, #28]	; (80008d4 <MX_I2C2_Init+0x50>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008ba:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <MX_I2C2_Init+0x50>)
 80008bc:	2200      	movs	r2, #0
 80008be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008c0:	4804      	ldr	r0, [pc, #16]	; (80008d4 <MX_I2C2_Init+0x50>)
 80008c2:	f001 fc21 	bl	8002108 <HAL_I2C_Init>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80008cc:	f000 f9d3 	bl	8000c76 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80008d0:	bf00      	nop
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	20000b30 	.word	0x20000b30
 80008d8:	40005800 	.word	0x40005800
 80008dc:	000186a0 	.word	0x000186a0

080008e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008e4:	4b17      	ldr	r3, [pc, #92]	; (8000944 <MX_SPI1_Init+0x64>)
 80008e6:	4a18      	ldr	r2, [pc, #96]	; (8000948 <MX_SPI1_Init+0x68>)
 80008e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008ea:	4b16      	ldr	r3, [pc, #88]	; (8000944 <MX_SPI1_Init+0x64>)
 80008ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80008f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008f2:	4b14      	ldr	r3, [pc, #80]	; (8000944 <MX_SPI1_Init+0x64>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008f8:	4b12      	ldr	r3, [pc, #72]	; (8000944 <MX_SPI1_Init+0x64>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008fe:	4b11      	ldr	r3, [pc, #68]	; (8000944 <MX_SPI1_Init+0x64>)
 8000900:	2200      	movs	r2, #0
 8000902:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000904:	4b0f      	ldr	r3, [pc, #60]	; (8000944 <MX_SPI1_Init+0x64>)
 8000906:	2200      	movs	r2, #0
 8000908:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800090a:	4b0e      	ldr	r3, [pc, #56]	; (8000944 <MX_SPI1_Init+0x64>)
 800090c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000910:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000912:	4b0c      	ldr	r3, [pc, #48]	; (8000944 <MX_SPI1_Init+0x64>)
 8000914:	2200      	movs	r2, #0
 8000916:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000918:	4b0a      	ldr	r3, [pc, #40]	; (8000944 <MX_SPI1_Init+0x64>)
 800091a:	2200      	movs	r2, #0
 800091c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800091e:	4b09      	ldr	r3, [pc, #36]	; (8000944 <MX_SPI1_Init+0x64>)
 8000920:	2200      	movs	r2, #0
 8000922:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000924:	4b07      	ldr	r3, [pc, #28]	; (8000944 <MX_SPI1_Init+0x64>)
 8000926:	2200      	movs	r2, #0
 8000928:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800092a:	4b06      	ldr	r3, [pc, #24]	; (8000944 <MX_SPI1_Init+0x64>)
 800092c:	220a      	movs	r2, #10
 800092e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000930:	4804      	ldr	r0, [pc, #16]	; (8000944 <MX_SPI1_Init+0x64>)
 8000932:	f002 fbe3 	bl	80030fc <HAL_SPI_Init>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800093c:	f000 f99b 	bl	8000c76 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000940:	bf00      	nop
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20000b84 	.word	0x20000b84
 8000948:	40013000 	.word	0x40013000

0800094c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000950:	4b17      	ldr	r3, [pc, #92]	; (80009b0 <MX_SPI2_Init+0x64>)
 8000952:	4a18      	ldr	r2, [pc, #96]	; (80009b4 <MX_SPI2_Init+0x68>)
 8000954:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000956:	4b16      	ldr	r3, [pc, #88]	; (80009b0 <MX_SPI2_Init+0x64>)
 8000958:	f44f 7282 	mov.w	r2, #260	; 0x104
 800095c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800095e:	4b14      	ldr	r3, [pc, #80]	; (80009b0 <MX_SPI2_Init+0x64>)
 8000960:	2200      	movs	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000964:	4b12      	ldr	r3, [pc, #72]	; (80009b0 <MX_SPI2_Init+0x64>)
 8000966:	2200      	movs	r2, #0
 8000968:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800096a:	4b11      	ldr	r3, [pc, #68]	; (80009b0 <MX_SPI2_Init+0x64>)
 800096c:	2200      	movs	r2, #0
 800096e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000970:	4b0f      	ldr	r3, [pc, #60]	; (80009b0 <MX_SPI2_Init+0x64>)
 8000972:	2200      	movs	r2, #0
 8000974:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000976:	4b0e      	ldr	r3, [pc, #56]	; (80009b0 <MX_SPI2_Init+0x64>)
 8000978:	f44f 7200 	mov.w	r2, #512	; 0x200
 800097c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800097e:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <MX_SPI2_Init+0x64>)
 8000980:	2200      	movs	r2, #0
 8000982:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000984:	4b0a      	ldr	r3, [pc, #40]	; (80009b0 <MX_SPI2_Init+0x64>)
 8000986:	2200      	movs	r2, #0
 8000988:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800098a:	4b09      	ldr	r3, [pc, #36]	; (80009b0 <MX_SPI2_Init+0x64>)
 800098c:	2200      	movs	r2, #0
 800098e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000990:	4b07      	ldr	r3, [pc, #28]	; (80009b0 <MX_SPI2_Init+0x64>)
 8000992:	2200      	movs	r2, #0
 8000994:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000996:	4b06      	ldr	r3, [pc, #24]	; (80009b0 <MX_SPI2_Init+0x64>)
 8000998:	220a      	movs	r2, #10
 800099a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800099c:	4804      	ldr	r0, [pc, #16]	; (80009b0 <MX_SPI2_Init+0x64>)
 800099e:	f002 fbad 	bl	80030fc <HAL_SPI_Init>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80009a8:	f000 f965 	bl	8000c76 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80009ac:	bf00      	nop
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	20000bdc 	.word	0x20000bdc
 80009b4:	40003800 	.word	0x40003800

080009b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009bc:	4b11      	ldr	r3, [pc, #68]	; (8000a04 <MX_USART1_UART_Init+0x4c>)
 80009be:	4a12      	ldr	r2, [pc, #72]	; (8000a08 <MX_USART1_UART_Init+0x50>)
 80009c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009c2:	4b10      	ldr	r3, [pc, #64]	; (8000a04 <MX_USART1_UART_Init+0x4c>)
 80009c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009ca:	4b0e      	ldr	r3, [pc, #56]	; (8000a04 <MX_USART1_UART_Init+0x4c>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009d0:	4b0c      	ldr	r3, [pc, #48]	; (8000a04 <MX_USART1_UART_Init+0x4c>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009d6:	4b0b      	ldr	r3, [pc, #44]	; (8000a04 <MX_USART1_UART_Init+0x4c>)
 80009d8:	2200      	movs	r2, #0
 80009da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009dc:	4b09      	ldr	r3, [pc, #36]	; (8000a04 <MX_USART1_UART_Init+0x4c>)
 80009de:	220c      	movs	r2, #12
 80009e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009e2:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <MX_USART1_UART_Init+0x4c>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009e8:	4b06      	ldr	r3, [pc, #24]	; (8000a04 <MX_USART1_UART_Init+0x4c>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009ee:	4805      	ldr	r0, [pc, #20]	; (8000a04 <MX_USART1_UART_Init+0x4c>)
 80009f0:	f002 fe18 	bl	8003624 <HAL_UART_Init>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009fa:	f000 f93c 	bl	8000c76 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	20000c34 	.word	0x20000c34
 8000a08:	40013800 	.word	0x40013800

08000a0c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08e      	sub	sp, #56	; 0x38
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000a12:	f107 031c 	add.w	r3, r7, #28
 8000a16:	2200      	movs	r2, #0
 8000a18:	601a      	str	r2, [r3, #0]
 8000a1a:	605a      	str	r2, [r3, #4]
 8000a1c:	609a      	str	r2, [r3, #8]
 8000a1e:	60da      	str	r2, [r3, #12]
 8000a20:	611a      	str	r2, [r3, #16]
 8000a22:	615a      	str	r2, [r3, #20]
 8000a24:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a26:	1d3b      	adds	r3, r7, #4
 8000a28:	2200      	movs	r2, #0
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	605a      	str	r2, [r3, #4]
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	60da      	str	r2, [r3, #12]
 8000a32:	611a      	str	r2, [r3, #16]
 8000a34:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000a36:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000a3a:	f7ff fe5f 	bl	80006fc <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000a3e:	2001      	movs	r0, #1
 8000a40:	f7ff fe44 	bl	80006cc <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000a44:	2304      	movs	r3, #4
 8000a46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a50:	2300      	movs	r3, #0
 8000a52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a54:	2300      	movs	r3, #0
 8000a56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000a58:	2307      	movs	r3, #7
 8000a5a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5c:	1d3b      	adds	r3, r7, #4
 8000a5e:	4619      	mov	r1, r3
 8000a60:	481a      	ldr	r0, [pc, #104]	; (8000acc <MX_USART2_UART_Init+0xc0>)
 8000a62:	f003 f812 	bl	8003a8a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000a66:	2308      	movs	r3, #8
 8000a68:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000a6e:	2303      	movs	r3, #3
 8000a70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000a76:	2300      	movs	r3, #0
 8000a78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000a7a:	2307      	movs	r3, #7
 8000a7c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7e:	1d3b      	adds	r3, r7, #4
 8000a80:	4619      	mov	r1, r3
 8000a82:	4812      	ldr	r0, [pc, #72]	; (8000acc <MX_USART2_UART_Init+0xc0>)
 8000a84:	f003 f801 	bl	8003a8a <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000a88:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000a8c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000a92:	2300      	movs	r3, #0
 8000a94:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000a96:	2300      	movs	r3, #0
 8000a98:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000a9a:	230c      	movs	r3, #12
 8000a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8000aa6:	f107 031c 	add.w	r3, r7, #28
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4808      	ldr	r0, [pc, #32]	; (8000ad0 <MX_USART2_UART_Init+0xc4>)
 8000aae:	f003 fa93 	bl	8003fd8 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART2);
 8000ab2:	4807      	ldr	r0, [pc, #28]	; (8000ad0 <MX_USART2_UART_Init+0xc4>)
 8000ab4:	f7ff fde8 	bl	8000688 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART2);
 8000ab8:	4805      	ldr	r0, [pc, #20]	; (8000ad0 <MX_USART2_UART_Init+0xc4>)
 8000aba:	f7ff fdd0 	bl	800065e <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8000abe:	4804      	ldr	r0, [pc, #16]	; (8000ad0 <MX_USART2_UART_Init+0xc4>)
 8000ac0:	f7ff fdbe 	bl	8000640 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ac4:	bf00      	nop
 8000ac6:	3738      	adds	r7, #56	; 0x38
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	40020000 	.word	0x40020000
 8000ad0:	40004400 	.word	0x40004400

08000ad4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000ad8:	4b0d      	ldr	r3, [pc, #52]	; (8000b10 <MX_USB_PCD_Init+0x3c>)
 8000ada:	4a0e      	ldr	r2, [pc, #56]	; (8000b14 <MX_USB_PCD_Init+0x40>)
 8000adc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000ade:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <MX_USB_PCD_Init+0x3c>)
 8000ae0:	2208      	movs	r2, #8
 8000ae2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000ae4:	4b0a      	ldr	r3, [pc, #40]	; (8000b10 <MX_USB_PCD_Init+0x3c>)
 8000ae6:	2202      	movs	r2, #2
 8000ae8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000aea:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <MX_USB_PCD_Init+0x3c>)
 8000aec:	2202      	movs	r2, #2
 8000aee:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000af0:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <MX_USB_PCD_Init+0x3c>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <MX_USB_PCD_Init+0x3c>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000afc:	4804      	ldr	r0, [pc, #16]	; (8000b10 <MX_USB_PCD_Init+0x3c>)
 8000afe:	f001 fc47 	bl	8002390 <HAL_PCD_Init>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8000b08:	f000 f8b5 	bl	8000c76 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000b0c:	bf00      	nop
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	20000c7c 	.word	0x20000c7c
 8000b14:	40005c00 	.word	0x40005c00

08000b18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08a      	sub	sp, #40	; 0x28
 8000b1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1e:	f107 0314 	add.w	r3, r7, #20
 8000b22:	2200      	movs	r2, #0
 8000b24:	601a      	str	r2, [r3, #0]
 8000b26:	605a      	str	r2, [r3, #4]
 8000b28:	609a      	str	r2, [r3, #8]
 8000b2a:	60da      	str	r2, [r3, #12]
 8000b2c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2e:	4b45      	ldr	r3, [pc, #276]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b30:	69db      	ldr	r3, [r3, #28]
 8000b32:	4a44      	ldr	r2, [pc, #272]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b34:	f043 0304 	orr.w	r3, r3, #4
 8000b38:	61d3      	str	r3, [r2, #28]
 8000b3a:	4b42      	ldr	r3, [pc, #264]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b3c:	69db      	ldr	r3, [r3, #28]
 8000b3e:	f003 0304 	and.w	r3, r3, #4
 8000b42:	613b      	str	r3, [r7, #16]
 8000b44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b46:	4b3f      	ldr	r3, [pc, #252]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b48:	69db      	ldr	r3, [r3, #28]
 8000b4a:	4a3e      	ldr	r2, [pc, #248]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b4c:	f043 0320 	orr.w	r3, r3, #32
 8000b50:	61d3      	str	r3, [r2, #28]
 8000b52:	4b3c      	ldr	r3, [pc, #240]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b54:	69db      	ldr	r3, [r3, #28]
 8000b56:	f003 0320 	and.w	r3, r3, #32
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	4b39      	ldr	r3, [pc, #228]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b60:	69db      	ldr	r3, [r3, #28]
 8000b62:	4a38      	ldr	r2, [pc, #224]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b64:	f043 0301 	orr.w	r3, r3, #1
 8000b68:	61d3      	str	r3, [r2, #28]
 8000b6a:	4b36      	ldr	r3, [pc, #216]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b6c:	69db      	ldr	r3, [r3, #28]
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	60bb      	str	r3, [r7, #8]
 8000b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b76:	4b33      	ldr	r3, [pc, #204]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b78:	69db      	ldr	r3, [r3, #28]
 8000b7a:	4a32      	ldr	r2, [pc, #200]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b7c:	f043 0302 	orr.w	r3, r3, #2
 8000b80:	61d3      	str	r3, [r2, #28]
 8000b82:	4b30      	ldr	r3, [pc, #192]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b84:	69db      	ldr	r3, [r3, #28]
 8000b86:	f003 0302 	and.w	r3, r3, #2
 8000b8a:	607b      	str	r3, [r7, #4]
 8000b8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b8e:	4b2d      	ldr	r3, [pc, #180]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b90:	69db      	ldr	r3, [r3, #28]
 8000b92:	4a2c      	ldr	r2, [pc, #176]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b94:	f043 0308 	orr.w	r3, r3, #8
 8000b98:	61d3      	str	r3, [r2, #28]
 8000b9a:	4b2a      	ldr	r3, [pc, #168]	; (8000c44 <MX_GPIO_Init+0x12c>)
 8000b9c:	69db      	ldr	r3, [r3, #28]
 8000b9e:	f003 0308 	and.w	r3, r3, #8
 8000ba2:	603b      	str	r3, [r7, #0]
 8000ba4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_RED_Pin|LED_BLUE_Pin|LED_GREEN_Pin|CS_CAN_N_Pin
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	f641 510e 	movw	r1, #7438	; 0x1d0e
 8000bac:	4826      	ldr	r0, [pc, #152]	; (8000c48 <MX_GPIO_Init+0x130>)
 8000bae:	f001 fa93 	bl	80020d8 <HAL_GPIO_WritePin>
                          |SPI_Data_CS1_Pin|SPI_Data_CS0_Pin|Board_SLCT_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : board_int_1_Pin board_int_3_Pin board_int_2_Pin CAN_RX1BF_Pin
                           CAN_RX0BF_Pin CAN_INT_Pin */
  GPIO_InitStruct.Pin = board_int_1_Pin|board_int_3_Pin|board_int_2_Pin|CAN_RX1BF_Pin
 8000bb2:	f24e 23c0 	movw	r3, #58048	; 0xe2c0
 8000bb6:	617b      	str	r3, [r7, #20]
                          |CAN_RX0BF_Pin|CAN_INT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bb8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000bbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bc2:	f107 0314 	add.w	r3, r7, #20
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	481f      	ldr	r0, [pc, #124]	; (8000c48 <MX_GPIO_Init+0x130>)
 8000bca:	f001 f8f5 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_BLUE_Pin LED_GREEN_Pin CS_CAN_N_Pin
                           SPI_Data_CS1_Pin SPI_Data_CS0_Pin Board_SLCT_1_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_BLUE_Pin|LED_GREEN_Pin|CS_CAN_N_Pin
 8000bce:	f641 530e 	movw	r3, #7438	; 0x1d0e
 8000bd2:	617b      	str	r3, [r7, #20]
                          |SPI_Data_CS1_Pin|SPI_Data_CS0_Pin|Board_SLCT_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000be0:	f107 0314 	add.w	r3, r7, #20
 8000be4:	4619      	mov	r1, r3
 8000be6:	4818      	ldr	r0, [pc, #96]	; (8000c48 <MX_GPIO_Init+0x130>)
 8000be8:	f001 f8e6 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : board_int_4_Pin */
  GPIO_InitStruct.Pin = board_int_4_Pin;
 8000bec:	2301      	movs	r3, #1
 8000bee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bf0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000bf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(board_int_4_GPIO_Port, &GPIO_InitStruct);
 8000bfa:	f107 0314 	add.w	r3, r7, #20
 8000bfe:	4619      	mov	r1, r3
 8000c00:	4812      	ldr	r0, [pc, #72]	; (8000c4c <MX_GPIO_Init+0x134>)
 8000c02:	f001 f8d9 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_DETECT_Pin */
  GPIO_InitStruct.Pin = VBUS_DETECT_Pin;
 8000c06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VBUS_DETECT_GPIO_Port, &GPIO_InitStruct);
 8000c14:	f107 0314 	add.w	r3, r7, #20
 8000c18:	4619      	mov	r1, r3
 8000c1a:	480d      	ldr	r0, [pc, #52]	; (8000c50 <MX_GPIO_Init+0x138>)
 8000c1c:	f001 f8cc 	bl	8001db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Board_SLCT_0_Pin */
  GPIO_InitStruct.Pin = Board_SLCT_0_Pin;
 8000c20:	2304      	movs	r3, #4
 8000c22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c24:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000c28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Board_SLCT_0_GPIO_Port, &GPIO_InitStruct);
 8000c2e:	f107 0314 	add.w	r3, r7, #20
 8000c32:	4619      	mov	r1, r3
 8000c34:	4807      	ldr	r0, [pc, #28]	; (8000c54 <MX_GPIO_Init+0x13c>)
 8000c36:	f001 f8bf 	bl	8001db8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c3a:	bf00      	nop
 8000c3c:	3728      	adds	r7, #40	; 0x28
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	40023800 	.word	0x40023800
 8000c48:	40020800 	.word	0x40020800
 8000c4c:	40020400 	.word	0x40020400
 8000c50:	40020000 	.word	0x40020000
 8000c54:	40020c00 	.word	0x40020c00

08000c58 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c68:	d101      	bne.n	8000c6e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c6a:	f000 ff73 	bl	8001b54 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c6e:	bf00      	nop
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c76:	b480      	push	{r7}
 8000c78:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000c7a:	b672      	cpsid	i
}
 8000c7c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c7e:	e7fe      	b.n	8000c7e <Error_Handler+0x8>

08000c80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b084      	sub	sp, #16
 8000c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000c86:	4b17      	ldr	r3, [pc, #92]	; (8000ce4 <HAL_MspInit+0x64>)
 8000c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c8a:	4a16      	ldr	r2, [pc, #88]	; (8000ce4 <HAL_MspInit+0x64>)
 8000c8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c90:	6253      	str	r3, [r2, #36]	; 0x24
 8000c92:	4b14      	ldr	r3, [pc, #80]	; (8000ce4 <HAL_MspInit+0x64>)
 8000c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c9e:	4b11      	ldr	r3, [pc, #68]	; (8000ce4 <HAL_MspInit+0x64>)
 8000ca0:	6a1b      	ldr	r3, [r3, #32]
 8000ca2:	4a10      	ldr	r2, [pc, #64]	; (8000ce4 <HAL_MspInit+0x64>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	6213      	str	r3, [r2, #32]
 8000caa:	4b0e      	ldr	r3, [pc, #56]	; (8000ce4 <HAL_MspInit+0x64>)
 8000cac:	6a1b      	ldr	r3, [r3, #32]
 8000cae:	f003 0301 	and.w	r3, r3, #1
 8000cb2:	60bb      	str	r3, [r7, #8]
 8000cb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	; (8000ce4 <HAL_MspInit+0x64>)
 8000cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cba:	4a0a      	ldr	r2, [pc, #40]	; (8000ce4 <HAL_MspInit+0x64>)
 8000cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cc0:	6253      	str	r3, [r2, #36]	; 0x24
 8000cc2:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <HAL_MspInit+0x64>)
 8000cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cca:	607b      	str	r3, [r7, #4]
 8000ccc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000cce:	2200      	movs	r2, #0
 8000cd0:	210f      	movs	r1, #15
 8000cd2:	f06f 0001 	mvn.w	r0, #1
 8000cd6:	f001 f824 	bl	8001d22 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	3710      	adds	r7, #16
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40023800 	.word	0x40023800

08000ce8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a09      	ldr	r2, [pc, #36]	; (8000d1c <HAL_CRC_MspInit+0x34>)
 8000cf6:	4293      	cmp	r3, r2
 8000cf8:	d10b      	bne.n	8000d12 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000cfa:	4b09      	ldr	r3, [pc, #36]	; (8000d20 <HAL_CRC_MspInit+0x38>)
 8000cfc:	69db      	ldr	r3, [r3, #28]
 8000cfe:	4a08      	ldr	r2, [pc, #32]	; (8000d20 <HAL_CRC_MspInit+0x38>)
 8000d00:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d04:	61d3      	str	r3, [r2, #28]
 8000d06:	4b06      	ldr	r3, [pc, #24]	; (8000d20 <HAL_CRC_MspInit+0x38>)
 8000d08:	69db      	ldr	r3, [r3, #28]
 8000d0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000d12:	bf00      	nop
 8000d14:	3714      	adds	r7, #20
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bc80      	pop	{r7}
 8000d1a:	4770      	bx	lr
 8000d1c:	40023000 	.word	0x40023000
 8000d20:	40023800 	.word	0x40023800

08000d24 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08c      	sub	sp, #48	; 0x30
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2c:	f107 031c 	add.w	r3, r7, #28
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
 8000d34:	605a      	str	r2, [r3, #4]
 8000d36:	609a      	str	r2, [r3, #8]
 8000d38:	60da      	str	r2, [r3, #12]
 8000d3a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a2e      	ldr	r2, [pc, #184]	; (8000dfc <HAL_I2C_MspInit+0xd8>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d128      	bne.n	8000d98 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d46:	4b2e      	ldr	r3, [pc, #184]	; (8000e00 <HAL_I2C_MspInit+0xdc>)
 8000d48:	69db      	ldr	r3, [r3, #28]
 8000d4a:	4a2d      	ldr	r2, [pc, #180]	; (8000e00 <HAL_I2C_MspInit+0xdc>)
 8000d4c:	f043 0302 	orr.w	r3, r3, #2
 8000d50:	61d3      	str	r3, [r2, #28]
 8000d52:	4b2b      	ldr	r3, [pc, #172]	; (8000e00 <HAL_I2C_MspInit+0xdc>)
 8000d54:	69db      	ldr	r3, [r3, #28]
 8000d56:	f003 0302 	and.w	r3, r3, #2
 8000d5a:	61bb      	str	r3, [r7, #24]
 8000d5c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Data_Pin|I2C_SDA_Data_Pin;
 8000d5e:	23c0      	movs	r3, #192	; 0xc0
 8000d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d62:	2312      	movs	r3, #18
 8000d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000d6e:	2304      	movs	r3, #4
 8000d70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d72:	f107 031c 	add.w	r3, r7, #28
 8000d76:	4619      	mov	r1, r3
 8000d78:	4822      	ldr	r0, [pc, #136]	; (8000e04 <HAL_I2C_MspInit+0xe0>)
 8000d7a:	f001 f81d 	bl	8001db8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d7e:	4b20      	ldr	r3, [pc, #128]	; (8000e00 <HAL_I2C_MspInit+0xdc>)
 8000d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d82:	4a1f      	ldr	r2, [pc, #124]	; (8000e00 <HAL_I2C_MspInit+0xdc>)
 8000d84:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000d88:	6253      	str	r3, [r2, #36]	; 0x24
 8000d8a:	4b1d      	ldr	r3, [pc, #116]	; (8000e00 <HAL_I2C_MspInit+0xdc>)
 8000d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d92:	617b      	str	r3, [r7, #20]
 8000d94:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000d96:	e02d      	b.n	8000df4 <HAL_I2C_MspInit+0xd0>
  else if(hi2c->Instance==I2C2)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a1a      	ldr	r2, [pc, #104]	; (8000e08 <HAL_I2C_MspInit+0xe4>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d128      	bne.n	8000df4 <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da2:	4b17      	ldr	r3, [pc, #92]	; (8000e00 <HAL_I2C_MspInit+0xdc>)
 8000da4:	69db      	ldr	r3, [r3, #28]
 8000da6:	4a16      	ldr	r2, [pc, #88]	; (8000e00 <HAL_I2C_MspInit+0xdc>)
 8000da8:	f043 0302 	orr.w	r3, r3, #2
 8000dac:	61d3      	str	r3, [r2, #28]
 8000dae:	4b14      	ldr	r3, [pc, #80]	; (8000e00 <HAL_I2C_MspInit+0xdc>)
 8000db0:	69db      	ldr	r3, [r3, #28]
 8000db2:	f003 0302 	and.w	r3, r3, #2
 8000db6:	613b      	str	r3, [r7, #16]
 8000db8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = I2C_SCL_Expander_Pin|I2C_SDA_Expander_Pin;
 8000dba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000dbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dc0:	2312      	movs	r3, #18
 8000dc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc8:	2303      	movs	r3, #3
 8000dca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000dcc:	2304      	movs	r3, #4
 8000dce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd0:	f107 031c 	add.w	r3, r7, #28
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	480b      	ldr	r0, [pc, #44]	; (8000e04 <HAL_I2C_MspInit+0xe0>)
 8000dd8:	f000 ffee 	bl	8001db8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000ddc:	4b08      	ldr	r3, [pc, #32]	; (8000e00 <HAL_I2C_MspInit+0xdc>)
 8000dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000de0:	4a07      	ldr	r2, [pc, #28]	; (8000e00 <HAL_I2C_MspInit+0xdc>)
 8000de2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000de6:	6253      	str	r3, [r2, #36]	; 0x24
 8000de8:	4b05      	ldr	r3, [pc, #20]	; (8000e00 <HAL_I2C_MspInit+0xdc>)
 8000dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000df0:	60fb      	str	r3, [r7, #12]
 8000df2:	68fb      	ldr	r3, [r7, #12]
}
 8000df4:	bf00      	nop
 8000df6:	3730      	adds	r7, #48	; 0x30
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	40005400 	.word	0x40005400
 8000e00:	40023800 	.word	0x40023800
 8000e04:	40020400 	.word	0x40020400
 8000e08:	40005800 	.word	0x40005800

08000e0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b08c      	sub	sp, #48	; 0x30
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e14:	f107 031c 	add.w	r3, r7, #28
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a2e      	ldr	r2, [pc, #184]	; (8000ee4 <HAL_SPI_MspInit+0xd8>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d128      	bne.n	8000e80 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e2e:	4b2e      	ldr	r3, [pc, #184]	; (8000ee8 <HAL_SPI_MspInit+0xdc>)
 8000e30:	6a1b      	ldr	r3, [r3, #32]
 8000e32:	4a2d      	ldr	r2, [pc, #180]	; (8000ee8 <HAL_SPI_MspInit+0xdc>)
 8000e34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e38:	6213      	str	r3, [r2, #32]
 8000e3a:	4b2b      	ldr	r3, [pc, #172]	; (8000ee8 <HAL_SPI_MspInit+0xdc>)
 8000e3c:	6a1b      	ldr	r3, [r3, #32]
 8000e3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e42:	61bb      	str	r3, [r7, #24]
 8000e44:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e46:	4b28      	ldr	r3, [pc, #160]	; (8000ee8 <HAL_SPI_MspInit+0xdc>)
 8000e48:	69db      	ldr	r3, [r3, #28]
 8000e4a:	4a27      	ldr	r2, [pc, #156]	; (8000ee8 <HAL_SPI_MspInit+0xdc>)
 8000e4c:	f043 0301 	orr.w	r3, r3, #1
 8000e50:	61d3      	str	r3, [r2, #28]
 8000e52:	4b25      	ldr	r3, [pc, #148]	; (8000ee8 <HAL_SPI_MspInit+0xdc>)
 8000e54:	69db      	ldr	r3, [r3, #28]
 8000e56:	f003 0301 	and.w	r3, r3, #1
 8000e5a:	617b      	str	r3, [r7, #20]
 8000e5c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI_SCK_Data_Pin|SPI_MISO_Data_Pin|SPI_MOSI_Data_Pin;
 8000e5e:	23e0      	movs	r3, #224	; 0xe0
 8000e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e62:	2302      	movs	r3, #2
 8000e64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e66:	2300      	movs	r3, #0
 8000e68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e6e:	2305      	movs	r3, #5
 8000e70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e72:	f107 031c 	add.w	r3, r7, #28
 8000e76:	4619      	mov	r1, r3
 8000e78:	481c      	ldr	r0, [pc, #112]	; (8000eec <HAL_SPI_MspInit+0xe0>)
 8000e7a:	f000 ff9d 	bl	8001db8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000e7e:	e02d      	b.n	8000edc <HAL_SPI_MspInit+0xd0>
  else if(hspi->Instance==SPI2)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a1a      	ldr	r2, [pc, #104]	; (8000ef0 <HAL_SPI_MspInit+0xe4>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d128      	bne.n	8000edc <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e8a:	4b17      	ldr	r3, [pc, #92]	; (8000ee8 <HAL_SPI_MspInit+0xdc>)
 8000e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e8e:	4a16      	ldr	r2, [pc, #88]	; (8000ee8 <HAL_SPI_MspInit+0xdc>)
 8000e90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e94:	6253      	str	r3, [r2, #36]	; 0x24
 8000e96:	4b14      	ldr	r3, [pc, #80]	; (8000ee8 <HAL_SPI_MspInit+0xdc>)
 8000e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e9e:	613b      	str	r3, [r7, #16]
 8000ea0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ea2:	4b11      	ldr	r3, [pc, #68]	; (8000ee8 <HAL_SPI_MspInit+0xdc>)
 8000ea4:	69db      	ldr	r3, [r3, #28]
 8000ea6:	4a10      	ldr	r2, [pc, #64]	; (8000ee8 <HAL_SPI_MspInit+0xdc>)
 8000ea8:	f043 0302 	orr.w	r3, r3, #2
 8000eac:	61d3      	str	r3, [r2, #28]
 8000eae:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <HAL_SPI_MspInit+0xdc>)
 8000eb0:	69db      	ldr	r3, [r3, #28]
 8000eb2:	f003 0302 	and.w	r3, r3, #2
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI_SCK_CAN_Pin|SPI_MISO_CAN_Pin|SPI_MOSI_CAN_Pin;
 8000eba:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000ebe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ecc:	2305      	movs	r3, #5
 8000ece:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed0:	f107 031c 	add.w	r3, r7, #28
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4807      	ldr	r0, [pc, #28]	; (8000ef4 <HAL_SPI_MspInit+0xe8>)
 8000ed8:	f000 ff6e 	bl	8001db8 <HAL_GPIO_Init>
}
 8000edc:	bf00      	nop
 8000ede:	3730      	adds	r7, #48	; 0x30
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	40013000 	.word	0x40013000
 8000ee8:	40023800 	.word	0x40023800
 8000eec:	40020000 	.word	0x40020000
 8000ef0:	40003800 	.word	0x40003800
 8000ef4:	40020400 	.word	0x40020400

08000ef8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b08a      	sub	sp, #40	; 0x28
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a17      	ldr	r2, [pc, #92]	; (8000f74 <HAL_UART_MspInit+0x7c>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d128      	bne.n	8000f6c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f1a:	4b17      	ldr	r3, [pc, #92]	; (8000f78 <HAL_UART_MspInit+0x80>)
 8000f1c:	6a1b      	ldr	r3, [r3, #32]
 8000f1e:	4a16      	ldr	r2, [pc, #88]	; (8000f78 <HAL_UART_MspInit+0x80>)
 8000f20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f24:	6213      	str	r3, [r2, #32]
 8000f26:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <HAL_UART_MspInit+0x80>)
 8000f28:	6a1b      	ldr	r3, [r3, #32]
 8000f2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f2e:	613b      	str	r3, [r7, #16]
 8000f30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <HAL_UART_MspInit+0x80>)
 8000f34:	69db      	ldr	r3, [r3, #28]
 8000f36:	4a10      	ldr	r2, [pc, #64]	; (8000f78 <HAL_UART_MspInit+0x80>)
 8000f38:	f043 0301 	orr.w	r3, r3, #1
 8000f3c:	61d3      	str	r3, [r2, #28]
 8000f3e:	4b0e      	ldr	r3, [pc, #56]	; (8000f78 <HAL_UART_MspInit+0x80>)
 8000f40:	69db      	ldr	r3, [r3, #28]
 8000f42:	f003 0301 	and.w	r3, r3, #1
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f4a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f50:	2302      	movs	r3, #2
 8000f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f54:	2300      	movs	r3, #0
 8000f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f58:	2303      	movs	r3, #3
 8000f5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f5c:	2307      	movs	r3, #7
 8000f5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	4619      	mov	r1, r3
 8000f66:	4805      	ldr	r0, [pc, #20]	; (8000f7c <HAL_UART_MspInit+0x84>)
 8000f68:	f000 ff26 	bl	8001db8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f6c:	bf00      	nop
 8000f6e:	3728      	adds	r7, #40	; 0x28
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40013800 	.word	0x40013800
 8000f78:	40023800 	.word	0x40023800
 8000f7c:	40020000 	.word	0x40020000

08000f80 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4a09      	ldr	r2, [pc, #36]	; (8000fb4 <HAL_PCD_MspInit+0x34>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d10b      	bne.n	8000faa <HAL_PCD_MspInit+0x2a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000f92:	4b09      	ldr	r3, [pc, #36]	; (8000fb8 <HAL_PCD_MspInit+0x38>)
 8000f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f96:	4a08      	ldr	r2, [pc, #32]	; (8000fb8 <HAL_PCD_MspInit+0x38>)
 8000f98:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000f9c:	6253      	str	r3, [r2, #36]	; 0x24
 8000f9e:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <HAL_PCD_MspInit+0x38>)
 8000fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fa2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8000faa:	bf00      	nop
 8000fac:	3714      	adds	r7, #20
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr
 8000fb4:	40005c00 	.word	0x40005c00
 8000fb8:	40023800 	.word	0x40023800

08000fbc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08e      	sub	sp, #56	; 0x38
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000fd2:	4b33      	ldr	r3, [pc, #204]	; (80010a0 <HAL_InitTick+0xe4>)
 8000fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd6:	4a32      	ldr	r2, [pc, #200]	; (80010a0 <HAL_InitTick+0xe4>)
 8000fd8:	f043 0301 	orr.w	r3, r3, #1
 8000fdc:	6253      	str	r3, [r2, #36]	; 0x24
 8000fde:	4b30      	ldr	r3, [pc, #192]	; (80010a0 <HAL_InitTick+0xe4>)
 8000fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe2:	f003 0301 	and.w	r3, r3, #1
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000fea:	f107 0210 	add.w	r2, r7, #16
 8000fee:	f107 0314 	add.w	r3, r7, #20
 8000ff2:	4611      	mov	r1, r2
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f001 fff1 	bl	8002fdc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ffa:	6a3b      	ldr	r3, [r7, #32]
 8000ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001000:	2b00      	cmp	r3, #0
 8001002:	d103      	bne.n	800100c <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001004:	f001 ffc2 	bl	8002f8c <HAL_RCC_GetPCLK1Freq>
 8001008:	6378      	str	r0, [r7, #52]	; 0x34
 800100a:	e004      	b.n	8001016 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800100c:	f001 ffbe 	bl	8002f8c <HAL_RCC_GetPCLK1Freq>
 8001010:	4603      	mov	r3, r0
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001016:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001018:	4a22      	ldr	r2, [pc, #136]	; (80010a4 <HAL_InitTick+0xe8>)
 800101a:	fba2 2303 	umull	r2, r3, r2, r3
 800101e:	0c9b      	lsrs	r3, r3, #18
 8001020:	3b01      	subs	r3, #1
 8001022:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001024:	4b20      	ldr	r3, [pc, #128]	; (80010a8 <HAL_InitTick+0xec>)
 8001026:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800102a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 800102c:	4b1e      	ldr	r3, [pc, #120]	; (80010a8 <HAL_InitTick+0xec>)
 800102e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001032:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001034:	4a1c      	ldr	r2, [pc, #112]	; (80010a8 <HAL_InitTick+0xec>)
 8001036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001038:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 800103a:	4b1b      	ldr	r3, [pc, #108]	; (80010a8 <HAL_InitTick+0xec>)
 800103c:	2200      	movs	r2, #0
 800103e:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001040:	4b19      	ldr	r3, [pc, #100]	; (80010a8 <HAL_InitTick+0xec>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim2);
 8001046:	4818      	ldr	r0, [pc, #96]	; (80010a8 <HAL_InitTick+0xec>)
 8001048:	f002 f8e1 	bl	800320e <HAL_TIM_Base_Init>
 800104c:	4603      	mov	r3, r0
 800104e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001052:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001056:	2b00      	cmp	r3, #0
 8001058:	d11b      	bne.n	8001092 <HAL_InitTick+0xd6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 800105a:	4813      	ldr	r0, [pc, #76]	; (80010a8 <HAL_InitTick+0xec>)
 800105c:	f002 f920 	bl	80032a0 <HAL_TIM_Base_Start_IT>
 8001060:	4603      	mov	r3, r0
 8001062:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001066:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800106a:	2b00      	cmp	r3, #0
 800106c:	d111      	bne.n	8001092 <HAL_InitTick+0xd6>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800106e:	201c      	movs	r0, #28
 8001070:	f000 fe73 	bl	8001d5a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b0f      	cmp	r3, #15
 8001078:	d808      	bhi.n	800108c <HAL_InitTick+0xd0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 800107a:	2200      	movs	r2, #0
 800107c:	6879      	ldr	r1, [r7, #4]
 800107e:	201c      	movs	r0, #28
 8001080:	f000 fe4f 	bl	8001d22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001084:	4a09      	ldr	r2, [pc, #36]	; (80010ac <HAL_InitTick+0xf0>)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6013      	str	r3, [r2, #0]
 800108a:	e002      	b.n	8001092 <HAL_InitTick+0xd6>
      }
      else
      {
        status = HAL_ERROR;
 800108c:	2301      	movs	r3, #1
 800108e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001092:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001096:	4618      	mov	r0, r3
 8001098:	3738      	adds	r7, #56	; 0x38
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40023800 	.word	0x40023800
 80010a4:	431bde83 	.word	0x431bde83
 80010a8:	20000f68 	.word	0x20000f68
 80010ac:	20000004 	.word	0x20000004

080010b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010b4:	e7fe      	b.n	80010b4 <NMI_Handler+0x4>

080010b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b6:	b480      	push	{r7}
 80010b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ba:	e7fe      	b.n	80010ba <HardFault_Handler+0x4>

080010bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010c0:	e7fe      	b.n	80010c0 <MemManage_Handler+0x4>

080010c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c2:	b480      	push	{r7}
 80010c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c6:	e7fe      	b.n	80010c6 <BusFault_Handler+0x4>

080010c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010cc:	e7fe      	b.n	80010cc <UsageFault_Handler+0x4>

080010ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ce:	b480      	push	{r7}
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bc80      	pop	{r7}
 80010d8:	4770      	bx	lr
	...

080010dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010e0:	4802      	ldr	r0, [pc, #8]	; (80010ec <TIM2_IRQHandler+0x10>)
 80010e2:	f002 f92f 	bl	8003344 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000f68 	.word	0x20000f68

080010f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010f8:	4a14      	ldr	r2, [pc, #80]	; (800114c <_sbrk+0x5c>)
 80010fa:	4b15      	ldr	r3, [pc, #84]	; (8001150 <_sbrk+0x60>)
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001104:	4b13      	ldr	r3, [pc, #76]	; (8001154 <_sbrk+0x64>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d102      	bne.n	8001112 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800110c:	4b11      	ldr	r3, [pc, #68]	; (8001154 <_sbrk+0x64>)
 800110e:	4a12      	ldr	r2, [pc, #72]	; (8001158 <_sbrk+0x68>)
 8001110:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001112:	4b10      	ldr	r3, [pc, #64]	; (8001154 <_sbrk+0x64>)
 8001114:	681a      	ldr	r2, [r3, #0]
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4413      	add	r3, r2
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	429a      	cmp	r2, r3
 800111e:	d207      	bcs.n	8001130 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001120:	f005 ffbc 	bl	800709c <__errno>
 8001124:	4603      	mov	r3, r0
 8001126:	220c      	movs	r2, #12
 8001128:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800112a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800112e:	e009      	b.n	8001144 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001130:	4b08      	ldr	r3, [pc, #32]	; (8001154 <_sbrk+0x64>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001136:	4b07      	ldr	r3, [pc, #28]	; (8001154 <_sbrk+0x64>)
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4413      	add	r3, r2
 800113e:	4a05      	ldr	r2, [pc, #20]	; (8001154 <_sbrk+0x64>)
 8001140:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001142:	68fb      	ldr	r3, [r7, #12]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3718      	adds	r7, #24
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20014000 	.word	0x20014000
 8001150:	00000400 	.word	0x00000400
 8001154:	20000fa8 	.word	0x20000fa8
 8001158:	20011388 	.word	0x20011388

0800115c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	bc80      	pop	{r7}
 8001166:	4770      	bx	lr

08001168 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8001168:	f7ff fff8 	bl	800115c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800116c:	480b      	ldr	r0, [pc, #44]	; (800119c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800116e:	490c      	ldr	r1, [pc, #48]	; (80011a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001170:	4a0c      	ldr	r2, [pc, #48]	; (80011a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001172:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001174:	e002      	b.n	800117c <LoopCopyDataInit>

08001176 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001176:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001178:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800117a:	3304      	adds	r3, #4

0800117c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800117c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800117e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001180:	d3f9      	bcc.n	8001176 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001182:	4a09      	ldr	r2, [pc, #36]	; (80011a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001184:	4c09      	ldr	r4, [pc, #36]	; (80011ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001186:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001188:	e001      	b.n	800118e <LoopFillZerobss>

0800118a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800118a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800118c:	3204      	adds	r2, #4

0800118e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800118e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001190:	d3fb      	bcc.n	800118a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001192:	f005 ff89 	bl	80070a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001196:	f7ff fac9 	bl	800072c <main>
  bx lr
 800119a:	4770      	bx	lr
  ldr r0, =_sdata
 800119c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011a0:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80011a4:	08007dbc 	.word	0x08007dbc
  ldr r2, =_sbss
 80011a8:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80011ac:	20011388 	.word	0x20011388

080011b0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011b0:	e7fe      	b.n	80011b0 <ADC1_IRQHandler>

080011b2 <_ZStanSt12memory_orderSt23__memory_order_modifier>:
    return memory_order(int(__m) | int(__mod));
  }

  constexpr memory_order
  operator&(memory_order __m, __memory_order_modifier __mod)
  {
 80011b2:	b480      	push	{r7}
 80011b4:	b083      	sub	sp, #12
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
 80011ba:	6039      	str	r1, [r7, #0]
    return memory_order(int(__m) & int(__mod));
 80011bc:	683a      	ldr	r2, [r7, #0]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4013      	ands	r3, r2
  }
 80011c2:	4618      	mov	r0, r3
 80011c4:	370c      	adds	r7, #12
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bc80      	pop	{r7}
 80011ca:	4770      	bx	lr

080011cc <_Z11cube_mallocm>:
/**
 * @brief Malloc inline function, wraps malloc for multi-platform support, asserts successful allocation
 * @param size Size of data to malloc in bytes
 * @return Returns the pointer to the allocated data
*/
inline uint8_t* cube_malloc(uint32_t size) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
#ifdef COMPUTER_ENVIRONMENT
    uint8_t* ret = (uint8_t*)malloc(size);
#else
    uint8_t* ret = (uint8_t*)pvPortMalloc(size);
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f005 fc99 	bl	8006b0c <pvPortMalloc>
 80011da:	60f8      	str	r0, [r7, #12]
#endif
    CUBE_ASSERT(ret, "cube_malloc failed");
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d105      	bne.n	80011ee <_Z11cube_mallocm+0x22>
 80011e2:	4b05      	ldr	r3, [pc, #20]	; (80011f8 <_Z11cube_mallocm+0x2c>)
 80011e4:	2247      	movs	r2, #71	; 0x47
 80011e6:	4905      	ldr	r1, [pc, #20]	; (80011fc <_Z11cube_mallocm+0x30>)
 80011e8:	2000      	movs	r0, #0
 80011ea:	f000 fa7f 	bl	80016ec <_Z17cube_assert_debugbPKctS0_z>
    return ret;
 80011ee:	68fb      	ldr	r3, [r7, #12]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3710      	adds	r7, #16
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	08007a7c 	.word	0x08007a7c
 80011fc:	08007a90 	.word	0x08007a90

08001200 <_Z9cube_freePv>:

/**
 * @brief Free inline function, wraps free for multi-platform support
 * @param ptr Pointer to the data to free
 */
inline void cube_free(void* ptr) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
#ifdef COMPUTER_ENVIRONMENT
    free(ptr);
#else
    vPortFree(ptr);
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f005 fd43 	bl	8006c94 <vPortFree>
#endif
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <_ZN7CommandC1Ev>:
/* Function Implementation ------------------------------------------------------------------*/

/**
 * @brief Default constructor for Command
*/
Command::Command(void)
 8001216:	b480      	push	{r7}
 8001218:	b083      	sub	sp, #12
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
{
    command = COMMAND_NONE;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]
    taskCommand = 0;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	805a      	strh	r2, [r3, #2]
    data = nullptr;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2200      	movs	r2, #0
 800122e:	605a      	str	r2, [r3, #4]
    dataSize = 0;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2200      	movs	r2, #0
 8001234:	811a      	strh	r2, [r3, #8]
    bShouldFreeData = false;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	729a      	strb	r2, [r3, #10]
}
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	4618      	mov	r0, r3
 8001240:	370c      	adds	r7, #12
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr

08001248 <_ZN7CommandC1E15GLOBAL_COMMANDSt>:
/**
 * @brief Constructor with GLOBAL_COMMANDS and taskCommand params
 * @param command GLOBAL_COMMANDS param to initiate command with
 * @param taskCommand taskCommand param to initiate command with
*/
Command::Command(GLOBAL_COMMANDS command, uint16_t taskCommand)
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	460b      	mov	r3, r1
 8001252:	70fb      	strb	r3, [r7, #3]
 8001254:	4613      	mov	r3, r2
 8001256:	803b      	strh	r3, [r7, #0]
{
    this->command = command;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	78fa      	ldrb	r2, [r7, #3]
 800125c:	701a      	strb	r2, [r3, #0]
    this->taskCommand = taskCommand;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	883a      	ldrh	r2, [r7, #0]
 8001262:	805a      	strh	r2, [r3, #2]
    data = nullptr;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2200      	movs	r2, #0
 8001268:	605a      	str	r2, [r3, #4]
    dataSize = 0;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2200      	movs	r2, #0
 800126e:	811a      	strh	r2, [r3, #8]
    bShouldFreeData = false;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2200      	movs	r2, #0
 8001274:	729a      	strb	r2, [r3, #10]
}
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4618      	mov	r0, r3
 800127a:	370c      	adds	r7, #12
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr
	...

08001284 <_ZN7Command12AllocateDataEt>:
 * @brief Dynamically allocates memory for the command with the given data size
 * @param dataSize Size of array to allocate
 * @return Pointer to data on success, nullptr on failure (mem already allocated)
*/
uint8_t* Command::AllocateData(uint16_t dataSize)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	460b      	mov	r3, r1
 800128e:	807b      	strh	r3, [r7, #2]
    // If we don't have anything allocated, allocate and return success
    if (this->data == nullptr && !bShouldFreeData) {
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d126      	bne.n	80012e6 <_ZN7Command12AllocateDataEt+0x62>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	7a9b      	ldrb	r3, [r3, #10]
 800129c:	f083 0301 	eor.w	r3, r3, #1
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d01f      	beq.n	80012e6 <_ZN7Command12AllocateDataEt+0x62>
        this->data = cube_malloc(dataSize);
 80012a6:	887b      	ldrh	r3, [r7, #2]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff ff8f 	bl	80011cc <_Z11cube_mallocm>
 80012ae:	4602      	mov	r2, r0
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	605a      	str	r2, [r3, #4]
        this->bShouldFreeData = true;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2201      	movs	r2, #1
 80012b8:	729a      	strb	r2, [r3, #10]
        this->dataSize = dataSize;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	887a      	ldrh	r2, [r7, #2]
 80012be:	811a      	strh	r2, [r3, #8]
        statAllocationCounter += 1;
 80012c0:	2101      	movs	r1, #1
 80012c2:	480b      	ldr	r0, [pc, #44]	; (80012f0 <_ZN7Command12AllocateDataEt+0x6c>)
 80012c4:	f000 f871 	bl	80013aa <_ZNSt13__atomic_baseItEpLEt>

        //TODO: May want to print out whenever we have an imbalance in statAllocationCounter by more than ~5 or so.
        CUBE_ASSERT(statAllocationCounter < MAX_NUMBER_OF_COMMAND_ALLOCATIONS);
 80012c8:	4809      	ldr	r0, [pc, #36]	; (80012f0 <_ZN7Command12AllocateDataEt+0x6c>)
 80012ca:	f000 f887 	bl	80013dc <_ZNKSt13__atomic_baseItEcvtEv>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b63      	cmp	r3, #99	; 0x63
 80012d2:	d905      	bls.n	80012e0 <_ZN7Command12AllocateDataEt+0x5c>
 80012d4:	2300      	movs	r3, #0
 80012d6:	2264      	movs	r2, #100	; 0x64
 80012d8:	4906      	ldr	r1, [pc, #24]	; (80012f4 <_ZN7Command12AllocateDataEt+0x70>)
 80012da:	2000      	movs	r0, #0
 80012dc:	f000 fa06 	bl	80016ec <_Z17cube_assert_debugbPKctS0_z>
        return this->data;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	e000      	b.n	80012e8 <_ZN7Command12AllocateDataEt+0x64>
    }
    return nullptr;
 80012e6:	2300      	movs	r3, #0
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000fac 	.word	0x20000fac
 80012f4:	08007ad0 	.word	0x08007ad0

080012f8 <_ZN7Command17CopyDataToCommandEPht>:

/**
 * @brief Copies data from the source array into memory owned by Command and sets the internal data pointer to the new array
 */
bool Command::CopyDataToCommand(uint8_t* dataSrc, uint16_t size)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	60b9      	str	r1, [r7, #8]
 8001302:	4613      	mov	r3, r2
 8001304:	80fb      	strh	r3, [r7, #6]
    // If we successfully allocate, copy the data and return success
    if(this->AllocateData(size)
 8001306:	88fb      	ldrh	r3, [r7, #6]
 8001308:	4619      	mov	r1, r3
 800130a:	68f8      	ldr	r0, [r7, #12]
 800130c:	f7ff ffba 	bl	8001284 <_ZN7Command12AllocateDataEt>
 8001310:	4603      	mov	r3, r0
        && this->data != nullptr) {
 8001312:	2b00      	cmp	r3, #0
 8001314:	d005      	beq.n	8001322 <_ZN7Command17CopyDataToCommandEPht+0x2a>
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <_ZN7Command17CopyDataToCommandEPht+0x2a>
 800131e:	2301      	movs	r3, #1
 8001320:	e000      	b.n	8001324 <_ZN7Command17CopyDataToCommandEPht+0x2c>
 8001322:	2300      	movs	r3, #0
    if(this->AllocateData(size)
 8001324:	2b00      	cmp	r3, #0
 8001326:	d008      	beq.n	800133a <_ZN7Command17CopyDataToCommandEPht+0x42>
        memcpy(this->data, dataSrc, size);
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	88fa      	ldrh	r2, [r7, #6]
 800132e:	68b9      	ldr	r1, [r7, #8]
 8001330:	4618      	mov	r0, r3
 8001332:	f005 fedf 	bl	80070f4 <memcpy>
        return true;
 8001336:	2301      	movs	r3, #1
 8001338:	e000      	b.n	800133c <_ZN7Command17CopyDataToCommandEPht+0x44>
    }

    return false;
 800133a:	2300      	movs	r3, #0
}
 800133c:	4618      	mov	r0, r3
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <_ZN7Command5ResetEv>:

/**
 * @brief Resets command, equivalent of a destructor that must be called, counts allocations and deallocations, asserts an error if the allocation count is too high
*/
void Command::Reset()
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
    if(bShouldFreeData && data != nullptr) {
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	7a9b      	ldrb	r3, [r3, #10]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d012      	beq.n	800137a <_ZN7Command5ResetEv+0x36>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d00e      	beq.n	800137a <_ZN7Command5ResetEv+0x36>
        cube_free(data);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff ff4d 	bl	8001200 <_Z9cube_freePv>
        statAllocationCounter -= 1;
 8001366:	2101      	movs	r1, #1
 8001368:	4806      	ldr	r0, [pc, #24]	; (8001384 <_ZN7Command5ResetEv+0x40>)
 800136a:	f000 f851 	bl	8001410 <_ZNSt13__atomic_baseItEmIEt>
		data = nullptr;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2200      	movs	r2, #0
 8001372:	605a      	str	r2, [r3, #4]
        bShouldFreeData = false;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2200      	movs	r2, #0
 8001378:	729a      	strb	r2, [r3, #10]
    }
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000fac 	.word	0x20000fac

08001388 <_ZNK7Command11GetDataSizeEv>:
/**
 * @brief Getter for Data size
 * @return data size if data is allocated, otherwise returns 0 
*/
uint16_t Command::GetDataSize() const
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
    if (data == nullptr)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d101      	bne.n	800139c <_ZNK7Command11GetDataSizeEv+0x14>
        return 0;
 8001398:	2300      	movs	r3, #0
 800139a:	e001      	b.n	80013a0 <_ZNK7Command11GetDataSizeEv+0x18>
    return dataSize;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	891b      	ldrh	r3, [r3, #8]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bc80      	pop	{r7}
 80013a8:	4770      	bx	lr

080013aa <_ZNSt13__atomic_baseItEpLEt>:
      __int_type
      operator--() volatile noexcept
      { return __atomic_sub_fetch(&_M_i, 1, int(memory_order_seq_cst)); }

      __int_type
      operator+=(__int_type __i) noexcept
 80013aa:	b480      	push	{r7}
 80013ac:	b083      	sub	sp, #12
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	6078      	str	r0, [r7, #4]
 80013b2:	460b      	mov	r3, r1
 80013b4:	807b      	strh	r3, [r7, #2]
      { return __atomic_add_fetch(&_M_i, __i, int(memory_order_seq_cst)); }
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	887a      	ldrh	r2, [r7, #2]
 80013ba:	f3bf 8f5b 	dmb	ish
 80013be:	e8d3 1f5f 	ldrexh	r1, [r3]
 80013c2:	4411      	add	r1, r2
 80013c4:	e8c3 1f50 	strexh	r0, r1, [r3]
 80013c8:	2800      	cmp	r0, #0
 80013ca:	d1f8      	bne.n	80013be <_ZNSt13__atomic_baseItEpLEt+0x14>
 80013cc:	f3bf 8f5b 	dmb	ish
 80013d0:	b28b      	uxth	r3, r1
 80013d2:	4618      	mov	r0, r3
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bc80      	pop	{r7}
 80013da:	4770      	bx	lr

080013dc <_ZNKSt13__atomic_baseItEcvtEv>:
      operator __int_type() const noexcept
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	617b      	str	r3, [r7, #20]
 80013e8:	2305      	movs	r3, #5
 80013ea:	613b      	str	r3, [r7, #16]

      _GLIBCXX_ALWAYS_INLINE __int_type
      load(memory_order __m = memory_order_seq_cst) const noexcept
      {
	memory_order __b __attribute__ ((__unused__))
	  = __m & __memory_order_mask;
 80013ec:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80013f0:	6938      	ldr	r0, [r7, #16]
 80013f2:	f7ff fede 	bl	80011b2 <_ZStanSt12memory_orderSt23__memory_order_modifier>
 80013f6:	60f8      	str	r0, [r7, #12]
	__glibcxx_assert(__b != memory_order_release);
	__glibcxx_assert(__b != memory_order_acq_rel);

	return __atomic_load_n(&_M_i, int(__m));
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	f3bf 8f5b 	dmb	ish
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	f3bf 8f5b 	dmb	ish
 8001404:	b29b      	uxth	r3, r3
 8001406:	bf00      	nop
      { return load(); }
 8001408:	4618      	mov	r0, r3
 800140a:	3718      	adds	r7, #24
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <_ZNSt13__atomic_baseItEmIEt>:
      operator-=(__int_type __i) noexcept
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	460b      	mov	r3, r1
 800141a:	807b      	strh	r3, [r7, #2]
      { return __atomic_sub_fetch(&_M_i, __i, int(memory_order_seq_cst)); }
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	887a      	ldrh	r2, [r7, #2]
 8001420:	f3bf 8f5b 	dmb	ish
 8001424:	e8d3 1f5f 	ldrexh	r1, [r3]
 8001428:	eba1 0102 	sub.w	r1, r1, r2
 800142c:	e8c3 1f50 	strexh	r0, r1, [r3]
 8001430:	2800      	cmp	r0, #0
 8001432:	d1f7      	bne.n	8001424 <_ZNSt13__atomic_baseItEmIEt+0x14>
 8001434:	f3bf 8f5b 	dmb	ish
 8001438:	b28b      	uxth	r3, r1
 800143a:	4618      	mov	r0, r3
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr

08001444 <_ZN5MutexC1Ev>:
#include "semphr.h"

/**
 * @brief Constructor for the Mutex class.
 */
Mutex::Mutex()
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
{
    rtSemaphoreHandle = xSemaphoreCreateMutex();
 800144c:	2001      	movs	r0, #1
 800144e:	f003 f893 	bl	8004578 <xQueueCreateMutex>
 8001452:	4602      	mov	r2, r0
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	601a      	str	r2, [r3, #0]

    CUBE_ASSERT(rtSemaphoreHandle != NULL, "Semaphore creation failed.");
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d105      	bne.n	800146c <_ZN5MutexC1Ev+0x28>
 8001460:	4b05      	ldr	r3, [pc, #20]	; (8001478 <_ZN5MutexC1Ev+0x34>)
 8001462:	2215      	movs	r2, #21
 8001464:	4905      	ldr	r1, [pc, #20]	; (800147c <_ZN5MutexC1Ev+0x38>)
 8001466:	2000      	movs	r0, #0
 8001468:	f000 f940 	bl	80016ec <_Z17cube_assert_debugbPKctS0_z>
}
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4618      	mov	r0, r3
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	08007aec 	.word	0x08007aec
 800147c:	08007b08 	.word	0x08007b08

08001480 <_ZN5MutexD1Ev>:


/**
 * @brief Destructor for the Mutex class.
 */
Mutex::~Mutex()
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
{
    vSemaphoreDelete(rtSemaphoreHandle);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4618      	mov	r0, r3
 800148e:	f003 fc0d 	bl	8004cac <vQueueDelete>
}
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4618      	mov	r0, r3
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <_ZN5Mutex4LockEm>:
 * @brief This function is used to lock the Mutex.
 * @param timeout_ms The time to wait for the Mutex before it fails. If timeout_ms is not provided, the function will wait indefinitely.
 * @return True on success, false on failure.
*/
bool Mutex::Lock(uint32_t timeout_ms)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	6039      	str	r1, [r7, #0]
    return xSemaphoreTake(rtSemaphoreHandle, MS_TO_TICKS(timeout_ms)) == pdTRUE;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80014b0:	fb01 f303 	mul.w	r3, r1, r3
 80014b4:	4908      	ldr	r1, [pc, #32]	; (80014d8 <_ZN5Mutex4LockEm+0x3c>)
 80014b6:	fba1 1303 	umull	r1, r3, r1, r3
 80014ba:	099b      	lsrs	r3, r3, #6
 80014bc:	4619      	mov	r1, r3
 80014be:	4610      	mov	r0, r2
 80014c0:	f003 fae8 	bl	8004a94 <xQueueSemaphoreTake>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	bf0c      	ite	eq
 80014ca:	2301      	moveq	r3, #1
 80014cc:	2300      	movne	r3, #0
 80014ce:	b2db      	uxtb	r3, r3
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	10624dd3 	.word	0x10624dd3

080014dc <_ZN5Mutex6UnlockEv>:
/**
 * @brief This function will attempt to unlock the mutex
 * @return True on success (mutex unlocked) false in failure (mutex was not unlocked)
*/
bool Mutex::Unlock()
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
    return xSemaphoreGive(rtSemaphoreHandle) == pdTRUE;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6818      	ldr	r0, [r3, #0]
 80014e8:	2300      	movs	r3, #0
 80014ea:	2200      	movs	r2, #0
 80014ec:	2100      	movs	r1, #0
 80014ee:	f003 f85b 	bl	80045a8 <xQueueGenericSend>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	bf0c      	ite	eq
 80014f8:	2301      	moveq	r3, #1
 80014fa:	2300      	movne	r3, #0
 80014fc:	b2db      	uxtb	r3, r3
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <_ZN5QueueC1Et>:

/**
 * @brief Constructor with depth for the Queue class
 * @param depth Queue depth
*/
Queue::Queue(uint16_t depth)
 8001506:	b580      	push	{r7, lr}
 8001508:	b082      	sub	sp, #8
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	460b      	mov	r3, r1
 8001510:	807b      	strh	r3, [r7, #2]
{
    //Initialize RTOS Queue handle with given depth
    rtQueueHandle = xQueueCreate(depth, sizeof(Command));
 8001512:	887b      	ldrh	r3, [r7, #2]
 8001514:	2200      	movs	r2, #0
 8001516:	210c      	movs	r1, #12
 8001518:	4618      	mov	r0, r3
 800151a:	f002 ffb6 	bl	800448a <xQueueGenericCreate>
 800151e:	4602      	mov	r2, r0
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	601a      	str	r2, [r3, #0]
    queueDepth = depth;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	887a      	ldrh	r2, [r7, #2]
 8001528:	809a      	strh	r2, [r3, #4]
}
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <_ZN5Queue4SendER7Command>:
 * @brief Sends a command object to the queue (sends to back of queue in FIFO order)
 * @param command Command object reference to send
 * @return true on success, false on failure (queue full)
*/
bool Queue::Send(Command& command)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
    if (xQueueSend(rtQueueHandle, &command, DEFAULT_QUEUE_SEND_WAIT_TICKS) == pdPASS)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6818      	ldr	r0, [r3, #0]
 8001542:	2300      	movs	r3, #0
 8001544:	220f      	movs	r2, #15
 8001546:	6839      	ldr	r1, [r7, #0]
 8001548:	f003 f82e 	bl	80045a8 <xQueueGenericSend>
 800154c:	4603      	mov	r3, r0
 800154e:	2b01      	cmp	r3, #1
 8001550:	bf0c      	ite	eq
 8001552:	2301      	moveq	r3, #1
 8001554:	2300      	movne	r3, #0
 8001556:	b2db      	uxtb	r3, r3
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <_ZN5Queue4SendER7Command+0x2c>
        return true;
 800155c:	2301      	movs	r3, #1
 800155e:	e006      	b.n	800156e <_ZN5Queue4SendER7Command+0x3a>

    //TODO: It may be possible to have this automatically set the command to not free data externally as we've "passed" control of the data over, which might let us use a destructor to free the data

    CUBE_PRINT("Could not send data to queue!\n");
 8001560:	4805      	ldr	r0, [pc, #20]	; (8001578 <_ZN5Queue4SendER7Command+0x44>)
 8001562:	f000 f863 	bl	800162c <_Z10cube_printPKcz>
    command.Reset();
 8001566:	6838      	ldr	r0, [r7, #0]
 8001568:	f7ff feec 	bl	8001344 <_ZN7Command5ResetEv>

    return false;
 800156c:	2300      	movs	r3, #0
}
 800156e:	4618      	mov	r0, r3
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	08007b4c 	.word	0x08007b4c

0800157c <_ZN5Queue11ReceiveWaitER7Command>:
 * @brief Polls queue with specific timeout, blocks forever
 * @param cm Command object to copy received data into
 * @return TRUE if we received a command, FALSE otherwise (should rarely return false)
*/
bool Queue::ReceiveWait(Command& cm)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
    if (xQueueReceive(rtQueueHandle, &cm, HAL_MAX_DELAY) == pdTRUE) {
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800158e:	6839      	ldr	r1, [r7, #0]
 8001590:	4618      	mov	r0, r3
 8001592:	f003 f99f 	bl	80048d4 <xQueueReceive>
 8001596:	4603      	mov	r3, r0
 8001598:	2b01      	cmp	r3, #1
 800159a:	bf0c      	ite	eq
 800159c:	2301      	moveq	r3, #1
 800159e:	2300      	movne	r3, #0
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <_ZN5Queue11ReceiveWaitER7Command+0x2e>
        return true;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e000      	b.n	80015ac <_ZN5Queue11ReceiveWaitER7Command+0x30>
    }
    return false;
 80015aa:	2300      	movs	r3, #0
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <_Znwj>:

/* Other ------------------------------------------------------------------*/
// Override the new and delete operator to ensure heap4 is used for dynamic memory allocation
inline void* operator new(size_t size) { return cube_malloc(size); }
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f7ff fe05 	bl	80011cc <_Z11cube_mallocm>
 80015c2:	4603      	mov	r3, r0
 80015c4:	4618      	mov	r0, r3
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <_ZN4TaskC1Et>:

/**
 * @brief Constructor with queue depth
 * @param depth Optionally 0, uses the given depth for the event queue
*/
Task::Task(uint16_t depth)
 80015cc:	b590      	push	{r4, r7, lr}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	460b      	mov	r3, r1
 80015d6:	807b      	strh	r3, [r7, #2]
{
    if (depth == 0)
 80015d8:	887b      	ldrh	r3, [r7, #2]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d103      	bne.n	80015e6 <_ZN4TaskC1Et+0x1a>
        qEvtQueue = nullptr;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2200      	movs	r2, #0
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	e00b      	b.n	80015fe <_ZN4TaskC1Et+0x32>
    else
        qEvtQueue = new Queue(depth);
 80015e6:	2008      	movs	r0, #8
 80015e8:	f7ff ffe4 	bl	80015b4 <_Znwj>
 80015ec:	4603      	mov	r3, r0
 80015ee:	461c      	mov	r4, r3
 80015f0:	887b      	ldrh	r3, [r7, #2]
 80015f2:	4619      	mov	r1, r3
 80015f4:	4620      	mov	r0, r4
 80015f6:	f7ff ff86 	bl	8001506 <_ZN5QueueC1Et>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	605c      	str	r4, [r3, #4]
    rtTaskHandle = nullptr;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
}
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	4618      	mov	r0, r3
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	bd90      	pop	{r4, r7, pc}

0800160e <_ZN4Task20SendCommandReferenceER7Command>:

    void InitTask();

    Queue* GetEventQueue() const { return qEvtQueue; }
    void SendCommand(Command cmd) { qEvtQueue->Send(cmd); }
    void SendCommandReference(Command& cmd) { qEvtQueue->Send(cmd); }
 800160e:	b580      	push	{r7, lr}
 8001610:	b082      	sub	sp, #8
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
 8001616:	6039      	str	r1, [r7, #0]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	6839      	ldr	r1, [r7, #0]
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff ff88 	bl	8001534 <_ZN5Queue4SendER7Command>
 8001624:	bf00      	nop
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <_Z10cube_printPKcz>:
* @brief Variadic print function, sends a command packet to the queue
* @param str String to print with printf style formatting
* @param ... Additional arguments to print if assertion fails, in same format as printf
*/
void cube_print(const char* str, ...)
{
 800162c:	b40f      	push	{r0, r1, r2, r3}
 800162e:	b580      	push	{r7, lr}
 8001630:	b0b6      	sub	sp, #216	; 0xd8
 8001632:	af00      	add	r7, sp, #0
#ifndef DISABLE_DEBUG
    //Try to take the VA list mutex
    if (Global::vaListMutex.Lock(DEBUG_TAKE_MAX_TIME_MS)) {
 8001634:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001638:	4829      	ldr	r0, [pc, #164]	; (80016e0 <_Z10cube_printPKcz+0xb4>)
 800163a:	f7ff ff2f 	bl	800149c <_ZN5Mutex4LockEm>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d03f      	beq.n	80016c4 <_Z10cube_printPKcz+0x98>
        // If we have a message, and can use VA list, extract the string into a new buffer, and null terminate it
        uint8_t str_buffer[DEBUG_PRINT_MAX_SIZE] = {};
 8001644:	2300      	movs	r3, #0
 8001646:	607b      	str	r3, [r7, #4]
 8001648:	f107 0308 	add.w	r3, r7, #8
 800164c:	22bc      	movs	r2, #188	; 0xbc
 800164e:	2100      	movs	r1, #0
 8001650:	4618      	mov	r0, r3
 8001652:	f005 fcc5 	bl	8006fe0 <memset>
        va_list argument_list;
        va_start(argument_list, str);
 8001656:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800165a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
        int16_t buflen = vsnprintf(reinterpret_cast<char*>(str_buffer), sizeof(str_buffer) - 1, str, argument_list);
 800165e:	1d38      	adds	r0, r7, #4
 8001660:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001664:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8001668:	21bf      	movs	r1, #191	; 0xbf
 800166a:	f005 fcab 	bl	8006fc4 <vsniprintf>
 800166e:	4603      	mov	r3, r0
 8001670:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
        va_end(argument_list);
        if (buflen > 0) {
 8001674:	f9b7 30d6 	ldrsh.w	r3, [r7, #214]	; 0xd6
 8001678:	2b00      	cmp	r3, #0
 800167a:	dd06      	ble.n	800168a <_Z10cube_printPKcz+0x5e>
            str_buffer[buflen] = '\0';
 800167c:	f9b7 30d6 	ldrsh.w	r3, [r7, #214]	; 0xd6
 8001680:	33d8      	adds	r3, #216	; 0xd8
 8001682:	443b      	add	r3, r7
 8001684:	2200      	movs	r2, #0
 8001686:	f803 2cd4 	strb.w	r2, [r3, #-212]
        }

        // Release the VA List Mutex
        Global::vaListMutex.Unlock();
 800168a:	4815      	ldr	r0, [pc, #84]	; (80016e0 <_Z10cube_printPKcz+0xb4>)
 800168c:	f7ff ff26 	bl	80014dc <_ZN5Mutex6UnlockEv>

        //Generate a command
        Command cmd(DATA_COMMAND, (uint16_t)CUBE_TASK_COMMAND_SEND_DEBUG); // Set the UART channel to send data on
 8001690:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001694:	2201      	movs	r2, #1
 8001696:	2102      	movs	r1, #2
 8001698:	4618      	mov	r0, r3
 800169a:	f7ff fdd5 	bl	8001248 <_ZN7CommandC1E15GLOBAL_COMMANDSt>

        //Copy data into the command
        cmd.CopyDataToCommand(str_buffer, buflen);
 800169e:	f8b7 20d6 	ldrh.w	r2, [r7, #214]	; 0xd6
 80016a2:	1d39      	adds	r1, r7, #4
 80016a4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7ff fe25 	bl	80012f8 <_ZN7Command17CopyDataToCommandEPht>

        //Send this packet off to the UART Task
        CubeTask::Inst().SendCommandReference(cmd);
 80016ae:	f7fe ff09 	bl	80004c4 <_ZN8CubeTask4InstEv>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461a      	mov	r2, r3
 80016b6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80016ba:	4619      	mov	r1, r3
 80016bc:	4610      	mov	r0, r2
 80016be:	f7ff ffa6 	bl	800160e <_ZN4Task20SendCommandReferenceER7Command>
    {
        // Print out that we could not acquire the VA list mutex
        CUBE_ASSERT(false, "Could not acquire VA_LIST mutex");
    }
#endif
}
 80016c2:	e005      	b.n	80016d0 <_Z10cube_printPKcz+0xa4>
        CUBE_ASSERT(false, "Could not acquire VA_LIST mutex");
 80016c4:	4b07      	ldr	r3, [pc, #28]	; (80016e4 <_Z10cube_printPKcz+0xb8>)
 80016c6:	2238      	movs	r2, #56	; 0x38
 80016c8:	4907      	ldr	r1, [pc, #28]	; (80016e8 <_Z10cube_printPKcz+0xbc>)
 80016ca:	2000      	movs	r0, #0
 80016cc:	f000 f80e 	bl	80016ec <_Z17cube_assert_debugbPKctS0_z>
}
 80016d0:	bf00      	nop
 80016d2:	37d8      	adds	r7, #216	; 0xd8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80016da:	b004      	add	sp, #16
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	20000fb0 	.word	0x20000fb0
 80016e4:	08007b6c 	.word	0x08007b6c
 80016e8:	08007b8c 	.word	0x08007b8c

080016ec <_Z17cube_assert_debugbPKctS0_z>:
 * @param file File that the assertion is in (__FILE__)
 * @param line Line number that the assertion is on (__LINE__)
 * @param str Optional message to print if assertion fails. Must be less than 192 characters AFTER formatting
 * @param ... Additional arguments to print if assertion fails, in same format as printf
 */
void cube_assert_debug(bool condition, const char* file, const uint16_t line, const char* str, ...) {
 80016ec:	b408      	push	{r3}
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b0d9      	sub	sp, #356	; 0x164
 80016f2:	af02      	add	r7, sp, #8
 80016f4:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80016f8:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80016fc:	6019      	str	r1, [r3, #0]
 80016fe:	4611      	mov	r1, r2
 8001700:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001704:	f2a3 1351 	subw	r3, r3, #337	; 0x151
 8001708:	4602      	mov	r2, r0
 800170a:	701a      	strb	r2, [r3, #0]
 800170c:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001710:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001714:	460a      	mov	r2, r1
 8001716:	801a      	strh	r2, [r3, #0]
    // If assertion succeeds, do nothing
    if (condition) {
 8001718:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800171c:	f2a3 1351 	subw	r3, r3, #337	; 0x151
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	f040 8091 	bne.w	800184a <_Z17cube_assert_debugbPKctS0_z+0x15e>
        return;
    }

#ifndef DISABLE_DEBUG

    bool printMessage = false;
 8001728:	2300      	movs	r3, #0
 800172a:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157

    // NOTE: Be careful! If va_list funcs while RTOS is active ALL calls to any vsnprint functions MUST have a mutex lock/unlock
    // NOTE: https://nadler.com/embedded/newlibAndFreeRTOS.html

    // We have an assert fail, we try to take control of the Debug semaphore, and then suspend all other parts of the system
    if (Global::vaListMutex.Lock(ASSERT_TAKE_MAX_TIME_MS)) {
 800172e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001732:	484a      	ldr	r0, [pc, #296]	; (800185c <_Z17cube_assert_debugbPKctS0_z+0x170>)
 8001734:	f7ff feb2 	bl	800149c <_ZN5Mutex4LockEm>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d002      	beq.n	8001744 <_Z17cube_assert_debugbPKctS0_z+0x58>
        // We have the mutex, we can now safely print the message
        printMessage = true;
 800173e:	2301      	movs	r3, #1
 8001740:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
    }

    vTaskSuspendAll();
 8001744:	f003 fec8 	bl	80054d8 <vTaskSuspendAll>

    //If we have the vaListMutex, we can safely use vsnprintf
    if (printMessage) {
 8001748:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 800174c:	2b00      	cmp	r3, #0
 800174e:	d072      	beq.n	8001836 <_Z17cube_assert_debugbPKctS0_z+0x14a>
        // Print out the assertion header through the supported interface, we don't have a UART task running, so we directly use HAL
        uint8_t header_buf[ASSERT_BUFFER_MAX_SIZE] = {};
 8001750:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001754:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	3304      	adds	r3, #4
 800175e:	229c      	movs	r2, #156	; 0x9c
 8001760:	2100      	movs	r1, #0
 8001762:	4618      	mov	r0, r3
 8001764:	f005 fc3c 	bl	8006fe0 <memset>
        int16_t res = snprintf(reinterpret_cast<char*>(header_buf), ASSERT_BUFFER_MAX_SIZE - 1, "\r\n\n-- ASSERTION FAILED --\r\nFile [%s] @ Line # [%d]\r\n", file, line);
 8001768:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800176c:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001770:	881a      	ldrh	r2, [r3, #0]
 8001772:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8001776:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 800177a:	f107 000c 	add.w	r0, r7, #12
 800177e:	9200      	str	r2, [sp, #0]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a37      	ldr	r2, [pc, #220]	; (8001860 <_Z17cube_assert_debugbPKctS0_z+0x174>)
 8001784:	219f      	movs	r1, #159	; 0x9f
 8001786:	f005 fbbd 	bl	8006f04 <sniprintf>
 800178a:	4603      	mov	r3, r0
 800178c:	f8a7 3154 	strh.w	r3, [r7, #340]	; 0x154
        if (res < 0) {
 8001790:	f9b7 3154 	ldrsh.w	r3, [r7, #340]	; 0x154
 8001794:	2b00      	cmp	r3, #0
 8001796:	da0a      	bge.n	80017ae <_Z17cube_assert_debugbPKctS0_z+0xc2>
            // If we failed to generate the header, just format the line number
            snprintf(reinterpret_cast<char*>(header_buf), ASSERT_BUFFER_MAX_SIZE - 1, "\r\n\n-- ASSERTION FAILED --\r\nFile [PATH_TOO_LONG] @ Line # [%d]\r\n", line);
 8001798:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 800179c:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80017a0:	881b      	ldrh	r3, [r3, #0]
 80017a2:	f107 000c 	add.w	r0, r7, #12
 80017a6:	4a2f      	ldr	r2, [pc, #188]	; (8001864 <_Z17cube_assert_debugbPKctS0_z+0x178>)
 80017a8:	219f      	movs	r1, #159	; 0x9f
 80017aa:	f005 fbab 	bl	8006f04 <sniprintf>
        }

        // Output the header to the debug port
        DEFAULT_DEBUG_UART_DRIVER->Transmit(header_buf, strlen(reinterpret_cast<char*>(header_buf)));
 80017ae:	f107 030c 	add.w	r3, r7, #12
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7fe fce4 	bl	8000180 <strlen>
 80017b8:	4603      	mov	r3, r0
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	f107 030c 	add.w	r3, r7, #12
 80017c0:	4619      	mov	r1, r3
 80017c2:	4829      	ldr	r0, [pc, #164]	; (8001868 <_Z17cube_assert_debugbPKctS0_z+0x17c>)
 80017c4:	f000 f972 	bl	8001aac <_ZN10UARTDriver8TransmitEPht>

        // If we have a message, and can use VA list, extract the string into a new buffer, and null terminate it
        if (printMessage && str != nullptr) {
 80017c8:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d037      	beq.n	8001840 <_Z17cube_assert_debugbPKctS0_z+0x154>
 80017d0:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d033      	beq.n	8001840 <_Z17cube_assert_debugbPKctS0_z+0x154>
            uint8_t str_buffer[ASSERT_BUFFER_MAX_SIZE] = {};
 80017d8:	2300      	movs	r3, #0
 80017da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80017de:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80017e2:	229c      	movs	r2, #156	; 0x9c
 80017e4:	2100      	movs	r1, #0
 80017e6:	4618      	mov	r0, r3
 80017e8:	f005 fbfa 	bl	8006fe0 <memset>
            va_list argument_list;
            va_start(argument_list, str);
 80017ec:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80017f0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
            int16_t buflen = vsnprintf(reinterpret_cast<char*>(str_buffer), sizeof(str_buffer) - 1, str, argument_list);
 80017f4:	f107 00ac 	add.w	r0, r7, #172	; 0xac
 80017f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80017fc:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8001800:	219f      	movs	r1, #159	; 0x9f
 8001802:	f005 fbdf 	bl	8006fc4 <vsniprintf>
 8001806:	4603      	mov	r3, r0
 8001808:	f8a7 3152 	strh.w	r3, [r7, #338]	; 0x152
            va_end(argument_list);
            if (buflen > 0) {
 800180c:	f9b7 3152 	ldrsh.w	r3, [r7, #338]	; 0x152
 8001810:	2b00      	cmp	r3, #0
 8001812:	dd15      	ble.n	8001840 <_Z17cube_assert_debugbPKctS0_z+0x154>
                str_buffer[buflen] = '\0';
 8001814:	f9b7 3152 	ldrsh.w	r3, [r7, #338]	; 0x152
 8001818:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800181c:	443b      	add	r3, r7
 800181e:	2200      	movs	r2, #0
 8001820:	f803 2cac 	strb.w	r2, [r3, #-172]
                DEFAULT_DEBUG_UART_DRIVER->Transmit(str_buffer, buflen);
 8001824:	f8b7 2152 	ldrh.w	r2, [r7, #338]	; 0x152
 8001828:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800182c:	4619      	mov	r1, r3
 800182e:	480e      	ldr	r0, [pc, #56]	; (8001868 <_Z17cube_assert_debugbPKctS0_z+0x17c>)
 8001830:	f000 f93c 	bl	8001aac <_ZN10UARTDriver8TransmitEPht>
 8001834:	e004      	b.n	8001840 <_Z17cube_assert_debugbPKctS0_z+0x154>
            }
        }
    }
    else {
        DEFAULT_DEBUG_UART_DRIVER->Transmit((uint8_t*)"-- ASSERTION FAILED --\r\nCould not acquire vaListMutex\r\n", 55);
 8001836:	2237      	movs	r2, #55	; 0x37
 8001838:	490c      	ldr	r1, [pc, #48]	; (800186c <_Z17cube_assert_debugbPKctS0_z+0x180>)
 800183a:	480b      	ldr	r0, [pc, #44]	; (8001868 <_Z17cube_assert_debugbPKctS0_z+0x17c>)
 800183c:	f000 f936 	bl	8001aac <_ZN10UARTDriver8TransmitEPht>
    }

#endif

    HAL_NVIC_SystemReset();
 8001840:	f000 fa99 	bl	8001d76 <HAL_NVIC_SystemReset>

    // We should not reach this code, but if we do, we should resume the scheduler
    xTaskResumeAll();
 8001844:	f003 fe56 	bl	80054f4 <xTaskResumeAll>
 8001848:	e000      	b.n	800184c <_Z17cube_assert_debugbPKctS0_z+0x160>
        return;
 800184a:	bf00      	nop
}
 800184c:	f507 77ae 	add.w	r7, r7, #348	; 0x15c
 8001850:	46bd      	mov	sp, r7
 8001852:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001856:	b001      	add	sp, #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	20000fb0 	.word	0x20000fb0
 8001860:	08007ba8 	.word	0x08007ba8
 8001864:	08007be0 	.word	0x08007be0
 8001868:	20000088 	.word	0x20000088
 800186c:	08007c20 	.word	0x08007c20

08001870 <_Z41__static_initialization_and_destruction_0ii>:
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2b01      	cmp	r3, #1
 800187e:	d107      	bne.n	8001890 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001886:	4293      	cmp	r3, r2
 8001888:	d102      	bne.n	8001890 <_Z41__static_initialization_and_destruction_0ii+0x20>
Mutex Global::vaListMutex;
 800188a:	4809      	ldr	r0, [pc, #36]	; (80018b0 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800188c:	f7ff fdda 	bl	8001444 <_ZN5MutexC1Ev>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d107      	bne.n	80018a6 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800189c:	4293      	cmp	r3, r2
 800189e:	d102      	bne.n	80018a6 <_Z41__static_initialization_and_destruction_0ii+0x36>
 80018a0:	4803      	ldr	r0, [pc, #12]	; (80018b0 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80018a2:	f7ff fded 	bl	8001480 <_ZN5MutexD1Ev>
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000fb0 	.word	0x20000fb0

080018b4 <_GLOBAL__sub_I__ZN6Global11vaListMutexE>:
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80018bc:	2001      	movs	r0, #1
 80018be:	f7ff ffd7 	bl	8001870 <_Z41__static_initialization_and_destruction_0ii>
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <_GLOBAL__sub_D__ZN6Global11vaListMutexE>:
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80018cc:	2000      	movs	r0, #0
 80018ce:	f7ff ffcf 	bl	8001870 <_Z41__static_initialization_and_destruction_0ii>
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <_ZNK7Command14GetDataPointerEv>:

    void Reset();    // Reset the command, equivalent of a destructor that must be called, counts allocations and deallocations, asserts an error if the allocation count is too high

    // Getters
    uint16_t GetDataSize() const;
    uint8_t* GetDataPointer() const { return data; }
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	4618      	mov	r0, r3
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bc80      	pop	{r7}
 80018e8:	4770      	bx	lr

080018ea <_ZNK7Command10GetCommandEv>:
    GLOBAL_COMMANDS GetCommand() const { return command; }
 80018ea:	b480      	push	{r7}
 80018ec:	b083      	sub	sp, #12
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr

08001900 <_ZNK7Command14GetTaskCommandEv>:
    uint16_t GetTaskCommand() const { return taskCommand; }
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	885b      	ldrh	r3, [r3, #2]
 800190c:	4618      	mov	r0, r3
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr

08001916 <_ZN8CubeTask7RunTaskEPv>:
    }

    void InitTask();

protected:
    static void RunTask(void* pvParams) { CubeTask::Inst().Run(pvParams); } // Static Task Interface, passes control to the instance Run();
 8001916:	b580      	push	{r7, lr}
 8001918:	b082      	sub	sp, #8
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	f7fe fdd1 	bl	80004c4 <_ZN8CubeTask4InstEv>
 8001922:	4603      	mov	r3, r0
 8001924:	6879      	ldr	r1, [r7, #4]
 8001926:	4618      	mov	r0, r3
 8001928:	f000 f836 	bl	8001998 <_ZN8CubeTask3RunEPv>
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}

08001934 <_ZN8CubeTask8InitTaskEv>:

/**
 * @brief Initializes Cube task with the RTOS scheduler
*/
void CubeTask::InitTask()
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af02      	add	r7, sp, #8
 800193a:	6078      	str	r0, [r7, #4]
    // Make sure the task is not already initialized
    CUBE_ASSERT(rtTaskHandle == nullptr, "Cannot initialize UART task twice");
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d005      	beq.n	8001950 <_ZN8CubeTask8InitTaskEv+0x1c>
 8001944:	4b0f      	ldr	r3, [pc, #60]	; (8001984 <_ZN8CubeTask8InitTaskEv+0x50>)
 8001946:	2211      	movs	r2, #17
 8001948:	490f      	ldr	r1, [pc, #60]	; (8001988 <_ZN8CubeTask8InitTaskEv+0x54>)
 800194a:	2000      	movs	r0, #0
 800194c:	f7ff fece 	bl	80016ec <_Z17cube_assert_debugbPKctS0_z>

    // Start the task
    BaseType_t rtValue =
        xTaskCreate((TaskFunction_t)CubeTask::RunTask,
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	9301      	str	r3, [sp, #4]
 8001954:	2302      	movs	r3, #2
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800195e:	490b      	ldr	r1, [pc, #44]	; (800198c <_ZN8CubeTask8InitTaskEv+0x58>)
 8001960:	480b      	ldr	r0, [pc, #44]	; (8001990 <_ZN8CubeTask8InitTaskEv+0x5c>)
 8001962:	f003 fbcf 	bl	8005104 <xTaskCreate>
 8001966:	60f8      	str	r0, [r7, #12]
            (void*)this,
            (UBaseType_t)UART_TASK_RTOS_PRIORITY,
            (TaskHandle_t*)&rtTaskHandle);

    //Ensure creation succeded
    CUBE_ASSERT(rtValue == pdPASS, "CUBETask::InitTask() - xTaskCreate() failed");
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	2b01      	cmp	r3, #1
 800196c:	d005      	beq.n	800197a <_ZN8CubeTask8InitTaskEv+0x46>
 800196e:	4b09      	ldr	r3, [pc, #36]	; (8001994 <_ZN8CubeTask8InitTaskEv+0x60>)
 8001970:	221d      	movs	r2, #29
 8001972:	4905      	ldr	r1, [pc, #20]	; (8001988 <_ZN8CubeTask8InitTaskEv+0x54>)
 8001974:	2000      	movs	r0, #0
 8001976:	f7ff feb9 	bl	80016ec <_Z17cube_assert_debugbPKctS0_z>
}
 800197a:	bf00      	nop
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	08007c58 	.word	0x08007c58
 8001988:	08007c7c 	.word	0x08007c7c
 800198c:	08007c94 	.word	0x08007c94
 8001990:	08001917 	.word	0x08001917
 8001994:	08007ca0 	.word	0x08007ca0

08001998 <_ZN8CubeTask3RunEPv>:
/**
 * @brief Instance Run loop for the Cube Task, runs on scheduler start as long as the task is initialized.
 * @param pvParams RTOS Passed void parameters, contains a pointer to the object instance, should not be used
*/
void CubeTask::Run(void * pvParams)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b086      	sub	sp, #24
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
    //UART Task loop
    while(1) {
        Command cm;
 80019a2:	f107 030c 	add.w	r3, r7, #12
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff fc35 	bl	8001216 <_ZN7CommandC1Ev>

        //Wait forever for a command
        qEvtQueue->ReceiveWait(cm);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f107 020c 	add.w	r2, r7, #12
 80019b4:	4611      	mov	r1, r2
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff fde0 	bl	800157c <_ZN5Queue11ReceiveWaitER7Command>

        //Process the command
        HandleCommand(cm);
 80019bc:	f107 030c 	add.w	r3, r7, #12
 80019c0:	4619      	mov	r1, r3
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f000 f802 	bl	80019cc <_ZN8CubeTask13HandleCommandER7Command>
    }
 80019c8:	e7eb      	b.n	80019a2 <_ZN8CubeTask3RunEPv+0xa>
	...

080019cc <_ZN8CubeTask13HandleCommandER7Command>:
 * @brief HandleCommand handles any command passed to the Cube task primary event queue. Responsible for
 *           handling all commands, even if unsupported. (Unexpected commands must still be reset)
 * @param cm Reference to the command object to handle
*/
void CubeTask::HandleCommand(Command& cm)
{
 80019cc:	b590      	push	{r4, r7, lr}
 80019ce:	b083      	sub	sp, #12
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
    //Switch for the GLOBAL_COMMAND
    switch (cm.GetCommand()) {
 80019d6:	6838      	ldr	r0, [r7, #0]
 80019d8:	f7ff ff87 	bl	80018ea <_ZNK7Command10GetCommandEv>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d11c      	bne.n	8001a1c <_ZN8CubeTask13HandleCommandER7Command+0x50>
    case DATA_COMMAND: {
        //Switch for task specific command within DATA_COMMAND
        switch (cm.GetTaskCommand()) {
 80019e2:	6838      	ldr	r0, [r7, #0]
 80019e4:	f7ff ff8c 	bl	8001900 <_ZNK7Command14GetTaskCommandEv>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d10d      	bne.n	8001a0a <_ZN8CubeTask13HandleCommandER7Command+0x3e>
        case CUBE_TASK_COMMAND_SEND_DEBUG:
#ifndef DISABLE_DEBUG
                DEFAULT_DEBUG_UART_DRIVER->Transmit(cm.GetDataPointer(), cm.GetDataSize());
 80019ee:	6838      	ldr	r0, [r7, #0]
 80019f0:	f7ff ff70 	bl	80018d4 <_ZNK7Command14GetDataPointerEv>
 80019f4:	4604      	mov	r4, r0
 80019f6:	6838      	ldr	r0, [r7, #0]
 80019f8:	f7ff fcc6 	bl	8001388 <_ZNK7Command11GetDataSizeEv>
 80019fc:	4603      	mov	r3, r0
 80019fe:	461a      	mov	r2, r3
 8001a00:	4621      	mov	r1, r4
 8001a02:	480e      	ldr	r0, [pc, #56]	; (8001a3c <_ZN8CubeTask13HandleCommandER7Command+0x70>)
 8001a04:	f000 f852 	bl	8001aac <_ZN10UARTDriver8TransmitEPht>
#endif
            break;
 8001a08:	e008      	b.n	8001a1c <_ZN8CubeTask13HandleCommandER7Command+0x50>
        default:
            CUBE_PRINT("CUBETask - Received Unsupported DATA_COMMAND {%d}\n", cm.GetTaskCommand());
 8001a0a:	6838      	ldr	r0, [r7, #0]
 8001a0c:	f7ff ff78 	bl	8001900 <_ZNK7Command14GetTaskCommandEv>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4619      	mov	r1, r3
 8001a14:	480a      	ldr	r0, [pc, #40]	; (8001a40 <_ZN8CubeTask13HandleCommandER7Command+0x74>)
 8001a16:	f7ff fe09 	bl	800162c <_Z10cube_printPKcz>
            break;
 8001a1a:	bf00      	nop
        }
    default:
        CUBE_PRINT("CUBETask - Received Unsupported Command {%d}\n", cm.GetCommand());
 8001a1c:	6838      	ldr	r0, [r7, #0]
 8001a1e:	f7ff ff64 	bl	80018ea <_ZNK7Command10GetCommandEv>
 8001a22:	4603      	mov	r3, r0
 8001a24:	4619      	mov	r1, r3
 8001a26:	4807      	ldr	r0, [pc, #28]	; (8001a44 <_ZN8CubeTask13HandleCommandER7Command+0x78>)
 8001a28:	f7ff fe00 	bl	800162c <_Z10cube_printPKcz>
        break;
 8001a2c:	bf00      	nop
    }
    }

    //No matter what we happens, we must reset allocated data
    cm.Reset();
 8001a2e:	6838      	ldr	r0, [r7, #0]
 8001a30:	f7ff fc88 	bl	8001344 <_ZN7Command5ResetEv>
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd90      	pop	{r4, r7, pc}
 8001a3c:	20000088 	.word	0x20000088
 8001a40:	08007ccc 	.word	0x08007ccc
 8001a44:	08007d00 	.word	0x08007d00

08001a48 <LL_USART_IsActiveFlag_TC>:
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a58:	2b40      	cmp	r3, #64	; 0x40
 8001a5a:	bf0c      	ite	eq
 8001a5c:	2301      	moveq	r3, #1
 8001a5e:	2300      	movne	r3, #0
 8001a60:	b2db      	uxtb	r3, r3
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	370c      	adds	r7, #12
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr

08001a6c <LL_USART_IsActiveFlag_TXE>:
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a7c:	2b80      	cmp	r3, #128	; 0x80
 8001a7e:	bf0c      	ite	eq
 8001a80:	2301      	moveq	r3, #1
 8001a82:	2300      	movne	r3, #0
 8001a84:	b2db      	uxtb	r3, r3
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	370c      	adds	r7, #12
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bc80      	pop	{r7}
 8001a8e:	4770      	bx	lr

08001a90 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	460b      	mov	r3, r1
 8001a9a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001a9c:	78fa      	ldrb	r2, [r7, #3]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	605a      	str	r2, [r3, #4]
}
 8001aa2:	bf00      	nop
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr

08001aac <_ZN10UARTDriver8TransmitEPht>:
 * @param data The data to transmit
 * @param len The length of the data to transmit
 * @return True if the transmission was successful, false otherwise
 */
bool UARTDriver::Transmit(uint8_t* data, uint16_t len)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	80fb      	strh	r3, [r7, #6]
    // Loop through and transmit each byte via. polling
    for (uint16_t i = 0; i < len; i++) {
 8001aba:	2300      	movs	r3, #0
 8001abc:	82fb      	strh	r3, [r7, #22]
 8001abe:	e019      	b.n	8001af4 <_ZN10UARTDriver8TransmitEPht+0x48>
        LL_USART_TransmitData8(kUart_, data[i]);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	6818      	ldr	r0, [r3, #0]
 8001ac4:	8afb      	ldrh	r3, [r7, #22]
 8001ac6:	68ba      	ldr	r2, [r7, #8]
 8001ac8:	4413      	add	r3, r2
 8001aca:	781b      	ldrb	r3, [r3, #0]
 8001acc:	4619      	mov	r1, r3
 8001ace:	f7ff ffdf 	bl	8001a90 <LL_USART_TransmitData8>

        // Wait until the TX Register Empty Flag is set
        while (!LL_USART_IsActiveFlag_TXE(kUart_)) {}
 8001ad2:	bf00      	nop
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff ffc7 	bl	8001a6c <LL_USART_IsActiveFlag_TXE>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	bf0c      	ite	eq
 8001ae4:	2301      	moveq	r3, #1
 8001ae6:	2300      	movne	r3, #0
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d1f2      	bne.n	8001ad4 <_ZN10UARTDriver8TransmitEPht+0x28>
    for (uint16_t i = 0; i < len; i++) {
 8001aee:	8afb      	ldrh	r3, [r7, #22]
 8001af0:	3301      	adds	r3, #1
 8001af2:	82fb      	strh	r3, [r7, #22]
 8001af4:	8afa      	ldrh	r2, [r7, #22]
 8001af6:	88fb      	ldrh	r3, [r7, #6]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d3e1      	bcc.n	8001ac0 <_ZN10UARTDriver8TransmitEPht+0x14>
    }

    // Wait until the transfer complete flag is set
    while (!LL_USART_IsActiveFlag_TC(kUart_)) {}
 8001afc:	bf00      	nop
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff ffa0 	bl	8001a48 <LL_USART_IsActiveFlag_TC>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	bf0c      	ite	eq
 8001b0e:	2301      	moveq	r3, #1
 8001b10:	2300      	movne	r3, #0
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d1f2      	bne.n	8001afe <_ZN10UARTDriver8TransmitEPht+0x52>

    return true;
 8001b18:	2301      	movs	r3, #1
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3718      	adds	r7, #24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}

08001b22 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b22:	b580      	push	{r7, lr}
 8001b24:	b082      	sub	sp, #8
 8001b26:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b2c:	2003      	movs	r0, #3
 8001b2e:	f000 f8ed 	bl	8001d0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b32:	200f      	movs	r0, #15
 8001b34:	f7ff fa42 	bl	8000fbc <HAL_InitTick>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d002      	beq.n	8001b44 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	71fb      	strb	r3, [r7, #7]
 8001b42:	e001      	b.n	8001b48 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b44:	f7ff f89c 	bl	8000c80 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b48:	79fb      	ldrb	r3, [r7, #7]
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
	...

08001b54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b58:	4b05      	ldr	r3, [pc, #20]	; (8001b70 <HAL_IncTick+0x1c>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	4b05      	ldr	r3, [pc, #20]	; (8001b74 <HAL_IncTick+0x20>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4413      	add	r3, r2
 8001b62:	4a03      	ldr	r2, [pc, #12]	; (8001b70 <HAL_IncTick+0x1c>)
 8001b64:	6013      	str	r3, [r2, #0]
}
 8001b66:	bf00      	nop
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bc80      	pop	{r7}
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	20000fb4 	.word	0x20000fb4
 8001b74:	20000008 	.word	0x20000008

08001b78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b7c:	4b02      	ldr	r3, [pc, #8]	; (8001b88 <HAL_GetTick+0x10>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr
 8001b88:	20000fb4 	.word	0x20000fb4

08001b8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f003 0307 	and.w	r3, r3, #7
 8001b9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b9c:	4b0c      	ldr	r3, [pc, #48]	; (8001bd0 <__NVIC_SetPriorityGrouping+0x44>)
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ba2:	68ba      	ldr	r2, [r7, #8]
 8001ba4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ba8:	4013      	ands	r3, r2
 8001baa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bbe:	4a04      	ldr	r2, [pc, #16]	; (8001bd0 <__NVIC_SetPriorityGrouping+0x44>)
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	60d3      	str	r3, [r2, #12]
}
 8001bc4:	bf00      	nop
 8001bc6:	3714      	adds	r7, #20
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bc80      	pop	{r7}
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	e000ed00 	.word	0xe000ed00

08001bd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bd8:	4b04      	ldr	r3, [pc, #16]	; (8001bec <__NVIC_GetPriorityGrouping+0x18>)
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	0a1b      	lsrs	r3, r3, #8
 8001bde:	f003 0307 	and.w	r3, r3, #7
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bc80      	pop	{r7}
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	e000ed00 	.word	0xe000ed00

08001bf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	db0b      	blt.n	8001c1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c02:	79fb      	ldrb	r3, [r7, #7]
 8001c04:	f003 021f 	and.w	r2, r3, #31
 8001c08:	4906      	ldr	r1, [pc, #24]	; (8001c24 <__NVIC_EnableIRQ+0x34>)
 8001c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0e:	095b      	lsrs	r3, r3, #5
 8001c10:	2001      	movs	r0, #1
 8001c12:	fa00 f202 	lsl.w	r2, r0, r2
 8001c16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c1a:	bf00      	nop
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bc80      	pop	{r7}
 8001c22:	4770      	bx	lr
 8001c24:	e000e100 	.word	0xe000e100

08001c28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	4603      	mov	r3, r0
 8001c30:	6039      	str	r1, [r7, #0]
 8001c32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	db0a      	blt.n	8001c52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	b2da      	uxtb	r2, r3
 8001c40:	490c      	ldr	r1, [pc, #48]	; (8001c74 <__NVIC_SetPriority+0x4c>)
 8001c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c46:	0112      	lsls	r2, r2, #4
 8001c48:	b2d2      	uxtb	r2, r2
 8001c4a:	440b      	add	r3, r1
 8001c4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c50:	e00a      	b.n	8001c68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	b2da      	uxtb	r2, r3
 8001c56:	4908      	ldr	r1, [pc, #32]	; (8001c78 <__NVIC_SetPriority+0x50>)
 8001c58:	79fb      	ldrb	r3, [r7, #7]
 8001c5a:	f003 030f 	and.w	r3, r3, #15
 8001c5e:	3b04      	subs	r3, #4
 8001c60:	0112      	lsls	r2, r2, #4
 8001c62:	b2d2      	uxtb	r2, r2
 8001c64:	440b      	add	r3, r1
 8001c66:	761a      	strb	r2, [r3, #24]
}
 8001c68:	bf00      	nop
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bc80      	pop	{r7}
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	e000e100 	.word	0xe000e100
 8001c78:	e000ed00 	.word	0xe000ed00

08001c7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b089      	sub	sp, #36	; 0x24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	60b9      	str	r1, [r7, #8]
 8001c86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	f1c3 0307 	rsb	r3, r3, #7
 8001c96:	2b04      	cmp	r3, #4
 8001c98:	bf28      	it	cs
 8001c9a:	2304      	movcs	r3, #4
 8001c9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	3304      	adds	r3, #4
 8001ca2:	2b06      	cmp	r3, #6
 8001ca4:	d902      	bls.n	8001cac <NVIC_EncodePriority+0x30>
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	3b03      	subs	r3, #3
 8001caa:	e000      	b.n	8001cae <NVIC_EncodePriority+0x32>
 8001cac:	2300      	movs	r3, #0
 8001cae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43da      	mvns	r2, r3
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	401a      	ands	r2, r3
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cc4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	fa01 f303 	lsl.w	r3, r1, r3
 8001cce:	43d9      	mvns	r1, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd4:	4313      	orrs	r3, r2
         );
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3724      	adds	r7, #36	; 0x24
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bc80      	pop	{r7}
 8001cde:	4770      	bx	lr

08001ce0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001ce4:	f3bf 8f4f 	dsb	sy
}
 8001ce8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001cea:	4b06      	ldr	r3, [pc, #24]	; (8001d04 <__NVIC_SystemReset+0x24>)
 8001cec:	68db      	ldr	r3, [r3, #12]
 8001cee:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001cf2:	4904      	ldr	r1, [pc, #16]	; (8001d04 <__NVIC_SystemReset+0x24>)
 8001cf4:	4b04      	ldr	r3, [pc, #16]	; (8001d08 <__NVIC_SystemReset+0x28>)
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001cfa:	f3bf 8f4f 	dsb	sy
}
 8001cfe:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001d00:	bf00      	nop
 8001d02:	e7fd      	b.n	8001d00 <__NVIC_SystemReset+0x20>
 8001d04:	e000ed00 	.word	0xe000ed00
 8001d08:	05fa0004 	.word	0x05fa0004

08001d0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	f7ff ff39 	bl	8001b8c <__NVIC_SetPriorityGrouping>
}
 8001d1a:	bf00      	nop
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b086      	sub	sp, #24
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	4603      	mov	r3, r0
 8001d2a:	60b9      	str	r1, [r7, #8]
 8001d2c:	607a      	str	r2, [r7, #4]
 8001d2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d30:	2300      	movs	r3, #0
 8001d32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d34:	f7ff ff4e 	bl	8001bd4 <__NVIC_GetPriorityGrouping>
 8001d38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d3a:	687a      	ldr	r2, [r7, #4]
 8001d3c:	68b9      	ldr	r1, [r7, #8]
 8001d3e:	6978      	ldr	r0, [r7, #20]
 8001d40:	f7ff ff9c 	bl	8001c7c <NVIC_EncodePriority>
 8001d44:	4602      	mov	r2, r0
 8001d46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d4a:	4611      	mov	r1, r2
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff ff6b 	bl	8001c28 <__NVIC_SetPriority>
}
 8001d52:	bf00      	nop
 8001d54:	3718      	adds	r7, #24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b082      	sub	sp, #8
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	4603      	mov	r3, r0
 8001d62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7ff ff41 	bl	8001bf0 <__NVIC_EnableIRQ>
}
 8001d6e:	bf00      	nop
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}

08001d76 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001d76:	b580      	push	{r7, lr}
 8001d78:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001d7a:	f7ff ffb1 	bl	8001ce0 <__NVIC_SystemReset>

08001d7e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	b082      	sub	sp, #8
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d101      	bne.n	8001d90 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e00e      	b.n	8001dae <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	795b      	ldrb	r3, [r3, #5]
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d105      	bne.n	8001da6 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f7fe ffa1 	bl	8000ce8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2201      	movs	r2, #1
 8001daa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
	...

08001db8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b087      	sub	sp, #28
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001dce:	e160      	b.n	8002092 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8001ddc:	4013      	ands	r3, r2
 8001dde:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 8152 	beq.w	800208c <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 0303 	and.w	r3, r3, #3
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d005      	beq.n	8001e00 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d130      	bne.n	8001e62 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	2203      	movs	r2, #3
 8001e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e10:	43db      	mvns	r3, r3
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	4013      	ands	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	68da      	ldr	r2, [r3, #12]
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	fa02 f303 	lsl.w	r3, r2, r3
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001e36:	2201      	movs	r2, #1
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3e:	43db      	mvns	r3, r3
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	4013      	ands	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	091b      	lsrs	r3, r3, #4
 8001e4c:	f003 0201 	and.w	r2, r3, #1
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f003 0303 	and.w	r3, r3, #3
 8001e6a:	2b03      	cmp	r3, #3
 8001e6c:	d017      	beq.n	8001e9e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	68db      	ldr	r3, [r3, #12]
 8001e72:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	2203      	movs	r2, #3
 8001e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7e:	43db      	mvns	r3, r3
 8001e80:	693a      	ldr	r2, [r7, #16]
 8001e82:	4013      	ands	r3, r2
 8001e84:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	689a      	ldr	r2, [r3, #8]
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f003 0303 	and.w	r3, r3, #3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d123      	bne.n	8001ef2 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	08da      	lsrs	r2, r3, #3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3208      	adds	r2, #8
 8001eb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eb6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	220f      	movs	r2, #15
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	691a      	ldr	r2, [r3, #16]
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	f003 0307 	and.w	r3, r3, #7
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	08da      	lsrs	r2, r3, #3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3208      	adds	r2, #8
 8001eec:	6939      	ldr	r1, [r7, #16]
 8001eee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	2203      	movs	r2, #3
 8001efe:	fa02 f303 	lsl.w	r3, r2, r3
 8001f02:	43db      	mvns	r3, r3
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	4013      	ands	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f003 0203 	and.w	r2, r3, #3
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f000 80ac 	beq.w	800208c <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f34:	4b5e      	ldr	r3, [pc, #376]	; (80020b0 <HAL_GPIO_Init+0x2f8>)
 8001f36:	6a1b      	ldr	r3, [r3, #32]
 8001f38:	4a5d      	ldr	r2, [pc, #372]	; (80020b0 <HAL_GPIO_Init+0x2f8>)
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	6213      	str	r3, [r2, #32]
 8001f40:	4b5b      	ldr	r3, [pc, #364]	; (80020b0 <HAL_GPIO_Init+0x2f8>)
 8001f42:	6a1b      	ldr	r3, [r3, #32]
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	60bb      	str	r3, [r7, #8]
 8001f4a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001f4c:	4a59      	ldr	r2, [pc, #356]	; (80020b4 <HAL_GPIO_Init+0x2fc>)
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	089b      	lsrs	r3, r3, #2
 8001f52:	3302      	adds	r3, #2
 8001f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f58:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	f003 0303 	and.w	r3, r3, #3
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	220f      	movs	r2, #15
 8001f64:	fa02 f303 	lsl.w	r3, r2, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4a51      	ldr	r2, [pc, #324]	; (80020b8 <HAL_GPIO_Init+0x300>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d025      	beq.n	8001fc4 <HAL_GPIO_Init+0x20c>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a50      	ldr	r2, [pc, #320]	; (80020bc <HAL_GPIO_Init+0x304>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d01f      	beq.n	8001fc0 <HAL_GPIO_Init+0x208>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a4f      	ldr	r2, [pc, #316]	; (80020c0 <HAL_GPIO_Init+0x308>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d019      	beq.n	8001fbc <HAL_GPIO_Init+0x204>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	4a4e      	ldr	r2, [pc, #312]	; (80020c4 <HAL_GPIO_Init+0x30c>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d013      	beq.n	8001fb8 <HAL_GPIO_Init+0x200>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a4d      	ldr	r2, [pc, #308]	; (80020c8 <HAL_GPIO_Init+0x310>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d00d      	beq.n	8001fb4 <HAL_GPIO_Init+0x1fc>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a4c      	ldr	r2, [pc, #304]	; (80020cc <HAL_GPIO_Init+0x314>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d007      	beq.n	8001fb0 <HAL_GPIO_Init+0x1f8>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a4b      	ldr	r2, [pc, #300]	; (80020d0 <HAL_GPIO_Init+0x318>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d101      	bne.n	8001fac <HAL_GPIO_Init+0x1f4>
 8001fa8:	2306      	movs	r3, #6
 8001faa:	e00c      	b.n	8001fc6 <HAL_GPIO_Init+0x20e>
 8001fac:	2307      	movs	r3, #7
 8001fae:	e00a      	b.n	8001fc6 <HAL_GPIO_Init+0x20e>
 8001fb0:	2305      	movs	r3, #5
 8001fb2:	e008      	b.n	8001fc6 <HAL_GPIO_Init+0x20e>
 8001fb4:	2304      	movs	r3, #4
 8001fb6:	e006      	b.n	8001fc6 <HAL_GPIO_Init+0x20e>
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e004      	b.n	8001fc6 <HAL_GPIO_Init+0x20e>
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	e002      	b.n	8001fc6 <HAL_GPIO_Init+0x20e>
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e000      	b.n	8001fc6 <HAL_GPIO_Init+0x20e>
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	f002 0203 	and.w	r2, r2, #3
 8001fcc:	0092      	lsls	r2, r2, #2
 8001fce:	4093      	lsls	r3, r2
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001fd6:	4937      	ldr	r1, [pc, #220]	; (80020b4 <HAL_GPIO_Init+0x2fc>)
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	089b      	lsrs	r3, r3, #2
 8001fdc:	3302      	adds	r3, #2
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fe4:	4b3b      	ldr	r3, [pc, #236]	; (80020d4 <HAL_GPIO_Init+0x31c>)
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	43db      	mvns	r3, r3
 8001fee:	693a      	ldr	r2, [r7, #16]
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d003      	beq.n	8002008 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8002000:	693a      	ldr	r2, [r7, #16]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	4313      	orrs	r3, r2
 8002006:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002008:	4a32      	ldr	r2, [pc, #200]	; (80020d4 <HAL_GPIO_Init+0x31c>)
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800200e:	4b31      	ldr	r3, [pc, #196]	; (80020d4 <HAL_GPIO_Init+0x31c>)
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	43db      	mvns	r3, r3
 8002018:	693a      	ldr	r2, [r7, #16]
 800201a:	4013      	ands	r3, r2
 800201c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	4313      	orrs	r3, r2
 8002030:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002032:	4a28      	ldr	r2, [pc, #160]	; (80020d4 <HAL_GPIO_Init+0x31c>)
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002038:	4b26      	ldr	r3, [pc, #152]	; (80020d4 <HAL_GPIO_Init+0x31c>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	43db      	mvns	r3, r3
 8002042:	693a      	ldr	r2, [r7, #16]
 8002044:	4013      	ands	r3, r2
 8002046:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002050:	2b00      	cmp	r3, #0
 8002052:	d003      	beq.n	800205c <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	4313      	orrs	r3, r2
 800205a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800205c:	4a1d      	ldr	r2, [pc, #116]	; (80020d4 <HAL_GPIO_Init+0x31c>)
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002062:	4b1c      	ldr	r3, [pc, #112]	; (80020d4 <HAL_GPIO_Init+0x31c>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	43db      	mvns	r3, r3
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	4013      	ands	r3, r2
 8002070:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	4313      	orrs	r3, r2
 8002084:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002086:	4a13      	ldr	r2, [pc, #76]	; (80020d4 <HAL_GPIO_Init+0x31c>)
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	3301      	adds	r3, #1
 8002090:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	fa22 f303 	lsr.w	r3, r2, r3
 800209c:	2b00      	cmp	r3, #0
 800209e:	f47f ae97 	bne.w	8001dd0 <HAL_GPIO_Init+0x18>
  }
}
 80020a2:	bf00      	nop
 80020a4:	bf00      	nop
 80020a6:	371c      	adds	r7, #28
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bc80      	pop	{r7}
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40010000 	.word	0x40010000
 80020b8:	40020000 	.word	0x40020000
 80020bc:	40020400 	.word	0x40020400
 80020c0:	40020800 	.word	0x40020800
 80020c4:	40020c00 	.word	0x40020c00
 80020c8:	40021000 	.word	0x40021000
 80020cc:	40021400 	.word	0x40021400
 80020d0:	40021800 	.word	0x40021800
 80020d4:	40010400 	.word	0x40010400

080020d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	460b      	mov	r3, r1
 80020e2:	807b      	strh	r3, [r7, #2]
 80020e4:	4613      	mov	r3, r2
 80020e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020e8:	787b      	ldrb	r3, [r7, #1]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d003      	beq.n	80020f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020ee:	887a      	ldrh	r2, [r7, #2]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80020f4:	e003      	b.n	80020fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80020f6:	887b      	ldrh	r3, [r7, #2]
 80020f8:	041a      	lsls	r2, r3, #16
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	619a      	str	r2, [r3, #24]
}
 80020fe:	bf00      	nop
 8002100:	370c      	adds	r7, #12
 8002102:	46bd      	mov	sp, r7
 8002104:	bc80      	pop	{r7}
 8002106:	4770      	bx	lr

08002108 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e12b      	b.n	8002372 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002120:	b2db      	uxtb	r3, r3
 8002122:	2b00      	cmp	r3, #0
 8002124:	d106      	bne.n	8002134 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f7fe fdf8 	bl	8000d24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2224      	movs	r2, #36	; 0x24
 8002138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f022 0201 	bic.w	r2, r2, #1
 800214a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800215a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800216a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800216c:	f000 ff0e 	bl	8002f8c <HAL_RCC_GetPCLK1Freq>
 8002170:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	4a81      	ldr	r2, [pc, #516]	; (800237c <HAL_I2C_Init+0x274>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d807      	bhi.n	800218c <HAL_I2C_Init+0x84>
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	4a80      	ldr	r2, [pc, #512]	; (8002380 <HAL_I2C_Init+0x278>)
 8002180:	4293      	cmp	r3, r2
 8002182:	bf94      	ite	ls
 8002184:	2301      	movls	r3, #1
 8002186:	2300      	movhi	r3, #0
 8002188:	b2db      	uxtb	r3, r3
 800218a:	e006      	b.n	800219a <HAL_I2C_Init+0x92>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	4a7d      	ldr	r2, [pc, #500]	; (8002384 <HAL_I2C_Init+0x27c>)
 8002190:	4293      	cmp	r3, r2
 8002192:	bf94      	ite	ls
 8002194:	2301      	movls	r3, #1
 8002196:	2300      	movhi	r3, #0
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e0e7      	b.n	8002372 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	4a78      	ldr	r2, [pc, #480]	; (8002388 <HAL_I2C_Init+0x280>)
 80021a6:	fba2 2303 	umull	r2, r3, r2, r3
 80021aa:	0c9b      	lsrs	r3, r3, #18
 80021ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	68ba      	ldr	r2, [r7, #8]
 80021be:	430a      	orrs	r2, r1
 80021c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6a1b      	ldr	r3, [r3, #32]
 80021c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	4a6a      	ldr	r2, [pc, #424]	; (800237c <HAL_I2C_Init+0x274>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d802      	bhi.n	80021dc <HAL_I2C_Init+0xd4>
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	3301      	adds	r3, #1
 80021da:	e009      	b.n	80021f0 <HAL_I2C_Init+0xe8>
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80021e2:	fb02 f303 	mul.w	r3, r2, r3
 80021e6:	4a69      	ldr	r2, [pc, #420]	; (800238c <HAL_I2C_Init+0x284>)
 80021e8:	fba2 2303 	umull	r2, r3, r2, r3
 80021ec:	099b      	lsrs	r3, r3, #6
 80021ee:	3301      	adds	r3, #1
 80021f0:	687a      	ldr	r2, [r7, #4]
 80021f2:	6812      	ldr	r2, [r2, #0]
 80021f4:	430b      	orrs	r3, r1
 80021f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	69db      	ldr	r3, [r3, #28]
 80021fe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002202:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	495c      	ldr	r1, [pc, #368]	; (800237c <HAL_I2C_Init+0x274>)
 800220c:	428b      	cmp	r3, r1
 800220e:	d819      	bhi.n	8002244 <HAL_I2C_Init+0x13c>
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	1e59      	subs	r1, r3, #1
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	fbb1 f3f3 	udiv	r3, r1, r3
 800221e:	1c59      	adds	r1, r3, #1
 8002220:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002224:	400b      	ands	r3, r1
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00a      	beq.n	8002240 <HAL_I2C_Init+0x138>
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	1e59      	subs	r1, r3, #1
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	fbb1 f3f3 	udiv	r3, r1, r3
 8002238:	3301      	adds	r3, #1
 800223a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800223e:	e051      	b.n	80022e4 <HAL_I2C_Init+0x1dc>
 8002240:	2304      	movs	r3, #4
 8002242:	e04f      	b.n	80022e4 <HAL_I2C_Init+0x1dc>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d111      	bne.n	8002270 <HAL_I2C_Init+0x168>
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	1e58      	subs	r0, r3, #1
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6859      	ldr	r1, [r3, #4]
 8002254:	460b      	mov	r3, r1
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	440b      	add	r3, r1
 800225a:	fbb0 f3f3 	udiv	r3, r0, r3
 800225e:	3301      	adds	r3, #1
 8002260:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002264:	2b00      	cmp	r3, #0
 8002266:	bf0c      	ite	eq
 8002268:	2301      	moveq	r3, #1
 800226a:	2300      	movne	r3, #0
 800226c:	b2db      	uxtb	r3, r3
 800226e:	e012      	b.n	8002296 <HAL_I2C_Init+0x18e>
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	1e58      	subs	r0, r3, #1
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6859      	ldr	r1, [r3, #4]
 8002278:	460b      	mov	r3, r1
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	440b      	add	r3, r1
 800227e:	0099      	lsls	r1, r3, #2
 8002280:	440b      	add	r3, r1
 8002282:	fbb0 f3f3 	udiv	r3, r0, r3
 8002286:	3301      	adds	r3, #1
 8002288:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800228c:	2b00      	cmp	r3, #0
 800228e:	bf0c      	ite	eq
 8002290:	2301      	moveq	r3, #1
 8002292:	2300      	movne	r3, #0
 8002294:	b2db      	uxtb	r3, r3
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <HAL_I2C_Init+0x196>
 800229a:	2301      	movs	r3, #1
 800229c:	e022      	b.n	80022e4 <HAL_I2C_Init+0x1dc>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d10e      	bne.n	80022c4 <HAL_I2C_Init+0x1bc>
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	1e58      	subs	r0, r3, #1
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6859      	ldr	r1, [r3, #4]
 80022ae:	460b      	mov	r3, r1
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	440b      	add	r3, r1
 80022b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80022b8:	3301      	adds	r3, #1
 80022ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022c2:	e00f      	b.n	80022e4 <HAL_I2C_Init+0x1dc>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	1e58      	subs	r0, r3, #1
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6859      	ldr	r1, [r3, #4]
 80022cc:	460b      	mov	r3, r1
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	440b      	add	r3, r1
 80022d2:	0099      	lsls	r1, r3, #2
 80022d4:	440b      	add	r3, r1
 80022d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80022da:	3301      	adds	r3, #1
 80022dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80022e4:	6879      	ldr	r1, [r7, #4]
 80022e6:	6809      	ldr	r1, [r1, #0]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	69da      	ldr	r2, [r3, #28]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	431a      	orrs	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	430a      	orrs	r2, r1
 8002306:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002312:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002316:	687a      	ldr	r2, [r7, #4]
 8002318:	6911      	ldr	r1, [r2, #16]
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	68d2      	ldr	r2, [r2, #12]
 800231e:	4311      	orrs	r1, r2
 8002320:	687a      	ldr	r2, [r7, #4]
 8002322:	6812      	ldr	r2, [r2, #0]
 8002324:	430b      	orrs	r3, r1
 8002326:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	695a      	ldr	r2, [r3, #20]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	431a      	orrs	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	430a      	orrs	r2, r1
 8002342:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f042 0201 	orr.w	r2, r2, #1
 8002352:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2220      	movs	r2, #32
 800235e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3710      	adds	r7, #16
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	000186a0 	.word	0x000186a0
 8002380:	001e847f 	.word	0x001e847f
 8002384:	003d08ff 	.word	0x003d08ff
 8002388:	431bde83 	.word	0x431bde83
 800238c:	10624dd3 	.word	0x10624dd3

08002390 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002392:	b08b      	sub	sp, #44	; 0x2c
 8002394:	af06      	add	r7, sp, #24
 8002396:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d101      	bne.n	80023a2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e0c4      	b.n	800252c <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d106      	bne.n	80023bc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f7fe fde2 	bl	8000f80 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2203      	movs	r2, #3
 80023c0:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f001 fe7b 	bl	80040c4 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023ce:	2300      	movs	r3, #0
 80023d0:	73fb      	strb	r3, [r7, #15]
 80023d2:	e040      	b.n	8002456 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80023d4:	7bfb      	ldrb	r3, [r7, #15]
 80023d6:	6879      	ldr	r1, [r7, #4]
 80023d8:	1c5a      	adds	r2, r3, #1
 80023da:	4613      	mov	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	4413      	add	r3, r2
 80023e0:	00db      	lsls	r3, r3, #3
 80023e2:	440b      	add	r3, r1
 80023e4:	3301      	adds	r3, #1
 80023e6:	2201      	movs	r2, #1
 80023e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80023ea:	7bfb      	ldrb	r3, [r7, #15]
 80023ec:	6879      	ldr	r1, [r7, #4]
 80023ee:	1c5a      	adds	r2, r3, #1
 80023f0:	4613      	mov	r3, r2
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	4413      	add	r3, r2
 80023f6:	00db      	lsls	r3, r3, #3
 80023f8:	440b      	add	r3, r1
 80023fa:	7bfa      	ldrb	r2, [r7, #15]
 80023fc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80023fe:	7bfb      	ldrb	r3, [r7, #15]
 8002400:	6879      	ldr	r1, [r7, #4]
 8002402:	1c5a      	adds	r2, r3, #1
 8002404:	4613      	mov	r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	4413      	add	r3, r2
 800240a:	00db      	lsls	r3, r3, #3
 800240c:	440b      	add	r3, r1
 800240e:	3303      	adds	r3, #3
 8002410:	2200      	movs	r2, #0
 8002412:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002414:	7bfa      	ldrb	r2, [r7, #15]
 8002416:	6879      	ldr	r1, [r7, #4]
 8002418:	4613      	mov	r3, r2
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	4413      	add	r3, r2
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	440b      	add	r3, r1
 8002422:	3338      	adds	r3, #56	; 0x38
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002428:	7bfa      	ldrb	r2, [r7, #15]
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	4613      	mov	r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	4413      	add	r3, r2
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	440b      	add	r3, r1
 8002436:	333c      	adds	r3, #60	; 0x3c
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800243c:	7bfa      	ldrb	r2, [r7, #15]
 800243e:	6879      	ldr	r1, [r7, #4]
 8002440:	4613      	mov	r3, r2
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	4413      	add	r3, r2
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	440b      	add	r3, r1
 800244a:	3340      	adds	r3, #64	; 0x40
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002450:	7bfb      	ldrb	r3, [r7, #15]
 8002452:	3301      	adds	r3, #1
 8002454:	73fb      	strb	r3, [r7, #15]
 8002456:	7bfa      	ldrb	r2, [r7, #15]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	429a      	cmp	r2, r3
 800245e:	d3b9      	bcc.n	80023d4 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002460:	2300      	movs	r3, #0
 8002462:	73fb      	strb	r3, [r7, #15]
 8002464:	e044      	b.n	80024f0 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002466:	7bfa      	ldrb	r2, [r7, #15]
 8002468:	6879      	ldr	r1, [r7, #4]
 800246a:	4613      	mov	r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	4413      	add	r3, r2
 8002470:	00db      	lsls	r3, r3, #3
 8002472:	440b      	add	r3, r1
 8002474:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002478:	2200      	movs	r2, #0
 800247a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800247c:	7bfa      	ldrb	r2, [r7, #15]
 800247e:	6879      	ldr	r1, [r7, #4]
 8002480:	4613      	mov	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	4413      	add	r3, r2
 8002486:	00db      	lsls	r3, r3, #3
 8002488:	440b      	add	r3, r1
 800248a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800248e:	7bfa      	ldrb	r2, [r7, #15]
 8002490:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002492:	7bfa      	ldrb	r2, [r7, #15]
 8002494:	6879      	ldr	r1, [r7, #4]
 8002496:	4613      	mov	r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	4413      	add	r3, r2
 800249c:	00db      	lsls	r3, r3, #3
 800249e:	440b      	add	r3, r1
 80024a0:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80024a4:	2200      	movs	r2, #0
 80024a6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80024a8:	7bfa      	ldrb	r2, [r7, #15]
 80024aa:	6879      	ldr	r1, [r7, #4]
 80024ac:	4613      	mov	r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	4413      	add	r3, r2
 80024b2:	00db      	lsls	r3, r3, #3
 80024b4:	440b      	add	r3, r1
 80024b6:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80024ba:	2200      	movs	r2, #0
 80024bc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80024be:	7bfa      	ldrb	r2, [r7, #15]
 80024c0:	6879      	ldr	r1, [r7, #4]
 80024c2:	4613      	mov	r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	4413      	add	r3, r2
 80024c8:	00db      	lsls	r3, r3, #3
 80024ca:	440b      	add	r3, r1
 80024cc:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80024d0:	2200      	movs	r2, #0
 80024d2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80024d4:	7bfa      	ldrb	r2, [r7, #15]
 80024d6:	6879      	ldr	r1, [r7, #4]
 80024d8:	4613      	mov	r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	4413      	add	r3, r2
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	440b      	add	r3, r1
 80024e2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80024e6:	2200      	movs	r2, #0
 80024e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024ea:	7bfb      	ldrb	r3, [r7, #15]
 80024ec:	3301      	adds	r3, #1
 80024ee:	73fb      	strb	r3, [r7, #15]
 80024f0:	7bfa      	ldrb	r2, [r7, #15]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d3b5      	bcc.n	8002466 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	603b      	str	r3, [r7, #0]
 8002500:	687e      	ldr	r6, [r7, #4]
 8002502:	466d      	mov	r5, sp
 8002504:	f106 0410 	add.w	r4, r6, #16
 8002508:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800250a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800250c:	6823      	ldr	r3, [r4, #0]
 800250e:	602b      	str	r3, [r5, #0]
 8002510:	1d33      	adds	r3, r6, #4
 8002512:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002514:	6838      	ldr	r0, [r7, #0]
 8002516:	f001 fdef 	bl	80040f8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2201      	movs	r2, #1
 8002526:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	3714      	adds	r7, #20
 8002530:	46bd      	mov	sp, r7
 8002532:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002534 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b088      	sub	sp, #32
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d101      	bne.n	8002546 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e31d      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002546:	4b94      	ldr	r3, [pc, #592]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	f003 030c 	and.w	r3, r3, #12
 800254e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002550:	4b91      	ldr	r3, [pc, #580]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002558:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0301 	and.w	r3, r3, #1
 8002562:	2b00      	cmp	r3, #0
 8002564:	d07b      	beq.n	800265e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	2b08      	cmp	r3, #8
 800256a:	d006      	beq.n	800257a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	2b0c      	cmp	r3, #12
 8002570:	d10f      	bne.n	8002592 <HAL_RCC_OscConfig+0x5e>
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002578:	d10b      	bne.n	8002592 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800257a:	4b87      	ldr	r3, [pc, #540]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d06a      	beq.n	800265c <HAL_RCC_OscConfig+0x128>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d166      	bne.n	800265c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e2f7      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b01      	cmp	r3, #1
 8002598:	d106      	bne.n	80025a8 <HAL_RCC_OscConfig+0x74>
 800259a:	4b7f      	ldr	r3, [pc, #508]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a7e      	ldr	r2, [pc, #504]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80025a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a4:	6013      	str	r3, [r2, #0]
 80025a6:	e02d      	b.n	8002604 <HAL_RCC_OscConfig+0xd0>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d10c      	bne.n	80025ca <HAL_RCC_OscConfig+0x96>
 80025b0:	4b79      	ldr	r3, [pc, #484]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a78      	ldr	r2, [pc, #480]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80025b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025ba:	6013      	str	r3, [r2, #0]
 80025bc:	4b76      	ldr	r3, [pc, #472]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a75      	ldr	r2, [pc, #468]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80025c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025c6:	6013      	str	r3, [r2, #0]
 80025c8:	e01c      	b.n	8002604 <HAL_RCC_OscConfig+0xd0>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	2b05      	cmp	r3, #5
 80025d0:	d10c      	bne.n	80025ec <HAL_RCC_OscConfig+0xb8>
 80025d2:	4b71      	ldr	r3, [pc, #452]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a70      	ldr	r2, [pc, #448]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80025d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	4b6e      	ldr	r3, [pc, #440]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a6d      	ldr	r2, [pc, #436]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80025e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025e8:	6013      	str	r3, [r2, #0]
 80025ea:	e00b      	b.n	8002604 <HAL_RCC_OscConfig+0xd0>
 80025ec:	4b6a      	ldr	r3, [pc, #424]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a69      	ldr	r2, [pc, #420]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80025f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025f6:	6013      	str	r3, [r2, #0]
 80025f8:	4b67      	ldr	r3, [pc, #412]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a66      	ldr	r2, [pc, #408]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80025fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002602:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d013      	beq.n	8002634 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260c:	f7ff fab4 	bl	8001b78 <HAL_GetTick>
 8002610:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002612:	e008      	b.n	8002626 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002614:	f7ff fab0 	bl	8001b78 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b64      	cmp	r3, #100	; 0x64
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e2ad      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002626:	4b5c      	ldr	r3, [pc, #368]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800262e:	2b00      	cmp	r3, #0
 8002630:	d0f0      	beq.n	8002614 <HAL_RCC_OscConfig+0xe0>
 8002632:	e014      	b.n	800265e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002634:	f7ff faa0 	bl	8001b78 <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800263a:	e008      	b.n	800264e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800263c:	f7ff fa9c 	bl	8001b78 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b64      	cmp	r3, #100	; 0x64
 8002648:	d901      	bls.n	800264e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e299      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800264e:	4b52      	ldr	r3, [pc, #328]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1f0      	bne.n	800263c <HAL_RCC_OscConfig+0x108>
 800265a:	e000      	b.n	800265e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800265c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0302 	and.w	r3, r3, #2
 8002666:	2b00      	cmp	r3, #0
 8002668:	d05a      	beq.n	8002720 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	2b04      	cmp	r3, #4
 800266e:	d005      	beq.n	800267c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	2b0c      	cmp	r3, #12
 8002674:	d119      	bne.n	80026aa <HAL_RCC_OscConfig+0x176>
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d116      	bne.n	80026aa <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800267c:	4b46      	ldr	r3, [pc, #280]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0302 	and.w	r3, r3, #2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d005      	beq.n	8002694 <HAL_RCC_OscConfig+0x160>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d001      	beq.n	8002694 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e276      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002694:	4b40      	ldr	r3, [pc, #256]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	691b      	ldr	r3, [r3, #16]
 80026a0:	021b      	lsls	r3, r3, #8
 80026a2:	493d      	ldr	r1, [pc, #244]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80026a4:	4313      	orrs	r3, r2
 80026a6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026a8:	e03a      	b.n	8002720 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d020      	beq.n	80026f4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026b2:	4b3a      	ldr	r3, [pc, #232]	; (800279c <HAL_RCC_OscConfig+0x268>)
 80026b4:	2201      	movs	r2, #1
 80026b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b8:	f7ff fa5e 	bl	8001b78 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026c0:	f7ff fa5a 	bl	8001b78 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e257      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026d2:	4b31      	ldr	r3, [pc, #196]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d0f0      	beq.n	80026c0 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026de:	4b2e      	ldr	r3, [pc, #184]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	021b      	lsls	r3, r3, #8
 80026ec:	492a      	ldr	r1, [pc, #168]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	604b      	str	r3, [r1, #4]
 80026f2:	e015      	b.n	8002720 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026f4:	4b29      	ldr	r3, [pc, #164]	; (800279c <HAL_RCC_OscConfig+0x268>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026fa:	f7ff fa3d 	bl	8001b78 <HAL_GetTick>
 80026fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002700:	e008      	b.n	8002714 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002702:	f7ff fa39 	bl	8001b78 <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d901      	bls.n	8002714 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e236      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002714:	4b20      	ldr	r3, [pc, #128]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1f0      	bne.n	8002702 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0310 	and.w	r3, r3, #16
 8002728:	2b00      	cmp	r3, #0
 800272a:	f000 80b8 	beq.w	800289e <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d170      	bne.n	8002816 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002734:	4b18      	ldr	r3, [pc, #96]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800273c:	2b00      	cmp	r3, #0
 800273e:	d005      	beq.n	800274c <HAL_RCC_OscConfig+0x218>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e21a      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a1a      	ldr	r2, [r3, #32]
 8002750:	4b11      	ldr	r3, [pc, #68]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002758:	429a      	cmp	r2, r3
 800275a:	d921      	bls.n	80027a0 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	4618      	mov	r0, r3
 8002762:	f000 fc6b 	bl	800303c <RCC_SetFlashLatencyFromMSIRange>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e208      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002770:	4b09      	ldr	r3, [pc, #36]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	4906      	ldr	r1, [pc, #24]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 800277e:	4313      	orrs	r3, r2
 8002780:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002782:	4b05      	ldr	r3, [pc, #20]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	061b      	lsls	r3, r3, #24
 8002790:	4901      	ldr	r1, [pc, #4]	; (8002798 <HAL_RCC_OscConfig+0x264>)
 8002792:	4313      	orrs	r3, r2
 8002794:	604b      	str	r3, [r1, #4]
 8002796:	e020      	b.n	80027da <HAL_RCC_OscConfig+0x2a6>
 8002798:	40023800 	.word	0x40023800
 800279c:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80027a0:	4b99      	ldr	r3, [pc, #612]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a1b      	ldr	r3, [r3, #32]
 80027ac:	4996      	ldr	r1, [pc, #600]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027b2:	4b95      	ldr	r3, [pc, #596]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	061b      	lsls	r3, r3, #24
 80027c0:	4991      	ldr	r1, [pc, #580]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a1b      	ldr	r3, [r3, #32]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f000 fc36 	bl	800303c <RCC_SetFlashLatencyFromMSIRange>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e1d3      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	0b5b      	lsrs	r3, r3, #13
 80027e0:	3301      	adds	r3, #1
 80027e2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80027e6:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80027ea:	4a87      	ldr	r2, [pc, #540]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80027ec:	6892      	ldr	r2, [r2, #8]
 80027ee:	0912      	lsrs	r2, r2, #4
 80027f0:	f002 020f 	and.w	r2, r2, #15
 80027f4:	4985      	ldr	r1, [pc, #532]	; (8002a0c <HAL_RCC_OscConfig+0x4d8>)
 80027f6:	5c8a      	ldrb	r2, [r1, r2]
 80027f8:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80027fa:	4a85      	ldr	r2, [pc, #532]	; (8002a10 <HAL_RCC_OscConfig+0x4dc>)
 80027fc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80027fe:	4b85      	ldr	r3, [pc, #532]	; (8002a14 <HAL_RCC_OscConfig+0x4e0>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4618      	mov	r0, r3
 8002804:	f7fe fbda 	bl	8000fbc <HAL_InitTick>
 8002808:	4603      	mov	r3, r0
 800280a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800280c:	7bfb      	ldrb	r3, [r7, #15]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d045      	beq.n	800289e <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002812:	7bfb      	ldrb	r3, [r7, #15]
 8002814:	e1b5      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d029      	beq.n	8002872 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800281e:	4b7e      	ldr	r3, [pc, #504]	; (8002a18 <HAL_RCC_OscConfig+0x4e4>)
 8002820:	2201      	movs	r2, #1
 8002822:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002824:	f7ff f9a8 	bl	8001b78 <HAL_GetTick>
 8002828:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800282a:	e008      	b.n	800283e <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800282c:	f7ff f9a4 	bl	8001b78 <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e1a1      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800283e:	4b72      	ldr	r3, [pc, #456]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002846:	2b00      	cmp	r3, #0
 8002848:	d0f0      	beq.n	800282c <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800284a:	4b6f      	ldr	r3, [pc, #444]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6a1b      	ldr	r3, [r3, #32]
 8002856:	496c      	ldr	r1, [pc, #432]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 8002858:	4313      	orrs	r3, r2
 800285a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800285c:	4b6a      	ldr	r3, [pc, #424]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	69db      	ldr	r3, [r3, #28]
 8002868:	061b      	lsls	r3, r3, #24
 800286a:	4967      	ldr	r1, [pc, #412]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 800286c:	4313      	orrs	r3, r2
 800286e:	604b      	str	r3, [r1, #4]
 8002870:	e015      	b.n	800289e <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002872:	4b69      	ldr	r3, [pc, #420]	; (8002a18 <HAL_RCC_OscConfig+0x4e4>)
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002878:	f7ff f97e 	bl	8001b78 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002880:	f7ff f97a 	bl	8001b78 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e177      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002892:	4b5d      	ldr	r3, [pc, #372]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f0      	bne.n	8002880 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0308 	and.w	r3, r3, #8
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d030      	beq.n	800290c <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d016      	beq.n	80028e0 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028b2:	4b5a      	ldr	r3, [pc, #360]	; (8002a1c <HAL_RCC_OscConfig+0x4e8>)
 80028b4:	2201      	movs	r2, #1
 80028b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b8:	f7ff f95e 	bl	8001b78 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028c0:	f7ff f95a 	bl	8001b78 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e157      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028d2:	4b4d      	ldr	r3, [pc, #308]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80028d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d0f0      	beq.n	80028c0 <HAL_RCC_OscConfig+0x38c>
 80028de:	e015      	b.n	800290c <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028e0:	4b4e      	ldr	r3, [pc, #312]	; (8002a1c <HAL_RCC_OscConfig+0x4e8>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028e6:	f7ff f947 	bl	8001b78 <HAL_GetTick>
 80028ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028ec:	e008      	b.n	8002900 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028ee:	f7ff f943 	bl	8001b78 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e140      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002900:	4b41      	ldr	r3, [pc, #260]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 8002902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1f0      	bne.n	80028ee <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b00      	cmp	r3, #0
 8002916:	f000 80b5 	beq.w	8002a84 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 800291a:	2300      	movs	r3, #0
 800291c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800291e:	4b3a      	ldr	r3, [pc, #232]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 8002920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10d      	bne.n	8002946 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800292a:	4b37      	ldr	r3, [pc, #220]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 800292c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292e:	4a36      	ldr	r2, [pc, #216]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 8002930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002934:	6253      	str	r3, [r2, #36]	; 0x24
 8002936:	4b34      	ldr	r3, [pc, #208]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 8002938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800293e:	60bb      	str	r3, [r7, #8]
 8002940:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002942:	2301      	movs	r3, #1
 8002944:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002946:	4b36      	ldr	r3, [pc, #216]	; (8002a20 <HAL_RCC_OscConfig+0x4ec>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800294e:	2b00      	cmp	r3, #0
 8002950:	d118      	bne.n	8002984 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002952:	4b33      	ldr	r3, [pc, #204]	; (8002a20 <HAL_RCC_OscConfig+0x4ec>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a32      	ldr	r2, [pc, #200]	; (8002a20 <HAL_RCC_OscConfig+0x4ec>)
 8002958:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800295c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800295e:	f7ff f90b 	bl	8001b78 <HAL_GetTick>
 8002962:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002964:	e008      	b.n	8002978 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002966:	f7ff f907 	bl	8001b78 <HAL_GetTick>
 800296a:	4602      	mov	r2, r0
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	2b64      	cmp	r3, #100	; 0x64
 8002972:	d901      	bls.n	8002978 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e104      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002978:	4b29      	ldr	r3, [pc, #164]	; (8002a20 <HAL_RCC_OscConfig+0x4ec>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002980:	2b00      	cmp	r3, #0
 8002982:	d0f0      	beq.n	8002966 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d106      	bne.n	800299a <HAL_RCC_OscConfig+0x466>
 800298c:	4b1e      	ldr	r3, [pc, #120]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 800298e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002990:	4a1d      	ldr	r2, [pc, #116]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 8002992:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002996:	6353      	str	r3, [r2, #52]	; 0x34
 8002998:	e02d      	b.n	80029f6 <HAL_RCC_OscConfig+0x4c2>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d10c      	bne.n	80029bc <HAL_RCC_OscConfig+0x488>
 80029a2:	4b19      	ldr	r3, [pc, #100]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80029a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029a6:	4a18      	ldr	r2, [pc, #96]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80029a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029ac:	6353      	str	r3, [r2, #52]	; 0x34
 80029ae:	4b16      	ldr	r3, [pc, #88]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80029b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029b2:	4a15      	ldr	r2, [pc, #84]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80029b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80029b8:	6353      	str	r3, [r2, #52]	; 0x34
 80029ba:	e01c      	b.n	80029f6 <HAL_RCC_OscConfig+0x4c2>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	2b05      	cmp	r3, #5
 80029c2:	d10c      	bne.n	80029de <HAL_RCC_OscConfig+0x4aa>
 80029c4:	4b10      	ldr	r3, [pc, #64]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80029c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c8:	4a0f      	ldr	r2, [pc, #60]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80029ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029ce:	6353      	str	r3, [r2, #52]	; 0x34
 80029d0:	4b0d      	ldr	r3, [pc, #52]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80029d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029d4:	4a0c      	ldr	r2, [pc, #48]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80029d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029da:	6353      	str	r3, [r2, #52]	; 0x34
 80029dc:	e00b      	b.n	80029f6 <HAL_RCC_OscConfig+0x4c2>
 80029de:	4b0a      	ldr	r3, [pc, #40]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80029e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029e2:	4a09      	ldr	r2, [pc, #36]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80029e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029e8:	6353      	str	r3, [r2, #52]	; 0x34
 80029ea:	4b07      	ldr	r3, [pc, #28]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80029ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029ee:	4a06      	ldr	r2, [pc, #24]	; (8002a08 <HAL_RCC_OscConfig+0x4d4>)
 80029f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80029f4:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d024      	beq.n	8002a48 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029fe:	f7ff f8bb 	bl	8001b78 <HAL_GetTick>
 8002a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a04:	e019      	b.n	8002a3a <HAL_RCC_OscConfig+0x506>
 8002a06:	bf00      	nop
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	08007d54 	.word	0x08007d54
 8002a10:	20000000 	.word	0x20000000
 8002a14:	20000004 	.word	0x20000004
 8002a18:	42470020 	.word	0x42470020
 8002a1c:	42470680 	.word	0x42470680
 8002a20:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a24:	f7ff f8a8 	bl	8001b78 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e0a3      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a3a:	4b54      	ldr	r3, [pc, #336]	; (8002b8c <HAL_RCC_OscConfig+0x658>)
 8002a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d0ee      	beq.n	8002a24 <HAL_RCC_OscConfig+0x4f0>
 8002a46:	e014      	b.n	8002a72 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a48:	f7ff f896 	bl	8001b78 <HAL_GetTick>
 8002a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a4e:	e00a      	b.n	8002a66 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a50:	f7ff f892 	bl	8001b78 <HAL_GetTick>
 8002a54:	4602      	mov	r2, r0
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e08d      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a66:	4b49      	ldr	r3, [pc, #292]	; (8002b8c <HAL_RCC_OscConfig+0x658>)
 8002a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1ee      	bne.n	8002a50 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a72:	7ffb      	ldrb	r3, [r7, #31]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d105      	bne.n	8002a84 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a78:	4b44      	ldr	r3, [pc, #272]	; (8002b8c <HAL_RCC_OscConfig+0x658>)
 8002a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7c:	4a43      	ldr	r2, [pc, #268]	; (8002b8c <HAL_RCC_OscConfig+0x658>)
 8002a7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a82:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d079      	beq.n	8002b80 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a8c:	69bb      	ldr	r3, [r7, #24]
 8002a8e:	2b0c      	cmp	r3, #12
 8002a90:	d056      	beq.n	8002b40 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d13b      	bne.n	8002b12 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a9a:	4b3d      	ldr	r3, [pc, #244]	; (8002b90 <HAL_RCC_OscConfig+0x65c>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa0:	f7ff f86a 	bl	8001b78 <HAL_GetTick>
 8002aa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002aa6:	e008      	b.n	8002aba <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aa8:	f7ff f866 	bl	8001b78 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d901      	bls.n	8002aba <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e063      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002aba:	4b34      	ldr	r3, [pc, #208]	; (8002b8c <HAL_RCC_OscConfig+0x658>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d1f0      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ac6:	4b31      	ldr	r3, [pc, #196]	; (8002b8c <HAL_RCC_OscConfig+0x658>)
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad6:	4319      	orrs	r1, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002adc:	430b      	orrs	r3, r1
 8002ade:	492b      	ldr	r1, [pc, #172]	; (8002b8c <HAL_RCC_OscConfig+0x658>)
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ae4:	4b2a      	ldr	r3, [pc, #168]	; (8002b90 <HAL_RCC_OscConfig+0x65c>)
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aea:	f7ff f845 	bl	8001b78 <HAL_GetTick>
 8002aee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002af0:	e008      	b.n	8002b04 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002af2:	f7ff f841 	bl	8001b78 <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	2b02      	cmp	r3, #2
 8002afe:	d901      	bls.n	8002b04 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e03e      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b04:	4b21      	ldr	r3, [pc, #132]	; (8002b8c <HAL_RCC_OscConfig+0x658>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d0f0      	beq.n	8002af2 <HAL_RCC_OscConfig+0x5be>
 8002b10:	e036      	b.n	8002b80 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b12:	4b1f      	ldr	r3, [pc, #124]	; (8002b90 <HAL_RCC_OscConfig+0x65c>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b18:	f7ff f82e 	bl	8001b78 <HAL_GetTick>
 8002b1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b1e:	e008      	b.n	8002b32 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b20:	f7ff f82a 	bl	8001b78 <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e027      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b32:	4b16      	ldr	r3, [pc, #88]	; (8002b8c <HAL_RCC_OscConfig+0x658>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1f0      	bne.n	8002b20 <HAL_RCC_OscConfig+0x5ec>
 8002b3e:	e01f      	b.n	8002b80 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d101      	bne.n	8002b4c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e01a      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b4c:	4b0f      	ldr	r3, [pc, #60]	; (8002b8c <HAL_RCC_OscConfig+0x658>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d10d      	bne.n	8002b7c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d106      	bne.n	8002b7c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d001      	beq.n	8002b80 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e000      	b.n	8002b82 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002b80:	2300      	movs	r3, #0
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3720      	adds	r7, #32
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	40023800 	.word	0x40023800
 8002b90:	42470060 	.word	0x42470060

08002b94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d101      	bne.n	8002ba8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	e11a      	b.n	8002dde <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ba8:	4b8f      	ldr	r3, [pc, #572]	; (8002de8 <HAL_RCC_ClockConfig+0x254>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0301 	and.w	r3, r3, #1
 8002bb0:	683a      	ldr	r2, [r7, #0]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d919      	bls.n	8002bea <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d105      	bne.n	8002bc8 <HAL_RCC_ClockConfig+0x34>
 8002bbc:	4b8a      	ldr	r3, [pc, #552]	; (8002de8 <HAL_RCC_ClockConfig+0x254>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a89      	ldr	r2, [pc, #548]	; (8002de8 <HAL_RCC_ClockConfig+0x254>)
 8002bc2:	f043 0304 	orr.w	r3, r3, #4
 8002bc6:	6013      	str	r3, [r2, #0]
 8002bc8:	4b87      	ldr	r3, [pc, #540]	; (8002de8 <HAL_RCC_ClockConfig+0x254>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f023 0201 	bic.w	r2, r3, #1
 8002bd0:	4985      	ldr	r1, [pc, #532]	; (8002de8 <HAL_RCC_ClockConfig+0x254>)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bd8:	4b83      	ldr	r3, [pc, #524]	; (8002de8 <HAL_RCC_ClockConfig+0x254>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0301 	and.w	r3, r3, #1
 8002be0:	683a      	ldr	r2, [r7, #0]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d001      	beq.n	8002bea <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e0f9      	b.n	8002dde <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d008      	beq.n	8002c08 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bf6:	4b7d      	ldr	r3, [pc, #500]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	497a      	ldr	r1, [pc, #488]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002c04:	4313      	orrs	r3, r2
 8002c06:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	f000 808e 	beq.w	8002d32 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d107      	bne.n	8002c2e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c1e:	4b73      	ldr	r3, [pc, #460]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d121      	bne.n	8002c6e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e0d7      	b.n	8002dde <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	2b03      	cmp	r3, #3
 8002c34:	d107      	bne.n	8002c46 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c36:	4b6d      	ldr	r3, [pc, #436]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d115      	bne.n	8002c6e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e0cb      	b.n	8002dde <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d107      	bne.n	8002c5e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c4e:	4b67      	ldr	r3, [pc, #412]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d109      	bne.n	8002c6e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e0bf      	b.n	8002dde <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c5e:	4b63      	ldr	r3, [pc, #396]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e0b7      	b.n	8002dde <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c6e:	4b5f      	ldr	r3, [pc, #380]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f023 0203 	bic.w	r2, r3, #3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	495c      	ldr	r1, [pc, #368]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c80:	f7fe ff7a 	bl	8001b78 <HAL_GetTick>
 8002c84:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d112      	bne.n	8002cb4 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c8e:	e00a      	b.n	8002ca6 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c90:	f7fe ff72 	bl	8001b78 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e09b      	b.n	8002dde <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ca6:	4b51      	ldr	r3, [pc, #324]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	f003 030c 	and.w	r3, r3, #12
 8002cae:	2b08      	cmp	r3, #8
 8002cb0:	d1ee      	bne.n	8002c90 <HAL_RCC_ClockConfig+0xfc>
 8002cb2:	e03e      	b.n	8002d32 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2b03      	cmp	r3, #3
 8002cba:	d112      	bne.n	8002ce2 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cbc:	e00a      	b.n	8002cd4 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cbe:	f7fe ff5b 	bl	8001b78 <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e084      	b.n	8002dde <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002cd4:	4b45      	ldr	r3, [pc, #276]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f003 030c 	and.w	r3, r3, #12
 8002cdc:	2b0c      	cmp	r3, #12
 8002cde:	d1ee      	bne.n	8002cbe <HAL_RCC_ClockConfig+0x12a>
 8002ce0:	e027      	b.n	8002d32 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d11d      	bne.n	8002d26 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cea:	e00a      	b.n	8002d02 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cec:	f7fe ff44 	bl	8001b78 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e06d      	b.n	8002dde <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d02:	4b3a      	ldr	r3, [pc, #232]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002d04:	689b      	ldr	r3, [r3, #8]
 8002d06:	f003 030c 	and.w	r3, r3, #12
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	d1ee      	bne.n	8002cec <HAL_RCC_ClockConfig+0x158>
 8002d0e:	e010      	b.n	8002d32 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d10:	f7fe ff32 	bl	8001b78 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e05b      	b.n	8002dde <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002d26:	4b31      	ldr	r3, [pc, #196]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f003 030c 	and.w	r3, r3, #12
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d1ee      	bne.n	8002d10 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d32:	4b2d      	ldr	r3, [pc, #180]	; (8002de8 <HAL_RCC_ClockConfig+0x254>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d219      	bcs.n	8002d74 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d105      	bne.n	8002d52 <HAL_RCC_ClockConfig+0x1be>
 8002d46:	4b28      	ldr	r3, [pc, #160]	; (8002de8 <HAL_RCC_ClockConfig+0x254>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a27      	ldr	r2, [pc, #156]	; (8002de8 <HAL_RCC_ClockConfig+0x254>)
 8002d4c:	f043 0304 	orr.w	r3, r3, #4
 8002d50:	6013      	str	r3, [r2, #0]
 8002d52:	4b25      	ldr	r3, [pc, #148]	; (8002de8 <HAL_RCC_ClockConfig+0x254>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f023 0201 	bic.w	r2, r3, #1
 8002d5a:	4923      	ldr	r1, [pc, #140]	; (8002de8 <HAL_RCC_ClockConfig+0x254>)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d62:	4b21      	ldr	r3, [pc, #132]	; (8002de8 <HAL_RCC_ClockConfig+0x254>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0301 	and.w	r3, r3, #1
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d001      	beq.n	8002d74 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e034      	b.n	8002dde <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f003 0304 	and.w	r3, r3, #4
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d008      	beq.n	8002d92 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d80:	4b1a      	ldr	r3, [pc, #104]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	4917      	ldr	r1, [pc, #92]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0308 	and.w	r3, r3, #8
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d009      	beq.n	8002db2 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d9e:	4b13      	ldr	r3, [pc, #76]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	490f      	ldr	r1, [pc, #60]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002db2:	f000 f823 	bl	8002dfc <HAL_RCC_GetSysClockFreq>
 8002db6:	4602      	mov	r2, r0
 8002db8:	4b0c      	ldr	r3, [pc, #48]	; (8002dec <HAL_RCC_ClockConfig+0x258>)
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	091b      	lsrs	r3, r3, #4
 8002dbe:	f003 030f 	and.w	r3, r3, #15
 8002dc2:	490b      	ldr	r1, [pc, #44]	; (8002df0 <HAL_RCC_ClockConfig+0x25c>)
 8002dc4:	5ccb      	ldrb	r3, [r1, r3]
 8002dc6:	fa22 f303 	lsr.w	r3, r2, r3
 8002dca:	4a0a      	ldr	r2, [pc, #40]	; (8002df4 <HAL_RCC_ClockConfig+0x260>)
 8002dcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002dce:	4b0a      	ldr	r3, [pc, #40]	; (8002df8 <HAL_RCC_ClockConfig+0x264>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fe f8f2 	bl	8000fbc <HAL_InitTick>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	72fb      	strb	r3, [r7, #11]

  return status;
 8002ddc:	7afb      	ldrb	r3, [r7, #11]
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3710      	adds	r7, #16
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	40023c00 	.word	0x40023c00
 8002dec:	40023800 	.word	0x40023800
 8002df0:	08007d54 	.word	0x08007d54
 8002df4:	20000000 	.word	0x20000000
 8002df8:	20000004 	.word	0x20000004

08002dfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e00:	b08e      	sub	sp, #56	; 0x38
 8002e02:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002e04:	4b58      	ldr	r3, [pc, #352]	; (8002f68 <HAL_RCC_GetSysClockFreq+0x16c>)
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e0c:	f003 030c 	and.w	r3, r3, #12
 8002e10:	2b0c      	cmp	r3, #12
 8002e12:	d00d      	beq.n	8002e30 <HAL_RCC_GetSysClockFreq+0x34>
 8002e14:	2b0c      	cmp	r3, #12
 8002e16:	f200 8092 	bhi.w	8002f3e <HAL_RCC_GetSysClockFreq+0x142>
 8002e1a:	2b04      	cmp	r3, #4
 8002e1c:	d002      	beq.n	8002e24 <HAL_RCC_GetSysClockFreq+0x28>
 8002e1e:	2b08      	cmp	r3, #8
 8002e20:	d003      	beq.n	8002e2a <HAL_RCC_GetSysClockFreq+0x2e>
 8002e22:	e08c      	b.n	8002f3e <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e24:	4b51      	ldr	r3, [pc, #324]	; (8002f6c <HAL_RCC_GetSysClockFreq+0x170>)
 8002e26:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e28:	e097      	b.n	8002f5a <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e2a:	4b51      	ldr	r3, [pc, #324]	; (8002f70 <HAL_RCC_GetSysClockFreq+0x174>)
 8002e2c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002e2e:	e094      	b.n	8002f5a <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e32:	0c9b      	lsrs	r3, r3, #18
 8002e34:	f003 020f 	and.w	r2, r3, #15
 8002e38:	4b4e      	ldr	r3, [pc, #312]	; (8002f74 <HAL_RCC_GetSysClockFreq+0x178>)
 8002e3a:	5c9b      	ldrb	r3, [r3, r2]
 8002e3c:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e40:	0d9b      	lsrs	r3, r3, #22
 8002e42:	f003 0303 	and.w	r3, r3, #3
 8002e46:	3301      	adds	r3, #1
 8002e48:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e4a:	4b47      	ldr	r3, [pc, #284]	; (8002f68 <HAL_RCC_GetSysClockFreq+0x16c>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d021      	beq.n	8002e9a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e58:	2200      	movs	r2, #0
 8002e5a:	61bb      	str	r3, [r7, #24]
 8002e5c:	61fa      	str	r2, [r7, #28]
 8002e5e:	4b44      	ldr	r3, [pc, #272]	; (8002f70 <HAL_RCC_GetSysClockFreq+0x174>)
 8002e60:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002e64:	464a      	mov	r2, r9
 8002e66:	fb03 f202 	mul.w	r2, r3, r2
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	4644      	mov	r4, r8
 8002e6e:	fb04 f303 	mul.w	r3, r4, r3
 8002e72:	4413      	add	r3, r2
 8002e74:	4a3e      	ldr	r2, [pc, #248]	; (8002f70 <HAL_RCC_GetSysClockFreq+0x174>)
 8002e76:	4644      	mov	r4, r8
 8002e78:	fba4 0102 	umull	r0, r1, r4, r2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	4619      	mov	r1, r3
 8002e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e82:	2200      	movs	r2, #0
 8002e84:	613b      	str	r3, [r7, #16]
 8002e86:	617a      	str	r2, [r7, #20]
 8002e88:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002e8c:	f7fd f980 	bl	8000190 <__aeabi_uldivmod>
 8002e90:	4602      	mov	r2, r0
 8002e92:	460b      	mov	r3, r1
 8002e94:	4613      	mov	r3, r2
 8002e96:	637b      	str	r3, [r7, #52]	; 0x34
 8002e98:	e04e      	b.n	8002f38 <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	469a      	mov	sl, r3
 8002ea0:	4693      	mov	fp, r2
 8002ea2:	4652      	mov	r2, sl
 8002ea4:	465b      	mov	r3, fp
 8002ea6:	f04f 0000 	mov.w	r0, #0
 8002eaa:	f04f 0100 	mov.w	r1, #0
 8002eae:	0159      	lsls	r1, r3, #5
 8002eb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002eb4:	0150      	lsls	r0, r2, #5
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	460b      	mov	r3, r1
 8002eba:	ebb2 080a 	subs.w	r8, r2, sl
 8002ebe:	eb63 090b 	sbc.w	r9, r3, fp
 8002ec2:	f04f 0200 	mov.w	r2, #0
 8002ec6:	f04f 0300 	mov.w	r3, #0
 8002eca:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002ece:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002ed2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002ed6:	ebb2 0408 	subs.w	r4, r2, r8
 8002eda:	eb63 0509 	sbc.w	r5, r3, r9
 8002ede:	f04f 0200 	mov.w	r2, #0
 8002ee2:	f04f 0300 	mov.w	r3, #0
 8002ee6:	00eb      	lsls	r3, r5, #3
 8002ee8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002eec:	00e2      	lsls	r2, r4, #3
 8002eee:	4614      	mov	r4, r2
 8002ef0:	461d      	mov	r5, r3
 8002ef2:	eb14 030a 	adds.w	r3, r4, sl
 8002ef6:	603b      	str	r3, [r7, #0]
 8002ef8:	eb45 030b 	adc.w	r3, r5, fp
 8002efc:	607b      	str	r3, [r7, #4]
 8002efe:	f04f 0200 	mov.w	r2, #0
 8002f02:	f04f 0300 	mov.w	r3, #0
 8002f06:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f0a:	4629      	mov	r1, r5
 8002f0c:	028b      	lsls	r3, r1, #10
 8002f0e:	4620      	mov	r0, r4
 8002f10:	4629      	mov	r1, r5
 8002f12:	4604      	mov	r4, r0
 8002f14:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8002f18:	4601      	mov	r1, r0
 8002f1a:	028a      	lsls	r2, r1, #10
 8002f1c:	4610      	mov	r0, r2
 8002f1e:	4619      	mov	r1, r3
 8002f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f22:	2200      	movs	r2, #0
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	60fa      	str	r2, [r7, #12]
 8002f28:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f2c:	f7fd f930 	bl	8000190 <__aeabi_uldivmod>
 8002f30:	4602      	mov	r2, r0
 8002f32:	460b      	mov	r3, r1
 8002f34:	4613      	mov	r3, r2
 8002f36:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllvco;
 8002f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f3a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002f3c:	e00d      	b.n	8002f5a <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002f3e:	4b0a      	ldr	r3, [pc, #40]	; (8002f68 <HAL_RCC_GetSysClockFreq+0x16c>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	0b5b      	lsrs	r3, r3, #13
 8002f44:	f003 0307 	and.w	r3, r3, #7
 8002f48:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002f4a:	6a3b      	ldr	r3, [r7, #32]
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002f52:	fa02 f303 	lsl.w	r3, r2, r3
 8002f56:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002f58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3738      	adds	r7, #56	; 0x38
 8002f60:	46bd      	mov	sp, r7
 8002f62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f66:	bf00      	nop
 8002f68:	40023800 	.word	0x40023800
 8002f6c:	00f42400 	.word	0x00f42400
 8002f70:	016e3600 	.word	0x016e3600
 8002f74:	08007d48 	.word	0x08007d48

08002f78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f7c:	4b02      	ldr	r3, [pc, #8]	; (8002f88 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bc80      	pop	{r7}
 8002f86:	4770      	bx	lr
 8002f88:	20000000 	.word	0x20000000

08002f8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f90:	f7ff fff2 	bl	8002f78 <HAL_RCC_GetHCLKFreq>
 8002f94:	4602      	mov	r2, r0
 8002f96:	4b05      	ldr	r3, [pc, #20]	; (8002fac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	0a1b      	lsrs	r3, r3, #8
 8002f9c:	f003 0307 	and.w	r3, r3, #7
 8002fa0:	4903      	ldr	r1, [pc, #12]	; (8002fb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fa2:	5ccb      	ldrb	r3, [r1, r3]
 8002fa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	40023800 	.word	0x40023800
 8002fb0:	08007d64 	.word	0x08007d64

08002fb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002fb8:	f7ff ffde 	bl	8002f78 <HAL_RCC_GetHCLKFreq>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	4b05      	ldr	r3, [pc, #20]	; (8002fd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	0adb      	lsrs	r3, r3, #11
 8002fc4:	f003 0307 	and.w	r3, r3, #7
 8002fc8:	4903      	ldr	r1, [pc, #12]	; (8002fd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fca:	5ccb      	ldrb	r3, [r1, r3]
 8002fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	40023800 	.word	0x40023800
 8002fd8:	08007d64 	.word	0x08007d64

08002fdc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	220f      	movs	r2, #15
 8002fea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002fec:	4b11      	ldr	r3, [pc, #68]	; (8003034 <HAL_RCC_GetClockConfig+0x58>)
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f003 0203 	and.w	r2, r3, #3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002ff8:	4b0e      	ldr	r3, [pc, #56]	; (8003034 <HAL_RCC_GetClockConfig+0x58>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003004:	4b0b      	ldr	r3, [pc, #44]	; (8003034 <HAL_RCC_GetClockConfig+0x58>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003010:	4b08      	ldr	r3, [pc, #32]	; (8003034 <HAL_RCC_GetClockConfig+0x58>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	08db      	lsrs	r3, r3, #3
 8003016:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800301e:	4b06      	ldr	r3, [pc, #24]	; (8003038 <HAL_RCC_GetClockConfig+0x5c>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0201 	and.w	r2, r3, #1
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	601a      	str	r2, [r3, #0]
}
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	bc80      	pop	{r7}
 8003032:	4770      	bx	lr
 8003034:	40023800 	.word	0x40023800
 8003038:	40023c00 	.word	0x40023c00

0800303c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 800303c:	b480      	push	{r7}
 800303e:	b087      	sub	sp, #28
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003044:	2300      	movs	r3, #0
 8003046:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003048:	4b29      	ldr	r3, [pc, #164]	; (80030f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d12c      	bne.n	80030ae <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003054:	4b26      	ldr	r3, [pc, #152]	; (80030f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003058:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d005      	beq.n	800306c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003060:	4b24      	ldr	r3, [pc, #144]	; (80030f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003068:	617b      	str	r3, [r7, #20]
 800306a:	e016      	b.n	800309a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800306c:	4b20      	ldr	r3, [pc, #128]	; (80030f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800306e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003070:	4a1f      	ldr	r2, [pc, #124]	; (80030f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003072:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003076:	6253      	str	r3, [r2, #36]	; 0x24
 8003078:	4b1d      	ldr	r3, [pc, #116]	; (80030f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800307a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800307c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003080:	60fb      	str	r3, [r7, #12]
 8003082:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003084:	4b1b      	ldr	r3, [pc, #108]	; (80030f4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800308c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800308e:	4b18      	ldr	r3, [pc, #96]	; (80030f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003092:	4a17      	ldr	r2, [pc, #92]	; (80030f0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003094:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003098:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80030a0:	d105      	bne.n	80030ae <RCC_SetFlashLatencyFromMSIRange+0x72>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80030a8:	d101      	bne.n	80030ae <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80030aa:	2301      	movs	r3, #1
 80030ac:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d105      	bne.n	80030c0 <RCC_SetFlashLatencyFromMSIRange+0x84>
 80030b4:	4b10      	ldr	r3, [pc, #64]	; (80030f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a0f      	ldr	r2, [pc, #60]	; (80030f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80030ba:	f043 0304 	orr.w	r3, r3, #4
 80030be:	6013      	str	r3, [r2, #0]
 80030c0:	4b0d      	ldr	r3, [pc, #52]	; (80030f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f023 0201 	bic.w	r2, r3, #1
 80030c8:	490b      	ldr	r1, [pc, #44]	; (80030f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	4313      	orrs	r3, r2
 80030ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80030d0:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0301 	and.w	r3, r3, #1
 80030d8:	693a      	ldr	r2, [r7, #16]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d001      	beq.n	80030e2 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
 80030e0:	e000      	b.n	80030e4 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	371c      	adds	r7, #28
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bc80      	pop	{r7}
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	40023800 	.word	0x40023800
 80030f4:	40007000 	.word	0x40007000
 80030f8:	40023c00 	.word	0x40023c00

080030fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e07b      	b.n	8003206 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003112:	2b00      	cmp	r3, #0
 8003114:	d108      	bne.n	8003128 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800311e:	d009      	beq.n	8003134 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	61da      	str	r2, [r3, #28]
 8003126:	e005      	b.n	8003134 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d106      	bne.n	8003154 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f7fd fe5c 	bl	8000e0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2202      	movs	r2, #2
 8003158:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800316a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800317c:	431a      	orrs	r2, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	68db      	ldr	r3, [r3, #12]
 8003182:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003186:	431a      	orrs	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	691b      	ldr	r3, [r3, #16]
 800318c:	f003 0302 	and.w	r3, r3, #2
 8003190:	431a      	orrs	r2, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	f003 0301 	and.w	r3, r3, #1
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	699b      	ldr	r3, [r3, #24]
 80031a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031a4:	431a      	orrs	r2, r3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80031ae:	431a      	orrs	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a1b      	ldr	r3, [r3, #32]
 80031b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031b8:	ea42 0103 	orr.w	r1, r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	430a      	orrs	r2, r1
 80031ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	699b      	ldr	r3, [r3, #24]
 80031d0:	0c1b      	lsrs	r3, r3, #16
 80031d2:	f003 0104 	and.w	r1, r3, #4
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031da:	f003 0210 	and.w	r2, r3, #16
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	69da      	ldr	r2, [r3, #28]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003204:	2300      	movs	r3, #0
}
 8003206:	4618      	mov	r0, r3
 8003208:	3708      	adds	r7, #8
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800320e:	b580      	push	{r7, lr}
 8003210:	b082      	sub	sp, #8
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d101      	bne.n	8003220 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e031      	b.n	8003284 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003226:	b2db      	uxtb	r3, r3
 8003228:	2b00      	cmp	r3, #0
 800322a:	d106      	bne.n	800323a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f000 f829 	bl	800328c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2202      	movs	r2, #2
 800323e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	3304      	adds	r3, #4
 800324a:	4619      	mov	r1, r3
 800324c:	4610      	mov	r0, r2
 800324e:	f000 f979 	bl	8003544 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2201      	movs	r2, #1
 800325e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2201      	movs	r2, #1
 8003266:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2201      	movs	r2, #1
 800326e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2201      	movs	r2, #1
 8003276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2201      	movs	r2, #1
 800327e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3708      	adds	r7, #8
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	bc80      	pop	{r7}
 800329c:	4770      	bx	lr
	...

080032a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b085      	sub	sp, #20
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d001      	beq.n	80032b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e03a      	b.n	800332e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2202      	movs	r2, #2
 80032bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	68da      	ldr	r2, [r3, #12]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f042 0201 	orr.w	r2, r2, #1
 80032ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032d8:	d00e      	beq.n	80032f8 <HAL_TIM_Base_Start_IT+0x58>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a16      	ldr	r2, [pc, #88]	; (8003338 <HAL_TIM_Base_Start_IT+0x98>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d009      	beq.n	80032f8 <HAL_TIM_Base_Start_IT+0x58>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a14      	ldr	r2, [pc, #80]	; (800333c <HAL_TIM_Base_Start_IT+0x9c>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d004      	beq.n	80032f8 <HAL_TIM_Base_Start_IT+0x58>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a13      	ldr	r2, [pc, #76]	; (8003340 <HAL_TIM_Base_Start_IT+0xa0>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d111      	bne.n	800331c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	f003 0307 	and.w	r3, r3, #7
 8003302:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2b06      	cmp	r3, #6
 8003308:	d010      	beq.n	800332c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f042 0201 	orr.w	r2, r2, #1
 8003318:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800331a:	e007      	b.n	800332c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f042 0201 	orr.w	r2, r2, #1
 800332a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800332c:	2300      	movs	r3, #0
}
 800332e:	4618      	mov	r0, r3
 8003330:	3714      	adds	r7, #20
 8003332:	46bd      	mov	sp, r7
 8003334:	bc80      	pop	{r7}
 8003336:	4770      	bx	lr
 8003338:	40000400 	.word	0x40000400
 800333c:	40000800 	.word	0x40000800
 8003340:	40010800 	.word	0x40010800

08003344 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b082      	sub	sp, #8
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	2b02      	cmp	r3, #2
 8003358:	d122      	bne.n	80033a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b02      	cmp	r3, #2
 8003366:	d11b      	bne.n	80033a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f06f 0202 	mvn.w	r2, #2
 8003370:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2201      	movs	r2, #1
 8003376:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	699b      	ldr	r3, [r3, #24]
 800337e:	f003 0303 	and.w	r3, r3, #3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d003      	beq.n	800338e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f000 f8c1 	bl	800350e <HAL_TIM_IC_CaptureCallback>
 800338c:	e005      	b.n	800339a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 f8b4 	bl	80034fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f000 f8c3 	bl	8003520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2200      	movs	r2, #0
 800339e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	f003 0304 	and.w	r3, r3, #4
 80033aa:	2b04      	cmp	r3, #4
 80033ac:	d122      	bne.n	80033f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	f003 0304 	and.w	r3, r3, #4
 80033b8:	2b04      	cmp	r3, #4
 80033ba:	d11b      	bne.n	80033f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f06f 0204 	mvn.w	r2, #4
 80033c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2202      	movs	r2, #2
 80033ca:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	699b      	ldr	r3, [r3, #24]
 80033d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d003      	beq.n	80033e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 f897 	bl	800350e <HAL_TIM_IC_CaptureCallback>
 80033e0:	e005      	b.n	80033ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f000 f88a 	bl	80034fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f000 f899 	bl	8003520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	691b      	ldr	r3, [r3, #16]
 80033fa:	f003 0308 	and.w	r3, r3, #8
 80033fe:	2b08      	cmp	r3, #8
 8003400:	d122      	bne.n	8003448 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	68db      	ldr	r3, [r3, #12]
 8003408:	f003 0308 	and.w	r3, r3, #8
 800340c:	2b08      	cmp	r3, #8
 800340e:	d11b      	bne.n	8003448 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f06f 0208 	mvn.w	r2, #8
 8003418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2204      	movs	r2, #4
 800341e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	69db      	ldr	r3, [r3, #28]
 8003426:	f003 0303 	and.w	r3, r3, #3
 800342a:	2b00      	cmp	r3, #0
 800342c:	d003      	beq.n	8003436 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 f86d 	bl	800350e <HAL_TIM_IC_CaptureCallback>
 8003434:	e005      	b.n	8003442 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f000 f860 	bl	80034fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800343c:	6878      	ldr	r0, [r7, #4]
 800343e:	f000 f86f 	bl	8003520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	f003 0310 	and.w	r3, r3, #16
 8003452:	2b10      	cmp	r3, #16
 8003454:	d122      	bne.n	800349c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	f003 0310 	and.w	r3, r3, #16
 8003460:	2b10      	cmp	r3, #16
 8003462:	d11b      	bne.n	800349c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f06f 0210 	mvn.w	r2, #16
 800346c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2208      	movs	r2, #8
 8003472:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	69db      	ldr	r3, [r3, #28]
 800347a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800347e:	2b00      	cmp	r3, #0
 8003480:	d003      	beq.n	800348a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	f000 f843 	bl	800350e <HAL_TIM_IC_CaptureCallback>
 8003488:	e005      	b.n	8003496 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 f836 	bl	80034fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003490:	6878      	ldr	r0, [r7, #4]
 8003492:	f000 f845 	bl	8003520 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	691b      	ldr	r3, [r3, #16]
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d10e      	bne.n	80034c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	f003 0301 	and.w	r3, r3, #1
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d107      	bne.n	80034c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f06f 0201 	mvn.w	r2, #1
 80034c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f7fd fbc8 	bl	8000c58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034d2:	2b40      	cmp	r3, #64	; 0x40
 80034d4:	d10e      	bne.n	80034f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034e0:	2b40      	cmp	r3, #64	; 0x40
 80034e2:	d107      	bne.n	80034f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80034ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 f81f 	bl	8003532 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034f4:	bf00      	nop
 80034f6:	3708      	adds	r7, #8
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003504:	bf00      	nop
 8003506:	370c      	adds	r7, #12
 8003508:	46bd      	mov	sp, r7
 800350a:	bc80      	pop	{r7}
 800350c:	4770      	bx	lr

0800350e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800350e:	b480      	push	{r7}
 8003510:	b083      	sub	sp, #12
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003516:	bf00      	nop
 8003518:	370c      	adds	r7, #12
 800351a:	46bd      	mov	sp, r7
 800351c:	bc80      	pop	{r7}
 800351e:	4770      	bx	lr

08003520 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003528:	bf00      	nop
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	bc80      	pop	{r7}
 8003530:	4770      	bx	lr

08003532 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003532:	b480      	push	{r7}
 8003534:	b083      	sub	sp, #12
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800353a:	bf00      	nop
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	bc80      	pop	{r7}
 8003542:	4770      	bx	lr

08003544 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003544:	b480      	push	{r7}
 8003546:	b085      	sub	sp, #20
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800355a:	d00f      	beq.n	800357c <TIM_Base_SetConfig+0x38>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a2b      	ldr	r2, [pc, #172]	; (800360c <TIM_Base_SetConfig+0xc8>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d00b      	beq.n	800357c <TIM_Base_SetConfig+0x38>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4a2a      	ldr	r2, [pc, #168]	; (8003610 <TIM_Base_SetConfig+0xcc>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d007      	beq.n	800357c <TIM_Base_SetConfig+0x38>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a29      	ldr	r2, [pc, #164]	; (8003614 <TIM_Base_SetConfig+0xd0>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d003      	beq.n	800357c <TIM_Base_SetConfig+0x38>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a28      	ldr	r2, [pc, #160]	; (8003618 <TIM_Base_SetConfig+0xd4>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d108      	bne.n	800358e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003582:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	4313      	orrs	r3, r2
 800358c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003594:	d017      	beq.n	80035c6 <TIM_Base_SetConfig+0x82>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a1c      	ldr	r2, [pc, #112]	; (800360c <TIM_Base_SetConfig+0xc8>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d013      	beq.n	80035c6 <TIM_Base_SetConfig+0x82>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	4a1b      	ldr	r2, [pc, #108]	; (8003610 <TIM_Base_SetConfig+0xcc>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d00f      	beq.n	80035c6 <TIM_Base_SetConfig+0x82>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a1a      	ldr	r2, [pc, #104]	; (8003614 <TIM_Base_SetConfig+0xd0>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d00b      	beq.n	80035c6 <TIM_Base_SetConfig+0x82>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a19      	ldr	r2, [pc, #100]	; (8003618 <TIM_Base_SetConfig+0xd4>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d007      	beq.n	80035c6 <TIM_Base_SetConfig+0x82>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a18      	ldr	r2, [pc, #96]	; (800361c <TIM_Base_SetConfig+0xd8>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d003      	beq.n	80035c6 <TIM_Base_SetConfig+0x82>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a17      	ldr	r2, [pc, #92]	; (8003620 <TIM_Base_SetConfig+0xdc>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d108      	bne.n	80035d8 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	68fa      	ldr	r2, [r7, #12]
 80035ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	689a      	ldr	r2, [r3, #8]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	615a      	str	r2, [r3, #20]
}
 8003602:	bf00      	nop
 8003604:	3714      	adds	r7, #20
 8003606:	46bd      	mov	sp, r7
 8003608:	bc80      	pop	{r7}
 800360a:	4770      	bx	lr
 800360c:	40000400 	.word	0x40000400
 8003610:	40000800 	.word	0x40000800
 8003614:	40000c00 	.word	0x40000c00
 8003618:	40010800 	.word	0x40010800
 800361c:	40010c00 	.word	0x40010c00
 8003620:	40011000 	.word	0x40011000

08003624 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d101      	bne.n	8003636 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	e042      	b.n	80036bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800363c:	b2db      	uxtb	r3, r3
 800363e:	2b00      	cmp	r3, #0
 8003640:	d106      	bne.n	8003650 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f7fd fc54 	bl	8000ef8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2224      	movs	r2, #36	; 0x24
 8003654:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68da      	ldr	r2, [r3, #12]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003666:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f000 f82b 	bl	80036c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	691a      	ldr	r2, [r3, #16]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800367c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	695a      	ldr	r2, [r3, #20]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800368c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68da      	ldr	r2, [r3, #12]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800369c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2200      	movs	r2, #0
 80036a2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2220      	movs	r2, #32
 80036a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2220      	movs	r2, #32
 80036b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80036ba:	2300      	movs	r3, #0
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3708      	adds	r7, #8
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	68da      	ldr	r2, [r3, #12]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	689a      	ldr	r2, [r3, #8]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	431a      	orrs	r2, r3
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	695b      	ldr	r3, [r3, #20]
 80036f0:	431a      	orrs	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	69db      	ldr	r3, [r3, #28]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003704:	f023 030c 	bic.w	r3, r3, #12
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6812      	ldr	r2, [r2, #0]
 800370c:	68b9      	ldr	r1, [r7, #8]
 800370e:	430b      	orrs	r3, r1
 8003710:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	699a      	ldr	r2, [r3, #24]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	430a      	orrs	r2, r1
 8003726:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a55      	ldr	r2, [pc, #340]	; (8003884 <UART_SetConfig+0x1c0>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d103      	bne.n	800373a <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003732:	f7ff fc3f 	bl	8002fb4 <HAL_RCC_GetPCLK2Freq>
 8003736:	60f8      	str	r0, [r7, #12]
 8003738:	e002      	b.n	8003740 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800373a:	f7ff fc27 	bl	8002f8c <HAL_RCC_GetPCLK1Freq>
 800373e:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	69db      	ldr	r3, [r3, #28]
 8003744:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003748:	d14c      	bne.n	80037e4 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800374a:	68fa      	ldr	r2, [r7, #12]
 800374c:	4613      	mov	r3, r2
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	4413      	add	r3, r2
 8003752:	009a      	lsls	r2, r3, #2
 8003754:	441a      	add	r2, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003760:	4a49      	ldr	r2, [pc, #292]	; (8003888 <UART_SetConfig+0x1c4>)
 8003762:	fba2 2303 	umull	r2, r3, r2, r3
 8003766:	095b      	lsrs	r3, r3, #5
 8003768:	0119      	lsls	r1, r3, #4
 800376a:	68fa      	ldr	r2, [r7, #12]
 800376c:	4613      	mov	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	4413      	add	r3, r2
 8003772:	009a      	lsls	r2, r3, #2
 8003774:	441a      	add	r2, r3
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003780:	4b41      	ldr	r3, [pc, #260]	; (8003888 <UART_SetConfig+0x1c4>)
 8003782:	fba3 0302 	umull	r0, r3, r3, r2
 8003786:	095b      	lsrs	r3, r3, #5
 8003788:	2064      	movs	r0, #100	; 0x64
 800378a:	fb00 f303 	mul.w	r3, r0, r3
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	3332      	adds	r3, #50	; 0x32
 8003794:	4a3c      	ldr	r2, [pc, #240]	; (8003888 <UART_SetConfig+0x1c4>)
 8003796:	fba2 2303 	umull	r2, r3, r2, r3
 800379a:	095b      	lsrs	r3, r3, #5
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80037a2:	4419      	add	r1, r3
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	4613      	mov	r3, r2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	4413      	add	r3, r2
 80037ac:	009a      	lsls	r2, r3, #2
 80037ae:	441a      	add	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	005b      	lsls	r3, r3, #1
 80037b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80037ba:	4b33      	ldr	r3, [pc, #204]	; (8003888 <UART_SetConfig+0x1c4>)
 80037bc:	fba3 0302 	umull	r0, r3, r3, r2
 80037c0:	095b      	lsrs	r3, r3, #5
 80037c2:	2064      	movs	r0, #100	; 0x64
 80037c4:	fb00 f303 	mul.w	r3, r0, r3
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	00db      	lsls	r3, r3, #3
 80037cc:	3332      	adds	r3, #50	; 0x32
 80037ce:	4a2e      	ldr	r2, [pc, #184]	; (8003888 <UART_SetConfig+0x1c4>)
 80037d0:	fba2 2303 	umull	r2, r3, r2, r3
 80037d4:	095b      	lsrs	r3, r3, #5
 80037d6:	f003 0207 	and.w	r2, r3, #7
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	440a      	add	r2, r1
 80037e0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80037e2:	e04a      	b.n	800387a <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037e4:	68fa      	ldr	r2, [r7, #12]
 80037e6:	4613      	mov	r3, r2
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	4413      	add	r3, r2
 80037ec:	009a      	lsls	r2, r3, #2
 80037ee:	441a      	add	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037fa:	4a23      	ldr	r2, [pc, #140]	; (8003888 <UART_SetConfig+0x1c4>)
 80037fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003800:	095b      	lsrs	r3, r3, #5
 8003802:	0119      	lsls	r1, r3, #4
 8003804:	68fa      	ldr	r2, [r7, #12]
 8003806:	4613      	mov	r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	4413      	add	r3, r2
 800380c:	009a      	lsls	r2, r3, #2
 800380e:	441a      	add	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	fbb2 f2f3 	udiv	r2, r2, r3
 800381a:	4b1b      	ldr	r3, [pc, #108]	; (8003888 <UART_SetConfig+0x1c4>)
 800381c:	fba3 0302 	umull	r0, r3, r3, r2
 8003820:	095b      	lsrs	r3, r3, #5
 8003822:	2064      	movs	r0, #100	; 0x64
 8003824:	fb00 f303 	mul.w	r3, r0, r3
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	011b      	lsls	r3, r3, #4
 800382c:	3332      	adds	r3, #50	; 0x32
 800382e:	4a16      	ldr	r2, [pc, #88]	; (8003888 <UART_SetConfig+0x1c4>)
 8003830:	fba2 2303 	umull	r2, r3, r2, r3
 8003834:	095b      	lsrs	r3, r3, #5
 8003836:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800383a:	4419      	add	r1, r3
 800383c:	68fa      	ldr	r2, [r7, #12]
 800383e:	4613      	mov	r3, r2
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	4413      	add	r3, r2
 8003844:	009a      	lsls	r2, r3, #2
 8003846:	441a      	add	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003852:	4b0d      	ldr	r3, [pc, #52]	; (8003888 <UART_SetConfig+0x1c4>)
 8003854:	fba3 0302 	umull	r0, r3, r3, r2
 8003858:	095b      	lsrs	r3, r3, #5
 800385a:	2064      	movs	r0, #100	; 0x64
 800385c:	fb00 f303 	mul.w	r3, r0, r3
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	011b      	lsls	r3, r3, #4
 8003864:	3332      	adds	r3, #50	; 0x32
 8003866:	4a08      	ldr	r2, [pc, #32]	; (8003888 <UART_SetConfig+0x1c4>)
 8003868:	fba2 2303 	umull	r2, r3, r2, r3
 800386c:	095b      	lsrs	r3, r3, #5
 800386e:	f003 020f 	and.w	r2, r3, #15
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	440a      	add	r2, r1
 8003878:	609a      	str	r2, [r3, #8]
}
 800387a:	bf00      	nop
 800387c:	3710      	adds	r7, #16
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}
 8003882:	bf00      	nop
 8003884:	40013800 	.word	0x40013800
 8003888:	51eb851f 	.word	0x51eb851f

0800388c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800388c:	b480      	push	{r7}
 800388e:	b089      	sub	sp, #36	; 0x24
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	fa93 f3a3 	rbit	r3, r3
 80038a6:	613b      	str	r3, [r7, #16]
  return result;
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	fab3 f383 	clz	r3, r3
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	005b      	lsls	r3, r3, #1
 80038b2:	2103      	movs	r1, #3
 80038b4:	fa01 f303 	lsl.w	r3, r1, r3
 80038b8:	43db      	mvns	r3, r3
 80038ba:	401a      	ands	r2, r3
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	fa93 f3a3 	rbit	r3, r3
 80038c6:	61bb      	str	r3, [r7, #24]
  return result;
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	fab3 f383 	clz	r3, r3
 80038ce:	b2db      	uxtb	r3, r3
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	6879      	ldr	r1, [r7, #4]
 80038d4:	fa01 f303 	lsl.w	r3, r1, r3
 80038d8:	431a      	orrs	r2, r3
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	601a      	str	r2, [r3, #0]
}
 80038de:	bf00      	nop
 80038e0:	3724      	adds	r7, #36	; 0x24
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bc80      	pop	{r7}
 80038e6:	4770      	bx	lr

080038e8 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	685a      	ldr	r2, [r3, #4]
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	43db      	mvns	r3, r3
 80038fc:	401a      	ands	r2, r3
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	6879      	ldr	r1, [r7, #4]
 8003902:	fb01 f303 	mul.w	r3, r1, r3
 8003906:	431a      	orrs	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	605a      	str	r2, [r3, #4]
}
 800390c:	bf00      	nop
 800390e:	3714      	adds	r7, #20
 8003910:	46bd      	mov	sp, r7
 8003912:	bc80      	pop	{r7}
 8003914:	4770      	bx	lr

08003916 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8003916:	b480      	push	{r7}
 8003918:	b089      	sub	sp, #36	; 0x24
 800391a:	af00      	add	r7, sp, #0
 800391c:	60f8      	str	r0, [r7, #12]
 800391e:	60b9      	str	r1, [r7, #8]
 8003920:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	689a      	ldr	r2, [r3, #8]
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	fa93 f3a3 	rbit	r3, r3
 8003930:	613b      	str	r3, [r7, #16]
  return result;
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	fab3 f383 	clz	r3, r3
 8003938:	b2db      	uxtb	r3, r3
 800393a:	005b      	lsls	r3, r3, #1
 800393c:	2103      	movs	r1, #3
 800393e:	fa01 f303 	lsl.w	r3, r1, r3
 8003942:	43db      	mvns	r3, r3
 8003944:	401a      	ands	r2, r3
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	fa93 f3a3 	rbit	r3, r3
 8003950:	61bb      	str	r3, [r7, #24]
  return result;
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	fab3 f383 	clz	r3, r3
 8003958:	b2db      	uxtb	r3, r3
 800395a:	005b      	lsls	r3, r3, #1
 800395c:	6879      	ldr	r1, [r7, #4]
 800395e:	fa01 f303 	lsl.w	r3, r1, r3
 8003962:	431a      	orrs	r2, r3
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8003968:	bf00      	nop
 800396a:	3724      	adds	r7, #36	; 0x24
 800396c:	46bd      	mov	sp, r7
 800396e:	bc80      	pop	{r7}
 8003970:	4770      	bx	lr

08003972 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8003972:	b480      	push	{r7}
 8003974:	b089      	sub	sp, #36	; 0x24
 8003976:	af00      	add	r7, sp, #0
 8003978:	60f8      	str	r0, [r7, #12]
 800397a:	60b9      	str	r1, [r7, #8]
 800397c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	68da      	ldr	r2, [r3, #12]
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	fa93 f3a3 	rbit	r3, r3
 800398c:	613b      	str	r3, [r7, #16]
  return result;
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	fab3 f383 	clz	r3, r3
 8003994:	b2db      	uxtb	r3, r3
 8003996:	005b      	lsls	r3, r3, #1
 8003998:	2103      	movs	r1, #3
 800399a:	fa01 f303 	lsl.w	r3, r1, r3
 800399e:	43db      	mvns	r3, r3
 80039a0:	401a      	ands	r2, r3
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	fa93 f3a3 	rbit	r3, r3
 80039ac:	61bb      	str	r3, [r7, #24]
  return result;
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	fab3 f383 	clz	r3, r3
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	6879      	ldr	r1, [r7, #4]
 80039ba:	fa01 f303 	lsl.w	r3, r1, r3
 80039be:	431a      	orrs	r2, r3
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	60da      	str	r2, [r3, #12]
}
 80039c4:	bf00      	nop
 80039c6:	3724      	adds	r7, #36	; 0x24
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bc80      	pop	{r7}
 80039cc:	4770      	bx	lr

080039ce <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80039ce:	b480      	push	{r7}
 80039d0:	b089      	sub	sp, #36	; 0x24
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	60f8      	str	r0, [r7, #12]
 80039d6:	60b9      	str	r1, [r7, #8]
 80039d8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6a1a      	ldr	r2, [r3, #32]
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	fa93 f3a3 	rbit	r3, r3
 80039e8:	613b      	str	r3, [r7, #16]
  return result;
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	fab3 f383 	clz	r3, r3
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	210f      	movs	r1, #15
 80039f6:	fa01 f303 	lsl.w	r3, r1, r3
 80039fa:	43db      	mvns	r3, r3
 80039fc:	401a      	ands	r2, r3
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	fa93 f3a3 	rbit	r3, r3
 8003a08:	61bb      	str	r3, [r7, #24]
  return result;
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	fab3 f383 	clz	r3, r3
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	6879      	ldr	r1, [r7, #4]
 8003a16:	fa01 f303 	lsl.w	r3, r1, r3
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8003a20:	bf00      	nop
 8003a22:	3724      	adds	r7, #36	; 0x24
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bc80      	pop	{r7}
 8003a28:	4770      	bx	lr

08003a2a <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8003a2a:	b480      	push	{r7}
 8003a2c:	b089      	sub	sp, #36	; 0x24
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	60f8      	str	r0, [r7, #12]
 8003a32:	60b9      	str	r1, [r7, #8]
 8003a34:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a3a:	68bb      	ldr	r3, [r7, #8]
 8003a3c:	0a1b      	lsrs	r3, r3, #8
 8003a3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	fa93 f3a3 	rbit	r3, r3
 8003a46:	613b      	str	r3, [r7, #16]
  return result;
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	fab3 f383 	clz	r3, r3
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	210f      	movs	r1, #15
 8003a54:	fa01 f303 	lsl.w	r3, r1, r3
 8003a58:	43db      	mvns	r3, r3
 8003a5a:	401a      	ands	r2, r3
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	0a1b      	lsrs	r3, r3, #8
 8003a60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	fa93 f3a3 	rbit	r3, r3
 8003a68:	61bb      	str	r3, [r7, #24]
  return result;
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	fab3 f383 	clz	r3, r3
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	6879      	ldr	r1, [r7, #4]
 8003a76:	fa01 f303 	lsl.w	r3, r1, r3
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8003a80:	bf00      	nop
 8003a82:	3724      	adds	r7, #36	; 0x24
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bc80      	pop	{r7}
 8003a88:	4770      	bx	lr

08003a8a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b088      	sub	sp, #32
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
 8003a92:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8003a94:	2300      	movs	r3, #0
 8003a96:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	fa93 f3a3 	rbit	r3, r3
 8003aa8:	613b      	str	r3, [r7, #16]
  return result;
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	fab3 f383 	clz	r3, r3
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003ab4:	e050      	b.n	8003b58 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	2101      	movs	r1, #1
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d042      	beq.n	8003b52 <LL_GPIO_Init+0xc8>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d003      	beq.n	8003adc <LL_GPIO_Init+0x52>
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	2b02      	cmp	r3, #2
 8003ada:	d10d      	bne.n	8003af8 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	69b9      	ldr	r1, [r7, #24]
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f7ff ff16 	bl	8003916 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	461a      	mov	r2, r3
 8003af0:	69b9      	ldr	r1, [r7, #24]
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f7ff fef8 	bl	80038e8 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	461a      	mov	r2, r3
 8003afe:	69b9      	ldr	r1, [r7, #24]
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f7ff ff36 	bl	8003972 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d11a      	bne.n	8003b44 <LL_GPIO_Init+0xba>
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	fa93 f3a3 	rbit	r3, r3
 8003b18:	60bb      	str	r3, [r7, #8]
  return result;
 8003b1a:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003b1c:	fab3 f383 	clz	r3, r3
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b07      	cmp	r3, #7
 8003b24:	d807      	bhi.n	8003b36 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	69b9      	ldr	r1, [r7, #24]
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f7ff ff4d 	bl	80039ce <LL_GPIO_SetAFPin_0_7>
 8003b34:	e006      	b.n	8003b44 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	69b9      	ldr	r1, [r7, #24]
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f7ff ff73 	bl	8003a2a <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	461a      	mov	r2, r3
 8003b4a:	69b9      	ldr	r1, [r7, #24]
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f7ff fe9d 	bl	800388c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	3301      	adds	r3, #1
 8003b56:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d1a7      	bne.n	8003ab6 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3720      	adds	r7, #32
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_4
  *         @arg @ref LL_RCC_MSIRANGE_5
  *         @arg @ref LL_RCC_MSIRANGE_6
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8003b70:	b480      	push	{r7}
 8003b72:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSIRANGE));
 8003b74:	4b03      	ldr	r3, [pc, #12]	; (8003b84 <LL_RCC_MSI_GetRange+0x14>)
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bc80      	pop	{r7}
 8003b82:	4770      	bx	lr
 8003b84:	40023800 	.word	0x40023800

08003b88 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003b8c:	4b03      	ldr	r3, [pc, #12]	; (8003b9c <LL_RCC_GetSysClkSource+0x14>)
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	f003 030c 	and.w	r3, r3, #12
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bc80      	pop	{r7}
 8003b9a:	4770      	bx	lr
 8003b9c:	40023800 	.word	0x40023800

08003ba0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003ba4:	4b03      	ldr	r3, [pc, #12]	; (8003bb4 <LL_RCC_GetAHBPrescaler+0x14>)
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bc80      	pop	{r7}
 8003bb2:	4770      	bx	lr
 8003bb4:	40023800 	.word	0x40023800

08003bb8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003bbc:	4b03      	ldr	r3, [pc, #12]	; (8003bcc <LL_RCC_GetAPB1Prescaler+0x14>)
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bc80      	pop	{r7}
 8003bca:	4770      	bx	lr
 8003bcc:	40023800 	.word	0x40023800

08003bd0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003bd4:	4b03      	ldr	r3, [pc, #12]	; (8003be4 <LL_RCC_GetAPB2Prescaler+0x14>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bc80      	pop	{r7}
 8003be2:	4770      	bx	lr
 8003be4:	40023800 	.word	0x40023800

08003be8 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003be8:	b480      	push	{r7}
 8003bea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8003bec:	4b03      	ldr	r3, [pc, #12]	; (8003bfc <LL_RCC_PLL_GetMainSource+0x14>)
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bc80      	pop	{r7}
 8003bfa:	4770      	bx	lr
 8003bfc:	40023800 	.word	0x40023800

08003c00 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_24
  *         @arg @ref LL_RCC_PLL_MUL_32
  *         @arg @ref LL_RCC_PLL_MUL_48
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8003c04:	4b03      	ldr	r3, [pc, #12]	; (8003c14 <LL_RCC_PLL_GetMultiplicator+0x14>)
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bc80      	pop	{r7}
 8003c12:	4770      	bx	lr
 8003c14:	40023800 	.word	0x40023800

08003c18 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLL_DIV_2
  *         @arg @ref LL_RCC_PLL_DIV_3
  *         @arg @ref LL_RCC_PLL_DIV_4
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLDIV));
 8003c1c:	4b03      	ldr	r3, [pc, #12]	; (8003c2c <LL_RCC_PLL_GetDivider+0x14>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bc80      	pop	{r7}
 8003c2a:	4770      	bx	lr
 8003c2c:	40023800 	.word	0x40023800

08003c30 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003c38:	f000 f820 	bl	8003c7c <RCC_GetSystemClockFreq>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 f868 	bl	8003d1c <RCC_GetHCLKClockFreq>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f000 f876 	bl	8003d48 <RCC_GetPCLK1ClockFreq>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 f882 	bl	8003d70 <RCC_GetPCLK2ClockFreq>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	60da      	str	r2, [r3, #12]
}
 8003c72:	bf00      	nop
 8003c74:	3708      	adds	r7, #8
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
	...

08003c7c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b082      	sub	sp, #8
 8003c80:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003c82:	f7ff ff81 	bl	8003b88 <LL_RCC_GetSysClkSource>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b0c      	cmp	r3, #12
 8003c8a:	d832      	bhi.n	8003cf2 <RCC_GetSystemClockFreq+0x76>
 8003c8c:	a201      	add	r2, pc, #4	; (adr r2, 8003c94 <RCC_GetSystemClockFreq+0x18>)
 8003c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c92:	bf00      	nop
 8003c94:	08003cc9 	.word	0x08003cc9
 8003c98:	08003cf3 	.word	0x08003cf3
 8003c9c:	08003cf3 	.word	0x08003cf3
 8003ca0:	08003cf3 	.word	0x08003cf3
 8003ca4:	08003cdf 	.word	0x08003cdf
 8003ca8:	08003cf3 	.word	0x08003cf3
 8003cac:	08003cf3 	.word	0x08003cf3
 8003cb0:	08003cf3 	.word	0x08003cf3
 8003cb4:	08003ce5 	.word	0x08003ce5
 8003cb8:	08003cf3 	.word	0x08003cf3
 8003cbc:	08003cf3 	.word	0x08003cf3
 8003cc0:	08003cf3 	.word	0x08003cf3
 8003cc4:	08003ceb 	.word	0x08003ceb
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003cc8:	f7ff ff52 	bl	8003b70 <LL_RCC_MSI_GetRange>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	0b5b      	lsrs	r3, r3, #13
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cda:	607b      	str	r3, [r7, #4]
      break;
 8003cdc:	e014      	b.n	8003d08 <RCC_GetSystemClockFreq+0x8c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003cde:	4b0d      	ldr	r3, [pc, #52]	; (8003d14 <RCC_GetSystemClockFreq+0x98>)
 8003ce0:	607b      	str	r3, [r7, #4]
      break;
 8003ce2:	e011      	b.n	8003d08 <RCC_GetSystemClockFreq+0x8c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003ce4:	4b0c      	ldr	r3, [pc, #48]	; (8003d18 <RCC_GetSystemClockFreq+0x9c>)
 8003ce6:	607b      	str	r3, [r7, #4]
      break;
 8003ce8:	e00e      	b.n	8003d08 <RCC_GetSystemClockFreq+0x8c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8003cea:	f000 f855 	bl	8003d98 <RCC_PLL_GetFreqDomain_SYS>
 8003cee:	6078      	str	r0, [r7, #4]
      break;
 8003cf0:	e00a      	b.n	8003d08 <RCC_GetSystemClockFreq+0x8c>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003cf2:	f7ff ff3d 	bl	8003b70 <LL_RCC_MSI_GetRange>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	0b5b      	lsrs	r3, r3, #13
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003d00:	fa02 f303 	lsl.w	r3, r2, r3
 8003d04:	607b      	str	r3, [r7, #4]
      break;
 8003d06:	bf00      	nop
  }

  return frequency;
 8003d08:	687b      	ldr	r3, [r7, #4]
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3708      	adds	r7, #8
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	00f42400 	.word	0x00f42400
 8003d18:	016e3600 	.word	0x016e3600

08003d1c <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b082      	sub	sp, #8
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003d24:	f7ff ff3c 	bl	8003ba0 <LL_RCC_GetAHBPrescaler>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	091b      	lsrs	r3, r3, #4
 8003d2c:	f003 030f 	and.w	r3, r3, #15
 8003d30:	4a04      	ldr	r2, [pc, #16]	; (8003d44 <RCC_GetHCLKClockFreq+0x28>)
 8003d32:	5cd3      	ldrb	r3, [r2, r3]
 8003d34:	461a      	mov	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	40d3      	lsrs	r3, r2
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3708      	adds	r7, #8
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	08007d54 	.word	0x08007d54

08003d48 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003d50:	f7ff ff32 	bl	8003bb8 <LL_RCC_GetAPB1Prescaler>
 8003d54:	4603      	mov	r3, r0
 8003d56:	0a1b      	lsrs	r3, r3, #8
 8003d58:	4a04      	ldr	r2, [pc, #16]	; (8003d6c <RCC_GetPCLK1ClockFreq+0x24>)
 8003d5a:	5cd3      	ldrb	r3, [r2, r3]
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	40d3      	lsrs	r3, r2
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3708      	adds	r7, #8
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	08007d64 	.word	0x08007d64

08003d70 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003d78:	f7ff ff2a 	bl	8003bd0 <LL_RCC_GetAPB2Prescaler>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	0adb      	lsrs	r3, r3, #11
 8003d80:	4a04      	ldr	r2, [pc, #16]	; (8003d94 <RCC_GetPCLK2ClockFreq+0x24>)
 8003d82:	5cd3      	ldrb	r3, [r2, r3]
 8003d84:	461a      	mov	r2, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	40d3      	lsrs	r3, r2
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3708      	adds	r7, #8
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	08007d64 	.word	0x08007d64

08003d98 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8003d98:	b590      	push	{r4, r7, lr}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
  uint32_t pllsource, pllinputfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003d9e:	f7ff ff23 	bl	8003be8 <LL_RCC_PLL_GetMainSource>
 8003da2:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d004      	beq.n	8003db4 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003db0:	d003      	beq.n	8003dba <RCC_PLL_GetFreqDomain_SYS+0x22>
 8003db2:	e005      	b.n	8003dc0 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003db4:	4b0e      	ldr	r3, [pc, #56]	; (8003df0 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 8003db6:	607b      	str	r3, [r7, #4]
      break;
 8003db8:	e005      	b.n	8003dc6 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003dba:	4b0e      	ldr	r3, [pc, #56]	; (8003df4 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8003dbc:	607b      	str	r3, [r7, #4]
      break;
 8003dbe:	e002      	b.n	8003dc6 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 8003dc0:	4b0b      	ldr	r3, [pc, #44]	; (8003df0 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 8003dc2:	607b      	str	r3, [r7, #4]
      break;
 8003dc4:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetDivider());
 8003dc6:	f7ff ff1b 	bl	8003c00 <LL_RCC_PLL_GetMultiplicator>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	0c9b      	lsrs	r3, r3, #18
 8003dce:	4a0a      	ldr	r2, [pc, #40]	; (8003df8 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8003dd0:	5cd3      	ldrb	r3, [r2, r3]
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	fb03 f402 	mul.w	r4, r3, r2
 8003dda:	f7ff ff1d 	bl	8003c18 <LL_RCC_PLL_GetDivider>
 8003dde:	4603      	mov	r3, r0
 8003de0:	0d9b      	lsrs	r3, r3, #22
 8003de2:	3301      	adds	r3, #1
 8003de4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd90      	pop	{r4, r7, pc}
 8003df0:	00f42400 	.word	0x00f42400
 8003df4:	016e3600 	.word	0x016e3600
 8003df8:	08007d48 	.word	0x08007d48

08003dfc <LL_USART_IsEnabled>:
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e10:	bf0c      	ite	eq
 8003e12:	2301      	moveq	r3, #1
 8003e14:	2300      	movne	r3, #0
 8003e16:	b2db      	uxtb	r3, r3
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bc80      	pop	{r7}
 8003e20:	4770      	bx	lr

08003e22 <LL_USART_SetStopBitsLength>:
{
 8003e22:	b480      	push	{r7}
 8003e24:	b083      	sub	sp, #12
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
 8003e2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	431a      	orrs	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	611a      	str	r2, [r3, #16]
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bc80      	pop	{r7}
 8003e44:	4770      	bx	lr

08003e46 <LL_USART_SetHWFlowCtrl>:
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
 8003e4e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	695b      	ldr	r3, [r3, #20]
 8003e54:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	431a      	orrs	r2, r3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	615a      	str	r2, [r3, #20]
}
 8003e60:	bf00      	nop
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bc80      	pop	{r7}
 8003e68:	4770      	bx	lr
	...

08003e6c <LL_USART_SetBaudRate>:
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	60b9      	str	r1, [r7, #8]
 8003e76:	607a      	str	r2, [r7, #4]
 8003e78:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e80:	d152      	bne.n	8003f28 <LL_USART_SetBaudRate+0xbc>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8003e82:	68ba      	ldr	r2, [r7, #8]
 8003e84:	4613      	mov	r3, r2
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	4413      	add	r3, r2
 8003e8a:	009a      	lsls	r2, r3, #2
 8003e8c:	441a      	add	r2, r3
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	005b      	lsls	r3, r3, #1
 8003e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e96:	4a4f      	ldr	r2, [pc, #316]	; (8003fd4 <LL_USART_SetBaudRate+0x168>)
 8003e98:	fba2 2303 	umull	r2, r3, r2, r3
 8003e9c:	095b      	lsrs	r3, r3, #5
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	011b      	lsls	r3, r3, #4
 8003ea2:	b299      	uxth	r1, r3
 8003ea4:	68ba      	ldr	r2, [r7, #8]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	4413      	add	r3, r2
 8003eac:	009a      	lsls	r2, r3, #2
 8003eae:	441a      	add	r2, r3
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	005b      	lsls	r3, r3, #1
 8003eb4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003eb8:	4b46      	ldr	r3, [pc, #280]	; (8003fd4 <LL_USART_SetBaudRate+0x168>)
 8003eba:	fba3 0302 	umull	r0, r3, r3, r2
 8003ebe:	095b      	lsrs	r3, r3, #5
 8003ec0:	2064      	movs	r0, #100	; 0x64
 8003ec2:	fb00 f303 	mul.w	r3, r0, r3
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	00db      	lsls	r3, r3, #3
 8003eca:	3332      	adds	r3, #50	; 0x32
 8003ecc:	4a41      	ldr	r2, [pc, #260]	; (8003fd4 <LL_USART_SetBaudRate+0x168>)
 8003ece:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed2:	095b      	lsrs	r3, r3, #5
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	005b      	lsls	r3, r3, #1
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	440b      	add	r3, r1
 8003ee2:	b299      	uxth	r1, r3
 8003ee4:	68ba      	ldr	r2, [r7, #8]
 8003ee6:	4613      	mov	r3, r2
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	4413      	add	r3, r2
 8003eec:	009a      	lsls	r2, r3, #2
 8003eee:	441a      	add	r2, r3
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	005b      	lsls	r3, r3, #1
 8003ef4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ef8:	4b36      	ldr	r3, [pc, #216]	; (8003fd4 <LL_USART_SetBaudRate+0x168>)
 8003efa:	fba3 0302 	umull	r0, r3, r3, r2
 8003efe:	095b      	lsrs	r3, r3, #5
 8003f00:	2064      	movs	r0, #100	; 0x64
 8003f02:	fb00 f303 	mul.w	r3, r0, r3
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	00db      	lsls	r3, r3, #3
 8003f0a:	3332      	adds	r3, #50	; 0x32
 8003f0c:	4a31      	ldr	r2, [pc, #196]	; (8003fd4 <LL_USART_SetBaudRate+0x168>)
 8003f0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f12:	095b      	lsrs	r3, r3, #5
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	f003 0307 	and.w	r3, r3, #7
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	440b      	add	r3, r1
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	461a      	mov	r2, r3
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	609a      	str	r2, [r3, #8]
}
 8003f26:	e04f      	b.n	8003fc8 <LL_USART_SetBaudRate+0x15c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003f28:	68ba      	ldr	r2, [r7, #8]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	4413      	add	r3, r2
 8003f30:	009a      	lsls	r2, r3, #2
 8003f32:	441a      	add	r2, r3
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f3c:	4a25      	ldr	r2, [pc, #148]	; (8003fd4 <LL_USART_SetBaudRate+0x168>)
 8003f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f42:	095b      	lsrs	r3, r3, #5
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	011b      	lsls	r3, r3, #4
 8003f48:	b299      	uxth	r1, r3
 8003f4a:	68ba      	ldr	r2, [r7, #8]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	4413      	add	r3, r2
 8003f52:	009a      	lsls	r2, r3, #2
 8003f54:	441a      	add	r2, r3
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f5e:	4b1d      	ldr	r3, [pc, #116]	; (8003fd4 <LL_USART_SetBaudRate+0x168>)
 8003f60:	fba3 0302 	umull	r0, r3, r3, r2
 8003f64:	095b      	lsrs	r3, r3, #5
 8003f66:	2064      	movs	r0, #100	; 0x64
 8003f68:	fb00 f303 	mul.w	r3, r0, r3
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	011b      	lsls	r3, r3, #4
 8003f70:	3332      	adds	r3, #50	; 0x32
 8003f72:	4a18      	ldr	r2, [pc, #96]	; (8003fd4 <LL_USART_SetBaudRate+0x168>)
 8003f74:	fba2 2303 	umull	r2, r3, r2, r3
 8003f78:	095b      	lsrs	r3, r3, #5
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f80:	b29b      	uxth	r3, r3
 8003f82:	440b      	add	r3, r1
 8003f84:	b299      	uxth	r1, r3
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	009b      	lsls	r3, r3, #2
 8003f8c:	4413      	add	r3, r2
 8003f8e:	009a      	lsls	r2, r3, #2
 8003f90:	441a      	add	r2, r3
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f9a:	4b0e      	ldr	r3, [pc, #56]	; (8003fd4 <LL_USART_SetBaudRate+0x168>)
 8003f9c:	fba3 0302 	umull	r0, r3, r3, r2
 8003fa0:	095b      	lsrs	r3, r3, #5
 8003fa2:	2064      	movs	r0, #100	; 0x64
 8003fa4:	fb00 f303 	mul.w	r3, r0, r3
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	011b      	lsls	r3, r3, #4
 8003fac:	3332      	adds	r3, #50	; 0x32
 8003fae:	4a09      	ldr	r2, [pc, #36]	; (8003fd4 <LL_USART_SetBaudRate+0x168>)
 8003fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8003fb4:	095b      	lsrs	r3, r3, #5
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	f003 030f 	and.w	r3, r3, #15
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	440b      	add	r3, r1
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	609a      	str	r2, [r3, #8]
}
 8003fc8:	bf00      	nop
 8003fca:	3714      	adds	r7, #20
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bc80      	pop	{r7}
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	51eb851f 	.word	0x51eb851f

08003fd8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b088      	sub	sp, #32
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f7ff ff06 	bl	8003dfc <LL_USART_IsEnabled>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d157      	bne.n	80040a6 <LL_USART_Init+0xce>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003ffe:	f023 030c 	bic.w	r3, r3, #12
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	6851      	ldr	r1, [r2, #4]
 8004006:	683a      	ldr	r2, [r7, #0]
 8004008:	68d2      	ldr	r2, [r2, #12]
 800400a:	4311      	orrs	r1, r2
 800400c:	683a      	ldr	r2, [r7, #0]
 800400e:	6912      	ldr	r2, [r2, #16]
 8004010:	4311      	orrs	r1, r2
 8004012:	683a      	ldr	r2, [r7, #0]
 8004014:	6992      	ldr	r2, [r2, #24]
 8004016:	430a      	orrs	r2, r1
 8004018:	431a      	orrs	r2, r3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	4619      	mov	r1, r3
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f7ff fefc 	bl	8003e22 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	4619      	mov	r1, r3
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	f7ff ff08 	bl	8003e46 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8004036:	f107 0308 	add.w	r3, r7, #8
 800403a:	4618      	mov	r0, r3
 800403c:	f7ff fdf8 	bl	8003c30 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a1b      	ldr	r2, [pc, #108]	; (80040b0 <LL_USART_Init+0xd8>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d102      	bne.n	800404e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004048:	697b      	ldr	r3, [r7, #20]
 800404a:	61bb      	str	r3, [r7, #24]
 800404c:	e01a      	b.n	8004084 <LL_USART_Init+0xac>
    }
    else if (USARTx == USART2)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a18      	ldr	r2, [pc, #96]	; (80040b4 <LL_USART_Init+0xdc>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d102      	bne.n	800405c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	61bb      	str	r3, [r7, #24]
 800405a:	e013      	b.n	8004084 <LL_USART_Init+0xac>
    }
    else if (USARTx == USART3)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	4a16      	ldr	r2, [pc, #88]	; (80040b8 <LL_USART_Init+0xe0>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d102      	bne.n	800406a <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	61bb      	str	r3, [r7, #24]
 8004068:	e00c      	b.n	8004084 <LL_USART_Init+0xac>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4a13      	ldr	r2, [pc, #76]	; (80040bc <LL_USART_Init+0xe4>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d102      	bne.n	8004078 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	61bb      	str	r3, [r7, #24]
 8004076:	e005      	b.n	8004084 <LL_USART_Init+0xac>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a11      	ldr	r2, [pc, #68]	; (80040c0 <LL_USART_Init+0xe8>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d101      	bne.n	8004084 <LL_USART_Init+0xac>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00d      	beq.n	80040a6 <LL_USART_Init+0xce>
        && (USART_InitStruct->BaudRate != 0U))
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d009      	beq.n	80040a6 <LL_USART_Init+0xce>
    {
      status = SUCCESS;
 8004092:	2300      	movs	r3, #0
 8004094:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 800409e:	69b9      	ldr	r1, [r7, #24]
 80040a0:	6878      	ldr	r0, [r7, #4]
 80040a2:	f7ff fee3 	bl	8003e6c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80040a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3720      	adds	r7, #32
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	40013800 	.word	0x40013800
 80040b4:	40004400 	.word	0x40004400
 80040b8:	40004800 	.word	0x40004800
 80040bc:	40004c00 	.word	0x40004c00
 80040c0:	40005000 	.word	0x40005000

080040c4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80040cc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80040d0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80040d8:	b29a      	uxth	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	b29b      	uxth	r3, r3
 80040de:	43db      	mvns	r3, r3
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	4013      	ands	r3, r2
 80040e4:	b29a      	uxth	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3714      	adds	r7, #20
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bc80      	pop	{r7}
 80040f6:	4770      	bx	lr

080040f8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80040f8:	b084      	sub	sp, #16
 80040fa:	b480      	push	{r7}
 80040fc:	b083      	sub	sp, #12
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
 8004102:	f107 0014 	add.w	r0, r7, #20
 8004106:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2201      	movs	r2, #1
 800410e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	bc80      	pop	{r7}
 8004134:	b004      	add	sp, #16
 8004136:	4770      	bx	lr

08004138 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800413c:	f001 f95c 	bl	80053f8 <vTaskStartScheduler>
  
  return osOK;
 8004140:	2300      	movs	r3, #0
}
 8004142:	4618      	mov	r0, r3
 8004144:	bd80      	pop	{r7, pc}

08004146 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004146:	b580      	push	{r7, lr}
 8004148:	b084      	sub	sp, #16
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <osDelay+0x16>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	e000      	b.n	800415e <osDelay+0x18>
 800415c:	2301      	movs	r3, #1
 800415e:	4618      	mov	r0, r3
 8004160:	f001 f916 	bl	8005390 <vTaskDelay>
  
  return osOK;
 8004164:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800416e:	b480      	push	{r7}
 8004170:	b083      	sub	sp, #12
 8004172:	af00      	add	r7, sp, #0
 8004174:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f103 0208 	add.w	r2, r3, #8
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004186:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f103 0208 	add.w	r2, r3, #8
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f103 0208 	add.w	r2, r3, #8
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80041a2:	bf00      	nop
 80041a4:	370c      	adds	r7, #12
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bc80      	pop	{r7}
 80041aa:	4770      	bx	lr

080041ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80041ac:	b480      	push	{r7}
 80041ae:	b083      	sub	sp, #12
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80041ba:	bf00      	nop
 80041bc:	370c      	adds	r7, #12
 80041be:	46bd      	mov	sp, r7
 80041c0:	bc80      	pop	{r7}
 80041c2:	4770      	bx	lr

080041c4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	689a      	ldr	r2, [r3, #8]
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	683a      	ldr	r2, [r7, #0]
 80041e8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	683a      	ldr	r2, [r7, #0]
 80041ee:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	1c5a      	adds	r2, r3, #1
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	601a      	str	r2, [r3, #0]
}
 8004200:	bf00      	nop
 8004202:	3714      	adds	r7, #20
 8004204:	46bd      	mov	sp, r7
 8004206:	bc80      	pop	{r7}
 8004208:	4770      	bx	lr

0800420a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800420a:	b480      	push	{r7}
 800420c:	b085      	sub	sp, #20
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
 8004212:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004220:	d103      	bne.n	800422a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	60fb      	str	r3, [r7, #12]
 8004228:	e00c      	b.n	8004244 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	3308      	adds	r3, #8
 800422e:	60fb      	str	r3, [r7, #12]
 8004230:	e002      	b.n	8004238 <vListInsert+0x2e>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	60fb      	str	r3, [r7, #12]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	68ba      	ldr	r2, [r7, #8]
 8004240:	429a      	cmp	r2, r3
 8004242:	d2f6      	bcs.n	8004232 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	685a      	ldr	r2, [r3, #4]
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	683a      	ldr	r2, [r7, #0]
 8004252:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	68fa      	ldr	r2, [r7, #12]
 8004258:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	683a      	ldr	r2, [r7, #0]
 800425e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	1c5a      	adds	r2, r3, #1
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	601a      	str	r2, [r3, #0]
}
 8004270:	bf00      	nop
 8004272:	3714      	adds	r7, #20
 8004274:	46bd      	mov	sp, r7
 8004276:	bc80      	pop	{r7}
 8004278:	4770      	bx	lr

0800427a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800427a:	b480      	push	{r7}
 800427c:	b085      	sub	sp, #20
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	6892      	ldr	r2, [r2, #8]
 8004290:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	689b      	ldr	r3, [r3, #8]
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	6852      	ldr	r2, [r2, #4]
 800429a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	d103      	bne.n	80042ae <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	689a      	ldr	r2, [r3, #8]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	1e5a      	subs	r2, r3, #1
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3714      	adds	r7, #20
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bc80      	pop	{r7}
 80042ca:	4770      	bx	lr

080042cc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d10a      	bne.n	80042f6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80042e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042e4:	f383 8811 	msr	BASEPRI, r3
 80042e8:	f3bf 8f6f 	isb	sy
 80042ec:	f3bf 8f4f 	dsb	sy
 80042f0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80042f2:	bf00      	nop
 80042f4:	e7fe      	b.n	80042f4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80042f6:	f002 fb09 	bl	800690c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004302:	68f9      	ldr	r1, [r7, #12]
 8004304:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004306:	fb01 f303 	mul.w	r3, r1, r3
 800430a:	441a      	add	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004326:	3b01      	subs	r3, #1
 8004328:	68f9      	ldr	r1, [r7, #12]
 800432a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800432c:	fb01 f303 	mul.w	r3, r1, r3
 8004330:	441a      	add	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	22ff      	movs	r2, #255	; 0xff
 800433a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	22ff      	movs	r2, #255	; 0xff
 8004342:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d114      	bne.n	8004376 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	691b      	ldr	r3, [r3, #16]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d01a      	beq.n	800438a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	3310      	adds	r3, #16
 8004358:	4618      	mov	r0, r3
 800435a:	f001 fae5 	bl	8005928 <xTaskRemoveFromEventList>
 800435e:	4603      	mov	r3, r0
 8004360:	2b00      	cmp	r3, #0
 8004362:	d012      	beq.n	800438a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004364:	4b0c      	ldr	r3, [pc, #48]	; (8004398 <xQueueGenericReset+0xcc>)
 8004366:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800436a:	601a      	str	r2, [r3, #0]
 800436c:	f3bf 8f4f 	dsb	sy
 8004370:	f3bf 8f6f 	isb	sy
 8004374:	e009      	b.n	800438a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	3310      	adds	r3, #16
 800437a:	4618      	mov	r0, r3
 800437c:	f7ff fef7 	bl	800416e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	3324      	adds	r3, #36	; 0x24
 8004384:	4618      	mov	r0, r3
 8004386:	f7ff fef2 	bl	800416e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800438a:	f002 faef 	bl	800696c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800438e:	2301      	movs	r3, #1
}
 8004390:	4618      	mov	r0, r3
 8004392:	3710      	adds	r7, #16
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}
 8004398:	e000ed04 	.word	0xe000ed04

0800439c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800439c:	b580      	push	{r7, lr}
 800439e:	b08e      	sub	sp, #56	; 0x38
 80043a0:	af02      	add	r7, sp, #8
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]
 80043a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d10a      	bne.n	80043c6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80043b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b4:	f383 8811 	msr	BASEPRI, r3
 80043b8:	f3bf 8f6f 	isb	sy
 80043bc:	f3bf 8f4f 	dsb	sy
 80043c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80043c2:	bf00      	nop
 80043c4:	e7fe      	b.n	80043c4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d10a      	bne.n	80043e2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80043cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043d0:	f383 8811 	msr	BASEPRI, r3
 80043d4:	f3bf 8f6f 	isb	sy
 80043d8:	f3bf 8f4f 	dsb	sy
 80043dc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80043de:	bf00      	nop
 80043e0:	e7fe      	b.n	80043e0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d002      	beq.n	80043ee <xQueueGenericCreateStatic+0x52>
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <xQueueGenericCreateStatic+0x56>
 80043ee:	2301      	movs	r3, #1
 80043f0:	e000      	b.n	80043f4 <xQueueGenericCreateStatic+0x58>
 80043f2:	2300      	movs	r3, #0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d10a      	bne.n	800440e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80043f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043fc:	f383 8811 	msr	BASEPRI, r3
 8004400:	f3bf 8f6f 	isb	sy
 8004404:	f3bf 8f4f 	dsb	sy
 8004408:	623b      	str	r3, [r7, #32]
}
 800440a:	bf00      	nop
 800440c:	e7fe      	b.n	800440c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d102      	bne.n	800441a <xQueueGenericCreateStatic+0x7e>
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <xQueueGenericCreateStatic+0x82>
 800441a:	2301      	movs	r3, #1
 800441c:	e000      	b.n	8004420 <xQueueGenericCreateStatic+0x84>
 800441e:	2300      	movs	r3, #0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d10a      	bne.n	800443a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004428:	f383 8811 	msr	BASEPRI, r3
 800442c:	f3bf 8f6f 	isb	sy
 8004430:	f3bf 8f4f 	dsb	sy
 8004434:	61fb      	str	r3, [r7, #28]
}
 8004436:	bf00      	nop
 8004438:	e7fe      	b.n	8004438 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800443a:	2348      	movs	r3, #72	; 0x48
 800443c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	2b48      	cmp	r3, #72	; 0x48
 8004442:	d00a      	beq.n	800445a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004448:	f383 8811 	msr	BASEPRI, r3
 800444c:	f3bf 8f6f 	isb	sy
 8004450:	f3bf 8f4f 	dsb	sy
 8004454:	61bb      	str	r3, [r7, #24]
}
 8004456:	bf00      	nop
 8004458:	e7fe      	b.n	8004458 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800445e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004460:	2b00      	cmp	r3, #0
 8004462:	d00d      	beq.n	8004480 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800446c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004472:	9300      	str	r3, [sp, #0]
 8004474:	4613      	mov	r3, r2
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	68b9      	ldr	r1, [r7, #8]
 800447a:	68f8      	ldr	r0, [r7, #12]
 800447c:	f000 f843 	bl	8004506 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004482:	4618      	mov	r0, r3
 8004484:	3730      	adds	r7, #48	; 0x30
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800448a:	b580      	push	{r7, lr}
 800448c:	b08a      	sub	sp, #40	; 0x28
 800448e:	af02      	add	r7, sp, #8
 8004490:	60f8      	str	r0, [r7, #12]
 8004492:	60b9      	str	r1, [r7, #8]
 8004494:	4613      	mov	r3, r2
 8004496:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d10a      	bne.n	80044b4 <xQueueGenericCreate+0x2a>
	__asm volatile
 800449e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044a2:	f383 8811 	msr	BASEPRI, r3
 80044a6:	f3bf 8f6f 	isb	sy
 80044aa:	f3bf 8f4f 	dsb	sy
 80044ae:	613b      	str	r3, [r7, #16]
}
 80044b0:	bf00      	nop
 80044b2:	e7fe      	b.n	80044b2 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d102      	bne.n	80044c0 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80044ba:	2300      	movs	r3, #0
 80044bc:	61fb      	str	r3, [r7, #28]
 80044be:	e004      	b.n	80044ca <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	68ba      	ldr	r2, [r7, #8]
 80044c4:	fb02 f303 	mul.w	r3, r2, r3
 80044c8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	3348      	adds	r3, #72	; 0x48
 80044ce:	4618      	mov	r0, r3
 80044d0:	f002 fb1c 	bl	8006b0c <pvPortMalloc>
 80044d4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80044d6:	69bb      	ldr	r3, [r7, #24]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d00f      	beq.n	80044fc <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	3348      	adds	r3, #72	; 0x48
 80044e0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80044e2:	69bb      	ldr	r3, [r7, #24]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80044ea:	79fa      	ldrb	r2, [r7, #7]
 80044ec:	69bb      	ldr	r3, [r7, #24]
 80044ee:	9300      	str	r3, [sp, #0]
 80044f0:	4613      	mov	r3, r2
 80044f2:	697a      	ldr	r2, [r7, #20]
 80044f4:	68b9      	ldr	r1, [r7, #8]
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f000 f805 	bl	8004506 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80044fc:	69bb      	ldr	r3, [r7, #24]
	}
 80044fe:	4618      	mov	r0, r3
 8004500:	3720      	adds	r7, #32
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b084      	sub	sp, #16
 800450a:	af00      	add	r7, sp, #0
 800450c:	60f8      	str	r0, [r7, #12]
 800450e:	60b9      	str	r1, [r7, #8]
 8004510:	607a      	str	r2, [r7, #4]
 8004512:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d103      	bne.n	8004522 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	e002      	b.n	8004528 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	68fa      	ldr	r2, [r7, #12]
 800452c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004534:	2101      	movs	r1, #1
 8004536:	69b8      	ldr	r0, [r7, #24]
 8004538:	f7ff fec8 	bl	80042cc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800453c:	bf00      	nop
 800453e:	3710      	adds	r7, #16
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}

08004544 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00e      	beq.n	8004570 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004564:	2300      	movs	r3, #0
 8004566:	2200      	movs	r2, #0
 8004568:	2100      	movs	r1, #0
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f000 f81c 	bl	80045a8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004570:	bf00      	nop
 8004572:	3708      	adds	r7, #8
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004578:	b580      	push	{r7, lr}
 800457a:	b086      	sub	sp, #24
 800457c:	af00      	add	r7, sp, #0
 800457e:	4603      	mov	r3, r0
 8004580:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004582:	2301      	movs	r3, #1
 8004584:	617b      	str	r3, [r7, #20]
 8004586:	2300      	movs	r3, #0
 8004588:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800458a:	79fb      	ldrb	r3, [r7, #7]
 800458c:	461a      	mov	r2, r3
 800458e:	6939      	ldr	r1, [r7, #16]
 8004590:	6978      	ldr	r0, [r7, #20]
 8004592:	f7ff ff7a 	bl	800448a <xQueueGenericCreate>
 8004596:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f7ff ffd3 	bl	8004544 <prvInitialiseMutex>

		return pxNewQueue;
 800459e:	68fb      	ldr	r3, [r7, #12]
	}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b08e      	sub	sp, #56	; 0x38
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
 80045b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80045b6:	2300      	movs	r3, #0
 80045b8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80045be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d10a      	bne.n	80045da <xQueueGenericSend+0x32>
	__asm volatile
 80045c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c8:	f383 8811 	msr	BASEPRI, r3
 80045cc:	f3bf 8f6f 	isb	sy
 80045d0:	f3bf 8f4f 	dsb	sy
 80045d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80045d6:	bf00      	nop
 80045d8:	e7fe      	b.n	80045d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d103      	bne.n	80045e8 <xQueueGenericSend+0x40>
 80045e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d101      	bne.n	80045ec <xQueueGenericSend+0x44>
 80045e8:	2301      	movs	r3, #1
 80045ea:	e000      	b.n	80045ee <xQueueGenericSend+0x46>
 80045ec:	2300      	movs	r3, #0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10a      	bne.n	8004608 <xQueueGenericSend+0x60>
	__asm volatile
 80045f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f6:	f383 8811 	msr	BASEPRI, r3
 80045fa:	f3bf 8f6f 	isb	sy
 80045fe:	f3bf 8f4f 	dsb	sy
 8004602:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004604:	bf00      	nop
 8004606:	e7fe      	b.n	8004606 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	2b02      	cmp	r3, #2
 800460c:	d103      	bne.n	8004616 <xQueueGenericSend+0x6e>
 800460e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004612:	2b01      	cmp	r3, #1
 8004614:	d101      	bne.n	800461a <xQueueGenericSend+0x72>
 8004616:	2301      	movs	r3, #1
 8004618:	e000      	b.n	800461c <xQueueGenericSend+0x74>
 800461a:	2300      	movs	r3, #0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10a      	bne.n	8004636 <xQueueGenericSend+0x8e>
	__asm volatile
 8004620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004624:	f383 8811 	msr	BASEPRI, r3
 8004628:	f3bf 8f6f 	isb	sy
 800462c:	f3bf 8f4f 	dsb	sy
 8004630:	623b      	str	r3, [r7, #32]
}
 8004632:	bf00      	nop
 8004634:	e7fe      	b.n	8004634 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004636:	f001 fb3b 	bl	8005cb0 <xTaskGetSchedulerState>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d102      	bne.n	8004646 <xQueueGenericSend+0x9e>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d101      	bne.n	800464a <xQueueGenericSend+0xa2>
 8004646:	2301      	movs	r3, #1
 8004648:	e000      	b.n	800464c <xQueueGenericSend+0xa4>
 800464a:	2300      	movs	r3, #0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d10a      	bne.n	8004666 <xQueueGenericSend+0xbe>
	__asm volatile
 8004650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004654:	f383 8811 	msr	BASEPRI, r3
 8004658:	f3bf 8f6f 	isb	sy
 800465c:	f3bf 8f4f 	dsb	sy
 8004660:	61fb      	str	r3, [r7, #28]
}
 8004662:	bf00      	nop
 8004664:	e7fe      	b.n	8004664 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004666:	f002 f951 	bl	800690c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800466a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800466c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800466e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004672:	429a      	cmp	r2, r3
 8004674:	d302      	bcc.n	800467c <xQueueGenericSend+0xd4>
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	2b02      	cmp	r3, #2
 800467a:	d129      	bne.n	80046d0 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	68b9      	ldr	r1, [r7, #8]
 8004680:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004682:	f000 fb4d 	bl	8004d20 <prvCopyDataToQueue>
 8004686:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800468a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468c:	2b00      	cmp	r3, #0
 800468e:	d010      	beq.n	80046b2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004692:	3324      	adds	r3, #36	; 0x24
 8004694:	4618      	mov	r0, r3
 8004696:	f001 f947 	bl	8005928 <xTaskRemoveFromEventList>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d013      	beq.n	80046c8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80046a0:	4b3f      	ldr	r3, [pc, #252]	; (80047a0 <xQueueGenericSend+0x1f8>)
 80046a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046a6:	601a      	str	r2, [r3, #0]
 80046a8:	f3bf 8f4f 	dsb	sy
 80046ac:	f3bf 8f6f 	isb	sy
 80046b0:	e00a      	b.n	80046c8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80046b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d007      	beq.n	80046c8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80046b8:	4b39      	ldr	r3, [pc, #228]	; (80047a0 <xQueueGenericSend+0x1f8>)
 80046ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046be:	601a      	str	r2, [r3, #0]
 80046c0:	f3bf 8f4f 	dsb	sy
 80046c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80046c8:	f002 f950 	bl	800696c <vPortExitCritical>
				return pdPASS;
 80046cc:	2301      	movs	r3, #1
 80046ce:	e063      	b.n	8004798 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d103      	bne.n	80046de <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80046d6:	f002 f949 	bl	800696c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80046da:	2300      	movs	r3, #0
 80046dc:	e05c      	b.n	8004798 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80046de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d106      	bne.n	80046f2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80046e4:	f107 0314 	add.w	r3, r7, #20
 80046e8:	4618      	mov	r0, r3
 80046ea:	f001 f97f 	bl	80059ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80046ee:	2301      	movs	r3, #1
 80046f0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80046f2:	f002 f93b 	bl	800696c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80046f6:	f000 feef 	bl	80054d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80046fa:	f002 f907 	bl	800690c <vPortEnterCritical>
 80046fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004700:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004704:	b25b      	sxtb	r3, r3
 8004706:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800470a:	d103      	bne.n	8004714 <xQueueGenericSend+0x16c>
 800470c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470e:	2200      	movs	r2, #0
 8004710:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004716:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800471a:	b25b      	sxtb	r3, r3
 800471c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004720:	d103      	bne.n	800472a <xQueueGenericSend+0x182>
 8004722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004724:	2200      	movs	r2, #0
 8004726:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800472a:	f002 f91f 	bl	800696c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800472e:	1d3a      	adds	r2, r7, #4
 8004730:	f107 0314 	add.w	r3, r7, #20
 8004734:	4611      	mov	r1, r2
 8004736:	4618      	mov	r0, r3
 8004738:	f001 f96e 	bl	8005a18 <xTaskCheckForTimeOut>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d124      	bne.n	800478c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004742:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004744:	f000 fbe4 	bl	8004f10 <prvIsQueueFull>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d018      	beq.n	8004780 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800474e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004750:	3310      	adds	r3, #16
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	4611      	mov	r1, r2
 8004756:	4618      	mov	r0, r3
 8004758:	f001 f896 	bl	8005888 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800475c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800475e:	f000 fb6f 	bl	8004e40 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004762:	f000 fec7 	bl	80054f4 <xTaskResumeAll>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	f47f af7c 	bne.w	8004666 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800476e:	4b0c      	ldr	r3, [pc, #48]	; (80047a0 <xQueueGenericSend+0x1f8>)
 8004770:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004774:	601a      	str	r2, [r3, #0]
 8004776:	f3bf 8f4f 	dsb	sy
 800477a:	f3bf 8f6f 	isb	sy
 800477e:	e772      	b.n	8004666 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004780:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004782:	f000 fb5d 	bl	8004e40 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004786:	f000 feb5 	bl	80054f4 <xTaskResumeAll>
 800478a:	e76c      	b.n	8004666 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800478c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800478e:	f000 fb57 	bl	8004e40 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004792:	f000 feaf 	bl	80054f4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004796:	2300      	movs	r3, #0
		}
	}
}
 8004798:	4618      	mov	r0, r3
 800479a:	3738      	adds	r7, #56	; 0x38
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	e000ed04 	.word	0xe000ed04

080047a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b08e      	sub	sp, #56	; 0x38
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	607a      	str	r2, [r7, #4]
 80047b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80047b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10a      	bne.n	80047d2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80047bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c0:	f383 8811 	msr	BASEPRI, r3
 80047c4:	f3bf 8f6f 	isb	sy
 80047c8:	f3bf 8f4f 	dsb	sy
 80047cc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80047ce:	bf00      	nop
 80047d0:	e7fe      	b.n	80047d0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d103      	bne.n	80047e0 <xQueueGenericSendFromISR+0x3c>
 80047d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d101      	bne.n	80047e4 <xQueueGenericSendFromISR+0x40>
 80047e0:	2301      	movs	r3, #1
 80047e2:	e000      	b.n	80047e6 <xQueueGenericSendFromISR+0x42>
 80047e4:	2300      	movs	r3, #0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d10a      	bne.n	8004800 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80047ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ee:	f383 8811 	msr	BASEPRI, r3
 80047f2:	f3bf 8f6f 	isb	sy
 80047f6:	f3bf 8f4f 	dsb	sy
 80047fa:	623b      	str	r3, [r7, #32]
}
 80047fc:	bf00      	nop
 80047fe:	e7fe      	b.n	80047fe <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	2b02      	cmp	r3, #2
 8004804:	d103      	bne.n	800480e <xQueueGenericSendFromISR+0x6a>
 8004806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800480a:	2b01      	cmp	r3, #1
 800480c:	d101      	bne.n	8004812 <xQueueGenericSendFromISR+0x6e>
 800480e:	2301      	movs	r3, #1
 8004810:	e000      	b.n	8004814 <xQueueGenericSendFromISR+0x70>
 8004812:	2300      	movs	r3, #0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d10a      	bne.n	800482e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800481c:	f383 8811 	msr	BASEPRI, r3
 8004820:	f3bf 8f6f 	isb	sy
 8004824:	f3bf 8f4f 	dsb	sy
 8004828:	61fb      	str	r3, [r7, #28]
}
 800482a:	bf00      	nop
 800482c:	e7fe      	b.n	800482c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800482e:	f002 f92f 	bl	8006a90 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004832:	f3ef 8211 	mrs	r2, BASEPRI
 8004836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800483a:	f383 8811 	msr	BASEPRI, r3
 800483e:	f3bf 8f6f 	isb	sy
 8004842:	f3bf 8f4f 	dsb	sy
 8004846:	61ba      	str	r2, [r7, #24]
 8004848:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800484a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800484c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800484e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004850:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004854:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004856:	429a      	cmp	r2, r3
 8004858:	d302      	bcc.n	8004860 <xQueueGenericSendFromISR+0xbc>
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2b02      	cmp	r3, #2
 800485e:	d12c      	bne.n	80048ba <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004862:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004866:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800486a:	683a      	ldr	r2, [r7, #0]
 800486c:	68b9      	ldr	r1, [r7, #8]
 800486e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004870:	f000 fa56 	bl	8004d20 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004874:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004878:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800487c:	d112      	bne.n	80048a4 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800487e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004882:	2b00      	cmp	r3, #0
 8004884:	d016      	beq.n	80048b4 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004888:	3324      	adds	r3, #36	; 0x24
 800488a:	4618      	mov	r0, r3
 800488c:	f001 f84c 	bl	8005928 <xTaskRemoveFromEventList>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d00e      	beq.n	80048b4 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d00b      	beq.n	80048b4 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2201      	movs	r2, #1
 80048a0:	601a      	str	r2, [r3, #0]
 80048a2:	e007      	b.n	80048b4 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80048a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80048a8:	3301      	adds	r3, #1
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	b25a      	sxtb	r2, r3
 80048ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80048b4:	2301      	movs	r3, #1
 80048b6:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80048b8:	e001      	b.n	80048be <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80048ba:	2300      	movs	r3, #0
 80048bc:	637b      	str	r3, [r7, #52]	; 0x34
 80048be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048c0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80048c8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80048ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3738      	adds	r7, #56	; 0x38
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b08c      	sub	sp, #48	; 0x30
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80048e0:	2300      	movs	r3, #0
 80048e2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80048e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d10a      	bne.n	8004904 <xQueueReceive+0x30>
	__asm volatile
 80048ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f2:	f383 8811 	msr	BASEPRI, r3
 80048f6:	f3bf 8f6f 	isb	sy
 80048fa:	f3bf 8f4f 	dsb	sy
 80048fe:	623b      	str	r3, [r7, #32]
}
 8004900:	bf00      	nop
 8004902:	e7fe      	b.n	8004902 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d103      	bne.n	8004912 <xQueueReceive+0x3e>
 800490a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800490c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490e:	2b00      	cmp	r3, #0
 8004910:	d101      	bne.n	8004916 <xQueueReceive+0x42>
 8004912:	2301      	movs	r3, #1
 8004914:	e000      	b.n	8004918 <xQueueReceive+0x44>
 8004916:	2300      	movs	r3, #0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d10a      	bne.n	8004932 <xQueueReceive+0x5e>
	__asm volatile
 800491c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004920:	f383 8811 	msr	BASEPRI, r3
 8004924:	f3bf 8f6f 	isb	sy
 8004928:	f3bf 8f4f 	dsb	sy
 800492c:	61fb      	str	r3, [r7, #28]
}
 800492e:	bf00      	nop
 8004930:	e7fe      	b.n	8004930 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004932:	f001 f9bd 	bl	8005cb0 <xTaskGetSchedulerState>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d102      	bne.n	8004942 <xQueueReceive+0x6e>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d101      	bne.n	8004946 <xQueueReceive+0x72>
 8004942:	2301      	movs	r3, #1
 8004944:	e000      	b.n	8004948 <xQueueReceive+0x74>
 8004946:	2300      	movs	r3, #0
 8004948:	2b00      	cmp	r3, #0
 800494a:	d10a      	bne.n	8004962 <xQueueReceive+0x8e>
	__asm volatile
 800494c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004950:	f383 8811 	msr	BASEPRI, r3
 8004954:	f3bf 8f6f 	isb	sy
 8004958:	f3bf 8f4f 	dsb	sy
 800495c:	61bb      	str	r3, [r7, #24]
}
 800495e:	bf00      	nop
 8004960:	e7fe      	b.n	8004960 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004962:	f001 ffd3 	bl	800690c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800496a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800496c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496e:	2b00      	cmp	r3, #0
 8004970:	d01f      	beq.n	80049b2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004972:	68b9      	ldr	r1, [r7, #8]
 8004974:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004976:	f000 fa3d 	bl	8004df4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800497a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497c:	1e5a      	subs	r2, r3, #1
 800497e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004980:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00f      	beq.n	80049aa <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800498a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800498c:	3310      	adds	r3, #16
 800498e:	4618      	mov	r0, r3
 8004990:	f000 ffca 	bl	8005928 <xTaskRemoveFromEventList>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d007      	beq.n	80049aa <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800499a:	4b3d      	ldr	r3, [pc, #244]	; (8004a90 <xQueueReceive+0x1bc>)
 800499c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049a0:	601a      	str	r2, [r3, #0]
 80049a2:	f3bf 8f4f 	dsb	sy
 80049a6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80049aa:	f001 ffdf 	bl	800696c <vPortExitCritical>
				return pdPASS;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e069      	b.n	8004a86 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d103      	bne.n	80049c0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80049b8:	f001 ffd8 	bl	800696c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80049bc:	2300      	movs	r3, #0
 80049be:	e062      	b.n	8004a86 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80049c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d106      	bne.n	80049d4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80049c6:	f107 0310 	add.w	r3, r7, #16
 80049ca:	4618      	mov	r0, r3
 80049cc:	f001 f80e 	bl	80059ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80049d0:	2301      	movs	r3, #1
 80049d2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80049d4:	f001 ffca 	bl	800696c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80049d8:	f000 fd7e 	bl	80054d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80049dc:	f001 ff96 	bl	800690c <vPortEnterCritical>
 80049e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049e6:	b25b      	sxtb	r3, r3
 80049e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80049ec:	d103      	bne.n	80049f6 <xQueueReceive+0x122>
 80049ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049fc:	b25b      	sxtb	r3, r3
 80049fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a02:	d103      	bne.n	8004a0c <xQueueReceive+0x138>
 8004a04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a0c:	f001 ffae 	bl	800696c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a10:	1d3a      	adds	r2, r7, #4
 8004a12:	f107 0310 	add.w	r3, r7, #16
 8004a16:	4611      	mov	r1, r2
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f000 fffd 	bl	8005a18 <xTaskCheckForTimeOut>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d123      	bne.n	8004a6c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a24:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a26:	f000 fa5d 	bl	8004ee4 <prvIsQueueEmpty>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d017      	beq.n	8004a60 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a32:	3324      	adds	r3, #36	; 0x24
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	4611      	mov	r1, r2
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f000 ff25 	bl	8005888 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004a3e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a40:	f000 f9fe 	bl	8004e40 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004a44:	f000 fd56 	bl	80054f4 <xTaskResumeAll>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d189      	bne.n	8004962 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004a4e:	4b10      	ldr	r3, [pc, #64]	; (8004a90 <xQueueReceive+0x1bc>)
 8004a50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a54:	601a      	str	r2, [r3, #0]
 8004a56:	f3bf 8f4f 	dsb	sy
 8004a5a:	f3bf 8f6f 	isb	sy
 8004a5e:	e780      	b.n	8004962 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004a60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a62:	f000 f9ed 	bl	8004e40 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a66:	f000 fd45 	bl	80054f4 <xTaskResumeAll>
 8004a6a:	e77a      	b.n	8004962 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004a6c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a6e:	f000 f9e7 	bl	8004e40 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a72:	f000 fd3f 	bl	80054f4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004a76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004a78:	f000 fa34 	bl	8004ee4 <prvIsQueueEmpty>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	f43f af6f 	beq.w	8004962 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004a84:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3730      	adds	r7, #48	; 0x30
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	e000ed04 	.word	0xe000ed04

08004a94 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b08e      	sub	sp, #56	; 0x38
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10a      	bne.n	8004ac6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8004ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ab4:	f383 8811 	msr	BASEPRI, r3
 8004ab8:	f3bf 8f6f 	isb	sy
 8004abc:	f3bf 8f4f 	dsb	sy
 8004ac0:	623b      	str	r3, [r7, #32]
}
 8004ac2:	bf00      	nop
 8004ac4:	e7fe      	b.n	8004ac4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8004ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ad2:	f383 8811 	msr	BASEPRI, r3
 8004ad6:	f3bf 8f6f 	isb	sy
 8004ada:	f3bf 8f4f 	dsb	sy
 8004ade:	61fb      	str	r3, [r7, #28]
}
 8004ae0:	bf00      	nop
 8004ae2:	e7fe      	b.n	8004ae2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ae4:	f001 f8e4 	bl	8005cb0 <xTaskGetSchedulerState>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d102      	bne.n	8004af4 <xQueueSemaphoreTake+0x60>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <xQueueSemaphoreTake+0x64>
 8004af4:	2301      	movs	r3, #1
 8004af6:	e000      	b.n	8004afa <xQueueSemaphoreTake+0x66>
 8004af8:	2300      	movs	r3, #0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10a      	bne.n	8004b14 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8004afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b02:	f383 8811 	msr	BASEPRI, r3
 8004b06:	f3bf 8f6f 	isb	sy
 8004b0a:	f3bf 8f4f 	dsb	sy
 8004b0e:	61bb      	str	r3, [r7, #24]
}
 8004b10:	bf00      	nop
 8004b12:	e7fe      	b.n	8004b12 <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004b14:	f001 fefa 	bl	800690c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b1c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d024      	beq.n	8004b6e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b26:	1e5a      	subs	r2, r3, #1
 8004b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b2a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d104      	bne.n	8004b3e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8004b34:	f001 fa86 	bl	8006044 <pvTaskIncrementMutexHeldCount>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b3c:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00f      	beq.n	8004b66 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b48:	3310      	adds	r3, #16
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f000 feec 	bl	8005928 <xTaskRemoveFromEventList>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d007      	beq.n	8004b66 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004b56:	4b54      	ldr	r3, [pc, #336]	; (8004ca8 <xQueueSemaphoreTake+0x214>)
 8004b58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b5c:	601a      	str	r2, [r3, #0]
 8004b5e:	f3bf 8f4f 	dsb	sy
 8004b62:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004b66:	f001 ff01 	bl	800696c <vPortExitCritical>
				return pdPASS;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e097      	b.n	8004c9e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d111      	bne.n	8004b98 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00a      	beq.n	8004b90 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8004b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b7e:	f383 8811 	msr	BASEPRI, r3
 8004b82:	f3bf 8f6f 	isb	sy
 8004b86:	f3bf 8f4f 	dsb	sy
 8004b8a:	617b      	str	r3, [r7, #20]
}
 8004b8c:	bf00      	nop
 8004b8e:	e7fe      	b.n	8004b8e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004b90:	f001 feec 	bl	800696c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004b94:	2300      	movs	r3, #0
 8004b96:	e082      	b.n	8004c9e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d106      	bne.n	8004bac <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b9e:	f107 030c 	add.w	r3, r7, #12
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f000 ff22 	bl	80059ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004bac:	f001 fede 	bl	800696c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004bb0:	f000 fc92 	bl	80054d8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004bb4:	f001 feaa 	bl	800690c <vPortEnterCritical>
 8004bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004bbe:	b25b      	sxtb	r3, r3
 8004bc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bc4:	d103      	bne.n	8004bce <xQueueSemaphoreTake+0x13a>
 8004bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004bd4:	b25b      	sxtb	r3, r3
 8004bd6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bda:	d103      	bne.n	8004be4 <xQueueSemaphoreTake+0x150>
 8004bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bde:	2200      	movs	r2, #0
 8004be0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004be4:	f001 fec2 	bl	800696c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004be8:	463a      	mov	r2, r7
 8004bea:	f107 030c 	add.w	r3, r7, #12
 8004bee:	4611      	mov	r1, r2
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f000 ff11 	bl	8005a18 <xTaskCheckForTimeOut>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d132      	bne.n	8004c62 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004bfc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004bfe:	f000 f971 	bl	8004ee4 <prvIsQueueEmpty>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d026      	beq.n	8004c56 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d109      	bne.n	8004c24 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8004c10:	f001 fe7c 	bl	800690c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8004c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f001 f867 	bl	8005cec <xTaskPriorityInherit>
 8004c1e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004c20:	f001 fea4 	bl	800696c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c26:	3324      	adds	r3, #36	; 0x24
 8004c28:	683a      	ldr	r2, [r7, #0]
 8004c2a:	4611      	mov	r1, r2
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f000 fe2b 	bl	8005888 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004c32:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004c34:	f000 f904 	bl	8004e40 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004c38:	f000 fc5c 	bl	80054f4 <xTaskResumeAll>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	f47f af68 	bne.w	8004b14 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8004c44:	4b18      	ldr	r3, [pc, #96]	; (8004ca8 <xQueueSemaphoreTake+0x214>)
 8004c46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c4a:	601a      	str	r2, [r3, #0]
 8004c4c:	f3bf 8f4f 	dsb	sy
 8004c50:	f3bf 8f6f 	isb	sy
 8004c54:	e75e      	b.n	8004b14 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004c56:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004c58:	f000 f8f2 	bl	8004e40 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c5c:	f000 fc4a 	bl	80054f4 <xTaskResumeAll>
 8004c60:	e758      	b.n	8004b14 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004c62:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004c64:	f000 f8ec 	bl	8004e40 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c68:	f000 fc44 	bl	80054f4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c6c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004c6e:	f000 f939 	bl	8004ee4 <prvIsQueueEmpty>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f43f af4d 	beq.w	8004b14 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00d      	beq.n	8004c9c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8004c80:	f001 fe44 	bl	800690c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004c84:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004c86:	f000 f834 	bl	8004cf2 <prvGetDisinheritPriorityAfterTimeout>
 8004c8a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8004c8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004c92:	4618      	mov	r0, r3
 8004c94:	f001 f936 	bl	8005f04 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004c98:	f001 fe68 	bl	800696c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004c9c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3738      	adds	r7, #56	; 0x38
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	e000ed04 	.word	0xe000ed04

08004cac <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d10a      	bne.n	8004cd4 <vQueueDelete+0x28>
	__asm volatile
 8004cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc2:	f383 8811 	msr	BASEPRI, r3
 8004cc6:	f3bf 8f6f 	isb	sy
 8004cca:	f3bf 8f4f 	dsb	sy
 8004cce:	60bb      	str	r3, [r7, #8]
}
 8004cd0:	bf00      	nop
 8004cd2:	e7fe      	b.n	8004cd2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f000 f95b 	bl	8004f90 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d102      	bne.n	8004cea <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f001 ffd5 	bl	8006c94 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8004cea:	bf00      	nop
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004cf2:	b480      	push	{r7}
 8004cf4:	b085      	sub	sp, #20
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d006      	beq.n	8004d10 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f1c3 0307 	rsb	r3, r3, #7
 8004d0c:	60fb      	str	r3, [r7, #12]
 8004d0e:	e001      	b.n	8004d14 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004d10:	2300      	movs	r3, #0
 8004d12:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004d14:	68fb      	ldr	r3, [r7, #12]
	}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3714      	adds	r7, #20
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bc80      	pop	{r7}
 8004d1e:	4770      	bx	lr

08004d20 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b086      	sub	sp, #24
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d34:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d10d      	bne.n	8004d5a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d14d      	bne.n	8004de2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f001 f854 	bl	8005df8 <xTaskPriorityDisinherit>
 8004d50:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	605a      	str	r2, [r3, #4]
 8004d58:	e043      	b.n	8004de2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d119      	bne.n	8004d94 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6898      	ldr	r0, [r3, #8]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d68:	461a      	mov	r2, r3
 8004d6a:	68b9      	ldr	r1, [r7, #8]
 8004d6c:	f002 f9c2 	bl	80070f4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	689a      	ldr	r2, [r3, #8]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d78:	441a      	add	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	689a      	ldr	r2, [r3, #8]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d32b      	bcc.n	8004de2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	609a      	str	r2, [r3, #8]
 8004d92:	e026      	b.n	8004de2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	68d8      	ldr	r0, [r3, #12]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	68b9      	ldr	r1, [r7, #8]
 8004da0:	f002 f9a8 	bl	80070f4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	68da      	ldr	r2, [r3, #12]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dac:	425b      	negs	r3, r3
 8004dae:	441a      	add	r2, r3
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	68da      	ldr	r2, [r3, #12]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d207      	bcs.n	8004dd0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	685a      	ldr	r2, [r3, #4]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc8:	425b      	negs	r3, r3
 8004dca:	441a      	add	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d105      	bne.n	8004de2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d002      	beq.n	8004de2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	3b01      	subs	r3, #1
 8004de0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	1c5a      	adds	r2, r3, #1
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004dea:	697b      	ldr	r3, [r7, #20]
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3718      	adds	r7, #24
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d018      	beq.n	8004e38 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	68da      	ldr	r2, [r3, #12]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0e:	441a      	add	r2, r3
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	68da      	ldr	r2, [r3, #12]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d303      	bcc.n	8004e28 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	68d9      	ldr	r1, [r3, #12]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e30:	461a      	mov	r2, r3
 8004e32:	6838      	ldr	r0, [r7, #0]
 8004e34:	f002 f95e 	bl	80070f4 <memcpy>
	}
}
 8004e38:	bf00      	nop
 8004e3a:	3708      	adds	r7, #8
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004e48:	f001 fd60 	bl	800690c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e52:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e54:	e011      	b.n	8004e7a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d012      	beq.n	8004e84 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	3324      	adds	r3, #36	; 0x24
 8004e62:	4618      	mov	r0, r3
 8004e64:	f000 fd60 	bl	8005928 <xTaskRemoveFromEventList>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004e6e:	f000 fe35 	bl	8005adc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004e72:	7bfb      	ldrb	r3, [r7, #15]
 8004e74:	3b01      	subs	r3, #1
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	dce9      	bgt.n	8004e56 <prvUnlockQueue+0x16>
 8004e82:	e000      	b.n	8004e86 <prvUnlockQueue+0x46>
					break;
 8004e84:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	22ff      	movs	r2, #255	; 0xff
 8004e8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004e8e:	f001 fd6d 	bl	800696c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004e92:	f001 fd3b 	bl	800690c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e9c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e9e:	e011      	b.n	8004ec4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d012      	beq.n	8004ece <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	3310      	adds	r3, #16
 8004eac:	4618      	mov	r0, r3
 8004eae:	f000 fd3b 	bl	8005928 <xTaskRemoveFromEventList>
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d001      	beq.n	8004ebc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004eb8:	f000 fe10 	bl	8005adc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004ebc:	7bbb      	ldrb	r3, [r7, #14]
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ec4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	dce9      	bgt.n	8004ea0 <prvUnlockQueue+0x60>
 8004ecc:	e000      	b.n	8004ed0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004ece:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	22ff      	movs	r2, #255	; 0xff
 8004ed4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004ed8:	f001 fd48 	bl	800696c <vPortExitCritical>
}
 8004edc:	bf00      	nop
 8004ede:	3710      	adds	r7, #16
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004eec:	f001 fd0e 	bl	800690c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d102      	bne.n	8004efe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	60fb      	str	r3, [r7, #12]
 8004efc:	e001      	b.n	8004f02 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004efe:	2300      	movs	r3, #0
 8004f00:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f02:	f001 fd33 	bl	800696c <vPortExitCritical>

	return xReturn;
 8004f06:	68fb      	ldr	r3, [r7, #12]
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3710      	adds	r7, #16
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f18:	f001 fcf8 	bl	800690c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d102      	bne.n	8004f2e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	60fb      	str	r3, [r7, #12]
 8004f2c:	e001      	b.n	8004f32 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f32:	f001 fd1b 	bl	800696c <vPortExitCritical>

	return xReturn;
 8004f36:	68fb      	ldr	r3, [r7, #12]
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004f40:	b480      	push	{r7}
 8004f42:	b085      	sub	sp, #20
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	60fb      	str	r3, [r7, #12]
 8004f4e:	e014      	b.n	8004f7a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004f50:	4a0e      	ldr	r2, [pc, #56]	; (8004f8c <vQueueAddToRegistry+0x4c>)
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d10b      	bne.n	8004f74 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004f5c:	490b      	ldr	r1, [pc, #44]	; (8004f8c <vQueueAddToRegistry+0x4c>)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	683a      	ldr	r2, [r7, #0]
 8004f62:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004f66:	4a09      	ldr	r2, [pc, #36]	; (8004f8c <vQueueAddToRegistry+0x4c>)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	00db      	lsls	r3, r3, #3
 8004f6c:	4413      	add	r3, r2
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004f72:	e006      	b.n	8004f82 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	3301      	adds	r3, #1
 8004f78:	60fb      	str	r3, [r7, #12]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2b07      	cmp	r3, #7
 8004f7e:	d9e7      	bls.n	8004f50 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004f80:	bf00      	nop
 8004f82:	bf00      	nop
 8004f84:	3714      	adds	r7, #20
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bc80      	pop	{r7}
 8004f8a:	4770      	bx	lr
 8004f8c:	20000fb8 	.word	0x20000fb8

08004f90 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8004f90:	b480      	push	{r7}
 8004f92:	b085      	sub	sp, #20
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f98:	2300      	movs	r3, #0
 8004f9a:	60fb      	str	r3, [r7, #12]
 8004f9c:	e016      	b.n	8004fcc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8004f9e:	4a10      	ldr	r2, [pc, #64]	; (8004fe0 <vQueueUnregisterQueue+0x50>)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	00db      	lsls	r3, r3, #3
 8004fa4:	4413      	add	r3, r2
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	687a      	ldr	r2, [r7, #4]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d10b      	bne.n	8004fc6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8004fae:	4a0c      	ldr	r2, [pc, #48]	; (8004fe0 <vQueueUnregisterQueue+0x50>)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2100      	movs	r1, #0
 8004fb4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8004fb8:	4a09      	ldr	r2, [pc, #36]	; (8004fe0 <vQueueUnregisterQueue+0x50>)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	00db      	lsls	r3, r3, #3
 8004fbe:	4413      	add	r3, r2
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	605a      	str	r2, [r3, #4]
				break;
 8004fc4:	e006      	b.n	8004fd4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	3301      	adds	r3, #1
 8004fca:	60fb      	str	r3, [r7, #12]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2b07      	cmp	r3, #7
 8004fd0:	d9e5      	bls.n	8004f9e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8004fd2:	bf00      	nop
 8004fd4:	bf00      	nop
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bc80      	pop	{r7}
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	20000fb8 	.word	0x20000fb8

08004fe4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b086      	sub	sp, #24
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004ff4:	f001 fc8a 	bl	800690c <vPortEnterCritical>
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ffe:	b25b      	sxtb	r3, r3
 8005000:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005004:	d103      	bne.n	800500e <vQueueWaitForMessageRestricted+0x2a>
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005014:	b25b      	sxtb	r3, r3
 8005016:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800501a:	d103      	bne.n	8005024 <vQueueWaitForMessageRestricted+0x40>
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	2200      	movs	r2, #0
 8005020:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005024:	f001 fca2 	bl	800696c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800502c:	2b00      	cmp	r3, #0
 800502e:	d106      	bne.n	800503e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	3324      	adds	r3, #36	; 0x24
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	68b9      	ldr	r1, [r7, #8]
 8005038:	4618      	mov	r0, r3
 800503a:	f000 fc49 	bl	80058d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800503e:	6978      	ldr	r0, [r7, #20]
 8005040:	f7ff fefe 	bl	8004e40 <prvUnlockQueue>
	}
 8005044:	bf00      	nop
 8005046:	3718      	adds	r7, #24
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800504c:	b580      	push	{r7, lr}
 800504e:	b08e      	sub	sp, #56	; 0x38
 8005050:	af04      	add	r7, sp, #16
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	607a      	str	r2, [r7, #4]
 8005058:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800505a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800505c:	2b00      	cmp	r3, #0
 800505e:	d10a      	bne.n	8005076 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005064:	f383 8811 	msr	BASEPRI, r3
 8005068:	f3bf 8f6f 	isb	sy
 800506c:	f3bf 8f4f 	dsb	sy
 8005070:	623b      	str	r3, [r7, #32]
}
 8005072:	bf00      	nop
 8005074:	e7fe      	b.n	8005074 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005078:	2b00      	cmp	r3, #0
 800507a:	d10a      	bne.n	8005092 <xTaskCreateStatic+0x46>
	__asm volatile
 800507c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005080:	f383 8811 	msr	BASEPRI, r3
 8005084:	f3bf 8f6f 	isb	sy
 8005088:	f3bf 8f4f 	dsb	sy
 800508c:	61fb      	str	r3, [r7, #28]
}
 800508e:	bf00      	nop
 8005090:	e7fe      	b.n	8005090 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005092:	23a0      	movs	r3, #160	; 0xa0
 8005094:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	2ba0      	cmp	r3, #160	; 0xa0
 800509a:	d00a      	beq.n	80050b2 <xTaskCreateStatic+0x66>
	__asm volatile
 800509c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a0:	f383 8811 	msr	BASEPRI, r3
 80050a4:	f3bf 8f6f 	isb	sy
 80050a8:	f3bf 8f4f 	dsb	sy
 80050ac:	61bb      	str	r3, [r7, #24]
}
 80050ae:	bf00      	nop
 80050b0:	e7fe      	b.n	80050b0 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80050b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d01e      	beq.n	80050f6 <xTaskCreateStatic+0xaa>
 80050b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d01b      	beq.n	80050f6 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050c0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80050c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050c6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80050c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ca:	2202      	movs	r2, #2
 80050cc:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80050d0:	2300      	movs	r3, #0
 80050d2:	9303      	str	r3, [sp, #12]
 80050d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d6:	9302      	str	r3, [sp, #8]
 80050d8:	f107 0314 	add.w	r3, r7, #20
 80050dc:	9301      	str	r3, [sp, #4]
 80050de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e0:	9300      	str	r3, [sp, #0]
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	68b9      	ldr	r1, [r7, #8]
 80050e8:	68f8      	ldr	r0, [r7, #12]
 80050ea:	f000 f851 	bl	8005190 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80050ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80050f0:	f000 f8e4 	bl	80052bc <prvAddNewTaskToReadyList>
 80050f4:	e001      	b.n	80050fa <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80050f6:	2300      	movs	r3, #0
 80050f8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80050fa:	697b      	ldr	r3, [r7, #20]
	}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3728      	adds	r7, #40	; 0x28
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}

08005104 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005104:	b580      	push	{r7, lr}
 8005106:	b08c      	sub	sp, #48	; 0x30
 8005108:	af04      	add	r7, sp, #16
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	603b      	str	r3, [r7, #0]
 8005110:	4613      	mov	r3, r2
 8005112:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005114:	88fb      	ldrh	r3, [r7, #6]
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4618      	mov	r0, r3
 800511a:	f001 fcf7 	bl	8006b0c <pvPortMalloc>
 800511e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00e      	beq.n	8005144 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005126:	20a0      	movs	r0, #160	; 0xa0
 8005128:	f001 fcf0 	bl	8006b0c <pvPortMalloc>
 800512c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d003      	beq.n	800513c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	631a      	str	r2, [r3, #48]	; 0x30
 800513a:	e005      	b.n	8005148 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800513c:	6978      	ldr	r0, [r7, #20]
 800513e:	f001 fda9 	bl	8006c94 <vPortFree>
 8005142:	e001      	b.n	8005148 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005144:	2300      	movs	r3, #0
 8005146:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005148:	69fb      	ldr	r3, [r7, #28]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d017      	beq.n	800517e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005156:	88fa      	ldrh	r2, [r7, #6]
 8005158:	2300      	movs	r3, #0
 800515a:	9303      	str	r3, [sp, #12]
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	9302      	str	r3, [sp, #8]
 8005160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005162:	9301      	str	r3, [sp, #4]
 8005164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005166:	9300      	str	r3, [sp, #0]
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	68b9      	ldr	r1, [r7, #8]
 800516c:	68f8      	ldr	r0, [r7, #12]
 800516e:	f000 f80f 	bl	8005190 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005172:	69f8      	ldr	r0, [r7, #28]
 8005174:	f000 f8a2 	bl	80052bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005178:	2301      	movs	r3, #1
 800517a:	61bb      	str	r3, [r7, #24]
 800517c:	e002      	b.n	8005184 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800517e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005182:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005184:	69bb      	ldr	r3, [r7, #24]
	}
 8005186:	4618      	mov	r0, r3
 8005188:	3720      	adds	r7, #32
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
	...

08005190 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b088      	sub	sp, #32
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	607a      	str	r2, [r7, #4]
 800519c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800519e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80051a8:	3b01      	subs	r3, #1
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	4413      	add	r3, r2
 80051ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	f023 0307 	bic.w	r3, r3, #7
 80051b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	f003 0307 	and.w	r3, r3, #7
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d00a      	beq.n	80051d8 <prvInitialiseNewTask+0x48>
	__asm volatile
 80051c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c6:	f383 8811 	msr	BASEPRI, r3
 80051ca:	f3bf 8f6f 	isb	sy
 80051ce:	f3bf 8f4f 	dsb	sy
 80051d2:	617b      	str	r3, [r7, #20]
}
 80051d4:	bf00      	nop
 80051d6:	e7fe      	b.n	80051d6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80051d8:	2300      	movs	r3, #0
 80051da:	61fb      	str	r3, [r7, #28]
 80051dc:	e012      	b.n	8005204 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80051de:	68ba      	ldr	r2, [r7, #8]
 80051e0:	69fb      	ldr	r3, [r7, #28]
 80051e2:	4413      	add	r3, r2
 80051e4:	7819      	ldrb	r1, [r3, #0]
 80051e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	4413      	add	r3, r2
 80051ec:	3334      	adds	r3, #52	; 0x34
 80051ee:	460a      	mov	r2, r1
 80051f0:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	4413      	add	r3, r2
 80051f8:	781b      	ldrb	r3, [r3, #0]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d006      	beq.n	800520c <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	3301      	adds	r3, #1
 8005202:	61fb      	str	r3, [r7, #28]
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	2b0f      	cmp	r3, #15
 8005208:	d9e9      	bls.n	80051de <prvInitialiseNewTask+0x4e>
 800520a:	e000      	b.n	800520e <prvInitialiseNewTask+0x7e>
		{
			break;
 800520c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800520e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005218:	2b06      	cmp	r3, #6
 800521a:	d901      	bls.n	8005220 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800521c:	2306      	movs	r3, #6
 800521e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005222:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005224:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005228:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800522a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800522c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800522e:	2200      	movs	r2, #0
 8005230:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005234:	3304      	adds	r3, #4
 8005236:	4618      	mov	r0, r3
 8005238:	f7fe ffb8 	bl	80041ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800523c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800523e:	3318      	adds	r3, #24
 8005240:	4618      	mov	r0, r3
 8005242:	f7fe ffb3 	bl	80041ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005248:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800524a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800524c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800524e:	f1c3 0207 	rsb	r2, r3, #7
 8005252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005254:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005258:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800525a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800525c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800525e:	2200      	movs	r2, #0
 8005260:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005266:	2200      	movs	r2, #0
 8005268:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800526c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800526e:	334c      	adds	r3, #76	; 0x4c
 8005270:	224c      	movs	r2, #76	; 0x4c
 8005272:	2100      	movs	r1, #0
 8005274:	4618      	mov	r0, r3
 8005276:	f001 feb3 	bl	8006fe0 <memset>
 800527a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800527c:	4a0c      	ldr	r2, [pc, #48]	; (80052b0 <prvInitialiseNewTask+0x120>)
 800527e:	651a      	str	r2, [r3, #80]	; 0x50
 8005280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005282:	4a0c      	ldr	r2, [pc, #48]	; (80052b4 <prvInitialiseNewTask+0x124>)
 8005284:	655a      	str	r2, [r3, #84]	; 0x54
 8005286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005288:	4a0b      	ldr	r2, [pc, #44]	; (80052b8 <prvInitialiseNewTask+0x128>)
 800528a:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800528c:	683a      	ldr	r2, [r7, #0]
 800528e:	68f9      	ldr	r1, [r7, #12]
 8005290:	69b8      	ldr	r0, [r7, #24]
 8005292:	f001 fa49 	bl	8006728 <pxPortInitialiseStack>
 8005296:	4602      	mov	r2, r0
 8005298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800529a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800529c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d002      	beq.n	80052a8 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80052a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052a6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052a8:	bf00      	nop
 80052aa:	3720      	adds	r7, #32
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	20011240 	.word	0x20011240
 80052b4:	200112a8 	.word	0x200112a8
 80052b8:	20011310 	.word	0x20011310

080052bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80052c4:	f001 fb22 	bl	800690c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80052c8:	4b2a      	ldr	r3, [pc, #168]	; (8005374 <prvAddNewTaskToReadyList+0xb8>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	3301      	adds	r3, #1
 80052ce:	4a29      	ldr	r2, [pc, #164]	; (8005374 <prvAddNewTaskToReadyList+0xb8>)
 80052d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80052d2:	4b29      	ldr	r3, [pc, #164]	; (8005378 <prvAddNewTaskToReadyList+0xbc>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d109      	bne.n	80052ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80052da:	4a27      	ldr	r2, [pc, #156]	; (8005378 <prvAddNewTaskToReadyList+0xbc>)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80052e0:	4b24      	ldr	r3, [pc, #144]	; (8005374 <prvAddNewTaskToReadyList+0xb8>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d110      	bne.n	800530a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80052e8:	f000 fc1c 	bl	8005b24 <prvInitialiseTaskLists>
 80052ec:	e00d      	b.n	800530a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80052ee:	4b23      	ldr	r3, [pc, #140]	; (800537c <prvAddNewTaskToReadyList+0xc0>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d109      	bne.n	800530a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80052f6:	4b20      	ldr	r3, [pc, #128]	; (8005378 <prvAddNewTaskToReadyList+0xbc>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005300:	429a      	cmp	r2, r3
 8005302:	d802      	bhi.n	800530a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005304:	4a1c      	ldr	r2, [pc, #112]	; (8005378 <prvAddNewTaskToReadyList+0xbc>)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800530a:	4b1d      	ldr	r3, [pc, #116]	; (8005380 <prvAddNewTaskToReadyList+0xc4>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	3301      	adds	r3, #1
 8005310:	4a1b      	ldr	r2, [pc, #108]	; (8005380 <prvAddNewTaskToReadyList+0xc4>)
 8005312:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005318:	2201      	movs	r2, #1
 800531a:	409a      	lsls	r2, r3
 800531c:	4b19      	ldr	r3, [pc, #100]	; (8005384 <prvAddNewTaskToReadyList+0xc8>)
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4313      	orrs	r3, r2
 8005322:	4a18      	ldr	r2, [pc, #96]	; (8005384 <prvAddNewTaskToReadyList+0xc8>)
 8005324:	6013      	str	r3, [r2, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800532a:	4613      	mov	r3, r2
 800532c:	009b      	lsls	r3, r3, #2
 800532e:	4413      	add	r3, r2
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	4a15      	ldr	r2, [pc, #84]	; (8005388 <prvAddNewTaskToReadyList+0xcc>)
 8005334:	441a      	add	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	3304      	adds	r3, #4
 800533a:	4619      	mov	r1, r3
 800533c:	4610      	mov	r0, r2
 800533e:	f7fe ff41 	bl	80041c4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005342:	f001 fb13 	bl	800696c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005346:	4b0d      	ldr	r3, [pc, #52]	; (800537c <prvAddNewTaskToReadyList+0xc0>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00e      	beq.n	800536c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800534e:	4b0a      	ldr	r3, [pc, #40]	; (8005378 <prvAddNewTaskToReadyList+0xbc>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005358:	429a      	cmp	r2, r3
 800535a:	d207      	bcs.n	800536c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800535c:	4b0b      	ldr	r3, [pc, #44]	; (800538c <prvAddNewTaskToReadyList+0xd0>)
 800535e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005362:	601a      	str	r2, [r3, #0]
 8005364:	f3bf 8f4f 	dsb	sy
 8005368:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800536c:	bf00      	nop
 800536e:	3708      	adds	r7, #8
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	200010f8 	.word	0x200010f8
 8005378:	20000ff8 	.word	0x20000ff8
 800537c:	20001104 	.word	0x20001104
 8005380:	20001114 	.word	0x20001114
 8005384:	20001100 	.word	0x20001100
 8005388:	20000ffc 	.word	0x20000ffc
 800538c:	e000ed04 	.word	0xe000ed04

08005390 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005390:	b580      	push	{r7, lr}
 8005392:	b084      	sub	sp, #16
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005398:	2300      	movs	r3, #0
 800539a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d017      	beq.n	80053d2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80053a2:	4b13      	ldr	r3, [pc, #76]	; (80053f0 <vTaskDelay+0x60>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d00a      	beq.n	80053c0 <vTaskDelay+0x30>
	__asm volatile
 80053aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ae:	f383 8811 	msr	BASEPRI, r3
 80053b2:	f3bf 8f6f 	isb	sy
 80053b6:	f3bf 8f4f 	dsb	sy
 80053ba:	60bb      	str	r3, [r7, #8]
}
 80053bc:	bf00      	nop
 80053be:	e7fe      	b.n	80053be <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80053c0:	f000 f88a 	bl	80054d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80053c4:	2100      	movs	r1, #0
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 fe50 	bl	800606c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80053cc:	f000 f892 	bl	80054f4 <xTaskResumeAll>
 80053d0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d107      	bne.n	80053e8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80053d8:	4b06      	ldr	r3, [pc, #24]	; (80053f4 <vTaskDelay+0x64>)
 80053da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053de:	601a      	str	r2, [r3, #0]
 80053e0:	f3bf 8f4f 	dsb	sy
 80053e4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80053e8:	bf00      	nop
 80053ea:	3710      	adds	r7, #16
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	20001120 	.word	0x20001120
 80053f4:	e000ed04 	.word	0xe000ed04

080053f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b08a      	sub	sp, #40	; 0x28
 80053fc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80053fe:	2300      	movs	r3, #0
 8005400:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005402:	2300      	movs	r3, #0
 8005404:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005406:	463a      	mov	r2, r7
 8005408:	1d39      	adds	r1, r7, #4
 800540a:	f107 0308 	add.w	r3, r7, #8
 800540e:	4618      	mov	r0, r3
 8005410:	f7fb f8e4 	bl	80005dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005414:	6839      	ldr	r1, [r7, #0]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68ba      	ldr	r2, [r7, #8]
 800541a:	9202      	str	r2, [sp, #8]
 800541c:	9301      	str	r3, [sp, #4]
 800541e:	2300      	movs	r3, #0
 8005420:	9300      	str	r3, [sp, #0]
 8005422:	2300      	movs	r3, #0
 8005424:	460a      	mov	r2, r1
 8005426:	4924      	ldr	r1, [pc, #144]	; (80054b8 <vTaskStartScheduler+0xc0>)
 8005428:	4824      	ldr	r0, [pc, #144]	; (80054bc <vTaskStartScheduler+0xc4>)
 800542a:	f7ff fe0f 	bl	800504c <xTaskCreateStatic>
 800542e:	4603      	mov	r3, r0
 8005430:	4a23      	ldr	r2, [pc, #140]	; (80054c0 <vTaskStartScheduler+0xc8>)
 8005432:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005434:	4b22      	ldr	r3, [pc, #136]	; (80054c0 <vTaskStartScheduler+0xc8>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d002      	beq.n	8005442 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800543c:	2301      	movs	r3, #1
 800543e:	617b      	str	r3, [r7, #20]
 8005440:	e001      	b.n	8005446 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005442:	2300      	movs	r3, #0
 8005444:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	2b01      	cmp	r3, #1
 800544a:	d102      	bne.n	8005452 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800544c:	f000 fe74 	bl	8006138 <xTimerCreateTimerTask>
 8005450:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	2b01      	cmp	r3, #1
 8005456:	d11b      	bne.n	8005490 <vTaskStartScheduler+0x98>
	__asm volatile
 8005458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800545c:	f383 8811 	msr	BASEPRI, r3
 8005460:	f3bf 8f6f 	isb	sy
 8005464:	f3bf 8f4f 	dsb	sy
 8005468:	613b      	str	r3, [r7, #16]
}
 800546a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800546c:	4b15      	ldr	r3, [pc, #84]	; (80054c4 <vTaskStartScheduler+0xcc>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	334c      	adds	r3, #76	; 0x4c
 8005472:	4a15      	ldr	r2, [pc, #84]	; (80054c8 <vTaskStartScheduler+0xd0>)
 8005474:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005476:	4b15      	ldr	r3, [pc, #84]	; (80054cc <vTaskStartScheduler+0xd4>)
 8005478:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800547c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800547e:	4b14      	ldr	r3, [pc, #80]	; (80054d0 <vTaskStartScheduler+0xd8>)
 8005480:	2201      	movs	r2, #1
 8005482:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005484:	4b13      	ldr	r3, [pc, #76]	; (80054d4 <vTaskStartScheduler+0xdc>)
 8005486:	2200      	movs	r2, #0
 8005488:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800548a:	f001 f9cd 	bl	8006828 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800548e:	e00e      	b.n	80054ae <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005496:	d10a      	bne.n	80054ae <vTaskStartScheduler+0xb6>
	__asm volatile
 8005498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800549c:	f383 8811 	msr	BASEPRI, r3
 80054a0:	f3bf 8f6f 	isb	sy
 80054a4:	f3bf 8f4f 	dsb	sy
 80054a8:	60fb      	str	r3, [r7, #12]
}
 80054aa:	bf00      	nop
 80054ac:	e7fe      	b.n	80054ac <vTaskStartScheduler+0xb4>
}
 80054ae:	bf00      	nop
 80054b0:	3718      	adds	r7, #24
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	08007d30 	.word	0x08007d30
 80054bc:	08005af5 	.word	0x08005af5
 80054c0:	2000111c 	.word	0x2000111c
 80054c4:	20000ff8 	.word	0x20000ff8
 80054c8:	2000005c 	.word	0x2000005c
 80054cc:	20001118 	.word	0x20001118
 80054d0:	20001104 	.word	0x20001104
 80054d4:	200010fc 	.word	0x200010fc

080054d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80054d8:	b480      	push	{r7}
 80054da:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80054dc:	4b04      	ldr	r3, [pc, #16]	; (80054f0 <vTaskSuspendAll+0x18>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	3301      	adds	r3, #1
 80054e2:	4a03      	ldr	r2, [pc, #12]	; (80054f0 <vTaskSuspendAll+0x18>)
 80054e4:	6013      	str	r3, [r2, #0]
}
 80054e6:	bf00      	nop
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bc80      	pop	{r7}
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	20001120 	.word	0x20001120

080054f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80054fa:	2300      	movs	r3, #0
 80054fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80054fe:	2300      	movs	r3, #0
 8005500:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005502:	4b41      	ldr	r3, [pc, #260]	; (8005608 <xTaskResumeAll+0x114>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10a      	bne.n	8005520 <xTaskResumeAll+0x2c>
	__asm volatile
 800550a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800550e:	f383 8811 	msr	BASEPRI, r3
 8005512:	f3bf 8f6f 	isb	sy
 8005516:	f3bf 8f4f 	dsb	sy
 800551a:	603b      	str	r3, [r7, #0]
}
 800551c:	bf00      	nop
 800551e:	e7fe      	b.n	800551e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005520:	f001 f9f4 	bl	800690c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005524:	4b38      	ldr	r3, [pc, #224]	; (8005608 <xTaskResumeAll+0x114>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	3b01      	subs	r3, #1
 800552a:	4a37      	ldr	r2, [pc, #220]	; (8005608 <xTaskResumeAll+0x114>)
 800552c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800552e:	4b36      	ldr	r3, [pc, #216]	; (8005608 <xTaskResumeAll+0x114>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d161      	bne.n	80055fa <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005536:	4b35      	ldr	r3, [pc, #212]	; (800560c <xTaskResumeAll+0x118>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d05d      	beq.n	80055fa <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800553e:	e02e      	b.n	800559e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005540:	4b33      	ldr	r3, [pc, #204]	; (8005610 <xTaskResumeAll+0x11c>)
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	3318      	adds	r3, #24
 800554c:	4618      	mov	r0, r3
 800554e:	f7fe fe94 	bl	800427a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	3304      	adds	r3, #4
 8005556:	4618      	mov	r0, r3
 8005558:	f7fe fe8f 	bl	800427a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005560:	2201      	movs	r2, #1
 8005562:	409a      	lsls	r2, r3
 8005564:	4b2b      	ldr	r3, [pc, #172]	; (8005614 <xTaskResumeAll+0x120>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4313      	orrs	r3, r2
 800556a:	4a2a      	ldr	r2, [pc, #168]	; (8005614 <xTaskResumeAll+0x120>)
 800556c:	6013      	str	r3, [r2, #0]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005572:	4613      	mov	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	4413      	add	r3, r2
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	4a27      	ldr	r2, [pc, #156]	; (8005618 <xTaskResumeAll+0x124>)
 800557c:	441a      	add	r2, r3
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	3304      	adds	r3, #4
 8005582:	4619      	mov	r1, r3
 8005584:	4610      	mov	r0, r2
 8005586:	f7fe fe1d 	bl	80041c4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800558e:	4b23      	ldr	r3, [pc, #140]	; (800561c <xTaskResumeAll+0x128>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005594:	429a      	cmp	r2, r3
 8005596:	d302      	bcc.n	800559e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005598:	4b21      	ldr	r3, [pc, #132]	; (8005620 <xTaskResumeAll+0x12c>)
 800559a:	2201      	movs	r2, #1
 800559c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800559e:	4b1c      	ldr	r3, [pc, #112]	; (8005610 <xTaskResumeAll+0x11c>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1cc      	bne.n	8005540 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d001      	beq.n	80055b0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80055ac:	f000 fb5c 	bl	8005c68 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80055b0:	4b1c      	ldr	r3, [pc, #112]	; (8005624 <xTaskResumeAll+0x130>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d010      	beq.n	80055de <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80055bc:	f000 f844 	bl	8005648 <xTaskIncrementTick>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d002      	beq.n	80055cc <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80055c6:	4b16      	ldr	r3, [pc, #88]	; (8005620 <xTaskResumeAll+0x12c>)
 80055c8:	2201      	movs	r2, #1
 80055ca:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	3b01      	subs	r3, #1
 80055d0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1f1      	bne.n	80055bc <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80055d8:	4b12      	ldr	r3, [pc, #72]	; (8005624 <xTaskResumeAll+0x130>)
 80055da:	2200      	movs	r2, #0
 80055dc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80055de:	4b10      	ldr	r3, [pc, #64]	; (8005620 <xTaskResumeAll+0x12c>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d009      	beq.n	80055fa <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80055e6:	2301      	movs	r3, #1
 80055e8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80055ea:	4b0f      	ldr	r3, [pc, #60]	; (8005628 <xTaskResumeAll+0x134>)
 80055ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055f0:	601a      	str	r2, [r3, #0]
 80055f2:	f3bf 8f4f 	dsb	sy
 80055f6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80055fa:	f001 f9b7 	bl	800696c <vPortExitCritical>

	return xAlreadyYielded;
 80055fe:	68bb      	ldr	r3, [r7, #8]
}
 8005600:	4618      	mov	r0, r3
 8005602:	3710      	adds	r7, #16
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	20001120 	.word	0x20001120
 800560c:	200010f8 	.word	0x200010f8
 8005610:	200010b8 	.word	0x200010b8
 8005614:	20001100 	.word	0x20001100
 8005618:	20000ffc 	.word	0x20000ffc
 800561c:	20000ff8 	.word	0x20000ff8
 8005620:	2000110c 	.word	0x2000110c
 8005624:	20001108 	.word	0x20001108
 8005628:	e000ed04 	.word	0xe000ed04

0800562c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005632:	4b04      	ldr	r3, [pc, #16]	; (8005644 <xTaskGetTickCount+0x18>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005638:	687b      	ldr	r3, [r7, #4]
}
 800563a:	4618      	mov	r0, r3
 800563c:	370c      	adds	r7, #12
 800563e:	46bd      	mov	sp, r7
 8005640:	bc80      	pop	{r7}
 8005642:	4770      	bx	lr
 8005644:	200010fc 	.word	0x200010fc

08005648 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b086      	sub	sp, #24
 800564c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800564e:	2300      	movs	r3, #0
 8005650:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005652:	4b51      	ldr	r3, [pc, #324]	; (8005798 <xTaskIncrementTick+0x150>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2b00      	cmp	r3, #0
 8005658:	f040 808d 	bne.w	8005776 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800565c:	4b4f      	ldr	r3, [pc, #316]	; (800579c <xTaskIncrementTick+0x154>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	3301      	adds	r3, #1
 8005662:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005664:	4a4d      	ldr	r2, [pc, #308]	; (800579c <xTaskIncrementTick+0x154>)
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d120      	bne.n	80056b2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005670:	4b4b      	ldr	r3, [pc, #300]	; (80057a0 <xTaskIncrementTick+0x158>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d00a      	beq.n	8005690 <xTaskIncrementTick+0x48>
	__asm volatile
 800567a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800567e:	f383 8811 	msr	BASEPRI, r3
 8005682:	f3bf 8f6f 	isb	sy
 8005686:	f3bf 8f4f 	dsb	sy
 800568a:	603b      	str	r3, [r7, #0]
}
 800568c:	bf00      	nop
 800568e:	e7fe      	b.n	800568e <xTaskIncrementTick+0x46>
 8005690:	4b43      	ldr	r3, [pc, #268]	; (80057a0 <xTaskIncrementTick+0x158>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	60fb      	str	r3, [r7, #12]
 8005696:	4b43      	ldr	r3, [pc, #268]	; (80057a4 <xTaskIncrementTick+0x15c>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a41      	ldr	r2, [pc, #260]	; (80057a0 <xTaskIncrementTick+0x158>)
 800569c:	6013      	str	r3, [r2, #0]
 800569e:	4a41      	ldr	r2, [pc, #260]	; (80057a4 <xTaskIncrementTick+0x15c>)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6013      	str	r3, [r2, #0]
 80056a4:	4b40      	ldr	r3, [pc, #256]	; (80057a8 <xTaskIncrementTick+0x160>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	3301      	adds	r3, #1
 80056aa:	4a3f      	ldr	r2, [pc, #252]	; (80057a8 <xTaskIncrementTick+0x160>)
 80056ac:	6013      	str	r3, [r2, #0]
 80056ae:	f000 fadb 	bl	8005c68 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80056b2:	4b3e      	ldr	r3, [pc, #248]	; (80057ac <xTaskIncrementTick+0x164>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	693a      	ldr	r2, [r7, #16]
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d34d      	bcc.n	8005758 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056bc:	4b38      	ldr	r3, [pc, #224]	; (80057a0 <xTaskIncrementTick+0x158>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d101      	bne.n	80056ca <xTaskIncrementTick+0x82>
 80056c6:	2301      	movs	r3, #1
 80056c8:	e000      	b.n	80056cc <xTaskIncrementTick+0x84>
 80056ca:	2300      	movs	r3, #0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d004      	beq.n	80056da <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056d0:	4b36      	ldr	r3, [pc, #216]	; (80057ac <xTaskIncrementTick+0x164>)
 80056d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80056d6:	601a      	str	r2, [r3, #0]
					break;
 80056d8:	e03e      	b.n	8005758 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80056da:	4b31      	ldr	r3, [pc, #196]	; (80057a0 <xTaskIncrementTick+0x158>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80056ea:	693a      	ldr	r2, [r7, #16]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d203      	bcs.n	80056fa <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80056f2:	4a2e      	ldr	r2, [pc, #184]	; (80057ac <xTaskIncrementTick+0x164>)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6013      	str	r3, [r2, #0]
						break;
 80056f8:	e02e      	b.n	8005758 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	3304      	adds	r3, #4
 80056fe:	4618      	mov	r0, r3
 8005700:	f7fe fdbb 	bl	800427a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005708:	2b00      	cmp	r3, #0
 800570a:	d004      	beq.n	8005716 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	3318      	adds	r3, #24
 8005710:	4618      	mov	r0, r3
 8005712:	f7fe fdb2 	bl	800427a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800571a:	2201      	movs	r2, #1
 800571c:	409a      	lsls	r2, r3
 800571e:	4b24      	ldr	r3, [pc, #144]	; (80057b0 <xTaskIncrementTick+0x168>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4313      	orrs	r3, r2
 8005724:	4a22      	ldr	r2, [pc, #136]	; (80057b0 <xTaskIncrementTick+0x168>)
 8005726:	6013      	str	r3, [r2, #0]
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800572c:	4613      	mov	r3, r2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	4413      	add	r3, r2
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	4a1f      	ldr	r2, [pc, #124]	; (80057b4 <xTaskIncrementTick+0x16c>)
 8005736:	441a      	add	r2, r3
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	3304      	adds	r3, #4
 800573c:	4619      	mov	r1, r3
 800573e:	4610      	mov	r0, r2
 8005740:	f7fe fd40 	bl	80041c4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005748:	4b1b      	ldr	r3, [pc, #108]	; (80057b8 <xTaskIncrementTick+0x170>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800574e:	429a      	cmp	r2, r3
 8005750:	d3b4      	bcc.n	80056bc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005752:	2301      	movs	r3, #1
 8005754:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005756:	e7b1      	b.n	80056bc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005758:	4b17      	ldr	r3, [pc, #92]	; (80057b8 <xTaskIncrementTick+0x170>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800575e:	4915      	ldr	r1, [pc, #84]	; (80057b4 <xTaskIncrementTick+0x16c>)
 8005760:	4613      	mov	r3, r2
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	4413      	add	r3, r2
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	440b      	add	r3, r1
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2b01      	cmp	r3, #1
 800576e:	d907      	bls.n	8005780 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8005770:	2301      	movs	r3, #1
 8005772:	617b      	str	r3, [r7, #20]
 8005774:	e004      	b.n	8005780 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005776:	4b11      	ldr	r3, [pc, #68]	; (80057bc <xTaskIncrementTick+0x174>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	3301      	adds	r3, #1
 800577c:	4a0f      	ldr	r2, [pc, #60]	; (80057bc <xTaskIncrementTick+0x174>)
 800577e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005780:	4b0f      	ldr	r3, [pc, #60]	; (80057c0 <xTaskIncrementTick+0x178>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d001      	beq.n	800578c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8005788:	2301      	movs	r3, #1
 800578a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800578c:	697b      	ldr	r3, [r7, #20]
}
 800578e:	4618      	mov	r0, r3
 8005790:	3718      	adds	r7, #24
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	20001120 	.word	0x20001120
 800579c:	200010fc 	.word	0x200010fc
 80057a0:	200010b0 	.word	0x200010b0
 80057a4:	200010b4 	.word	0x200010b4
 80057a8:	20001110 	.word	0x20001110
 80057ac:	20001118 	.word	0x20001118
 80057b0:	20001100 	.word	0x20001100
 80057b4:	20000ffc 	.word	0x20000ffc
 80057b8:	20000ff8 	.word	0x20000ff8
 80057bc:	20001108 	.word	0x20001108
 80057c0:	2000110c 	.word	0x2000110c

080057c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80057c4:	b480      	push	{r7}
 80057c6:	b087      	sub	sp, #28
 80057c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80057ca:	4b29      	ldr	r3, [pc, #164]	; (8005870 <vTaskSwitchContext+0xac>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d003      	beq.n	80057da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80057d2:	4b28      	ldr	r3, [pc, #160]	; (8005874 <vTaskSwitchContext+0xb0>)
 80057d4:	2201      	movs	r2, #1
 80057d6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80057d8:	e044      	b.n	8005864 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80057da:	4b26      	ldr	r3, [pc, #152]	; (8005874 <vTaskSwitchContext+0xb0>)
 80057dc:	2200      	movs	r2, #0
 80057de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80057e0:	4b25      	ldr	r3, [pc, #148]	; (8005878 <vTaskSwitchContext+0xb4>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	fab3 f383 	clz	r3, r3
 80057ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80057ee:	7afb      	ldrb	r3, [r7, #11]
 80057f0:	f1c3 031f 	rsb	r3, r3, #31
 80057f4:	617b      	str	r3, [r7, #20]
 80057f6:	4921      	ldr	r1, [pc, #132]	; (800587c <vTaskSwitchContext+0xb8>)
 80057f8:	697a      	ldr	r2, [r7, #20]
 80057fa:	4613      	mov	r3, r2
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	4413      	add	r3, r2
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	440b      	add	r3, r1
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d10a      	bne.n	8005820 <vTaskSwitchContext+0x5c>
	__asm volatile
 800580a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800580e:	f383 8811 	msr	BASEPRI, r3
 8005812:	f3bf 8f6f 	isb	sy
 8005816:	f3bf 8f4f 	dsb	sy
 800581a:	607b      	str	r3, [r7, #4]
}
 800581c:	bf00      	nop
 800581e:	e7fe      	b.n	800581e <vTaskSwitchContext+0x5a>
 8005820:	697a      	ldr	r2, [r7, #20]
 8005822:	4613      	mov	r3, r2
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	4413      	add	r3, r2
 8005828:	009b      	lsls	r3, r3, #2
 800582a:	4a14      	ldr	r2, [pc, #80]	; (800587c <vTaskSwitchContext+0xb8>)
 800582c:	4413      	add	r3, r2
 800582e:	613b      	str	r3, [r7, #16]
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	685a      	ldr	r2, [r3, #4]
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	605a      	str	r2, [r3, #4]
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	685a      	ldr	r2, [r3, #4]
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	3308      	adds	r3, #8
 8005842:	429a      	cmp	r2, r3
 8005844:	d104      	bne.n	8005850 <vTaskSwitchContext+0x8c>
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	685a      	ldr	r2, [r3, #4]
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	605a      	str	r2, [r3, #4]
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	4a0a      	ldr	r2, [pc, #40]	; (8005880 <vTaskSwitchContext+0xbc>)
 8005858:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800585a:	4b09      	ldr	r3, [pc, #36]	; (8005880 <vTaskSwitchContext+0xbc>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	334c      	adds	r3, #76	; 0x4c
 8005860:	4a08      	ldr	r2, [pc, #32]	; (8005884 <vTaskSwitchContext+0xc0>)
 8005862:	6013      	str	r3, [r2, #0]
}
 8005864:	bf00      	nop
 8005866:	371c      	adds	r7, #28
 8005868:	46bd      	mov	sp, r7
 800586a:	bc80      	pop	{r7}
 800586c:	4770      	bx	lr
 800586e:	bf00      	nop
 8005870:	20001120 	.word	0x20001120
 8005874:	2000110c 	.word	0x2000110c
 8005878:	20001100 	.word	0x20001100
 800587c:	20000ffc 	.word	0x20000ffc
 8005880:	20000ff8 	.word	0x20000ff8
 8005884:	2000005c 	.word	0x2000005c

08005888 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d10a      	bne.n	80058ae <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800589c:	f383 8811 	msr	BASEPRI, r3
 80058a0:	f3bf 8f6f 	isb	sy
 80058a4:	f3bf 8f4f 	dsb	sy
 80058a8:	60fb      	str	r3, [r7, #12]
}
 80058aa:	bf00      	nop
 80058ac:	e7fe      	b.n	80058ac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058ae:	4b07      	ldr	r3, [pc, #28]	; (80058cc <vTaskPlaceOnEventList+0x44>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	3318      	adds	r3, #24
 80058b4:	4619      	mov	r1, r3
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f7fe fca7 	bl	800420a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80058bc:	2101      	movs	r1, #1
 80058be:	6838      	ldr	r0, [r7, #0]
 80058c0:	f000 fbd4 	bl	800606c <prvAddCurrentTaskToDelayedList>
}
 80058c4:	bf00      	nop
 80058c6:	3710      	adds	r7, #16
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}
 80058cc:	20000ff8 	.word	0x20000ff8

080058d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b086      	sub	sp, #24
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10a      	bne.n	80058f8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80058e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e6:	f383 8811 	msr	BASEPRI, r3
 80058ea:	f3bf 8f6f 	isb	sy
 80058ee:	f3bf 8f4f 	dsb	sy
 80058f2:	617b      	str	r3, [r7, #20]
}
 80058f4:	bf00      	nop
 80058f6:	e7fe      	b.n	80058f6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058f8:	4b0a      	ldr	r3, [pc, #40]	; (8005924 <vTaskPlaceOnEventListRestricted+0x54>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	3318      	adds	r3, #24
 80058fe:	4619      	mov	r1, r3
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	f7fe fc5f 	bl	80041c4 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d002      	beq.n	8005912 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800590c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005910:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005912:	6879      	ldr	r1, [r7, #4]
 8005914:	68b8      	ldr	r0, [r7, #8]
 8005916:	f000 fba9 	bl	800606c <prvAddCurrentTaskToDelayedList>
	}
 800591a:	bf00      	nop
 800591c:	3718      	adds	r7, #24
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	20000ff8 	.word	0x20000ff8

08005928 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b086      	sub	sp, #24
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d10a      	bne.n	8005954 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800593e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005942:	f383 8811 	msr	BASEPRI, r3
 8005946:	f3bf 8f6f 	isb	sy
 800594a:	f3bf 8f4f 	dsb	sy
 800594e:	60fb      	str	r3, [r7, #12]
}
 8005950:	bf00      	nop
 8005952:	e7fe      	b.n	8005952 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	3318      	adds	r3, #24
 8005958:	4618      	mov	r0, r3
 800595a:	f7fe fc8e 	bl	800427a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800595e:	4b1d      	ldr	r3, [pc, #116]	; (80059d4 <xTaskRemoveFromEventList+0xac>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d11c      	bne.n	80059a0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	3304      	adds	r3, #4
 800596a:	4618      	mov	r0, r3
 800596c:	f7fe fc85 	bl	800427a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005974:	2201      	movs	r2, #1
 8005976:	409a      	lsls	r2, r3
 8005978:	4b17      	ldr	r3, [pc, #92]	; (80059d8 <xTaskRemoveFromEventList+0xb0>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4313      	orrs	r3, r2
 800597e:	4a16      	ldr	r2, [pc, #88]	; (80059d8 <xTaskRemoveFromEventList+0xb0>)
 8005980:	6013      	str	r3, [r2, #0]
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005986:	4613      	mov	r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	4413      	add	r3, r2
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	4a13      	ldr	r2, [pc, #76]	; (80059dc <xTaskRemoveFromEventList+0xb4>)
 8005990:	441a      	add	r2, r3
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	3304      	adds	r3, #4
 8005996:	4619      	mov	r1, r3
 8005998:	4610      	mov	r0, r2
 800599a:	f7fe fc13 	bl	80041c4 <vListInsertEnd>
 800599e:	e005      	b.n	80059ac <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	3318      	adds	r3, #24
 80059a4:	4619      	mov	r1, r3
 80059a6:	480e      	ldr	r0, [pc, #56]	; (80059e0 <xTaskRemoveFromEventList+0xb8>)
 80059a8:	f7fe fc0c 	bl	80041c4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059b0:	4b0c      	ldr	r3, [pc, #48]	; (80059e4 <xTaskRemoveFromEventList+0xbc>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d905      	bls.n	80059c6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80059ba:	2301      	movs	r3, #1
 80059bc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80059be:	4b0a      	ldr	r3, [pc, #40]	; (80059e8 <xTaskRemoveFromEventList+0xc0>)
 80059c0:	2201      	movs	r2, #1
 80059c2:	601a      	str	r2, [r3, #0]
 80059c4:	e001      	b.n	80059ca <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80059c6:	2300      	movs	r3, #0
 80059c8:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80059ca:	697b      	ldr	r3, [r7, #20]
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3718      	adds	r7, #24
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	20001120 	.word	0x20001120
 80059d8:	20001100 	.word	0x20001100
 80059dc:	20000ffc 	.word	0x20000ffc
 80059e0:	200010b8 	.word	0x200010b8
 80059e4:	20000ff8 	.word	0x20000ff8
 80059e8:	2000110c 	.word	0x2000110c

080059ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80059f4:	4b06      	ldr	r3, [pc, #24]	; (8005a10 <vTaskInternalSetTimeOutState+0x24>)
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80059fc:	4b05      	ldr	r3, [pc, #20]	; (8005a14 <vTaskInternalSetTimeOutState+0x28>)
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	605a      	str	r2, [r3, #4]
}
 8005a04:	bf00      	nop
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bc80      	pop	{r7}
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop
 8005a10:	20001110 	.word	0x20001110
 8005a14:	200010fc 	.word	0x200010fc

08005a18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b088      	sub	sp, #32
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d10a      	bne.n	8005a3e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005a28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a2c:	f383 8811 	msr	BASEPRI, r3
 8005a30:	f3bf 8f6f 	isb	sy
 8005a34:	f3bf 8f4f 	dsb	sy
 8005a38:	613b      	str	r3, [r7, #16]
}
 8005a3a:	bf00      	nop
 8005a3c:	e7fe      	b.n	8005a3c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d10a      	bne.n	8005a5a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a48:	f383 8811 	msr	BASEPRI, r3
 8005a4c:	f3bf 8f6f 	isb	sy
 8005a50:	f3bf 8f4f 	dsb	sy
 8005a54:	60fb      	str	r3, [r7, #12]
}
 8005a56:	bf00      	nop
 8005a58:	e7fe      	b.n	8005a58 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005a5a:	f000 ff57 	bl	800690c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005a5e:	4b1d      	ldr	r3, [pc, #116]	; (8005ad4 <xTaskCheckForTimeOut+0xbc>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	69ba      	ldr	r2, [r7, #24]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a76:	d102      	bne.n	8005a7e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	61fb      	str	r3, [r7, #28]
 8005a7c:	e023      	b.n	8005ac6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	4b15      	ldr	r3, [pc, #84]	; (8005ad8 <xTaskCheckForTimeOut+0xc0>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d007      	beq.n	8005a9a <xTaskCheckForTimeOut+0x82>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	69ba      	ldr	r2, [r7, #24]
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d302      	bcc.n	8005a9a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005a94:	2301      	movs	r3, #1
 8005a96:	61fb      	str	r3, [r7, #28]
 8005a98:	e015      	b.n	8005ac6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	697a      	ldr	r2, [r7, #20]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d20b      	bcs.n	8005abc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	1ad2      	subs	r2, r2, r3
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f7ff ff9b 	bl	80059ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	61fb      	str	r3, [r7, #28]
 8005aba:	e004      	b.n	8005ac6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005ac6:	f000 ff51 	bl	800696c <vPortExitCritical>

	return xReturn;
 8005aca:	69fb      	ldr	r3, [r7, #28]
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3720      	adds	r7, #32
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	200010fc 	.word	0x200010fc
 8005ad8:	20001110 	.word	0x20001110

08005adc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005adc:	b480      	push	{r7}
 8005ade:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005ae0:	4b03      	ldr	r3, [pc, #12]	; (8005af0 <vTaskMissedYield+0x14>)
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	601a      	str	r2, [r3, #0]
}
 8005ae6:	bf00      	nop
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bc80      	pop	{r7}
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	2000110c 	.word	0x2000110c

08005af4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005afc:	f000 f852 	bl	8005ba4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005b00:	4b06      	ldr	r3, [pc, #24]	; (8005b1c <prvIdleTask+0x28>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d9f9      	bls.n	8005afc <prvIdleTask+0x8>
			{
				taskYIELD();
 8005b08:	4b05      	ldr	r3, [pc, #20]	; (8005b20 <prvIdleTask+0x2c>)
 8005b0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b0e:	601a      	str	r2, [r3, #0]
 8005b10:	f3bf 8f4f 	dsb	sy
 8005b14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b18:	e7f0      	b.n	8005afc <prvIdleTask+0x8>
 8005b1a:	bf00      	nop
 8005b1c:	20000ffc 	.word	0x20000ffc
 8005b20:	e000ed04 	.word	0xe000ed04

08005b24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	607b      	str	r3, [r7, #4]
 8005b2e:	e00c      	b.n	8005b4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	4613      	mov	r3, r2
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	4413      	add	r3, r2
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	4a12      	ldr	r2, [pc, #72]	; (8005b84 <prvInitialiseTaskLists+0x60>)
 8005b3c:	4413      	add	r3, r2
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f7fe fb15 	bl	800416e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	3301      	adds	r3, #1
 8005b48:	607b      	str	r3, [r7, #4]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2b06      	cmp	r3, #6
 8005b4e:	d9ef      	bls.n	8005b30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005b50:	480d      	ldr	r0, [pc, #52]	; (8005b88 <prvInitialiseTaskLists+0x64>)
 8005b52:	f7fe fb0c 	bl	800416e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005b56:	480d      	ldr	r0, [pc, #52]	; (8005b8c <prvInitialiseTaskLists+0x68>)
 8005b58:	f7fe fb09 	bl	800416e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005b5c:	480c      	ldr	r0, [pc, #48]	; (8005b90 <prvInitialiseTaskLists+0x6c>)
 8005b5e:	f7fe fb06 	bl	800416e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005b62:	480c      	ldr	r0, [pc, #48]	; (8005b94 <prvInitialiseTaskLists+0x70>)
 8005b64:	f7fe fb03 	bl	800416e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005b68:	480b      	ldr	r0, [pc, #44]	; (8005b98 <prvInitialiseTaskLists+0x74>)
 8005b6a:	f7fe fb00 	bl	800416e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005b6e:	4b0b      	ldr	r3, [pc, #44]	; (8005b9c <prvInitialiseTaskLists+0x78>)
 8005b70:	4a05      	ldr	r2, [pc, #20]	; (8005b88 <prvInitialiseTaskLists+0x64>)
 8005b72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005b74:	4b0a      	ldr	r3, [pc, #40]	; (8005ba0 <prvInitialiseTaskLists+0x7c>)
 8005b76:	4a05      	ldr	r2, [pc, #20]	; (8005b8c <prvInitialiseTaskLists+0x68>)
 8005b78:	601a      	str	r2, [r3, #0]
}
 8005b7a:	bf00      	nop
 8005b7c:	3708      	adds	r7, #8
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop
 8005b84:	20000ffc 	.word	0x20000ffc
 8005b88:	20001088 	.word	0x20001088
 8005b8c:	2000109c 	.word	0x2000109c
 8005b90:	200010b8 	.word	0x200010b8
 8005b94:	200010cc 	.word	0x200010cc
 8005b98:	200010e4 	.word	0x200010e4
 8005b9c:	200010b0 	.word	0x200010b0
 8005ba0:	200010b4 	.word	0x200010b4

08005ba4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005baa:	e019      	b.n	8005be0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005bac:	f000 feae 	bl	800690c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005bb0:	4b10      	ldr	r3, [pc, #64]	; (8005bf4 <prvCheckTasksWaitingTermination+0x50>)
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	68db      	ldr	r3, [r3, #12]
 8005bb6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	3304      	adds	r3, #4
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f7fe fb5c 	bl	800427a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005bc2:	4b0d      	ldr	r3, [pc, #52]	; (8005bf8 <prvCheckTasksWaitingTermination+0x54>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	4a0b      	ldr	r2, [pc, #44]	; (8005bf8 <prvCheckTasksWaitingTermination+0x54>)
 8005bca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005bcc:	4b0b      	ldr	r3, [pc, #44]	; (8005bfc <prvCheckTasksWaitingTermination+0x58>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	4a0a      	ldr	r2, [pc, #40]	; (8005bfc <prvCheckTasksWaitingTermination+0x58>)
 8005bd4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005bd6:	f000 fec9 	bl	800696c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 f810 	bl	8005c00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005be0:	4b06      	ldr	r3, [pc, #24]	; (8005bfc <prvCheckTasksWaitingTermination+0x58>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1e1      	bne.n	8005bac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005be8:	bf00      	nop
 8005bea:	bf00      	nop
 8005bec:	3708      	adds	r7, #8
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	bf00      	nop
 8005bf4:	200010cc 	.word	0x200010cc
 8005bf8:	200010f8 	.word	0x200010f8
 8005bfc:	200010e0 	.word	0x200010e0

08005c00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	334c      	adds	r3, #76	; 0x4c
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f001 f9ef 	bl	8006ff0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d108      	bne.n	8005c2e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c20:	4618      	mov	r0, r3
 8005c22:	f001 f837 	bl	8006c94 <vPortFree>
				vPortFree( pxTCB );
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f001 f834 	bl	8006c94 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c2c:	e018      	b.n	8005c60 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d103      	bne.n	8005c40 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f001 f82b 	bl	8006c94 <vPortFree>
	}
 8005c3e:	e00f      	b.n	8005c60 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d00a      	beq.n	8005c60 <prvDeleteTCB+0x60>
	__asm volatile
 8005c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c4e:	f383 8811 	msr	BASEPRI, r3
 8005c52:	f3bf 8f6f 	isb	sy
 8005c56:	f3bf 8f4f 	dsb	sy
 8005c5a:	60fb      	str	r3, [r7, #12]
}
 8005c5c:	bf00      	nop
 8005c5e:	e7fe      	b.n	8005c5e <prvDeleteTCB+0x5e>
	}
 8005c60:	bf00      	nop
 8005c62:	3710      	adds	r7, #16
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}

08005c68 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c6e:	4b0e      	ldr	r3, [pc, #56]	; (8005ca8 <prvResetNextTaskUnblockTime+0x40>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d101      	bne.n	8005c7c <prvResetNextTaskUnblockTime+0x14>
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e000      	b.n	8005c7e <prvResetNextTaskUnblockTime+0x16>
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d004      	beq.n	8005c8c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005c82:	4b0a      	ldr	r3, [pc, #40]	; (8005cac <prvResetNextTaskUnblockTime+0x44>)
 8005c84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c88:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005c8a:	e008      	b.n	8005c9e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005c8c:	4b06      	ldr	r3, [pc, #24]	; (8005ca8 <prvResetNextTaskUnblockTime+0x40>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	4a04      	ldr	r2, [pc, #16]	; (8005cac <prvResetNextTaskUnblockTime+0x44>)
 8005c9c:	6013      	str	r3, [r2, #0]
}
 8005c9e:	bf00      	nop
 8005ca0:	370c      	adds	r7, #12
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bc80      	pop	{r7}
 8005ca6:	4770      	bx	lr
 8005ca8:	200010b0 	.word	0x200010b0
 8005cac:	20001118 	.word	0x20001118

08005cb0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005cb6:	4b0b      	ldr	r3, [pc, #44]	; (8005ce4 <xTaskGetSchedulerState+0x34>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d102      	bne.n	8005cc4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	607b      	str	r3, [r7, #4]
 8005cc2:	e008      	b.n	8005cd6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cc4:	4b08      	ldr	r3, [pc, #32]	; (8005ce8 <xTaskGetSchedulerState+0x38>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d102      	bne.n	8005cd2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005ccc:	2302      	movs	r3, #2
 8005cce:	607b      	str	r3, [r7, #4]
 8005cd0:	e001      	b.n	8005cd6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005cd6:	687b      	ldr	r3, [r7, #4]
	}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bc80      	pop	{r7}
 8005ce0:	4770      	bx	lr
 8005ce2:	bf00      	nop
 8005ce4:	20001104 	.word	0x20001104
 8005ce8:	20001120 	.word	0x20001120

08005cec <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b084      	sub	sp, #16
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d06e      	beq.n	8005de0 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d06:	4b39      	ldr	r3, [pc, #228]	; (8005dec <xTaskPriorityInherit+0x100>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d25e      	bcs.n	8005dce <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	699b      	ldr	r3, [r3, #24]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	db06      	blt.n	8005d26 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d18:	4b34      	ldr	r3, [pc, #208]	; (8005dec <xTaskPriorityInherit+0x100>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d1e:	f1c3 0207 	rsb	r2, r3, #7
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	6959      	ldr	r1, [r3, #20]
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d2e:	4613      	mov	r3, r2
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	4413      	add	r3, r2
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	4a2e      	ldr	r2, [pc, #184]	; (8005df0 <xTaskPriorityInherit+0x104>)
 8005d38:	4413      	add	r3, r2
 8005d3a:	4299      	cmp	r1, r3
 8005d3c:	d101      	bne.n	8005d42 <xTaskPriorityInherit+0x56>
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e000      	b.n	8005d44 <xTaskPriorityInherit+0x58>
 8005d42:	2300      	movs	r3, #0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d03a      	beq.n	8005dbe <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	3304      	adds	r3, #4
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f7fe fa94 	bl	800427a <uxListRemove>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d115      	bne.n	8005d84 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d5c:	4924      	ldr	r1, [pc, #144]	; (8005df0 <xTaskPriorityInherit+0x104>)
 8005d5e:	4613      	mov	r3, r2
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	4413      	add	r3, r2
 8005d64:	009b      	lsls	r3, r3, #2
 8005d66:	440b      	add	r3, r1
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d10a      	bne.n	8005d84 <xTaskPriorityInherit+0x98>
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d72:	2201      	movs	r2, #1
 8005d74:	fa02 f303 	lsl.w	r3, r2, r3
 8005d78:	43da      	mvns	r2, r3
 8005d7a:	4b1e      	ldr	r3, [pc, #120]	; (8005df4 <xTaskPriorityInherit+0x108>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4013      	ands	r3, r2
 8005d80:	4a1c      	ldr	r2, [pc, #112]	; (8005df4 <xTaskPriorityInherit+0x108>)
 8005d82:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005d84:	4b19      	ldr	r3, [pc, #100]	; (8005dec <xTaskPriorityInherit+0x100>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d92:	2201      	movs	r2, #1
 8005d94:	409a      	lsls	r2, r3
 8005d96:	4b17      	ldr	r3, [pc, #92]	; (8005df4 <xTaskPriorityInherit+0x108>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	4a15      	ldr	r2, [pc, #84]	; (8005df4 <xTaskPriorityInherit+0x108>)
 8005d9e:	6013      	str	r3, [r2, #0]
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005da4:	4613      	mov	r3, r2
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	4413      	add	r3, r2
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	4a10      	ldr	r2, [pc, #64]	; (8005df0 <xTaskPriorityInherit+0x104>)
 8005dae:	441a      	add	r2, r3
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	3304      	adds	r3, #4
 8005db4:	4619      	mov	r1, r3
 8005db6:	4610      	mov	r0, r2
 8005db8:	f7fe fa04 	bl	80041c4 <vListInsertEnd>
 8005dbc:	e004      	b.n	8005dc8 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005dbe:	4b0b      	ldr	r3, [pc, #44]	; (8005dec <xTaskPriorityInherit+0x100>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	60fb      	str	r3, [r7, #12]
 8005dcc:	e008      	b.n	8005de0 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005dd2:	4b06      	ldr	r3, [pc, #24]	; (8005dec <xTaskPriorityInherit+0x100>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d201      	bcs.n	8005de0 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005de0:	68fb      	ldr	r3, [r7, #12]
	}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3710      	adds	r7, #16
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
 8005dea:	bf00      	nop
 8005dec:	20000ff8 	.word	0x20000ff8
 8005df0:	20000ffc 	.word	0x20000ffc
 8005df4:	20001100 	.word	0x20001100

08005df8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b086      	sub	sp, #24
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005e04:	2300      	movs	r3, #0
 8005e06:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d06e      	beq.n	8005eec <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005e0e:	4b3a      	ldr	r3, [pc, #232]	; (8005ef8 <xTaskPriorityDisinherit+0x100>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d00a      	beq.n	8005e2e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e1c:	f383 8811 	msr	BASEPRI, r3
 8005e20:	f3bf 8f6f 	isb	sy
 8005e24:	f3bf 8f4f 	dsb	sy
 8005e28:	60fb      	str	r3, [r7, #12]
}
 8005e2a:	bf00      	nop
 8005e2c:	e7fe      	b.n	8005e2c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d10a      	bne.n	8005e4c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005e36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e3a:	f383 8811 	msr	BASEPRI, r3
 8005e3e:	f3bf 8f6f 	isb	sy
 8005e42:	f3bf 8f4f 	dsb	sy
 8005e46:	60bb      	str	r3, [r7, #8]
}
 8005e48:	bf00      	nop
 8005e4a:	e7fe      	b.n	8005e4a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e50:	1e5a      	subs	r2, r3, #1
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e5a:	693b      	ldr	r3, [r7, #16]
 8005e5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d044      	beq.n	8005eec <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d140      	bne.n	8005eec <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	3304      	adds	r3, #4
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f7fe fa03 	bl	800427a <uxListRemove>
 8005e74:	4603      	mov	r3, r0
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d115      	bne.n	8005ea6 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005e7a:	693b      	ldr	r3, [r7, #16]
 8005e7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e7e:	491f      	ldr	r1, [pc, #124]	; (8005efc <xTaskPriorityDisinherit+0x104>)
 8005e80:	4613      	mov	r3, r2
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	4413      	add	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	440b      	add	r3, r1
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d10a      	bne.n	8005ea6 <xTaskPriorityDisinherit+0xae>
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e94:	2201      	movs	r2, #1
 8005e96:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9a:	43da      	mvns	r2, r3
 8005e9c:	4b18      	ldr	r3, [pc, #96]	; (8005f00 <xTaskPriorityDisinherit+0x108>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	4a17      	ldr	r2, [pc, #92]	; (8005f00 <xTaskPriorityDisinherit+0x108>)
 8005ea4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb2:	f1c3 0207 	rsb	r2, r3, #7
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	409a      	lsls	r2, r3
 8005ec2:	4b0f      	ldr	r3, [pc, #60]	; (8005f00 <xTaskPriorityDisinherit+0x108>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	4a0d      	ldr	r2, [pc, #52]	; (8005f00 <xTaskPriorityDisinherit+0x108>)
 8005eca:	6013      	str	r3, [r2, #0]
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	4413      	add	r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	4a08      	ldr	r2, [pc, #32]	; (8005efc <xTaskPriorityDisinherit+0x104>)
 8005eda:	441a      	add	r2, r3
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	3304      	adds	r3, #4
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	4610      	mov	r0, r2
 8005ee4:	f7fe f96e 	bl	80041c4 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005eec:	697b      	ldr	r3, [r7, #20]
	}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3718      	adds	r7, #24
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	20000ff8 	.word	0x20000ff8
 8005efc:	20000ffc 	.word	0x20000ffc
 8005f00:	20001100 	.word	0x20001100

08005f04 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b088      	sub	sp, #32
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005f12:	2301      	movs	r3, #1
 8005f14:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	f000 8088 	beq.w	800602e <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005f1e:	69bb      	ldr	r3, [r7, #24]
 8005f20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d10a      	bne.n	8005f3c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005f26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f2a:	f383 8811 	msr	BASEPRI, r3
 8005f2e:	f3bf 8f6f 	isb	sy
 8005f32:	f3bf 8f4f 	dsb	sy
 8005f36:	60fb      	str	r3, [r7, #12]
}
 8005f38:	bf00      	nop
 8005f3a:	e7fe      	b.n	8005f3a <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005f3c:	69bb      	ldr	r3, [r7, #24]
 8005f3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f40:	683a      	ldr	r2, [r7, #0]
 8005f42:	429a      	cmp	r2, r3
 8005f44:	d902      	bls.n	8005f4c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	61fb      	str	r3, [r7, #28]
 8005f4a:	e002      	b.n	8005f52 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f50:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f56:	69fa      	ldr	r2, [r7, #28]
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d068      	beq.n	800602e <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005f5c:	69bb      	ldr	r3, [r7, #24]
 8005f5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f60:	697a      	ldr	r2, [r7, #20]
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d163      	bne.n	800602e <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005f66:	4b34      	ldr	r3, [pc, #208]	; (8006038 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	69ba      	ldr	r2, [r7, #24]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d10a      	bne.n	8005f86 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 8005f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f74:	f383 8811 	msr	BASEPRI, r3
 8005f78:	f3bf 8f6f 	isb	sy
 8005f7c:	f3bf 8f4f 	dsb	sy
 8005f80:	60bb      	str	r3, [r7, #8]
}
 8005f82:	bf00      	nop
 8005f84:	e7fe      	b.n	8005f84 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005f86:	69bb      	ldr	r3, [r7, #24]
 8005f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f8a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005f8c:	69bb      	ldr	r3, [r7, #24]
 8005f8e:	69fa      	ldr	r2, [r7, #28]
 8005f90:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	699b      	ldr	r3, [r3, #24]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	db04      	blt.n	8005fa4 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	f1c3 0207 	rsb	r2, r3, #7
 8005fa0:	69bb      	ldr	r3, [r7, #24]
 8005fa2:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005fa4:	69bb      	ldr	r3, [r7, #24]
 8005fa6:	6959      	ldr	r1, [r3, #20]
 8005fa8:	693a      	ldr	r2, [r7, #16]
 8005faa:	4613      	mov	r3, r2
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	4413      	add	r3, r2
 8005fb0:	009b      	lsls	r3, r3, #2
 8005fb2:	4a22      	ldr	r2, [pc, #136]	; (800603c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8005fb4:	4413      	add	r3, r2
 8005fb6:	4299      	cmp	r1, r3
 8005fb8:	d101      	bne.n	8005fbe <vTaskPriorityDisinheritAfterTimeout+0xba>
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e000      	b.n	8005fc0 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d034      	beq.n	800602e <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005fc4:	69bb      	ldr	r3, [r7, #24]
 8005fc6:	3304      	adds	r3, #4
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f7fe f956 	bl	800427a <uxListRemove>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d115      	bne.n	8006000 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fd8:	4918      	ldr	r1, [pc, #96]	; (800603c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8005fda:	4613      	mov	r3, r2
 8005fdc:	009b      	lsls	r3, r3, #2
 8005fde:	4413      	add	r3, r2
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	440b      	add	r3, r1
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d10a      	bne.n	8006000 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fee:	2201      	movs	r2, #1
 8005ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff4:	43da      	mvns	r2, r3
 8005ff6:	4b12      	ldr	r3, [pc, #72]	; (8006040 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4013      	ands	r3, r2
 8005ffc:	4a10      	ldr	r2, [pc, #64]	; (8006040 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8005ffe:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006000:	69bb      	ldr	r3, [r7, #24]
 8006002:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006004:	2201      	movs	r2, #1
 8006006:	409a      	lsls	r2, r3
 8006008:	4b0d      	ldr	r3, [pc, #52]	; (8006040 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4313      	orrs	r3, r2
 800600e:	4a0c      	ldr	r2, [pc, #48]	; (8006040 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8006010:	6013      	str	r3, [r2, #0]
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006016:	4613      	mov	r3, r2
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	4413      	add	r3, r2
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	4a07      	ldr	r2, [pc, #28]	; (800603c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8006020:	441a      	add	r2, r3
 8006022:	69bb      	ldr	r3, [r7, #24]
 8006024:	3304      	adds	r3, #4
 8006026:	4619      	mov	r1, r3
 8006028:	4610      	mov	r0, r2
 800602a:	f7fe f8cb 	bl	80041c4 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800602e:	bf00      	nop
 8006030:	3720      	adds	r7, #32
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	20000ff8 	.word	0x20000ff8
 800603c:	20000ffc 	.word	0x20000ffc
 8006040:	20001100 	.word	0x20001100

08006044 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8006044:	b480      	push	{r7}
 8006046:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006048:	4b07      	ldr	r3, [pc, #28]	; (8006068 <pvTaskIncrementMutexHeldCount+0x24>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d004      	beq.n	800605a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006050:	4b05      	ldr	r3, [pc, #20]	; (8006068 <pvTaskIncrementMutexHeldCount+0x24>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006056:	3201      	adds	r2, #1
 8006058:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800605a:	4b03      	ldr	r3, [pc, #12]	; (8006068 <pvTaskIncrementMutexHeldCount+0x24>)
 800605c:	681b      	ldr	r3, [r3, #0]
	}
 800605e:	4618      	mov	r0, r3
 8006060:	46bd      	mov	sp, r7
 8006062:	bc80      	pop	{r7}
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	20000ff8 	.word	0x20000ff8

0800606c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006076:	4b29      	ldr	r3, [pc, #164]	; (800611c <prvAddCurrentTaskToDelayedList+0xb0>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800607c:	4b28      	ldr	r3, [pc, #160]	; (8006120 <prvAddCurrentTaskToDelayedList+0xb4>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	3304      	adds	r3, #4
 8006082:	4618      	mov	r0, r3
 8006084:	f7fe f8f9 	bl	800427a <uxListRemove>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d10b      	bne.n	80060a6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800608e:	4b24      	ldr	r3, [pc, #144]	; (8006120 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006094:	2201      	movs	r2, #1
 8006096:	fa02 f303 	lsl.w	r3, r2, r3
 800609a:	43da      	mvns	r2, r3
 800609c:	4b21      	ldr	r3, [pc, #132]	; (8006124 <prvAddCurrentTaskToDelayedList+0xb8>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4013      	ands	r3, r2
 80060a2:	4a20      	ldr	r2, [pc, #128]	; (8006124 <prvAddCurrentTaskToDelayedList+0xb8>)
 80060a4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80060ac:	d10a      	bne.n	80060c4 <prvAddCurrentTaskToDelayedList+0x58>
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d007      	beq.n	80060c4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060b4:	4b1a      	ldr	r3, [pc, #104]	; (8006120 <prvAddCurrentTaskToDelayedList+0xb4>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	3304      	adds	r3, #4
 80060ba:	4619      	mov	r1, r3
 80060bc:	481a      	ldr	r0, [pc, #104]	; (8006128 <prvAddCurrentTaskToDelayedList+0xbc>)
 80060be:	f7fe f881 	bl	80041c4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80060c2:	e026      	b.n	8006112 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80060c4:	68fa      	ldr	r2, [r7, #12]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4413      	add	r3, r2
 80060ca:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80060cc:	4b14      	ldr	r3, [pc, #80]	; (8006120 <prvAddCurrentTaskToDelayedList+0xb4>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	68ba      	ldr	r2, [r7, #8]
 80060d2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80060d4:	68ba      	ldr	r2, [r7, #8]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d209      	bcs.n	80060f0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060dc:	4b13      	ldr	r3, [pc, #76]	; (800612c <prvAddCurrentTaskToDelayedList+0xc0>)
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	4b0f      	ldr	r3, [pc, #60]	; (8006120 <prvAddCurrentTaskToDelayedList+0xb4>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	3304      	adds	r3, #4
 80060e6:	4619      	mov	r1, r3
 80060e8:	4610      	mov	r0, r2
 80060ea:	f7fe f88e 	bl	800420a <vListInsert>
}
 80060ee:	e010      	b.n	8006112 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80060f0:	4b0f      	ldr	r3, [pc, #60]	; (8006130 <prvAddCurrentTaskToDelayedList+0xc4>)
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	4b0a      	ldr	r3, [pc, #40]	; (8006120 <prvAddCurrentTaskToDelayedList+0xb4>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	3304      	adds	r3, #4
 80060fa:	4619      	mov	r1, r3
 80060fc:	4610      	mov	r0, r2
 80060fe:	f7fe f884 	bl	800420a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006102:	4b0c      	ldr	r3, [pc, #48]	; (8006134 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	68ba      	ldr	r2, [r7, #8]
 8006108:	429a      	cmp	r2, r3
 800610a:	d202      	bcs.n	8006112 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800610c:	4a09      	ldr	r2, [pc, #36]	; (8006134 <prvAddCurrentTaskToDelayedList+0xc8>)
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	6013      	str	r3, [r2, #0]
}
 8006112:	bf00      	nop
 8006114:	3710      	adds	r7, #16
 8006116:	46bd      	mov	sp, r7
 8006118:	bd80      	pop	{r7, pc}
 800611a:	bf00      	nop
 800611c:	200010fc 	.word	0x200010fc
 8006120:	20000ff8 	.word	0x20000ff8
 8006124:	20001100 	.word	0x20001100
 8006128:	200010e4 	.word	0x200010e4
 800612c:	200010b4 	.word	0x200010b4
 8006130:	200010b0 	.word	0x200010b0
 8006134:	20001118 	.word	0x20001118

08006138 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b08a      	sub	sp, #40	; 0x28
 800613c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800613e:	2300      	movs	r3, #0
 8006140:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006142:	f000 fab1 	bl	80066a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006146:	4b1c      	ldr	r3, [pc, #112]	; (80061b8 <xTimerCreateTimerTask+0x80>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d021      	beq.n	8006192 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800614e:	2300      	movs	r3, #0
 8006150:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006152:	2300      	movs	r3, #0
 8006154:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006156:	1d3a      	adds	r2, r7, #4
 8006158:	f107 0108 	add.w	r1, r7, #8
 800615c:	f107 030c 	add.w	r3, r7, #12
 8006160:	4618      	mov	r0, r3
 8006162:	f7fa fa53 	bl	800060c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006166:	6879      	ldr	r1, [r7, #4]
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	68fa      	ldr	r2, [r7, #12]
 800616c:	9202      	str	r2, [sp, #8]
 800616e:	9301      	str	r3, [sp, #4]
 8006170:	2302      	movs	r3, #2
 8006172:	9300      	str	r3, [sp, #0]
 8006174:	2300      	movs	r3, #0
 8006176:	460a      	mov	r2, r1
 8006178:	4910      	ldr	r1, [pc, #64]	; (80061bc <xTimerCreateTimerTask+0x84>)
 800617a:	4811      	ldr	r0, [pc, #68]	; (80061c0 <xTimerCreateTimerTask+0x88>)
 800617c:	f7fe ff66 	bl	800504c <xTaskCreateStatic>
 8006180:	4603      	mov	r3, r0
 8006182:	4a10      	ldr	r2, [pc, #64]	; (80061c4 <xTimerCreateTimerTask+0x8c>)
 8006184:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006186:	4b0f      	ldr	r3, [pc, #60]	; (80061c4 <xTimerCreateTimerTask+0x8c>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d001      	beq.n	8006192 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800618e:	2301      	movs	r3, #1
 8006190:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d10a      	bne.n	80061ae <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800619c:	f383 8811 	msr	BASEPRI, r3
 80061a0:	f3bf 8f6f 	isb	sy
 80061a4:	f3bf 8f4f 	dsb	sy
 80061a8:	613b      	str	r3, [r7, #16]
}
 80061aa:	bf00      	nop
 80061ac:	e7fe      	b.n	80061ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 80061ae:	697b      	ldr	r3, [r7, #20]
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	3718      	adds	r7, #24
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}
 80061b8:	20001154 	.word	0x20001154
 80061bc:	08007d38 	.word	0x08007d38
 80061c0:	080062e5 	.word	0x080062e5
 80061c4:	20001158 	.word	0x20001158

080061c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b08a      	sub	sp, #40	; 0x28
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	60f8      	str	r0, [r7, #12]
 80061d0:	60b9      	str	r1, [r7, #8]
 80061d2:	607a      	str	r2, [r7, #4]
 80061d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80061d6:	2300      	movs	r3, #0
 80061d8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d10a      	bne.n	80061f6 <xTimerGenericCommand+0x2e>
	__asm volatile
 80061e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e4:	f383 8811 	msr	BASEPRI, r3
 80061e8:	f3bf 8f6f 	isb	sy
 80061ec:	f3bf 8f4f 	dsb	sy
 80061f0:	623b      	str	r3, [r7, #32]
}
 80061f2:	bf00      	nop
 80061f4:	e7fe      	b.n	80061f4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80061f6:	4b1a      	ldr	r3, [pc, #104]	; (8006260 <xTimerGenericCommand+0x98>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d02a      	beq.n	8006254 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	2b05      	cmp	r3, #5
 800620e:	dc18      	bgt.n	8006242 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006210:	f7ff fd4e 	bl	8005cb0 <xTaskGetSchedulerState>
 8006214:	4603      	mov	r3, r0
 8006216:	2b02      	cmp	r3, #2
 8006218:	d109      	bne.n	800622e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800621a:	4b11      	ldr	r3, [pc, #68]	; (8006260 <xTimerGenericCommand+0x98>)
 800621c:	6818      	ldr	r0, [r3, #0]
 800621e:	f107 0114 	add.w	r1, r7, #20
 8006222:	2300      	movs	r3, #0
 8006224:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006226:	f7fe f9bf 	bl	80045a8 <xQueueGenericSend>
 800622a:	6278      	str	r0, [r7, #36]	; 0x24
 800622c:	e012      	b.n	8006254 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800622e:	4b0c      	ldr	r3, [pc, #48]	; (8006260 <xTimerGenericCommand+0x98>)
 8006230:	6818      	ldr	r0, [r3, #0]
 8006232:	f107 0114 	add.w	r1, r7, #20
 8006236:	2300      	movs	r3, #0
 8006238:	2200      	movs	r2, #0
 800623a:	f7fe f9b5 	bl	80045a8 <xQueueGenericSend>
 800623e:	6278      	str	r0, [r7, #36]	; 0x24
 8006240:	e008      	b.n	8006254 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006242:	4b07      	ldr	r3, [pc, #28]	; (8006260 <xTimerGenericCommand+0x98>)
 8006244:	6818      	ldr	r0, [r3, #0]
 8006246:	f107 0114 	add.w	r1, r7, #20
 800624a:	2300      	movs	r3, #0
 800624c:	683a      	ldr	r2, [r7, #0]
 800624e:	f7fe faa9 	bl	80047a4 <xQueueGenericSendFromISR>
 8006252:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006256:	4618      	mov	r0, r3
 8006258:	3728      	adds	r7, #40	; 0x28
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	20001154 	.word	0x20001154

08006264 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b088      	sub	sp, #32
 8006268:	af02      	add	r7, sp, #8
 800626a:	6078      	str	r0, [r7, #4]
 800626c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800626e:	4b1c      	ldr	r3, [pc, #112]	; (80062e0 <prvProcessExpiredTimer+0x7c>)
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	3304      	adds	r3, #4
 800627c:	4618      	mov	r0, r3
 800627e:	f7fd fffc 	bl	800427a <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	69db      	ldr	r3, [r3, #28]
 8006286:	2b01      	cmp	r3, #1
 8006288:	d122      	bne.n	80062d0 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	699a      	ldr	r2, [r3, #24]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	18d1      	adds	r1, r2, r3
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	683a      	ldr	r2, [r7, #0]
 8006296:	6978      	ldr	r0, [r7, #20]
 8006298:	f000 f8c8 	bl	800642c <prvInsertTimerInActiveList>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d016      	beq.n	80062d0 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80062a2:	2300      	movs	r3, #0
 80062a4:	9300      	str	r3, [sp, #0]
 80062a6:	2300      	movs	r3, #0
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	2100      	movs	r1, #0
 80062ac:	6978      	ldr	r0, [r7, #20]
 80062ae:	f7ff ff8b 	bl	80061c8 <xTimerGenericCommand>
 80062b2:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10a      	bne.n	80062d0 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 80062ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062be:	f383 8811 	msr	BASEPRI, r3
 80062c2:	f3bf 8f6f 	isb	sy
 80062c6:	f3bf 8f4f 	dsb	sy
 80062ca:	60fb      	str	r3, [r7, #12]
}
 80062cc:	bf00      	nop
 80062ce:	e7fe      	b.n	80062ce <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d4:	6978      	ldr	r0, [r7, #20]
 80062d6:	4798      	blx	r3
}
 80062d8:	bf00      	nop
 80062da:	3718      	adds	r7, #24
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	2000114c 	.word	0x2000114c

080062e4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80062ec:	f107 0308 	add.w	r3, r7, #8
 80062f0:	4618      	mov	r0, r3
 80062f2:	f000 f857 	bl	80063a4 <prvGetNextExpireTime>
 80062f6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	4619      	mov	r1, r3
 80062fc:	68f8      	ldr	r0, [r7, #12]
 80062fe:	f000 f803 	bl	8006308 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006302:	f000 f8d5 	bl	80064b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006306:	e7f1      	b.n	80062ec <prvTimerTask+0x8>

08006308 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006312:	f7ff f8e1 	bl	80054d8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006316:	f107 0308 	add.w	r3, r7, #8
 800631a:	4618      	mov	r0, r3
 800631c:	f000 f866 	bl	80063ec <prvSampleTimeNow>
 8006320:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006322:	68bb      	ldr	r3, [r7, #8]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d130      	bne.n	800638a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d10a      	bne.n	8006344 <prvProcessTimerOrBlockTask+0x3c>
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	429a      	cmp	r2, r3
 8006334:	d806      	bhi.n	8006344 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006336:	f7ff f8dd 	bl	80054f4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800633a:	68f9      	ldr	r1, [r7, #12]
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f7ff ff91 	bl	8006264 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006342:	e024      	b.n	800638e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d008      	beq.n	800635c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800634a:	4b13      	ldr	r3, [pc, #76]	; (8006398 <prvProcessTimerOrBlockTask+0x90>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2b00      	cmp	r3, #0
 8006352:	bf0c      	ite	eq
 8006354:	2301      	moveq	r3, #1
 8006356:	2300      	movne	r3, #0
 8006358:	b2db      	uxtb	r3, r3
 800635a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800635c:	4b0f      	ldr	r3, [pc, #60]	; (800639c <prvProcessTimerOrBlockTask+0x94>)
 800635e:	6818      	ldr	r0, [r3, #0]
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	1ad3      	subs	r3, r2, r3
 8006366:	683a      	ldr	r2, [r7, #0]
 8006368:	4619      	mov	r1, r3
 800636a:	f7fe fe3b 	bl	8004fe4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800636e:	f7ff f8c1 	bl	80054f4 <xTaskResumeAll>
 8006372:	4603      	mov	r3, r0
 8006374:	2b00      	cmp	r3, #0
 8006376:	d10a      	bne.n	800638e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006378:	4b09      	ldr	r3, [pc, #36]	; (80063a0 <prvProcessTimerOrBlockTask+0x98>)
 800637a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800637e:	601a      	str	r2, [r3, #0]
 8006380:	f3bf 8f4f 	dsb	sy
 8006384:	f3bf 8f6f 	isb	sy
}
 8006388:	e001      	b.n	800638e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800638a:	f7ff f8b3 	bl	80054f4 <xTaskResumeAll>
}
 800638e:	bf00      	nop
 8006390:	3710      	adds	r7, #16
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
 8006396:	bf00      	nop
 8006398:	20001150 	.word	0x20001150
 800639c:	20001154 	.word	0x20001154
 80063a0:	e000ed04 	.word	0xe000ed04

080063a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80063a4:	b480      	push	{r7}
 80063a6:	b085      	sub	sp, #20
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80063ac:	4b0e      	ldr	r3, [pc, #56]	; (80063e8 <prvGetNextExpireTime+0x44>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	bf0c      	ite	eq
 80063b6:	2301      	moveq	r3, #1
 80063b8:	2300      	movne	r3, #0
 80063ba:	b2db      	uxtb	r3, r3
 80063bc:	461a      	mov	r2, r3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d105      	bne.n	80063d6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80063ca:	4b07      	ldr	r3, [pc, #28]	; (80063e8 <prvGetNextExpireTime+0x44>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	60fb      	str	r3, [r7, #12]
 80063d4:	e001      	b.n	80063da <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80063d6:	2300      	movs	r3, #0
 80063d8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80063da:	68fb      	ldr	r3, [r7, #12]
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3714      	adds	r7, #20
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bc80      	pop	{r7}
 80063e4:	4770      	bx	lr
 80063e6:	bf00      	nop
 80063e8:	2000114c 	.word	0x2000114c

080063ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b084      	sub	sp, #16
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80063f4:	f7ff f91a 	bl	800562c <xTaskGetTickCount>
 80063f8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80063fa:	4b0b      	ldr	r3, [pc, #44]	; (8006428 <prvSampleTimeNow+0x3c>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	429a      	cmp	r2, r3
 8006402:	d205      	bcs.n	8006410 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006404:	f000 f8ee 	bl	80065e4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2201      	movs	r2, #1
 800640c:	601a      	str	r2, [r3, #0]
 800640e:	e002      	b.n	8006416 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006416:	4a04      	ldr	r2, [pc, #16]	; (8006428 <prvSampleTimeNow+0x3c>)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800641c:	68fb      	ldr	r3, [r7, #12]
}
 800641e:	4618      	mov	r0, r3
 8006420:	3710      	adds	r7, #16
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}
 8006426:	bf00      	nop
 8006428:	2000115c 	.word	0x2000115c

0800642c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b086      	sub	sp, #24
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	607a      	str	r2, [r7, #4]
 8006438:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800643a:	2300      	movs	r3, #0
 800643c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	68ba      	ldr	r2, [r7, #8]
 8006442:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	68fa      	ldr	r2, [r7, #12]
 8006448:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800644a:	68ba      	ldr	r2, [r7, #8]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	429a      	cmp	r2, r3
 8006450:	d812      	bhi.n	8006478 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	1ad2      	subs	r2, r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	699b      	ldr	r3, [r3, #24]
 800645c:	429a      	cmp	r2, r3
 800645e:	d302      	bcc.n	8006466 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006460:	2301      	movs	r3, #1
 8006462:	617b      	str	r3, [r7, #20]
 8006464:	e01b      	b.n	800649e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006466:	4b10      	ldr	r3, [pc, #64]	; (80064a8 <prvInsertTimerInActiveList+0x7c>)
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	3304      	adds	r3, #4
 800646e:	4619      	mov	r1, r3
 8006470:	4610      	mov	r0, r2
 8006472:	f7fd feca 	bl	800420a <vListInsert>
 8006476:	e012      	b.n	800649e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	429a      	cmp	r2, r3
 800647e:	d206      	bcs.n	800648e <prvInsertTimerInActiveList+0x62>
 8006480:	68ba      	ldr	r2, [r7, #8]
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	429a      	cmp	r2, r3
 8006486:	d302      	bcc.n	800648e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006488:	2301      	movs	r3, #1
 800648a:	617b      	str	r3, [r7, #20]
 800648c:	e007      	b.n	800649e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800648e:	4b07      	ldr	r3, [pc, #28]	; (80064ac <prvInsertTimerInActiveList+0x80>)
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	3304      	adds	r3, #4
 8006496:	4619      	mov	r1, r3
 8006498:	4610      	mov	r0, r2
 800649a:	f7fd feb6 	bl	800420a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800649e:	697b      	ldr	r3, [r7, #20]
}
 80064a0:	4618      	mov	r0, r3
 80064a2:	3718      	adds	r7, #24
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	20001150 	.word	0x20001150
 80064ac:	2000114c 	.word	0x2000114c

080064b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b08c      	sub	sp, #48	; 0x30
 80064b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80064b6:	e081      	b.n	80065bc <prvProcessReceivedCommands+0x10c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	db7e      	blt.n	80065bc <prvProcessReceivedCommands+0x10c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80064c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d004      	beq.n	80064d4 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80064ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064cc:	3304      	adds	r3, #4
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7fd fed3 	bl	800427a <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80064d4:	1d3b      	adds	r3, r7, #4
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7ff ff88 	bl	80063ec <prvSampleTimeNow>
 80064dc:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	2b09      	cmp	r3, #9
 80064e2:	d86a      	bhi.n	80065ba <prvProcessReceivedCommands+0x10a>
 80064e4:	a201      	add	r2, pc, #4	; (adr r2, 80064ec <prvProcessReceivedCommands+0x3c>)
 80064e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064ea:	bf00      	nop
 80064ec:	08006515 	.word	0x08006515
 80064f0:	08006515 	.word	0x08006515
 80064f4:	08006515 	.word	0x08006515
 80064f8:	080065bd 	.word	0x080065bd
 80064fc:	08006571 	.word	0x08006571
 8006500:	080065a9 	.word	0x080065a9
 8006504:	08006515 	.word	0x08006515
 8006508:	08006515 	.word	0x08006515
 800650c:	080065bd 	.word	0x080065bd
 8006510:	08006571 	.word	0x08006571
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006514:	68fa      	ldr	r2, [r7, #12]
 8006516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006518:	699b      	ldr	r3, [r3, #24]
 800651a:	18d1      	adds	r1, r2, r3
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6a3a      	ldr	r2, [r7, #32]
 8006520:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006522:	f7ff ff83 	bl	800642c <prvInsertTimerInActiveList>
 8006526:	4603      	mov	r3, r0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d047      	beq.n	80065bc <prvProcessReceivedCommands+0x10c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800652c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800652e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006530:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006532:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006536:	69db      	ldr	r3, [r3, #28]
 8006538:	2b01      	cmp	r3, #1
 800653a:	d13f      	bne.n	80065bc <prvProcessReceivedCommands+0x10c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006540:	699b      	ldr	r3, [r3, #24]
 8006542:	441a      	add	r2, r3
 8006544:	2300      	movs	r3, #0
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	2300      	movs	r3, #0
 800654a:	2100      	movs	r1, #0
 800654c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800654e:	f7ff fe3b 	bl	80061c8 <xTimerGenericCommand>
 8006552:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d130      	bne.n	80065bc <prvProcessReceivedCommands+0x10c>
	__asm volatile
 800655a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800655e:	f383 8811 	msr	BASEPRI, r3
 8006562:	f3bf 8f6f 	isb	sy
 8006566:	f3bf 8f4f 	dsb	sy
 800656a:	61bb      	str	r3, [r7, #24]
}
 800656c:	bf00      	nop
 800656e:	e7fe      	b.n	800656e <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006570:	68fa      	ldr	r2, [r7, #12]
 8006572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006574:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10a      	bne.n	8006594 <prvProcessReceivedCommands+0xe4>
	__asm volatile
 800657e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006582:	f383 8811 	msr	BASEPRI, r3
 8006586:	f3bf 8f6f 	isb	sy
 800658a:	f3bf 8f4f 	dsb	sy
 800658e:	617b      	str	r3, [r7, #20]
}
 8006590:	bf00      	nop
 8006592:	e7fe      	b.n	8006592 <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006596:	699a      	ldr	r2, [r3, #24]
 8006598:	6a3b      	ldr	r3, [r7, #32]
 800659a:	18d1      	adds	r1, r2, r3
 800659c:	6a3b      	ldr	r3, [r7, #32]
 800659e:	6a3a      	ldr	r2, [r7, #32]
 80065a0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80065a2:	f7ff ff43 	bl	800642c <prvInsertTimerInActiveList>
					break;
 80065a6:	e009      	b.n	80065bc <prvProcessReceivedCommands+0x10c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80065a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d104      	bne.n	80065bc <prvProcessReceivedCommands+0x10c>
						{
							vPortFree( pxTimer );
 80065b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80065b4:	f000 fb6e 	bl	8006c94 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80065b8:	e000      	b.n	80065bc <prvProcessReceivedCommands+0x10c>

				default	:
					/* Don't expect to get here. */
					break;
 80065ba:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80065bc:	4b08      	ldr	r3, [pc, #32]	; (80065e0 <prvProcessReceivedCommands+0x130>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f107 0108 	add.w	r1, r7, #8
 80065c4:	2200      	movs	r2, #0
 80065c6:	4618      	mov	r0, r3
 80065c8:	f7fe f984 	bl	80048d4 <xQueueReceive>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	f47f af72 	bne.w	80064b8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80065d4:	bf00      	nop
 80065d6:	bf00      	nop
 80065d8:	3728      	adds	r7, #40	; 0x28
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
 80065de:	bf00      	nop
 80065e0:	20001154 	.word	0x20001154

080065e4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b088      	sub	sp, #32
 80065e8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80065ea:	e045      	b.n	8006678 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80065ec:	4b2c      	ldr	r3, [pc, #176]	; (80066a0 <prvSwitchTimerLists+0xbc>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80065f6:	4b2a      	ldr	r3, [pc, #168]	; (80066a0 <prvSwitchTimerLists+0xbc>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	68db      	ldr	r3, [r3, #12]
 80065fe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	3304      	adds	r3, #4
 8006604:	4618      	mov	r0, r3
 8006606:	f7fd fe38 	bl	800427a <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660e:	68f8      	ldr	r0, [r7, #12]
 8006610:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	69db      	ldr	r3, [r3, #28]
 8006616:	2b01      	cmp	r3, #1
 8006618:	d12e      	bne.n	8006678 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	699b      	ldr	r3, [r3, #24]
 800661e:	693a      	ldr	r2, [r7, #16]
 8006620:	4413      	add	r3, r2
 8006622:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006624:	68ba      	ldr	r2, [r7, #8]
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	429a      	cmp	r2, r3
 800662a:	d90e      	bls.n	800664a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	68ba      	ldr	r2, [r7, #8]
 8006630:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	68fa      	ldr	r2, [r7, #12]
 8006636:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006638:	4b19      	ldr	r3, [pc, #100]	; (80066a0 <prvSwitchTimerLists+0xbc>)
 800663a:	681a      	ldr	r2, [r3, #0]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	3304      	adds	r3, #4
 8006640:	4619      	mov	r1, r3
 8006642:	4610      	mov	r0, r2
 8006644:	f7fd fde1 	bl	800420a <vListInsert>
 8006648:	e016      	b.n	8006678 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800664a:	2300      	movs	r3, #0
 800664c:	9300      	str	r3, [sp, #0]
 800664e:	2300      	movs	r3, #0
 8006650:	693a      	ldr	r2, [r7, #16]
 8006652:	2100      	movs	r1, #0
 8006654:	68f8      	ldr	r0, [r7, #12]
 8006656:	f7ff fdb7 	bl	80061c8 <xTimerGenericCommand>
 800665a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d10a      	bne.n	8006678 <prvSwitchTimerLists+0x94>
	__asm volatile
 8006662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006666:	f383 8811 	msr	BASEPRI, r3
 800666a:	f3bf 8f6f 	isb	sy
 800666e:	f3bf 8f4f 	dsb	sy
 8006672:	603b      	str	r3, [r7, #0]
}
 8006674:	bf00      	nop
 8006676:	e7fe      	b.n	8006676 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006678:	4b09      	ldr	r3, [pc, #36]	; (80066a0 <prvSwitchTimerLists+0xbc>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1b4      	bne.n	80065ec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006682:	4b07      	ldr	r3, [pc, #28]	; (80066a0 <prvSwitchTimerLists+0xbc>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006688:	4b06      	ldr	r3, [pc, #24]	; (80066a4 <prvSwitchTimerLists+0xc0>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a04      	ldr	r2, [pc, #16]	; (80066a0 <prvSwitchTimerLists+0xbc>)
 800668e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006690:	4a04      	ldr	r2, [pc, #16]	; (80066a4 <prvSwitchTimerLists+0xc0>)
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	6013      	str	r3, [r2, #0]
}
 8006696:	bf00      	nop
 8006698:	3718      	adds	r7, #24
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	2000114c 	.word	0x2000114c
 80066a4:	20001150 	.word	0x20001150

080066a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80066ae:	f000 f92d 	bl	800690c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80066b2:	4b15      	ldr	r3, [pc, #84]	; (8006708 <prvCheckForValidListAndQueue+0x60>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d120      	bne.n	80066fc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80066ba:	4814      	ldr	r0, [pc, #80]	; (800670c <prvCheckForValidListAndQueue+0x64>)
 80066bc:	f7fd fd57 	bl	800416e <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80066c0:	4813      	ldr	r0, [pc, #76]	; (8006710 <prvCheckForValidListAndQueue+0x68>)
 80066c2:	f7fd fd54 	bl	800416e <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80066c6:	4b13      	ldr	r3, [pc, #76]	; (8006714 <prvCheckForValidListAndQueue+0x6c>)
 80066c8:	4a10      	ldr	r2, [pc, #64]	; (800670c <prvCheckForValidListAndQueue+0x64>)
 80066ca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80066cc:	4b12      	ldr	r3, [pc, #72]	; (8006718 <prvCheckForValidListAndQueue+0x70>)
 80066ce:	4a10      	ldr	r2, [pc, #64]	; (8006710 <prvCheckForValidListAndQueue+0x68>)
 80066d0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80066d2:	2300      	movs	r3, #0
 80066d4:	9300      	str	r3, [sp, #0]
 80066d6:	4b11      	ldr	r3, [pc, #68]	; (800671c <prvCheckForValidListAndQueue+0x74>)
 80066d8:	4a11      	ldr	r2, [pc, #68]	; (8006720 <prvCheckForValidListAndQueue+0x78>)
 80066da:	210c      	movs	r1, #12
 80066dc:	200a      	movs	r0, #10
 80066de:	f7fd fe5d 	bl	800439c <xQueueGenericCreateStatic>
 80066e2:	4603      	mov	r3, r0
 80066e4:	4a08      	ldr	r2, [pc, #32]	; (8006708 <prvCheckForValidListAndQueue+0x60>)
 80066e6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80066e8:	4b07      	ldr	r3, [pc, #28]	; (8006708 <prvCheckForValidListAndQueue+0x60>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d005      	beq.n	80066fc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80066f0:	4b05      	ldr	r3, [pc, #20]	; (8006708 <prvCheckForValidListAndQueue+0x60>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	490b      	ldr	r1, [pc, #44]	; (8006724 <prvCheckForValidListAndQueue+0x7c>)
 80066f6:	4618      	mov	r0, r3
 80066f8:	f7fe fc22 	bl	8004f40 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80066fc:	f000 f936 	bl	800696c <vPortExitCritical>
}
 8006700:	bf00      	nop
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
 8006706:	bf00      	nop
 8006708:	20001154 	.word	0x20001154
 800670c:	20001124 	.word	0x20001124
 8006710:	20001138 	.word	0x20001138
 8006714:	2000114c 	.word	0x2000114c
 8006718:	20001150 	.word	0x20001150
 800671c:	200011d8 	.word	0x200011d8
 8006720:	20001160 	.word	0x20001160
 8006724:	08007d40 	.word	0x08007d40

08006728 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
 800672e:	60f8      	str	r0, [r7, #12]
 8006730:	60b9      	str	r1, [r7, #8]
 8006732:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	3b04      	subs	r3, #4
 8006738:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006740:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	3b04      	subs	r3, #4
 8006746:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	f023 0201 	bic.w	r2, r3, #1
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	3b04      	subs	r3, #4
 8006756:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006758:	4a08      	ldr	r2, [pc, #32]	; (800677c <pxPortInitialiseStack+0x54>)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	3b14      	subs	r3, #20
 8006762:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006764:	687a      	ldr	r2, [r7, #4]
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	3b20      	subs	r3, #32
 800676e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006770:	68fb      	ldr	r3, [r7, #12]
}
 8006772:	4618      	mov	r0, r3
 8006774:	3714      	adds	r7, #20
 8006776:	46bd      	mov	sp, r7
 8006778:	bc80      	pop	{r7}
 800677a:	4770      	bx	lr
 800677c:	08006781 	.word	0x08006781

08006780 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006780:	b480      	push	{r7}
 8006782:	b085      	sub	sp, #20
 8006784:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006786:	2300      	movs	r3, #0
 8006788:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800678a:	4b12      	ldr	r3, [pc, #72]	; (80067d4 <prvTaskExitError+0x54>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006792:	d00a      	beq.n	80067aa <prvTaskExitError+0x2a>
	__asm volatile
 8006794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006798:	f383 8811 	msr	BASEPRI, r3
 800679c:	f3bf 8f6f 	isb	sy
 80067a0:	f3bf 8f4f 	dsb	sy
 80067a4:	60fb      	str	r3, [r7, #12]
}
 80067a6:	bf00      	nop
 80067a8:	e7fe      	b.n	80067a8 <prvTaskExitError+0x28>
	__asm volatile
 80067aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ae:	f383 8811 	msr	BASEPRI, r3
 80067b2:	f3bf 8f6f 	isb	sy
 80067b6:	f3bf 8f4f 	dsb	sy
 80067ba:	60bb      	str	r3, [r7, #8]
}
 80067bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80067be:	bf00      	nop
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d0fc      	beq.n	80067c0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80067c6:	bf00      	nop
 80067c8:	bf00      	nop
 80067ca:	3714      	adds	r7, #20
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bc80      	pop	{r7}
 80067d0:	4770      	bx	lr
 80067d2:	bf00      	nop
 80067d4:	2000000c 	.word	0x2000000c
	...

080067e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80067e0:	4b07      	ldr	r3, [pc, #28]	; (8006800 <pxCurrentTCBConst2>)
 80067e2:	6819      	ldr	r1, [r3, #0]
 80067e4:	6808      	ldr	r0, [r1, #0]
 80067e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80067ea:	f380 8809 	msr	PSP, r0
 80067ee:	f3bf 8f6f 	isb	sy
 80067f2:	f04f 0000 	mov.w	r0, #0
 80067f6:	f380 8811 	msr	BASEPRI, r0
 80067fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80067fe:	4770      	bx	lr

08006800 <pxCurrentTCBConst2>:
 8006800:	20000ff8 	.word	0x20000ff8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006804:	bf00      	nop
 8006806:	bf00      	nop

08006808 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006808:	4806      	ldr	r0, [pc, #24]	; (8006824 <prvPortStartFirstTask+0x1c>)
 800680a:	6800      	ldr	r0, [r0, #0]
 800680c:	6800      	ldr	r0, [r0, #0]
 800680e:	f380 8808 	msr	MSP, r0
 8006812:	b662      	cpsie	i
 8006814:	b661      	cpsie	f
 8006816:	f3bf 8f4f 	dsb	sy
 800681a:	f3bf 8f6f 	isb	sy
 800681e:	df00      	svc	0
 8006820:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006822:	bf00      	nop
 8006824:	e000ed08 	.word	0xe000ed08

08006828 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800682e:	4b32      	ldr	r3, [pc, #200]	; (80068f8 <xPortStartScheduler+0xd0>)
 8006830:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	781b      	ldrb	r3, [r3, #0]
 8006836:	b2db      	uxtb	r3, r3
 8006838:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	22ff      	movs	r2, #255	; 0xff
 800683e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	b2db      	uxtb	r3, r3
 8006846:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006848:	78fb      	ldrb	r3, [r7, #3]
 800684a:	b2db      	uxtb	r3, r3
 800684c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006850:	b2da      	uxtb	r2, r3
 8006852:	4b2a      	ldr	r3, [pc, #168]	; (80068fc <xPortStartScheduler+0xd4>)
 8006854:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006856:	4b2a      	ldr	r3, [pc, #168]	; (8006900 <xPortStartScheduler+0xd8>)
 8006858:	2207      	movs	r2, #7
 800685a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800685c:	e009      	b.n	8006872 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800685e:	4b28      	ldr	r3, [pc, #160]	; (8006900 <xPortStartScheduler+0xd8>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	3b01      	subs	r3, #1
 8006864:	4a26      	ldr	r2, [pc, #152]	; (8006900 <xPortStartScheduler+0xd8>)
 8006866:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006868:	78fb      	ldrb	r3, [r7, #3]
 800686a:	b2db      	uxtb	r3, r3
 800686c:	005b      	lsls	r3, r3, #1
 800686e:	b2db      	uxtb	r3, r3
 8006870:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006872:	78fb      	ldrb	r3, [r7, #3]
 8006874:	b2db      	uxtb	r3, r3
 8006876:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800687a:	2b80      	cmp	r3, #128	; 0x80
 800687c:	d0ef      	beq.n	800685e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800687e:	4b20      	ldr	r3, [pc, #128]	; (8006900 <xPortStartScheduler+0xd8>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f1c3 0307 	rsb	r3, r3, #7
 8006886:	2b04      	cmp	r3, #4
 8006888:	d00a      	beq.n	80068a0 <xPortStartScheduler+0x78>
	__asm volatile
 800688a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800688e:	f383 8811 	msr	BASEPRI, r3
 8006892:	f3bf 8f6f 	isb	sy
 8006896:	f3bf 8f4f 	dsb	sy
 800689a:	60bb      	str	r3, [r7, #8]
}
 800689c:	bf00      	nop
 800689e:	e7fe      	b.n	800689e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80068a0:	4b17      	ldr	r3, [pc, #92]	; (8006900 <xPortStartScheduler+0xd8>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	021b      	lsls	r3, r3, #8
 80068a6:	4a16      	ldr	r2, [pc, #88]	; (8006900 <xPortStartScheduler+0xd8>)
 80068a8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80068aa:	4b15      	ldr	r3, [pc, #84]	; (8006900 <xPortStartScheduler+0xd8>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80068b2:	4a13      	ldr	r2, [pc, #76]	; (8006900 <xPortStartScheduler+0xd8>)
 80068b4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	b2da      	uxtb	r2, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80068be:	4b11      	ldr	r3, [pc, #68]	; (8006904 <xPortStartScheduler+0xdc>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a10      	ldr	r2, [pc, #64]	; (8006904 <xPortStartScheduler+0xdc>)
 80068c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80068c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80068ca:	4b0e      	ldr	r3, [pc, #56]	; (8006904 <xPortStartScheduler+0xdc>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a0d      	ldr	r2, [pc, #52]	; (8006904 <xPortStartScheduler+0xdc>)
 80068d0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80068d4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80068d6:	f000 f8b9 	bl	8006a4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80068da:	4b0b      	ldr	r3, [pc, #44]	; (8006908 <xPortStartScheduler+0xe0>)
 80068dc:	2200      	movs	r2, #0
 80068de:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80068e0:	f7ff ff92 	bl	8006808 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80068e4:	f7fe ff6e 	bl	80057c4 <vTaskSwitchContext>
	prvTaskExitError();
 80068e8:	f7ff ff4a 	bl	8006780 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3710      	adds	r7, #16
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	e000e400 	.word	0xe000e400
 80068fc:	20001220 	.word	0x20001220
 8006900:	20001224 	.word	0x20001224
 8006904:	e000ed20 	.word	0xe000ed20
 8006908:	2000000c 	.word	0x2000000c

0800690c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
	__asm volatile
 8006912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006916:	f383 8811 	msr	BASEPRI, r3
 800691a:	f3bf 8f6f 	isb	sy
 800691e:	f3bf 8f4f 	dsb	sy
 8006922:	607b      	str	r3, [r7, #4]
}
 8006924:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006926:	4b0f      	ldr	r3, [pc, #60]	; (8006964 <vPortEnterCritical+0x58>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	3301      	adds	r3, #1
 800692c:	4a0d      	ldr	r2, [pc, #52]	; (8006964 <vPortEnterCritical+0x58>)
 800692e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006930:	4b0c      	ldr	r3, [pc, #48]	; (8006964 <vPortEnterCritical+0x58>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d10f      	bne.n	8006958 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006938:	4b0b      	ldr	r3, [pc, #44]	; (8006968 <vPortEnterCritical+0x5c>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	b2db      	uxtb	r3, r3
 800693e:	2b00      	cmp	r3, #0
 8006940:	d00a      	beq.n	8006958 <vPortEnterCritical+0x4c>
	__asm volatile
 8006942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006946:	f383 8811 	msr	BASEPRI, r3
 800694a:	f3bf 8f6f 	isb	sy
 800694e:	f3bf 8f4f 	dsb	sy
 8006952:	603b      	str	r3, [r7, #0]
}
 8006954:	bf00      	nop
 8006956:	e7fe      	b.n	8006956 <vPortEnterCritical+0x4a>
	}
}
 8006958:	bf00      	nop
 800695a:	370c      	adds	r7, #12
 800695c:	46bd      	mov	sp, r7
 800695e:	bc80      	pop	{r7}
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	2000000c 	.word	0x2000000c
 8006968:	e000ed04 	.word	0xe000ed04

0800696c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006972:	4b11      	ldr	r3, [pc, #68]	; (80069b8 <vPortExitCritical+0x4c>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d10a      	bne.n	8006990 <vPortExitCritical+0x24>
	__asm volatile
 800697a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800697e:	f383 8811 	msr	BASEPRI, r3
 8006982:	f3bf 8f6f 	isb	sy
 8006986:	f3bf 8f4f 	dsb	sy
 800698a:	607b      	str	r3, [r7, #4]
}
 800698c:	bf00      	nop
 800698e:	e7fe      	b.n	800698e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006990:	4b09      	ldr	r3, [pc, #36]	; (80069b8 <vPortExitCritical+0x4c>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	3b01      	subs	r3, #1
 8006996:	4a08      	ldr	r2, [pc, #32]	; (80069b8 <vPortExitCritical+0x4c>)
 8006998:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800699a:	4b07      	ldr	r3, [pc, #28]	; (80069b8 <vPortExitCritical+0x4c>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d105      	bne.n	80069ae <vPortExitCritical+0x42>
 80069a2:	2300      	movs	r3, #0
 80069a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	f383 8811 	msr	BASEPRI, r3
}
 80069ac:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80069ae:	bf00      	nop
 80069b0:	370c      	adds	r7, #12
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bc80      	pop	{r7}
 80069b6:	4770      	bx	lr
 80069b8:	2000000c 	.word	0x2000000c
 80069bc:	00000000 	.word	0x00000000

080069c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80069c0:	f3ef 8009 	mrs	r0, PSP
 80069c4:	f3bf 8f6f 	isb	sy
 80069c8:	4b0d      	ldr	r3, [pc, #52]	; (8006a00 <pxCurrentTCBConst>)
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80069d0:	6010      	str	r0, [r2, #0]
 80069d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80069d6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80069da:	f380 8811 	msr	BASEPRI, r0
 80069de:	f7fe fef1 	bl	80057c4 <vTaskSwitchContext>
 80069e2:	f04f 0000 	mov.w	r0, #0
 80069e6:	f380 8811 	msr	BASEPRI, r0
 80069ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80069ee:	6819      	ldr	r1, [r3, #0]
 80069f0:	6808      	ldr	r0, [r1, #0]
 80069f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80069f6:	f380 8809 	msr	PSP, r0
 80069fa:	f3bf 8f6f 	isb	sy
 80069fe:	4770      	bx	lr

08006a00 <pxCurrentTCBConst>:
 8006a00:	20000ff8 	.word	0x20000ff8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006a04:	bf00      	nop
 8006a06:	bf00      	nop

08006a08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b082      	sub	sp, #8
 8006a0c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a12:	f383 8811 	msr	BASEPRI, r3
 8006a16:	f3bf 8f6f 	isb	sy
 8006a1a:	f3bf 8f4f 	dsb	sy
 8006a1e:	607b      	str	r3, [r7, #4]
}
 8006a20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006a22:	f7fe fe11 	bl	8005648 <xTaskIncrementTick>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d003      	beq.n	8006a34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006a2c:	4b06      	ldr	r3, [pc, #24]	; (8006a48 <SysTick_Handler+0x40>)
 8006a2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a32:	601a      	str	r2, [r3, #0]
 8006a34:	2300      	movs	r3, #0
 8006a36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	f383 8811 	msr	BASEPRI, r3
}
 8006a3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006a40:	bf00      	nop
 8006a42:	3708      	adds	r7, #8
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}
 8006a48:	e000ed04 	.word	0xe000ed04

08006a4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006a50:	4b0a      	ldr	r3, [pc, #40]	; (8006a7c <vPortSetupTimerInterrupt+0x30>)
 8006a52:	2200      	movs	r2, #0
 8006a54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006a56:	4b0a      	ldr	r3, [pc, #40]	; (8006a80 <vPortSetupTimerInterrupt+0x34>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006a5c:	4b09      	ldr	r3, [pc, #36]	; (8006a84 <vPortSetupTimerInterrupt+0x38>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a09      	ldr	r2, [pc, #36]	; (8006a88 <vPortSetupTimerInterrupt+0x3c>)
 8006a62:	fba2 2303 	umull	r2, r3, r2, r3
 8006a66:	099b      	lsrs	r3, r3, #6
 8006a68:	4a08      	ldr	r2, [pc, #32]	; (8006a8c <vPortSetupTimerInterrupt+0x40>)
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006a6e:	4b03      	ldr	r3, [pc, #12]	; (8006a7c <vPortSetupTimerInterrupt+0x30>)
 8006a70:	2207      	movs	r2, #7
 8006a72:	601a      	str	r2, [r3, #0]
}
 8006a74:	bf00      	nop
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bc80      	pop	{r7}
 8006a7a:	4770      	bx	lr
 8006a7c:	e000e010 	.word	0xe000e010
 8006a80:	e000e018 	.word	0xe000e018
 8006a84:	20000000 	.word	0x20000000
 8006a88:	10624dd3 	.word	0x10624dd3
 8006a8c:	e000e014 	.word	0xe000e014

08006a90 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006a90:	b480      	push	{r7}
 8006a92:	b085      	sub	sp, #20
 8006a94:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006a96:	f3ef 8305 	mrs	r3, IPSR
 8006a9a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2b0f      	cmp	r3, #15
 8006aa0:	d914      	bls.n	8006acc <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006aa2:	4a16      	ldr	r2, [pc, #88]	; (8006afc <vPortValidateInterruptPriority+0x6c>)
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	4413      	add	r3, r2
 8006aa8:	781b      	ldrb	r3, [r3, #0]
 8006aaa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006aac:	4b14      	ldr	r3, [pc, #80]	; (8006b00 <vPortValidateInterruptPriority+0x70>)
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	7afa      	ldrb	r2, [r7, #11]
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d20a      	bcs.n	8006acc <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aba:	f383 8811 	msr	BASEPRI, r3
 8006abe:	f3bf 8f6f 	isb	sy
 8006ac2:	f3bf 8f4f 	dsb	sy
 8006ac6:	607b      	str	r3, [r7, #4]
}
 8006ac8:	bf00      	nop
 8006aca:	e7fe      	b.n	8006aca <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006acc:	4b0d      	ldr	r3, [pc, #52]	; (8006b04 <vPortValidateInterruptPriority+0x74>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006ad4:	4b0c      	ldr	r3, [pc, #48]	; (8006b08 <vPortValidateInterruptPriority+0x78>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d90a      	bls.n	8006af2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ae0:	f383 8811 	msr	BASEPRI, r3
 8006ae4:	f3bf 8f6f 	isb	sy
 8006ae8:	f3bf 8f4f 	dsb	sy
 8006aec:	603b      	str	r3, [r7, #0]
}
 8006aee:	bf00      	nop
 8006af0:	e7fe      	b.n	8006af0 <vPortValidateInterruptPriority+0x60>
	}
 8006af2:	bf00      	nop
 8006af4:	3714      	adds	r7, #20
 8006af6:	46bd      	mov	sp, r7
 8006af8:	bc80      	pop	{r7}
 8006afa:	4770      	bx	lr
 8006afc:	e000e3f0 	.word	0xe000e3f0
 8006b00:	20001220 	.word	0x20001220
 8006b04:	e000ed0c 	.word	0xe000ed0c
 8006b08:	20001224 	.word	0x20001224

08006b0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b08a      	sub	sp, #40	; 0x28
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006b14:	2300      	movs	r3, #0
 8006b16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006b18:	f7fe fcde 	bl	80054d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006b1c:	4b58      	ldr	r3, [pc, #352]	; (8006c80 <pvPortMalloc+0x174>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d101      	bne.n	8006b28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006b24:	f000 f924 	bl	8006d70 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006b28:	4b56      	ldr	r3, [pc, #344]	; (8006c84 <pvPortMalloc+0x178>)
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4013      	ands	r3, r2
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	f040 808e 	bne.w	8006c52 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d01d      	beq.n	8006b78 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006b3c:	2208      	movs	r2, #8
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	4413      	add	r3, r2
 8006b42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f003 0307 	and.w	r3, r3, #7
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d014      	beq.n	8006b78 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f023 0307 	bic.w	r3, r3, #7
 8006b54:	3308      	adds	r3, #8
 8006b56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f003 0307 	and.w	r3, r3, #7
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d00a      	beq.n	8006b78 <pvPortMalloc+0x6c>
	__asm volatile
 8006b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b66:	f383 8811 	msr	BASEPRI, r3
 8006b6a:	f3bf 8f6f 	isb	sy
 8006b6e:	f3bf 8f4f 	dsb	sy
 8006b72:	617b      	str	r3, [r7, #20]
}
 8006b74:	bf00      	nop
 8006b76:	e7fe      	b.n	8006b76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d069      	beq.n	8006c52 <pvPortMalloc+0x146>
 8006b7e:	4b42      	ldr	r3, [pc, #264]	; (8006c88 <pvPortMalloc+0x17c>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	687a      	ldr	r2, [r7, #4]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d864      	bhi.n	8006c52 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006b88:	4b40      	ldr	r3, [pc, #256]	; (8006c8c <pvPortMalloc+0x180>)
 8006b8a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006b8c:	4b3f      	ldr	r3, [pc, #252]	; (8006c8c <pvPortMalloc+0x180>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b92:	e004      	b.n	8006b9e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b96:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d903      	bls.n	8006bb0 <pvPortMalloc+0xa4>
 8006ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1f1      	bne.n	8006b94 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006bb0:	4b33      	ldr	r3, [pc, #204]	; (8006c80 <pvPortMalloc+0x174>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d04b      	beq.n	8006c52 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006bba:	6a3b      	ldr	r3, [r7, #32]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2208      	movs	r2, #8
 8006bc0:	4413      	add	r3, r2
 8006bc2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	6a3b      	ldr	r3, [r7, #32]
 8006bca:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bce:	685a      	ldr	r2, [r3, #4]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	1ad2      	subs	r2, r2, r3
 8006bd4:	2308      	movs	r3, #8
 8006bd6:	005b      	lsls	r3, r3, #1
 8006bd8:	429a      	cmp	r2, r3
 8006bda:	d91f      	bls.n	8006c1c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4413      	add	r3, r2
 8006be2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006be4:	69bb      	ldr	r3, [r7, #24]
 8006be6:	f003 0307 	and.w	r3, r3, #7
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d00a      	beq.n	8006c04 <pvPortMalloc+0xf8>
	__asm volatile
 8006bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf2:	f383 8811 	msr	BASEPRI, r3
 8006bf6:	f3bf 8f6f 	isb	sy
 8006bfa:	f3bf 8f4f 	dsb	sy
 8006bfe:	613b      	str	r3, [r7, #16]
}
 8006c00:	bf00      	nop
 8006c02:	e7fe      	b.n	8006c02 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c06:	685a      	ldr	r2, [r3, #4]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	1ad2      	subs	r2, r2, r3
 8006c0c:	69bb      	ldr	r3, [r7, #24]
 8006c0e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006c16:	69b8      	ldr	r0, [r7, #24]
 8006c18:	f000 f90c 	bl	8006e34 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006c1c:	4b1a      	ldr	r3, [pc, #104]	; (8006c88 <pvPortMalloc+0x17c>)
 8006c1e:	681a      	ldr	r2, [r3, #0]
 8006c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	4a18      	ldr	r2, [pc, #96]	; (8006c88 <pvPortMalloc+0x17c>)
 8006c28:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006c2a:	4b17      	ldr	r3, [pc, #92]	; (8006c88 <pvPortMalloc+0x17c>)
 8006c2c:	681a      	ldr	r2, [r3, #0]
 8006c2e:	4b18      	ldr	r3, [pc, #96]	; (8006c90 <pvPortMalloc+0x184>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d203      	bcs.n	8006c3e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006c36:	4b14      	ldr	r3, [pc, #80]	; (8006c88 <pvPortMalloc+0x17c>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a15      	ldr	r2, [pc, #84]	; (8006c90 <pvPortMalloc+0x184>)
 8006c3c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c40:	685a      	ldr	r2, [r3, #4]
 8006c42:	4b10      	ldr	r3, [pc, #64]	; (8006c84 <pvPortMalloc+0x178>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	431a      	orrs	r2, r3
 8006c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4e:	2200      	movs	r2, #0
 8006c50:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006c52:	f7fe fc4f 	bl	80054f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	f003 0307 	and.w	r3, r3, #7
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d00a      	beq.n	8006c76 <pvPortMalloc+0x16a>
	__asm volatile
 8006c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c64:	f383 8811 	msr	BASEPRI, r3
 8006c68:	f3bf 8f6f 	isb	sy
 8006c6c:	f3bf 8f4f 	dsb	sy
 8006c70:	60fb      	str	r3, [r7, #12]
}
 8006c72:	bf00      	nop
 8006c74:	e7fe      	b.n	8006c74 <pvPortMalloc+0x168>
	return pvReturn;
 8006c76:	69fb      	ldr	r3, [r7, #28]
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3728      	adds	r7, #40	; 0x28
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}
 8006c80:	20011230 	.word	0x20011230
 8006c84:	2001123c 	.word	0x2001123c
 8006c88:	20011234 	.word	0x20011234
 8006c8c:	20011228 	.word	0x20011228
 8006c90:	20011238 	.word	0x20011238

08006c94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b086      	sub	sp, #24
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d048      	beq.n	8006d38 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006ca6:	2308      	movs	r3, #8
 8006ca8:	425b      	negs	r3, r3
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	4413      	add	r3, r2
 8006cae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	685a      	ldr	r2, [r3, #4]
 8006cb8:	4b21      	ldr	r3, [pc, #132]	; (8006d40 <vPortFree+0xac>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4013      	ands	r3, r2
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d10a      	bne.n	8006cd8 <vPortFree+0x44>
	__asm volatile
 8006cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cc6:	f383 8811 	msr	BASEPRI, r3
 8006cca:	f3bf 8f6f 	isb	sy
 8006cce:	f3bf 8f4f 	dsb	sy
 8006cd2:	60fb      	str	r3, [r7, #12]
}
 8006cd4:	bf00      	nop
 8006cd6:	e7fe      	b.n	8006cd6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d00a      	beq.n	8006cf6 <vPortFree+0x62>
	__asm volatile
 8006ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce4:	f383 8811 	msr	BASEPRI, r3
 8006ce8:	f3bf 8f6f 	isb	sy
 8006cec:	f3bf 8f4f 	dsb	sy
 8006cf0:	60bb      	str	r3, [r7, #8]
}
 8006cf2:	bf00      	nop
 8006cf4:	e7fe      	b.n	8006cf4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	685a      	ldr	r2, [r3, #4]
 8006cfa:	4b11      	ldr	r3, [pc, #68]	; (8006d40 <vPortFree+0xac>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4013      	ands	r3, r2
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d019      	beq.n	8006d38 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d115      	bne.n	8006d38 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	685a      	ldr	r2, [r3, #4]
 8006d10:	4b0b      	ldr	r3, [pc, #44]	; (8006d40 <vPortFree+0xac>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	43db      	mvns	r3, r3
 8006d16:	401a      	ands	r2, r3
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006d1c:	f7fe fbdc 	bl	80054d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	685a      	ldr	r2, [r3, #4]
 8006d24:	4b07      	ldr	r3, [pc, #28]	; (8006d44 <vPortFree+0xb0>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4413      	add	r3, r2
 8006d2a:	4a06      	ldr	r2, [pc, #24]	; (8006d44 <vPortFree+0xb0>)
 8006d2c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006d2e:	6938      	ldr	r0, [r7, #16]
 8006d30:	f000 f880 	bl	8006e34 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006d34:	f7fe fbde 	bl	80054f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006d38:	bf00      	nop
 8006d3a:	3718      	adds	r7, #24
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}
 8006d40:	2001123c 	.word	0x2001123c
 8006d44:	20011234 	.word	0x20011234

08006d48 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8006d48:	b480      	push	{r7}
 8006d4a:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8006d4c:	4b02      	ldr	r3, [pc, #8]	; (8006d58 <xPortGetFreeHeapSize+0x10>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	46bd      	mov	sp, r7
 8006d54:	bc80      	pop	{r7}
 8006d56:	4770      	bx	lr
 8006d58:	20011234 	.word	0x20011234

08006d5c <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 8006d60:	4b02      	ldr	r3, [pc, #8]	; (8006d6c <xPortGetMinimumEverFreeHeapSize+0x10>)
 8006d62:	681b      	ldr	r3, [r3, #0]
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bc80      	pop	{r7}
 8006d6a:	4770      	bx	lr
 8006d6c:	20011238 	.word	0x20011238

08006d70 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006d70:	b480      	push	{r7}
 8006d72:	b085      	sub	sp, #20
 8006d74:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006d76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d7a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006d7c:	4b27      	ldr	r3, [pc, #156]	; (8006e1c <prvHeapInit+0xac>)
 8006d7e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f003 0307 	and.w	r3, r3, #7
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d00c      	beq.n	8006da4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	3307      	adds	r3, #7
 8006d8e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	f023 0307 	bic.w	r3, r3, #7
 8006d96:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006d98:	68ba      	ldr	r2, [r7, #8]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	4a1f      	ldr	r2, [pc, #124]	; (8006e1c <prvHeapInit+0xac>)
 8006da0:	4413      	add	r3, r2
 8006da2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006da8:	4a1d      	ldr	r2, [pc, #116]	; (8006e20 <prvHeapInit+0xb0>)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006dae:	4b1c      	ldr	r3, [pc, #112]	; (8006e20 <prvHeapInit+0xb0>)
 8006db0:	2200      	movs	r2, #0
 8006db2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	68ba      	ldr	r2, [r7, #8]
 8006db8:	4413      	add	r3, r2
 8006dba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006dbc:	2208      	movs	r2, #8
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	1a9b      	subs	r3, r3, r2
 8006dc2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f023 0307 	bic.w	r3, r3, #7
 8006dca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	4a15      	ldr	r2, [pc, #84]	; (8006e24 <prvHeapInit+0xb4>)
 8006dd0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006dd2:	4b14      	ldr	r3, [pc, #80]	; (8006e24 <prvHeapInit+0xb4>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006dda:	4b12      	ldr	r3, [pc, #72]	; (8006e24 <prvHeapInit+0xb4>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	2200      	movs	r2, #0
 8006de0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	1ad2      	subs	r2, r2, r3
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006df0:	4b0c      	ldr	r3, [pc, #48]	; (8006e24 <prvHeapInit+0xb4>)
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	4a0a      	ldr	r2, [pc, #40]	; (8006e28 <prvHeapInit+0xb8>)
 8006dfe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	4a09      	ldr	r2, [pc, #36]	; (8006e2c <prvHeapInit+0xbc>)
 8006e06:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006e08:	4b09      	ldr	r3, [pc, #36]	; (8006e30 <prvHeapInit+0xc0>)
 8006e0a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006e0e:	601a      	str	r2, [r3, #0]
}
 8006e10:	bf00      	nop
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bc80      	pop	{r7}
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	20001228 	.word	0x20001228
 8006e20:	20011228 	.word	0x20011228
 8006e24:	20011230 	.word	0x20011230
 8006e28:	20011238 	.word	0x20011238
 8006e2c:	20011234 	.word	0x20011234
 8006e30:	2001123c 	.word	0x2001123c

08006e34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006e34:	b480      	push	{r7}
 8006e36:	b085      	sub	sp, #20
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006e3c:	4b27      	ldr	r3, [pc, #156]	; (8006edc <prvInsertBlockIntoFreeList+0xa8>)
 8006e3e:	60fb      	str	r3, [r7, #12]
 8006e40:	e002      	b.n	8006e48 <prvInsertBlockIntoFreeList+0x14>
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	60fb      	str	r3, [r7, #12]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	687a      	ldr	r2, [r7, #4]
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d8f7      	bhi.n	8006e42 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	68ba      	ldr	r2, [r7, #8]
 8006e5c:	4413      	add	r3, r2
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d108      	bne.n	8006e76 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	685a      	ldr	r2, [r3, #4]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	441a      	add	r2, r3
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	68ba      	ldr	r2, [r7, #8]
 8006e80:	441a      	add	r2, r3
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d118      	bne.n	8006ebc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	4b14      	ldr	r3, [pc, #80]	; (8006ee0 <prvInsertBlockIntoFreeList+0xac>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d00d      	beq.n	8006eb2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	685a      	ldr	r2, [r3, #4]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	441a      	add	r2, r3
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	601a      	str	r2, [r3, #0]
 8006eb0:	e008      	b.n	8006ec4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006eb2:	4b0b      	ldr	r3, [pc, #44]	; (8006ee0 <prvInsertBlockIntoFreeList+0xac>)
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	601a      	str	r2, [r3, #0]
 8006eba:	e003      	b.n	8006ec4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006ec4:	68fa      	ldr	r2, [r7, #12]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d002      	beq.n	8006ed2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ed2:	bf00      	nop
 8006ed4:	3714      	adds	r7, #20
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bc80      	pop	{r7}
 8006eda:	4770      	bx	lr
 8006edc:	20011228 	.word	0x20011228
 8006ee0:	20011230 	.word	0x20011230

08006ee4 <__cxa_guard_acquire>:
 8006ee4:	6802      	ldr	r2, [r0, #0]
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	07d2      	lsls	r2, r2, #31
 8006eea:	d405      	bmi.n	8006ef8 <__cxa_guard_acquire+0x14>
 8006eec:	7842      	ldrb	r2, [r0, #1]
 8006eee:	b102      	cbz	r2, 8006ef2 <__cxa_guard_acquire+0xe>
 8006ef0:	deff      	udf	#255	; 0xff
 8006ef2:	2001      	movs	r0, #1
 8006ef4:	7058      	strb	r0, [r3, #1]
 8006ef6:	4770      	bx	lr
 8006ef8:	2000      	movs	r0, #0
 8006efa:	4770      	bx	lr

08006efc <__cxa_guard_release>:
 8006efc:	2301      	movs	r3, #1
 8006efe:	6003      	str	r3, [r0, #0]
 8006f00:	4770      	bx	lr
	...

08006f04 <sniprintf>:
 8006f04:	b40c      	push	{r2, r3}
 8006f06:	b530      	push	{r4, r5, lr}
 8006f08:	4b17      	ldr	r3, [pc, #92]	; (8006f68 <sniprintf+0x64>)
 8006f0a:	1e0c      	subs	r4, r1, #0
 8006f0c:	681d      	ldr	r5, [r3, #0]
 8006f0e:	b09d      	sub	sp, #116	; 0x74
 8006f10:	da08      	bge.n	8006f24 <sniprintf+0x20>
 8006f12:	238b      	movs	r3, #139	; 0x8b
 8006f14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f18:	602b      	str	r3, [r5, #0]
 8006f1a:	b01d      	add	sp, #116	; 0x74
 8006f1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f20:	b002      	add	sp, #8
 8006f22:	4770      	bx	lr
 8006f24:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006f28:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006f2c:	bf0c      	ite	eq
 8006f2e:	4623      	moveq	r3, r4
 8006f30:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8006f34:	9304      	str	r3, [sp, #16]
 8006f36:	9307      	str	r3, [sp, #28]
 8006f38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006f3c:	9002      	str	r0, [sp, #8]
 8006f3e:	9006      	str	r0, [sp, #24]
 8006f40:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006f44:	4628      	mov	r0, r5
 8006f46:	ab21      	add	r3, sp, #132	; 0x84
 8006f48:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006f4a:	a902      	add	r1, sp, #8
 8006f4c:	9301      	str	r3, [sp, #4]
 8006f4e:	f000 f981 	bl	8007254 <_svfiprintf_r>
 8006f52:	1c43      	adds	r3, r0, #1
 8006f54:	bfbc      	itt	lt
 8006f56:	238b      	movlt	r3, #139	; 0x8b
 8006f58:	602b      	strlt	r3, [r5, #0]
 8006f5a:	2c00      	cmp	r4, #0
 8006f5c:	d0dd      	beq.n	8006f1a <sniprintf+0x16>
 8006f5e:	2200      	movs	r2, #0
 8006f60:	9b02      	ldr	r3, [sp, #8]
 8006f62:	701a      	strb	r2, [r3, #0]
 8006f64:	e7d9      	b.n	8006f1a <sniprintf+0x16>
 8006f66:	bf00      	nop
 8006f68:	2000005c 	.word	0x2000005c

08006f6c <_vsniprintf_r>:
 8006f6c:	b530      	push	{r4, r5, lr}
 8006f6e:	4614      	mov	r4, r2
 8006f70:	2c00      	cmp	r4, #0
 8006f72:	4605      	mov	r5, r0
 8006f74:	461a      	mov	r2, r3
 8006f76:	b09b      	sub	sp, #108	; 0x6c
 8006f78:	da05      	bge.n	8006f86 <_vsniprintf_r+0x1a>
 8006f7a:	238b      	movs	r3, #139	; 0x8b
 8006f7c:	6003      	str	r3, [r0, #0]
 8006f7e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f82:	b01b      	add	sp, #108	; 0x6c
 8006f84:	bd30      	pop	{r4, r5, pc}
 8006f86:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006f8a:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006f8e:	bf0c      	ite	eq
 8006f90:	4623      	moveq	r3, r4
 8006f92:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8006f96:	9302      	str	r3, [sp, #8]
 8006f98:	9305      	str	r3, [sp, #20]
 8006f9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006f9e:	9100      	str	r1, [sp, #0]
 8006fa0:	9104      	str	r1, [sp, #16]
 8006fa2:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006fa6:	4669      	mov	r1, sp
 8006fa8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006faa:	f000 f953 	bl	8007254 <_svfiprintf_r>
 8006fae:	1c43      	adds	r3, r0, #1
 8006fb0:	bfbc      	itt	lt
 8006fb2:	238b      	movlt	r3, #139	; 0x8b
 8006fb4:	602b      	strlt	r3, [r5, #0]
 8006fb6:	2c00      	cmp	r4, #0
 8006fb8:	d0e3      	beq.n	8006f82 <_vsniprintf_r+0x16>
 8006fba:	2200      	movs	r2, #0
 8006fbc:	9b00      	ldr	r3, [sp, #0]
 8006fbe:	701a      	strb	r2, [r3, #0]
 8006fc0:	e7df      	b.n	8006f82 <_vsniprintf_r+0x16>
	...

08006fc4 <vsniprintf>:
 8006fc4:	b507      	push	{r0, r1, r2, lr}
 8006fc6:	9300      	str	r3, [sp, #0]
 8006fc8:	4613      	mov	r3, r2
 8006fca:	460a      	mov	r2, r1
 8006fcc:	4601      	mov	r1, r0
 8006fce:	4803      	ldr	r0, [pc, #12]	; (8006fdc <vsniprintf+0x18>)
 8006fd0:	6800      	ldr	r0, [r0, #0]
 8006fd2:	f7ff ffcb 	bl	8006f6c <_vsniprintf_r>
 8006fd6:	b003      	add	sp, #12
 8006fd8:	f85d fb04 	ldr.w	pc, [sp], #4
 8006fdc:	2000005c 	.word	0x2000005c

08006fe0 <memset>:
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	4402      	add	r2, r0
 8006fe4:	4293      	cmp	r3, r2
 8006fe6:	d100      	bne.n	8006fea <memset+0xa>
 8006fe8:	4770      	bx	lr
 8006fea:	f803 1b01 	strb.w	r1, [r3], #1
 8006fee:	e7f9      	b.n	8006fe4 <memset+0x4>

08006ff0 <_reclaim_reent>:
 8006ff0:	4b29      	ldr	r3, [pc, #164]	; (8007098 <_reclaim_reent+0xa8>)
 8006ff2:	b570      	push	{r4, r5, r6, lr}
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	4283      	cmp	r3, r0
 8006ffa:	d04b      	beq.n	8007094 <_reclaim_reent+0xa4>
 8006ffc:	69c3      	ldr	r3, [r0, #28]
 8006ffe:	b143      	cbz	r3, 8007012 <_reclaim_reent+0x22>
 8007000:	68db      	ldr	r3, [r3, #12]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d144      	bne.n	8007090 <_reclaim_reent+0xa0>
 8007006:	69e3      	ldr	r3, [r4, #28]
 8007008:	6819      	ldr	r1, [r3, #0]
 800700a:	b111      	cbz	r1, 8007012 <_reclaim_reent+0x22>
 800700c:	4620      	mov	r0, r4
 800700e:	f000 f87f 	bl	8007110 <_free_r>
 8007012:	6961      	ldr	r1, [r4, #20]
 8007014:	b111      	cbz	r1, 800701c <_reclaim_reent+0x2c>
 8007016:	4620      	mov	r0, r4
 8007018:	f000 f87a 	bl	8007110 <_free_r>
 800701c:	69e1      	ldr	r1, [r4, #28]
 800701e:	b111      	cbz	r1, 8007026 <_reclaim_reent+0x36>
 8007020:	4620      	mov	r0, r4
 8007022:	f000 f875 	bl	8007110 <_free_r>
 8007026:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007028:	b111      	cbz	r1, 8007030 <_reclaim_reent+0x40>
 800702a:	4620      	mov	r0, r4
 800702c:	f000 f870 	bl	8007110 <_free_r>
 8007030:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007032:	b111      	cbz	r1, 800703a <_reclaim_reent+0x4a>
 8007034:	4620      	mov	r0, r4
 8007036:	f000 f86b 	bl	8007110 <_free_r>
 800703a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800703c:	b111      	cbz	r1, 8007044 <_reclaim_reent+0x54>
 800703e:	4620      	mov	r0, r4
 8007040:	f000 f866 	bl	8007110 <_free_r>
 8007044:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007046:	b111      	cbz	r1, 800704e <_reclaim_reent+0x5e>
 8007048:	4620      	mov	r0, r4
 800704a:	f000 f861 	bl	8007110 <_free_r>
 800704e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007050:	b111      	cbz	r1, 8007058 <_reclaim_reent+0x68>
 8007052:	4620      	mov	r0, r4
 8007054:	f000 f85c 	bl	8007110 <_free_r>
 8007058:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800705a:	b111      	cbz	r1, 8007062 <_reclaim_reent+0x72>
 800705c:	4620      	mov	r0, r4
 800705e:	f000 f857 	bl	8007110 <_free_r>
 8007062:	6a23      	ldr	r3, [r4, #32]
 8007064:	b1b3      	cbz	r3, 8007094 <_reclaim_reent+0xa4>
 8007066:	4620      	mov	r0, r4
 8007068:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800706c:	4718      	bx	r3
 800706e:	5949      	ldr	r1, [r1, r5]
 8007070:	b941      	cbnz	r1, 8007084 <_reclaim_reent+0x94>
 8007072:	3504      	adds	r5, #4
 8007074:	69e3      	ldr	r3, [r4, #28]
 8007076:	2d80      	cmp	r5, #128	; 0x80
 8007078:	68d9      	ldr	r1, [r3, #12]
 800707a:	d1f8      	bne.n	800706e <_reclaim_reent+0x7e>
 800707c:	4620      	mov	r0, r4
 800707e:	f000 f847 	bl	8007110 <_free_r>
 8007082:	e7c0      	b.n	8007006 <_reclaim_reent+0x16>
 8007084:	680e      	ldr	r6, [r1, #0]
 8007086:	4620      	mov	r0, r4
 8007088:	f000 f842 	bl	8007110 <_free_r>
 800708c:	4631      	mov	r1, r6
 800708e:	e7ef      	b.n	8007070 <_reclaim_reent+0x80>
 8007090:	2500      	movs	r5, #0
 8007092:	e7ef      	b.n	8007074 <_reclaim_reent+0x84>
 8007094:	bd70      	pop	{r4, r5, r6, pc}
 8007096:	bf00      	nop
 8007098:	2000005c 	.word	0x2000005c

0800709c <__errno>:
 800709c:	4b01      	ldr	r3, [pc, #4]	; (80070a4 <__errno+0x8>)
 800709e:	6818      	ldr	r0, [r3, #0]
 80070a0:	4770      	bx	lr
 80070a2:	bf00      	nop
 80070a4:	2000005c 	.word	0x2000005c

080070a8 <__libc_init_array>:
 80070a8:	b570      	push	{r4, r5, r6, lr}
 80070aa:	2600      	movs	r6, #0
 80070ac:	4d0c      	ldr	r5, [pc, #48]	; (80070e0 <__libc_init_array+0x38>)
 80070ae:	4c0d      	ldr	r4, [pc, #52]	; (80070e4 <__libc_init_array+0x3c>)
 80070b0:	1b64      	subs	r4, r4, r5
 80070b2:	10a4      	asrs	r4, r4, #2
 80070b4:	42a6      	cmp	r6, r4
 80070b6:	d109      	bne.n	80070cc <__libc_init_array+0x24>
 80070b8:	f000 fc7a 	bl	80079b0 <_init>
 80070bc:	2600      	movs	r6, #0
 80070be:	4d0a      	ldr	r5, [pc, #40]	; (80070e8 <__libc_init_array+0x40>)
 80070c0:	4c0a      	ldr	r4, [pc, #40]	; (80070ec <__libc_init_array+0x44>)
 80070c2:	1b64      	subs	r4, r4, r5
 80070c4:	10a4      	asrs	r4, r4, #2
 80070c6:	42a6      	cmp	r6, r4
 80070c8:	d105      	bne.n	80070d6 <__libc_init_array+0x2e>
 80070ca:	bd70      	pop	{r4, r5, r6, pc}
 80070cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80070d0:	4798      	blx	r3
 80070d2:	3601      	adds	r6, #1
 80070d4:	e7ee      	b.n	80070b4 <__libc_init_array+0xc>
 80070d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80070da:	4798      	blx	r3
 80070dc:	3601      	adds	r6, #1
 80070de:	e7f2      	b.n	80070c6 <__libc_init_array+0x1e>
 80070e0:	08007da8 	.word	0x08007da8
 80070e4:	08007da8 	.word	0x08007da8
 80070e8:	08007da8 	.word	0x08007da8
 80070ec:	08007db4 	.word	0x08007db4

080070f0 <__retarget_lock_acquire_recursive>:
 80070f0:	4770      	bx	lr

080070f2 <__retarget_lock_release_recursive>:
 80070f2:	4770      	bx	lr

080070f4 <memcpy>:
 80070f4:	440a      	add	r2, r1
 80070f6:	4291      	cmp	r1, r2
 80070f8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80070fc:	d100      	bne.n	8007100 <memcpy+0xc>
 80070fe:	4770      	bx	lr
 8007100:	b510      	push	{r4, lr}
 8007102:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007106:	4291      	cmp	r1, r2
 8007108:	f803 4f01 	strb.w	r4, [r3, #1]!
 800710c:	d1f9      	bne.n	8007102 <memcpy+0xe>
 800710e:	bd10      	pop	{r4, pc}

08007110 <_free_r>:
 8007110:	b538      	push	{r3, r4, r5, lr}
 8007112:	4605      	mov	r5, r0
 8007114:	2900      	cmp	r1, #0
 8007116:	d040      	beq.n	800719a <_free_r+0x8a>
 8007118:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800711c:	1f0c      	subs	r4, r1, #4
 800711e:	2b00      	cmp	r3, #0
 8007120:	bfb8      	it	lt
 8007122:	18e4      	addlt	r4, r4, r3
 8007124:	f000 fbc8 	bl	80078b8 <__malloc_lock>
 8007128:	4a1c      	ldr	r2, [pc, #112]	; (800719c <_free_r+0x8c>)
 800712a:	6813      	ldr	r3, [r2, #0]
 800712c:	b933      	cbnz	r3, 800713c <_free_r+0x2c>
 800712e:	6063      	str	r3, [r4, #4]
 8007130:	6014      	str	r4, [r2, #0]
 8007132:	4628      	mov	r0, r5
 8007134:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007138:	f000 bbc4 	b.w	80078c4 <__malloc_unlock>
 800713c:	42a3      	cmp	r3, r4
 800713e:	d908      	bls.n	8007152 <_free_r+0x42>
 8007140:	6820      	ldr	r0, [r4, #0]
 8007142:	1821      	adds	r1, r4, r0
 8007144:	428b      	cmp	r3, r1
 8007146:	bf01      	itttt	eq
 8007148:	6819      	ldreq	r1, [r3, #0]
 800714a:	685b      	ldreq	r3, [r3, #4]
 800714c:	1809      	addeq	r1, r1, r0
 800714e:	6021      	streq	r1, [r4, #0]
 8007150:	e7ed      	b.n	800712e <_free_r+0x1e>
 8007152:	461a      	mov	r2, r3
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	b10b      	cbz	r3, 800715c <_free_r+0x4c>
 8007158:	42a3      	cmp	r3, r4
 800715a:	d9fa      	bls.n	8007152 <_free_r+0x42>
 800715c:	6811      	ldr	r1, [r2, #0]
 800715e:	1850      	adds	r0, r2, r1
 8007160:	42a0      	cmp	r0, r4
 8007162:	d10b      	bne.n	800717c <_free_r+0x6c>
 8007164:	6820      	ldr	r0, [r4, #0]
 8007166:	4401      	add	r1, r0
 8007168:	1850      	adds	r0, r2, r1
 800716a:	4283      	cmp	r3, r0
 800716c:	6011      	str	r1, [r2, #0]
 800716e:	d1e0      	bne.n	8007132 <_free_r+0x22>
 8007170:	6818      	ldr	r0, [r3, #0]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	4408      	add	r0, r1
 8007176:	6010      	str	r0, [r2, #0]
 8007178:	6053      	str	r3, [r2, #4]
 800717a:	e7da      	b.n	8007132 <_free_r+0x22>
 800717c:	d902      	bls.n	8007184 <_free_r+0x74>
 800717e:	230c      	movs	r3, #12
 8007180:	602b      	str	r3, [r5, #0]
 8007182:	e7d6      	b.n	8007132 <_free_r+0x22>
 8007184:	6820      	ldr	r0, [r4, #0]
 8007186:	1821      	adds	r1, r4, r0
 8007188:	428b      	cmp	r3, r1
 800718a:	bf01      	itttt	eq
 800718c:	6819      	ldreq	r1, [r3, #0]
 800718e:	685b      	ldreq	r3, [r3, #4]
 8007190:	1809      	addeq	r1, r1, r0
 8007192:	6021      	streq	r1, [r4, #0]
 8007194:	6063      	str	r3, [r4, #4]
 8007196:	6054      	str	r4, [r2, #4]
 8007198:	e7cb      	b.n	8007132 <_free_r+0x22>
 800719a:	bd38      	pop	{r3, r4, r5, pc}
 800719c:	20011380 	.word	0x20011380

080071a0 <__ssputs_r>:
 80071a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071a4:	461f      	mov	r7, r3
 80071a6:	688e      	ldr	r6, [r1, #8]
 80071a8:	4682      	mov	sl, r0
 80071aa:	42be      	cmp	r6, r7
 80071ac:	460c      	mov	r4, r1
 80071ae:	4690      	mov	r8, r2
 80071b0:	680b      	ldr	r3, [r1, #0]
 80071b2:	d82c      	bhi.n	800720e <__ssputs_r+0x6e>
 80071b4:	898a      	ldrh	r2, [r1, #12]
 80071b6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80071ba:	d026      	beq.n	800720a <__ssputs_r+0x6a>
 80071bc:	6965      	ldr	r5, [r4, #20]
 80071be:	6909      	ldr	r1, [r1, #16]
 80071c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80071c4:	eba3 0901 	sub.w	r9, r3, r1
 80071c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80071cc:	1c7b      	adds	r3, r7, #1
 80071ce:	444b      	add	r3, r9
 80071d0:	106d      	asrs	r5, r5, #1
 80071d2:	429d      	cmp	r5, r3
 80071d4:	bf38      	it	cc
 80071d6:	461d      	movcc	r5, r3
 80071d8:	0553      	lsls	r3, r2, #21
 80071da:	d527      	bpl.n	800722c <__ssputs_r+0x8c>
 80071dc:	4629      	mov	r1, r5
 80071de:	f000 f957 	bl	8007490 <_malloc_r>
 80071e2:	4606      	mov	r6, r0
 80071e4:	b360      	cbz	r0, 8007240 <__ssputs_r+0xa0>
 80071e6:	464a      	mov	r2, r9
 80071e8:	6921      	ldr	r1, [r4, #16]
 80071ea:	f7ff ff83 	bl	80070f4 <memcpy>
 80071ee:	89a3      	ldrh	r3, [r4, #12]
 80071f0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80071f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071f8:	81a3      	strh	r3, [r4, #12]
 80071fa:	6126      	str	r6, [r4, #16]
 80071fc:	444e      	add	r6, r9
 80071fe:	6026      	str	r6, [r4, #0]
 8007200:	463e      	mov	r6, r7
 8007202:	6165      	str	r5, [r4, #20]
 8007204:	eba5 0509 	sub.w	r5, r5, r9
 8007208:	60a5      	str	r5, [r4, #8]
 800720a:	42be      	cmp	r6, r7
 800720c:	d900      	bls.n	8007210 <__ssputs_r+0x70>
 800720e:	463e      	mov	r6, r7
 8007210:	4632      	mov	r2, r6
 8007212:	4641      	mov	r1, r8
 8007214:	6820      	ldr	r0, [r4, #0]
 8007216:	f000 fb8a 	bl	800792e <memmove>
 800721a:	2000      	movs	r0, #0
 800721c:	68a3      	ldr	r3, [r4, #8]
 800721e:	1b9b      	subs	r3, r3, r6
 8007220:	60a3      	str	r3, [r4, #8]
 8007222:	6823      	ldr	r3, [r4, #0]
 8007224:	4433      	add	r3, r6
 8007226:	6023      	str	r3, [r4, #0]
 8007228:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800722c:	462a      	mov	r2, r5
 800722e:	f000 fb4f 	bl	80078d0 <_realloc_r>
 8007232:	4606      	mov	r6, r0
 8007234:	2800      	cmp	r0, #0
 8007236:	d1e0      	bne.n	80071fa <__ssputs_r+0x5a>
 8007238:	4650      	mov	r0, sl
 800723a:	6921      	ldr	r1, [r4, #16]
 800723c:	f7ff ff68 	bl	8007110 <_free_r>
 8007240:	230c      	movs	r3, #12
 8007242:	f8ca 3000 	str.w	r3, [sl]
 8007246:	89a3      	ldrh	r3, [r4, #12]
 8007248:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800724c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007250:	81a3      	strh	r3, [r4, #12]
 8007252:	e7e9      	b.n	8007228 <__ssputs_r+0x88>

08007254 <_svfiprintf_r>:
 8007254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007258:	4698      	mov	r8, r3
 800725a:	898b      	ldrh	r3, [r1, #12]
 800725c:	4607      	mov	r7, r0
 800725e:	061b      	lsls	r3, r3, #24
 8007260:	460d      	mov	r5, r1
 8007262:	4614      	mov	r4, r2
 8007264:	b09d      	sub	sp, #116	; 0x74
 8007266:	d50e      	bpl.n	8007286 <_svfiprintf_r+0x32>
 8007268:	690b      	ldr	r3, [r1, #16]
 800726a:	b963      	cbnz	r3, 8007286 <_svfiprintf_r+0x32>
 800726c:	2140      	movs	r1, #64	; 0x40
 800726e:	f000 f90f 	bl	8007490 <_malloc_r>
 8007272:	6028      	str	r0, [r5, #0]
 8007274:	6128      	str	r0, [r5, #16]
 8007276:	b920      	cbnz	r0, 8007282 <_svfiprintf_r+0x2e>
 8007278:	230c      	movs	r3, #12
 800727a:	603b      	str	r3, [r7, #0]
 800727c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007280:	e0d0      	b.n	8007424 <_svfiprintf_r+0x1d0>
 8007282:	2340      	movs	r3, #64	; 0x40
 8007284:	616b      	str	r3, [r5, #20]
 8007286:	2300      	movs	r3, #0
 8007288:	9309      	str	r3, [sp, #36]	; 0x24
 800728a:	2320      	movs	r3, #32
 800728c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007290:	2330      	movs	r3, #48	; 0x30
 8007292:	f04f 0901 	mov.w	r9, #1
 8007296:	f8cd 800c 	str.w	r8, [sp, #12]
 800729a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800743c <_svfiprintf_r+0x1e8>
 800729e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072a2:	4623      	mov	r3, r4
 80072a4:	469a      	mov	sl, r3
 80072a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072aa:	b10a      	cbz	r2, 80072b0 <_svfiprintf_r+0x5c>
 80072ac:	2a25      	cmp	r2, #37	; 0x25
 80072ae:	d1f9      	bne.n	80072a4 <_svfiprintf_r+0x50>
 80072b0:	ebba 0b04 	subs.w	fp, sl, r4
 80072b4:	d00b      	beq.n	80072ce <_svfiprintf_r+0x7a>
 80072b6:	465b      	mov	r3, fp
 80072b8:	4622      	mov	r2, r4
 80072ba:	4629      	mov	r1, r5
 80072bc:	4638      	mov	r0, r7
 80072be:	f7ff ff6f 	bl	80071a0 <__ssputs_r>
 80072c2:	3001      	adds	r0, #1
 80072c4:	f000 80a9 	beq.w	800741a <_svfiprintf_r+0x1c6>
 80072c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072ca:	445a      	add	r2, fp
 80072cc:	9209      	str	r2, [sp, #36]	; 0x24
 80072ce:	f89a 3000 	ldrb.w	r3, [sl]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	f000 80a1 	beq.w	800741a <_svfiprintf_r+0x1c6>
 80072d8:	2300      	movs	r3, #0
 80072da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80072de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072e2:	f10a 0a01 	add.w	sl, sl, #1
 80072e6:	9304      	str	r3, [sp, #16]
 80072e8:	9307      	str	r3, [sp, #28]
 80072ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80072ee:	931a      	str	r3, [sp, #104]	; 0x68
 80072f0:	4654      	mov	r4, sl
 80072f2:	2205      	movs	r2, #5
 80072f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072f8:	4850      	ldr	r0, [pc, #320]	; (800743c <_svfiprintf_r+0x1e8>)
 80072fa:	f000 fb43 	bl	8007984 <memchr>
 80072fe:	9a04      	ldr	r2, [sp, #16]
 8007300:	b9d8      	cbnz	r0, 800733a <_svfiprintf_r+0xe6>
 8007302:	06d0      	lsls	r0, r2, #27
 8007304:	bf44      	itt	mi
 8007306:	2320      	movmi	r3, #32
 8007308:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800730c:	0711      	lsls	r1, r2, #28
 800730e:	bf44      	itt	mi
 8007310:	232b      	movmi	r3, #43	; 0x2b
 8007312:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007316:	f89a 3000 	ldrb.w	r3, [sl]
 800731a:	2b2a      	cmp	r3, #42	; 0x2a
 800731c:	d015      	beq.n	800734a <_svfiprintf_r+0xf6>
 800731e:	4654      	mov	r4, sl
 8007320:	2000      	movs	r0, #0
 8007322:	f04f 0c0a 	mov.w	ip, #10
 8007326:	9a07      	ldr	r2, [sp, #28]
 8007328:	4621      	mov	r1, r4
 800732a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800732e:	3b30      	subs	r3, #48	; 0x30
 8007330:	2b09      	cmp	r3, #9
 8007332:	d94d      	bls.n	80073d0 <_svfiprintf_r+0x17c>
 8007334:	b1b0      	cbz	r0, 8007364 <_svfiprintf_r+0x110>
 8007336:	9207      	str	r2, [sp, #28]
 8007338:	e014      	b.n	8007364 <_svfiprintf_r+0x110>
 800733a:	eba0 0308 	sub.w	r3, r0, r8
 800733e:	fa09 f303 	lsl.w	r3, r9, r3
 8007342:	4313      	orrs	r3, r2
 8007344:	46a2      	mov	sl, r4
 8007346:	9304      	str	r3, [sp, #16]
 8007348:	e7d2      	b.n	80072f0 <_svfiprintf_r+0x9c>
 800734a:	9b03      	ldr	r3, [sp, #12]
 800734c:	1d19      	adds	r1, r3, #4
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	9103      	str	r1, [sp, #12]
 8007352:	2b00      	cmp	r3, #0
 8007354:	bfbb      	ittet	lt
 8007356:	425b      	neglt	r3, r3
 8007358:	f042 0202 	orrlt.w	r2, r2, #2
 800735c:	9307      	strge	r3, [sp, #28]
 800735e:	9307      	strlt	r3, [sp, #28]
 8007360:	bfb8      	it	lt
 8007362:	9204      	strlt	r2, [sp, #16]
 8007364:	7823      	ldrb	r3, [r4, #0]
 8007366:	2b2e      	cmp	r3, #46	; 0x2e
 8007368:	d10c      	bne.n	8007384 <_svfiprintf_r+0x130>
 800736a:	7863      	ldrb	r3, [r4, #1]
 800736c:	2b2a      	cmp	r3, #42	; 0x2a
 800736e:	d134      	bne.n	80073da <_svfiprintf_r+0x186>
 8007370:	9b03      	ldr	r3, [sp, #12]
 8007372:	3402      	adds	r4, #2
 8007374:	1d1a      	adds	r2, r3, #4
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	9203      	str	r2, [sp, #12]
 800737a:	2b00      	cmp	r3, #0
 800737c:	bfb8      	it	lt
 800737e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007382:	9305      	str	r3, [sp, #20]
 8007384:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8007440 <_svfiprintf_r+0x1ec>
 8007388:	2203      	movs	r2, #3
 800738a:	4650      	mov	r0, sl
 800738c:	7821      	ldrb	r1, [r4, #0]
 800738e:	f000 faf9 	bl	8007984 <memchr>
 8007392:	b138      	cbz	r0, 80073a4 <_svfiprintf_r+0x150>
 8007394:	2240      	movs	r2, #64	; 0x40
 8007396:	9b04      	ldr	r3, [sp, #16]
 8007398:	eba0 000a 	sub.w	r0, r0, sl
 800739c:	4082      	lsls	r2, r0
 800739e:	4313      	orrs	r3, r2
 80073a0:	3401      	adds	r4, #1
 80073a2:	9304      	str	r3, [sp, #16]
 80073a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073a8:	2206      	movs	r2, #6
 80073aa:	4826      	ldr	r0, [pc, #152]	; (8007444 <_svfiprintf_r+0x1f0>)
 80073ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80073b0:	f000 fae8 	bl	8007984 <memchr>
 80073b4:	2800      	cmp	r0, #0
 80073b6:	d038      	beq.n	800742a <_svfiprintf_r+0x1d6>
 80073b8:	4b23      	ldr	r3, [pc, #140]	; (8007448 <_svfiprintf_r+0x1f4>)
 80073ba:	bb1b      	cbnz	r3, 8007404 <_svfiprintf_r+0x1b0>
 80073bc:	9b03      	ldr	r3, [sp, #12]
 80073be:	3307      	adds	r3, #7
 80073c0:	f023 0307 	bic.w	r3, r3, #7
 80073c4:	3308      	adds	r3, #8
 80073c6:	9303      	str	r3, [sp, #12]
 80073c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073ca:	4433      	add	r3, r6
 80073cc:	9309      	str	r3, [sp, #36]	; 0x24
 80073ce:	e768      	b.n	80072a2 <_svfiprintf_r+0x4e>
 80073d0:	460c      	mov	r4, r1
 80073d2:	2001      	movs	r0, #1
 80073d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80073d8:	e7a6      	b.n	8007328 <_svfiprintf_r+0xd4>
 80073da:	2300      	movs	r3, #0
 80073dc:	f04f 0c0a 	mov.w	ip, #10
 80073e0:	4619      	mov	r1, r3
 80073e2:	3401      	adds	r4, #1
 80073e4:	9305      	str	r3, [sp, #20]
 80073e6:	4620      	mov	r0, r4
 80073e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073ec:	3a30      	subs	r2, #48	; 0x30
 80073ee:	2a09      	cmp	r2, #9
 80073f0:	d903      	bls.n	80073fa <_svfiprintf_r+0x1a6>
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d0c6      	beq.n	8007384 <_svfiprintf_r+0x130>
 80073f6:	9105      	str	r1, [sp, #20]
 80073f8:	e7c4      	b.n	8007384 <_svfiprintf_r+0x130>
 80073fa:	4604      	mov	r4, r0
 80073fc:	2301      	movs	r3, #1
 80073fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8007402:	e7f0      	b.n	80073e6 <_svfiprintf_r+0x192>
 8007404:	ab03      	add	r3, sp, #12
 8007406:	9300      	str	r3, [sp, #0]
 8007408:	462a      	mov	r2, r5
 800740a:	4638      	mov	r0, r7
 800740c:	4b0f      	ldr	r3, [pc, #60]	; (800744c <_svfiprintf_r+0x1f8>)
 800740e:	a904      	add	r1, sp, #16
 8007410:	f3af 8000 	nop.w
 8007414:	1c42      	adds	r2, r0, #1
 8007416:	4606      	mov	r6, r0
 8007418:	d1d6      	bne.n	80073c8 <_svfiprintf_r+0x174>
 800741a:	89ab      	ldrh	r3, [r5, #12]
 800741c:	065b      	lsls	r3, r3, #25
 800741e:	f53f af2d 	bmi.w	800727c <_svfiprintf_r+0x28>
 8007422:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007424:	b01d      	add	sp, #116	; 0x74
 8007426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800742a:	ab03      	add	r3, sp, #12
 800742c:	9300      	str	r3, [sp, #0]
 800742e:	462a      	mov	r2, r5
 8007430:	4638      	mov	r0, r7
 8007432:	4b06      	ldr	r3, [pc, #24]	; (800744c <_svfiprintf_r+0x1f8>)
 8007434:	a904      	add	r1, sp, #16
 8007436:	f000 f91d 	bl	8007674 <_printf_i>
 800743a:	e7eb      	b.n	8007414 <_svfiprintf_r+0x1c0>
 800743c:	08007d6c 	.word	0x08007d6c
 8007440:	08007d72 	.word	0x08007d72
 8007444:	08007d76 	.word	0x08007d76
 8007448:	00000000 	.word	0x00000000
 800744c:	080071a1 	.word	0x080071a1

08007450 <sbrk_aligned>:
 8007450:	b570      	push	{r4, r5, r6, lr}
 8007452:	4e0e      	ldr	r6, [pc, #56]	; (800748c <sbrk_aligned+0x3c>)
 8007454:	460c      	mov	r4, r1
 8007456:	6831      	ldr	r1, [r6, #0]
 8007458:	4605      	mov	r5, r0
 800745a:	b911      	cbnz	r1, 8007462 <sbrk_aligned+0x12>
 800745c:	f000 fa82 	bl	8007964 <_sbrk_r>
 8007460:	6030      	str	r0, [r6, #0]
 8007462:	4621      	mov	r1, r4
 8007464:	4628      	mov	r0, r5
 8007466:	f000 fa7d 	bl	8007964 <_sbrk_r>
 800746a:	1c43      	adds	r3, r0, #1
 800746c:	d00a      	beq.n	8007484 <sbrk_aligned+0x34>
 800746e:	1cc4      	adds	r4, r0, #3
 8007470:	f024 0403 	bic.w	r4, r4, #3
 8007474:	42a0      	cmp	r0, r4
 8007476:	d007      	beq.n	8007488 <sbrk_aligned+0x38>
 8007478:	1a21      	subs	r1, r4, r0
 800747a:	4628      	mov	r0, r5
 800747c:	f000 fa72 	bl	8007964 <_sbrk_r>
 8007480:	3001      	adds	r0, #1
 8007482:	d101      	bne.n	8007488 <sbrk_aligned+0x38>
 8007484:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007488:	4620      	mov	r0, r4
 800748a:	bd70      	pop	{r4, r5, r6, pc}
 800748c:	20011384 	.word	0x20011384

08007490 <_malloc_r>:
 8007490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007494:	1ccd      	adds	r5, r1, #3
 8007496:	f025 0503 	bic.w	r5, r5, #3
 800749a:	3508      	adds	r5, #8
 800749c:	2d0c      	cmp	r5, #12
 800749e:	bf38      	it	cc
 80074a0:	250c      	movcc	r5, #12
 80074a2:	2d00      	cmp	r5, #0
 80074a4:	4607      	mov	r7, r0
 80074a6:	db01      	blt.n	80074ac <_malloc_r+0x1c>
 80074a8:	42a9      	cmp	r1, r5
 80074aa:	d905      	bls.n	80074b8 <_malloc_r+0x28>
 80074ac:	230c      	movs	r3, #12
 80074ae:	2600      	movs	r6, #0
 80074b0:	603b      	str	r3, [r7, #0]
 80074b2:	4630      	mov	r0, r6
 80074b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074b8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800758c <_malloc_r+0xfc>
 80074bc:	f000 f9fc 	bl	80078b8 <__malloc_lock>
 80074c0:	f8d8 3000 	ldr.w	r3, [r8]
 80074c4:	461c      	mov	r4, r3
 80074c6:	bb5c      	cbnz	r4, 8007520 <_malloc_r+0x90>
 80074c8:	4629      	mov	r1, r5
 80074ca:	4638      	mov	r0, r7
 80074cc:	f7ff ffc0 	bl	8007450 <sbrk_aligned>
 80074d0:	1c43      	adds	r3, r0, #1
 80074d2:	4604      	mov	r4, r0
 80074d4:	d155      	bne.n	8007582 <_malloc_r+0xf2>
 80074d6:	f8d8 4000 	ldr.w	r4, [r8]
 80074da:	4626      	mov	r6, r4
 80074dc:	2e00      	cmp	r6, #0
 80074de:	d145      	bne.n	800756c <_malloc_r+0xdc>
 80074e0:	2c00      	cmp	r4, #0
 80074e2:	d048      	beq.n	8007576 <_malloc_r+0xe6>
 80074e4:	6823      	ldr	r3, [r4, #0]
 80074e6:	4631      	mov	r1, r6
 80074e8:	4638      	mov	r0, r7
 80074ea:	eb04 0903 	add.w	r9, r4, r3
 80074ee:	f000 fa39 	bl	8007964 <_sbrk_r>
 80074f2:	4581      	cmp	r9, r0
 80074f4:	d13f      	bne.n	8007576 <_malloc_r+0xe6>
 80074f6:	6821      	ldr	r1, [r4, #0]
 80074f8:	4638      	mov	r0, r7
 80074fa:	1a6d      	subs	r5, r5, r1
 80074fc:	4629      	mov	r1, r5
 80074fe:	f7ff ffa7 	bl	8007450 <sbrk_aligned>
 8007502:	3001      	adds	r0, #1
 8007504:	d037      	beq.n	8007576 <_malloc_r+0xe6>
 8007506:	6823      	ldr	r3, [r4, #0]
 8007508:	442b      	add	r3, r5
 800750a:	6023      	str	r3, [r4, #0]
 800750c:	f8d8 3000 	ldr.w	r3, [r8]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d038      	beq.n	8007586 <_malloc_r+0xf6>
 8007514:	685a      	ldr	r2, [r3, #4]
 8007516:	42a2      	cmp	r2, r4
 8007518:	d12b      	bne.n	8007572 <_malloc_r+0xe2>
 800751a:	2200      	movs	r2, #0
 800751c:	605a      	str	r2, [r3, #4]
 800751e:	e00f      	b.n	8007540 <_malloc_r+0xb0>
 8007520:	6822      	ldr	r2, [r4, #0]
 8007522:	1b52      	subs	r2, r2, r5
 8007524:	d41f      	bmi.n	8007566 <_malloc_r+0xd6>
 8007526:	2a0b      	cmp	r2, #11
 8007528:	d917      	bls.n	800755a <_malloc_r+0xca>
 800752a:	1961      	adds	r1, r4, r5
 800752c:	42a3      	cmp	r3, r4
 800752e:	6025      	str	r5, [r4, #0]
 8007530:	bf18      	it	ne
 8007532:	6059      	strne	r1, [r3, #4]
 8007534:	6863      	ldr	r3, [r4, #4]
 8007536:	bf08      	it	eq
 8007538:	f8c8 1000 	streq.w	r1, [r8]
 800753c:	5162      	str	r2, [r4, r5]
 800753e:	604b      	str	r3, [r1, #4]
 8007540:	4638      	mov	r0, r7
 8007542:	f104 060b 	add.w	r6, r4, #11
 8007546:	f000 f9bd 	bl	80078c4 <__malloc_unlock>
 800754a:	f026 0607 	bic.w	r6, r6, #7
 800754e:	1d23      	adds	r3, r4, #4
 8007550:	1af2      	subs	r2, r6, r3
 8007552:	d0ae      	beq.n	80074b2 <_malloc_r+0x22>
 8007554:	1b9b      	subs	r3, r3, r6
 8007556:	50a3      	str	r3, [r4, r2]
 8007558:	e7ab      	b.n	80074b2 <_malloc_r+0x22>
 800755a:	42a3      	cmp	r3, r4
 800755c:	6862      	ldr	r2, [r4, #4]
 800755e:	d1dd      	bne.n	800751c <_malloc_r+0x8c>
 8007560:	f8c8 2000 	str.w	r2, [r8]
 8007564:	e7ec      	b.n	8007540 <_malloc_r+0xb0>
 8007566:	4623      	mov	r3, r4
 8007568:	6864      	ldr	r4, [r4, #4]
 800756a:	e7ac      	b.n	80074c6 <_malloc_r+0x36>
 800756c:	4634      	mov	r4, r6
 800756e:	6876      	ldr	r6, [r6, #4]
 8007570:	e7b4      	b.n	80074dc <_malloc_r+0x4c>
 8007572:	4613      	mov	r3, r2
 8007574:	e7cc      	b.n	8007510 <_malloc_r+0x80>
 8007576:	230c      	movs	r3, #12
 8007578:	4638      	mov	r0, r7
 800757a:	603b      	str	r3, [r7, #0]
 800757c:	f000 f9a2 	bl	80078c4 <__malloc_unlock>
 8007580:	e797      	b.n	80074b2 <_malloc_r+0x22>
 8007582:	6025      	str	r5, [r4, #0]
 8007584:	e7dc      	b.n	8007540 <_malloc_r+0xb0>
 8007586:	605b      	str	r3, [r3, #4]
 8007588:	deff      	udf	#255	; 0xff
 800758a:	bf00      	nop
 800758c:	20011380 	.word	0x20011380

08007590 <_printf_common>:
 8007590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007594:	4616      	mov	r6, r2
 8007596:	4699      	mov	r9, r3
 8007598:	688a      	ldr	r2, [r1, #8]
 800759a:	690b      	ldr	r3, [r1, #16]
 800759c:	4607      	mov	r7, r0
 800759e:	4293      	cmp	r3, r2
 80075a0:	bfb8      	it	lt
 80075a2:	4613      	movlt	r3, r2
 80075a4:	6033      	str	r3, [r6, #0]
 80075a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80075aa:	460c      	mov	r4, r1
 80075ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80075b0:	b10a      	cbz	r2, 80075b6 <_printf_common+0x26>
 80075b2:	3301      	adds	r3, #1
 80075b4:	6033      	str	r3, [r6, #0]
 80075b6:	6823      	ldr	r3, [r4, #0]
 80075b8:	0699      	lsls	r1, r3, #26
 80075ba:	bf42      	ittt	mi
 80075bc:	6833      	ldrmi	r3, [r6, #0]
 80075be:	3302      	addmi	r3, #2
 80075c0:	6033      	strmi	r3, [r6, #0]
 80075c2:	6825      	ldr	r5, [r4, #0]
 80075c4:	f015 0506 	ands.w	r5, r5, #6
 80075c8:	d106      	bne.n	80075d8 <_printf_common+0x48>
 80075ca:	f104 0a19 	add.w	sl, r4, #25
 80075ce:	68e3      	ldr	r3, [r4, #12]
 80075d0:	6832      	ldr	r2, [r6, #0]
 80075d2:	1a9b      	subs	r3, r3, r2
 80075d4:	42ab      	cmp	r3, r5
 80075d6:	dc2b      	bgt.n	8007630 <_printf_common+0xa0>
 80075d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80075dc:	1e13      	subs	r3, r2, #0
 80075de:	6822      	ldr	r2, [r4, #0]
 80075e0:	bf18      	it	ne
 80075e2:	2301      	movne	r3, #1
 80075e4:	0692      	lsls	r2, r2, #26
 80075e6:	d430      	bmi.n	800764a <_printf_common+0xba>
 80075e8:	4649      	mov	r1, r9
 80075ea:	4638      	mov	r0, r7
 80075ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80075f0:	47c0      	blx	r8
 80075f2:	3001      	adds	r0, #1
 80075f4:	d023      	beq.n	800763e <_printf_common+0xae>
 80075f6:	6823      	ldr	r3, [r4, #0]
 80075f8:	6922      	ldr	r2, [r4, #16]
 80075fa:	f003 0306 	and.w	r3, r3, #6
 80075fe:	2b04      	cmp	r3, #4
 8007600:	bf14      	ite	ne
 8007602:	2500      	movne	r5, #0
 8007604:	6833      	ldreq	r3, [r6, #0]
 8007606:	f04f 0600 	mov.w	r6, #0
 800760a:	bf08      	it	eq
 800760c:	68e5      	ldreq	r5, [r4, #12]
 800760e:	f104 041a 	add.w	r4, r4, #26
 8007612:	bf08      	it	eq
 8007614:	1aed      	subeq	r5, r5, r3
 8007616:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800761a:	bf08      	it	eq
 800761c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007620:	4293      	cmp	r3, r2
 8007622:	bfc4      	itt	gt
 8007624:	1a9b      	subgt	r3, r3, r2
 8007626:	18ed      	addgt	r5, r5, r3
 8007628:	42b5      	cmp	r5, r6
 800762a:	d11a      	bne.n	8007662 <_printf_common+0xd2>
 800762c:	2000      	movs	r0, #0
 800762e:	e008      	b.n	8007642 <_printf_common+0xb2>
 8007630:	2301      	movs	r3, #1
 8007632:	4652      	mov	r2, sl
 8007634:	4649      	mov	r1, r9
 8007636:	4638      	mov	r0, r7
 8007638:	47c0      	blx	r8
 800763a:	3001      	adds	r0, #1
 800763c:	d103      	bne.n	8007646 <_printf_common+0xb6>
 800763e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007646:	3501      	adds	r5, #1
 8007648:	e7c1      	b.n	80075ce <_printf_common+0x3e>
 800764a:	2030      	movs	r0, #48	; 0x30
 800764c:	18e1      	adds	r1, r4, r3
 800764e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007652:	1c5a      	adds	r2, r3, #1
 8007654:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007658:	4422      	add	r2, r4
 800765a:	3302      	adds	r3, #2
 800765c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007660:	e7c2      	b.n	80075e8 <_printf_common+0x58>
 8007662:	2301      	movs	r3, #1
 8007664:	4622      	mov	r2, r4
 8007666:	4649      	mov	r1, r9
 8007668:	4638      	mov	r0, r7
 800766a:	47c0      	blx	r8
 800766c:	3001      	adds	r0, #1
 800766e:	d0e6      	beq.n	800763e <_printf_common+0xae>
 8007670:	3601      	adds	r6, #1
 8007672:	e7d9      	b.n	8007628 <_printf_common+0x98>

08007674 <_printf_i>:
 8007674:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007678:	7e0f      	ldrb	r7, [r1, #24]
 800767a:	4691      	mov	r9, r2
 800767c:	2f78      	cmp	r7, #120	; 0x78
 800767e:	4680      	mov	r8, r0
 8007680:	460c      	mov	r4, r1
 8007682:	469a      	mov	sl, r3
 8007684:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007686:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800768a:	d807      	bhi.n	800769c <_printf_i+0x28>
 800768c:	2f62      	cmp	r7, #98	; 0x62
 800768e:	d80a      	bhi.n	80076a6 <_printf_i+0x32>
 8007690:	2f00      	cmp	r7, #0
 8007692:	f000 80d5 	beq.w	8007840 <_printf_i+0x1cc>
 8007696:	2f58      	cmp	r7, #88	; 0x58
 8007698:	f000 80c1 	beq.w	800781e <_printf_i+0x1aa>
 800769c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80076a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80076a4:	e03a      	b.n	800771c <_printf_i+0xa8>
 80076a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80076aa:	2b15      	cmp	r3, #21
 80076ac:	d8f6      	bhi.n	800769c <_printf_i+0x28>
 80076ae:	a101      	add	r1, pc, #4	; (adr r1, 80076b4 <_printf_i+0x40>)
 80076b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076b4:	0800770d 	.word	0x0800770d
 80076b8:	08007721 	.word	0x08007721
 80076bc:	0800769d 	.word	0x0800769d
 80076c0:	0800769d 	.word	0x0800769d
 80076c4:	0800769d 	.word	0x0800769d
 80076c8:	0800769d 	.word	0x0800769d
 80076cc:	08007721 	.word	0x08007721
 80076d0:	0800769d 	.word	0x0800769d
 80076d4:	0800769d 	.word	0x0800769d
 80076d8:	0800769d 	.word	0x0800769d
 80076dc:	0800769d 	.word	0x0800769d
 80076e0:	08007827 	.word	0x08007827
 80076e4:	0800774d 	.word	0x0800774d
 80076e8:	080077e1 	.word	0x080077e1
 80076ec:	0800769d 	.word	0x0800769d
 80076f0:	0800769d 	.word	0x0800769d
 80076f4:	08007849 	.word	0x08007849
 80076f8:	0800769d 	.word	0x0800769d
 80076fc:	0800774d 	.word	0x0800774d
 8007700:	0800769d 	.word	0x0800769d
 8007704:	0800769d 	.word	0x0800769d
 8007708:	080077e9 	.word	0x080077e9
 800770c:	682b      	ldr	r3, [r5, #0]
 800770e:	1d1a      	adds	r2, r3, #4
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	602a      	str	r2, [r5, #0]
 8007714:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007718:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800771c:	2301      	movs	r3, #1
 800771e:	e0a0      	b.n	8007862 <_printf_i+0x1ee>
 8007720:	6820      	ldr	r0, [r4, #0]
 8007722:	682b      	ldr	r3, [r5, #0]
 8007724:	0607      	lsls	r7, r0, #24
 8007726:	f103 0104 	add.w	r1, r3, #4
 800772a:	6029      	str	r1, [r5, #0]
 800772c:	d501      	bpl.n	8007732 <_printf_i+0xbe>
 800772e:	681e      	ldr	r6, [r3, #0]
 8007730:	e003      	b.n	800773a <_printf_i+0xc6>
 8007732:	0646      	lsls	r6, r0, #25
 8007734:	d5fb      	bpl.n	800772e <_printf_i+0xba>
 8007736:	f9b3 6000 	ldrsh.w	r6, [r3]
 800773a:	2e00      	cmp	r6, #0
 800773c:	da03      	bge.n	8007746 <_printf_i+0xd2>
 800773e:	232d      	movs	r3, #45	; 0x2d
 8007740:	4276      	negs	r6, r6
 8007742:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007746:	230a      	movs	r3, #10
 8007748:	4859      	ldr	r0, [pc, #356]	; (80078b0 <_printf_i+0x23c>)
 800774a:	e012      	b.n	8007772 <_printf_i+0xfe>
 800774c:	682b      	ldr	r3, [r5, #0]
 800774e:	6820      	ldr	r0, [r4, #0]
 8007750:	1d19      	adds	r1, r3, #4
 8007752:	6029      	str	r1, [r5, #0]
 8007754:	0605      	lsls	r5, r0, #24
 8007756:	d501      	bpl.n	800775c <_printf_i+0xe8>
 8007758:	681e      	ldr	r6, [r3, #0]
 800775a:	e002      	b.n	8007762 <_printf_i+0xee>
 800775c:	0641      	lsls	r1, r0, #25
 800775e:	d5fb      	bpl.n	8007758 <_printf_i+0xe4>
 8007760:	881e      	ldrh	r6, [r3, #0]
 8007762:	2f6f      	cmp	r7, #111	; 0x6f
 8007764:	bf0c      	ite	eq
 8007766:	2308      	moveq	r3, #8
 8007768:	230a      	movne	r3, #10
 800776a:	4851      	ldr	r0, [pc, #324]	; (80078b0 <_printf_i+0x23c>)
 800776c:	2100      	movs	r1, #0
 800776e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007772:	6865      	ldr	r5, [r4, #4]
 8007774:	2d00      	cmp	r5, #0
 8007776:	bfa8      	it	ge
 8007778:	6821      	ldrge	r1, [r4, #0]
 800777a:	60a5      	str	r5, [r4, #8]
 800777c:	bfa4      	itt	ge
 800777e:	f021 0104 	bicge.w	r1, r1, #4
 8007782:	6021      	strge	r1, [r4, #0]
 8007784:	b90e      	cbnz	r6, 800778a <_printf_i+0x116>
 8007786:	2d00      	cmp	r5, #0
 8007788:	d04b      	beq.n	8007822 <_printf_i+0x1ae>
 800778a:	4615      	mov	r5, r2
 800778c:	fbb6 f1f3 	udiv	r1, r6, r3
 8007790:	fb03 6711 	mls	r7, r3, r1, r6
 8007794:	5dc7      	ldrb	r7, [r0, r7]
 8007796:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800779a:	4637      	mov	r7, r6
 800779c:	42bb      	cmp	r3, r7
 800779e:	460e      	mov	r6, r1
 80077a0:	d9f4      	bls.n	800778c <_printf_i+0x118>
 80077a2:	2b08      	cmp	r3, #8
 80077a4:	d10b      	bne.n	80077be <_printf_i+0x14a>
 80077a6:	6823      	ldr	r3, [r4, #0]
 80077a8:	07de      	lsls	r6, r3, #31
 80077aa:	d508      	bpl.n	80077be <_printf_i+0x14a>
 80077ac:	6923      	ldr	r3, [r4, #16]
 80077ae:	6861      	ldr	r1, [r4, #4]
 80077b0:	4299      	cmp	r1, r3
 80077b2:	bfde      	ittt	le
 80077b4:	2330      	movle	r3, #48	; 0x30
 80077b6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80077ba:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80077be:	1b52      	subs	r2, r2, r5
 80077c0:	6122      	str	r2, [r4, #16]
 80077c2:	464b      	mov	r3, r9
 80077c4:	4621      	mov	r1, r4
 80077c6:	4640      	mov	r0, r8
 80077c8:	f8cd a000 	str.w	sl, [sp]
 80077cc:	aa03      	add	r2, sp, #12
 80077ce:	f7ff fedf 	bl	8007590 <_printf_common>
 80077d2:	3001      	adds	r0, #1
 80077d4:	d14a      	bne.n	800786c <_printf_i+0x1f8>
 80077d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80077da:	b004      	add	sp, #16
 80077dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077e0:	6823      	ldr	r3, [r4, #0]
 80077e2:	f043 0320 	orr.w	r3, r3, #32
 80077e6:	6023      	str	r3, [r4, #0]
 80077e8:	2778      	movs	r7, #120	; 0x78
 80077ea:	4832      	ldr	r0, [pc, #200]	; (80078b4 <_printf_i+0x240>)
 80077ec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80077f0:	6823      	ldr	r3, [r4, #0]
 80077f2:	6829      	ldr	r1, [r5, #0]
 80077f4:	061f      	lsls	r7, r3, #24
 80077f6:	f851 6b04 	ldr.w	r6, [r1], #4
 80077fa:	d402      	bmi.n	8007802 <_printf_i+0x18e>
 80077fc:	065f      	lsls	r7, r3, #25
 80077fe:	bf48      	it	mi
 8007800:	b2b6      	uxthmi	r6, r6
 8007802:	07df      	lsls	r7, r3, #31
 8007804:	bf48      	it	mi
 8007806:	f043 0320 	orrmi.w	r3, r3, #32
 800780a:	6029      	str	r1, [r5, #0]
 800780c:	bf48      	it	mi
 800780e:	6023      	strmi	r3, [r4, #0]
 8007810:	b91e      	cbnz	r6, 800781a <_printf_i+0x1a6>
 8007812:	6823      	ldr	r3, [r4, #0]
 8007814:	f023 0320 	bic.w	r3, r3, #32
 8007818:	6023      	str	r3, [r4, #0]
 800781a:	2310      	movs	r3, #16
 800781c:	e7a6      	b.n	800776c <_printf_i+0xf8>
 800781e:	4824      	ldr	r0, [pc, #144]	; (80078b0 <_printf_i+0x23c>)
 8007820:	e7e4      	b.n	80077ec <_printf_i+0x178>
 8007822:	4615      	mov	r5, r2
 8007824:	e7bd      	b.n	80077a2 <_printf_i+0x12e>
 8007826:	682b      	ldr	r3, [r5, #0]
 8007828:	6826      	ldr	r6, [r4, #0]
 800782a:	1d18      	adds	r0, r3, #4
 800782c:	6961      	ldr	r1, [r4, #20]
 800782e:	6028      	str	r0, [r5, #0]
 8007830:	0635      	lsls	r5, r6, #24
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	d501      	bpl.n	800783a <_printf_i+0x1c6>
 8007836:	6019      	str	r1, [r3, #0]
 8007838:	e002      	b.n	8007840 <_printf_i+0x1cc>
 800783a:	0670      	lsls	r0, r6, #25
 800783c:	d5fb      	bpl.n	8007836 <_printf_i+0x1c2>
 800783e:	8019      	strh	r1, [r3, #0]
 8007840:	2300      	movs	r3, #0
 8007842:	4615      	mov	r5, r2
 8007844:	6123      	str	r3, [r4, #16]
 8007846:	e7bc      	b.n	80077c2 <_printf_i+0x14e>
 8007848:	682b      	ldr	r3, [r5, #0]
 800784a:	2100      	movs	r1, #0
 800784c:	1d1a      	adds	r2, r3, #4
 800784e:	602a      	str	r2, [r5, #0]
 8007850:	681d      	ldr	r5, [r3, #0]
 8007852:	6862      	ldr	r2, [r4, #4]
 8007854:	4628      	mov	r0, r5
 8007856:	f000 f895 	bl	8007984 <memchr>
 800785a:	b108      	cbz	r0, 8007860 <_printf_i+0x1ec>
 800785c:	1b40      	subs	r0, r0, r5
 800785e:	6060      	str	r0, [r4, #4]
 8007860:	6863      	ldr	r3, [r4, #4]
 8007862:	6123      	str	r3, [r4, #16]
 8007864:	2300      	movs	r3, #0
 8007866:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800786a:	e7aa      	b.n	80077c2 <_printf_i+0x14e>
 800786c:	462a      	mov	r2, r5
 800786e:	4649      	mov	r1, r9
 8007870:	4640      	mov	r0, r8
 8007872:	6923      	ldr	r3, [r4, #16]
 8007874:	47d0      	blx	sl
 8007876:	3001      	adds	r0, #1
 8007878:	d0ad      	beq.n	80077d6 <_printf_i+0x162>
 800787a:	6823      	ldr	r3, [r4, #0]
 800787c:	079b      	lsls	r3, r3, #30
 800787e:	d413      	bmi.n	80078a8 <_printf_i+0x234>
 8007880:	68e0      	ldr	r0, [r4, #12]
 8007882:	9b03      	ldr	r3, [sp, #12]
 8007884:	4298      	cmp	r0, r3
 8007886:	bfb8      	it	lt
 8007888:	4618      	movlt	r0, r3
 800788a:	e7a6      	b.n	80077da <_printf_i+0x166>
 800788c:	2301      	movs	r3, #1
 800788e:	4632      	mov	r2, r6
 8007890:	4649      	mov	r1, r9
 8007892:	4640      	mov	r0, r8
 8007894:	47d0      	blx	sl
 8007896:	3001      	adds	r0, #1
 8007898:	d09d      	beq.n	80077d6 <_printf_i+0x162>
 800789a:	3501      	adds	r5, #1
 800789c:	68e3      	ldr	r3, [r4, #12]
 800789e:	9903      	ldr	r1, [sp, #12]
 80078a0:	1a5b      	subs	r3, r3, r1
 80078a2:	42ab      	cmp	r3, r5
 80078a4:	dcf2      	bgt.n	800788c <_printf_i+0x218>
 80078a6:	e7eb      	b.n	8007880 <_printf_i+0x20c>
 80078a8:	2500      	movs	r5, #0
 80078aa:	f104 0619 	add.w	r6, r4, #25
 80078ae:	e7f5      	b.n	800789c <_printf_i+0x228>
 80078b0:	08007d7d 	.word	0x08007d7d
 80078b4:	08007d8e 	.word	0x08007d8e

080078b8 <__malloc_lock>:
 80078b8:	4801      	ldr	r0, [pc, #4]	; (80078c0 <__malloc_lock+0x8>)
 80078ba:	f7ff bc19 	b.w	80070f0 <__retarget_lock_acquire_recursive>
 80078be:	bf00      	nop
 80078c0:	2001137c 	.word	0x2001137c

080078c4 <__malloc_unlock>:
 80078c4:	4801      	ldr	r0, [pc, #4]	; (80078cc <__malloc_unlock+0x8>)
 80078c6:	f7ff bc14 	b.w	80070f2 <__retarget_lock_release_recursive>
 80078ca:	bf00      	nop
 80078cc:	2001137c 	.word	0x2001137c

080078d0 <_realloc_r>:
 80078d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078d4:	4680      	mov	r8, r0
 80078d6:	4614      	mov	r4, r2
 80078d8:	460e      	mov	r6, r1
 80078da:	b921      	cbnz	r1, 80078e6 <_realloc_r+0x16>
 80078dc:	4611      	mov	r1, r2
 80078de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078e2:	f7ff bdd5 	b.w	8007490 <_malloc_r>
 80078e6:	b92a      	cbnz	r2, 80078f4 <_realloc_r+0x24>
 80078e8:	f7ff fc12 	bl	8007110 <_free_r>
 80078ec:	4625      	mov	r5, r4
 80078ee:	4628      	mov	r0, r5
 80078f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078f4:	f000 f854 	bl	80079a0 <_malloc_usable_size_r>
 80078f8:	4284      	cmp	r4, r0
 80078fa:	4607      	mov	r7, r0
 80078fc:	d802      	bhi.n	8007904 <_realloc_r+0x34>
 80078fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007902:	d812      	bhi.n	800792a <_realloc_r+0x5a>
 8007904:	4621      	mov	r1, r4
 8007906:	4640      	mov	r0, r8
 8007908:	f7ff fdc2 	bl	8007490 <_malloc_r>
 800790c:	4605      	mov	r5, r0
 800790e:	2800      	cmp	r0, #0
 8007910:	d0ed      	beq.n	80078ee <_realloc_r+0x1e>
 8007912:	42bc      	cmp	r4, r7
 8007914:	4622      	mov	r2, r4
 8007916:	4631      	mov	r1, r6
 8007918:	bf28      	it	cs
 800791a:	463a      	movcs	r2, r7
 800791c:	f7ff fbea 	bl	80070f4 <memcpy>
 8007920:	4631      	mov	r1, r6
 8007922:	4640      	mov	r0, r8
 8007924:	f7ff fbf4 	bl	8007110 <_free_r>
 8007928:	e7e1      	b.n	80078ee <_realloc_r+0x1e>
 800792a:	4635      	mov	r5, r6
 800792c:	e7df      	b.n	80078ee <_realloc_r+0x1e>

0800792e <memmove>:
 800792e:	4288      	cmp	r0, r1
 8007930:	b510      	push	{r4, lr}
 8007932:	eb01 0402 	add.w	r4, r1, r2
 8007936:	d902      	bls.n	800793e <memmove+0x10>
 8007938:	4284      	cmp	r4, r0
 800793a:	4623      	mov	r3, r4
 800793c:	d807      	bhi.n	800794e <memmove+0x20>
 800793e:	1e43      	subs	r3, r0, #1
 8007940:	42a1      	cmp	r1, r4
 8007942:	d008      	beq.n	8007956 <memmove+0x28>
 8007944:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007948:	f803 2f01 	strb.w	r2, [r3, #1]!
 800794c:	e7f8      	b.n	8007940 <memmove+0x12>
 800794e:	4601      	mov	r1, r0
 8007950:	4402      	add	r2, r0
 8007952:	428a      	cmp	r2, r1
 8007954:	d100      	bne.n	8007958 <memmove+0x2a>
 8007956:	bd10      	pop	{r4, pc}
 8007958:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800795c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007960:	e7f7      	b.n	8007952 <memmove+0x24>
	...

08007964 <_sbrk_r>:
 8007964:	b538      	push	{r3, r4, r5, lr}
 8007966:	2300      	movs	r3, #0
 8007968:	4d05      	ldr	r5, [pc, #20]	; (8007980 <_sbrk_r+0x1c>)
 800796a:	4604      	mov	r4, r0
 800796c:	4608      	mov	r0, r1
 800796e:	602b      	str	r3, [r5, #0]
 8007970:	f7f9 fbbe 	bl	80010f0 <_sbrk>
 8007974:	1c43      	adds	r3, r0, #1
 8007976:	d102      	bne.n	800797e <_sbrk_r+0x1a>
 8007978:	682b      	ldr	r3, [r5, #0]
 800797a:	b103      	cbz	r3, 800797e <_sbrk_r+0x1a>
 800797c:	6023      	str	r3, [r4, #0]
 800797e:	bd38      	pop	{r3, r4, r5, pc}
 8007980:	20011378 	.word	0x20011378

08007984 <memchr>:
 8007984:	4603      	mov	r3, r0
 8007986:	b510      	push	{r4, lr}
 8007988:	b2c9      	uxtb	r1, r1
 800798a:	4402      	add	r2, r0
 800798c:	4293      	cmp	r3, r2
 800798e:	4618      	mov	r0, r3
 8007990:	d101      	bne.n	8007996 <memchr+0x12>
 8007992:	2000      	movs	r0, #0
 8007994:	e003      	b.n	800799e <memchr+0x1a>
 8007996:	7804      	ldrb	r4, [r0, #0]
 8007998:	3301      	adds	r3, #1
 800799a:	428c      	cmp	r4, r1
 800799c:	d1f6      	bne.n	800798c <memchr+0x8>
 800799e:	bd10      	pop	{r4, pc}

080079a0 <_malloc_usable_size_r>:
 80079a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079a4:	1f18      	subs	r0, r3, #4
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	bfbc      	itt	lt
 80079aa:	580b      	ldrlt	r3, [r1, r0]
 80079ac:	18c0      	addlt	r0, r0, r3
 80079ae:	4770      	bx	lr

080079b0 <_init>:
 80079b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079b2:	bf00      	nop
 80079b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079b6:	bc08      	pop	{r3}
 80079b8:	469e      	mov	lr, r3
 80079ba:	4770      	bx	lr

080079bc <_fini>:
 80079bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079be:	bf00      	nop
 80079c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079c2:	bc08      	pop	{r3}
 80079c4:	469e      	mov	lr, r3
 80079c6:	4770      	bx	lr
