Analysis & Synthesis Status : Successful - Tue Nov 14 19:40:14 2017
Quartus II 64-Bit Version : 15.0.0 Build 145 04/22/2015 SJ Web Edition
Revision Name : rc4
Top-level Entity Name : ksa_verilog
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 407
Total pins : 67
Total virtual pins : 0
Total block memory bits : 6,144
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
