

================================================================
== Vitis HLS Report for 'mp_mul_10'
================================================================
* Date:           Tue May 20 14:36:31 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      212|      310|  2.120 us|  3.100 us|  212|  310|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_mp_mul_10_Pipeline_VITIS_LOOP_144_2_fu_114  |mp_mul_10_Pipeline_VITIS_LOOP_144_2  |       10|       17|  0.100 us|  0.170 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_10_Pipeline_VITIS_LOOP_157_4_fu_129  |mp_mul_10_Pipeline_VITIS_LOOP_157_4  |       10|       16|  0.100 us|  0.160 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_1  |      112|      168|   14 ~ 21|          -|          -|     8|        no|
        |- VITIS_LOOP_156_3  |       98|      140|   14 ~ 20|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    3019|   3023|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    389|    -|
|Register         |        -|    -|     309|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    3328|   3490|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_mp_mul_10_Pipeline_VITIS_LOOP_144_2_fu_114  |mp_mul_10_Pipeline_VITIS_LOOP_144_2  |        0|   0|  1178|  1415|    0|
    |grp_mp_mul_10_Pipeline_VITIS_LOOP_157_4_fu_129  |mp_mul_10_Pipeline_VITIS_LOOP_157_4  |        0|   0|  1181|  1408|    0|
    |mul_32ns_32ns_64_2_1_U1748                      |mul_32ns_32ns_64_2_1                 |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1749                      |mul_32ns_32ns_64_2_1                 |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1750                      |mul_32ns_32ns_64_2_1                 |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1751                      |mul_32ns_32ns_64_2_1                 |        0|   4|   165|    50|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|  16|  3019|  3023|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln143_11_fu_222_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln143_fu_183_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln156_11_fu_273_p2  |         +|   0|  0|  13|           4|           1|
    |add_ln156_fu_250_p2     |         +|   0|  0|  13|           4|           1|
    |icmp_ln143_fu_177_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln156_fu_244_p2    |      icmp|   0|  0|  13|           4|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  78|          24|          11|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |a_address0          |  14|          3|    4|         12|
    |a_ce0               |  14|          3|    1|          3|
    |ap_NS_fsm           |  53|         10|    1|         10|
    |c_address0_local    |  20|          4|    4|         16|
    |c_d0_local          |  20|          4|   64|        256|
    |coeff_address0      |  14|          3|    6|         18|
    |coeff_ce0           |  14|          3|    1|          3|
    |grp_fu_424_ce       |  14|          3|    1|          3|
    |grp_fu_424_p0       |  14|          3|   32|         96|
    |grp_fu_424_p1       |  14|          3|   32|         96|
    |grp_fu_428_ce       |  14|          3|    1|          3|
    |grp_fu_428_p0       |  14|          3|   32|         96|
    |grp_fu_428_p1       |  14|          3|   32|         96|
    |grp_fu_432_ce       |  14|          3|    1|          3|
    |grp_fu_432_p0       |  14|          3|   32|         96|
    |grp_fu_432_p1       |  14|          3|   32|         96|
    |grp_fu_436_ce       |  14|          3|    1|          3|
    |grp_fu_436_p0       |  14|          3|   32|         96|
    |grp_fu_436_p1       |  14|          3|   32|         96|
    |i_23_fu_80          |   9|          2|    4|          8|
    |i_fu_44             |   9|          2|    4|          8|
    |indvars_iv31_fu_40  |   9|          2|    4|          8|
    |indvars_iv_fu_76    |   9|          2|    4|          8|
    |u_016_fu_48         |   9|          2|    4|          8|
    |u_29_fu_68          |   9|          2|    4|          8|
    |v_017_fu_52         |   9|          2|   64|        128|
    |v_fu_72             |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 389|         82|  493|       1402|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |   9|   0|    9|          0|
    |grp_mp_mul_10_Pipeline_VITIS_LOOP_144_2_fu_114_ap_start_reg  |   1|   0|    1|          0|
    |grp_mp_mul_10_Pipeline_VITIS_LOOP_157_4_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |i_23_fu_80                                                   |   4|   0|    4|          0|
    |i_88_reg_402                                                 |   4|   0|    4|          0|
    |i_fu_44                                                      |   4|   0|    4|          0|
    |indvars_iv31_fu_40                                           |   4|   0|    4|          0|
    |indvars_iv31_load_reg_397                                    |   4|   0|    4|          0|
    |indvars_iv_fu_76                                             |   4|   0|    4|          0|
    |trunc_ln143_reg_363                                          |   3|   0|    3|          0|
    |trunc_ln156_reg_419                                          |   3|   0|    3|          0|
    |u_016_fu_48                                                  |   4|   0|    4|          0|
    |u_29_fu_68                                                   |   4|   0|    4|          0|
    |u_reg_350                                                    |   4|   0|    4|          0|
    |v_017_fu_52                                                  |  64|   0|   64|          0|
    |v_210_reg_355                                                |  64|   0|   64|          0|
    |v_fu_72                                                      |  64|   0|   64|          0|
    |v_load_reg_411                                               |  64|   0|   64|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 309|   0|  309|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|     mp_mul.10|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|     mp_mul.10|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|     mp_mul.10|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|     mp_mul.10|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|     mp_mul.10|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|     mp_mul.10|  return value|
|a_address0      |  out|    4|   ap_memory|             a|         array|
|a_ce0           |  out|    1|   ap_memory|             a|         array|
|a_q0            |   in|   64|   ap_memory|             a|         array|
|coeff_address0  |  out|    6|   ap_memory|         coeff|         array|
|coeff_ce0       |  out|    1|   ap_memory|         coeff|         array|
|coeff_q0        |   in|   64|   ap_memory|         coeff|         array|
|c_address0      |  out|    4|   ap_memory|             c|         array|
|c_ce0           |  out|    1|   ap_memory|             c|         array|
|c_we0           |  out|    1|   ap_memory|             c|         array|
|c_d0            |  out|   64|   ap_memory|             c|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvars_iv31 = alloca i32 1"   --->   Operation 10 'alloca' 'indvars_iv31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%u_016 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 12 'alloca' 'u_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_017 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 14 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%t_33_loc = alloca i32 1"   --->   Operation 15 'alloca' 't_33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v_35_loc = alloca i32 1"   --->   Operation 16 'alloca' 'v_35_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v_114_loc = alloca i32 1"   --->   Operation 17 'alloca' 'v_114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln140 = store i64 0, i64 %v_017" [src/generic/fp_generic.c:140]   --->   Operation 18 'store' 'store_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln140 = store i4 0, i4 %u_016" [src/generic/fp_generic.c:140]   --->   Operation 19 'store' 'store_ln140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %i" [src/generic/fp_generic.c:139]   --->   Operation 20 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv31"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln143 = br void %VITIS_LOOP_144_2" [src/generic/fp_generic.c:143]   --->   Operation 22 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_87 = load i4 %i" [src/generic/fp_generic.c:143]   --->   Operation 23 'load' 'i_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%u = load i4 %u_016"   --->   Operation 24 'load' 'u' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%v_210 = load i64 %v_017"   --->   Operation 25 'load' 'v_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln143 = icmp_eq  i4 %i_87, i4 8" [src/generic/fp_generic.c:143]   --->   Operation 26 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln143 = add i4 %i_87, i4 1" [src/generic/fp_generic.c:143]   --->   Operation 27 'add' 'add_ln143' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %VITIS_LOOP_144_2.split, void %VITIS_LOOP_157_4.preheader" [src/generic/fp_generic.c:143]   --->   Operation 28 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i4 %i_87" [src/generic/fp_generic.c:143]   --->   Operation 29 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln143, i4 %i" [src/generic/fp_generic.c:139]   --->   Operation 30 'store' 'store_ln139' <Predicate = (!icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%u_29 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 31 'alloca' 'u_29' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 32 'alloca' 'v' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 33 'alloca' 'indvars_iv' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_23 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 34 'alloca' 'i_23' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 8, i4 %i_23" [src/generic/fp_generic.c:139]   --->   Operation 35 'store' 'store_ln139' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv"   --->   Operation 36 'store' 'store_ln0' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln140 = store i64 %v_210, i64 %v" [src/generic/fp_generic.c:140]   --->   Operation 37 'store' 'store_ln140' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %u_29" [src/generic/fp_generic.c:140]   --->   Operation 38 'store' 'store_ln140' <Predicate = (icmp_ln143)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_4" [src/generic/fp_generic.c:156]   --->   Operation 39 'br' 'br_ln156' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%indvars_iv31_load = load i4 %indvars_iv31" [src/generic/fp_generic.c:143]   --->   Operation 40 'load' 'indvars_iv31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (4.98ns)   --->   "%call_ln143 = call void @mp_mul.10_Pipeline_VITIS_LOOP_144_2, i64 %v_210, i4 %u, i4 %indvars_iv31_load, i64 %a, i3 %trunc_ln143, i64 %coeff, i64 %v_114_loc, i64 %v_017, i4 %u_016" [src/generic/fp_generic.c:143]   --->   Operation 41 'call' 'call_ln143' <Predicate = true> <Delay = 4.98> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln143_11 = add i4 %indvars_iv31_load, i4 1" [src/generic/fp_generic.c:143]   --->   Operation 42 'add' 'add_ln143_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln143 = store i4 %add_ln143_11, i4 %indvars_iv31" [src/generic/fp_generic.c:143]   --->   Operation 43 'store' 'store_ln143' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln143 = call void @mp_mul.10_Pipeline_VITIS_LOOP_144_2, i64 %v_210, i4 %u, i4 %indvars_iv31_load, i64 %a, i3 %trunc_ln143, i64 %coeff, i64 %v_114_loc, i64 %v_017, i4 %u_016" [src/generic/fp_generic.c:143]   --->   Operation 44 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:140]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/generic/fp_generic.c:143]   --->   Operation 46 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%v_114_loc_load = load i64 %v_114_loc"   --->   Operation 47 'load' 'v_114_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i3 %trunc_ln143" [src/generic/fp_generic.c:150]   --->   Operation 48 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%c_addr_21 = getelementptr i64 %c, i32 0, i32 %zext_ln150" [src/generic/fp_generic.c:150]   --->   Operation 49 'getelementptr' 'c_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln150 = store i64 %v_114_loc_load, i4 %c_addr_21" [src/generic/fp_generic.c:150]   --->   Operation 50 'store' 'store_ln150' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln143 = br void %VITIS_LOOP_144_2" [src/generic/fp_generic.c:143]   --->   Operation 51 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 4.98>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%i_88 = load i4 %i_23" [src/generic/fp_generic.c:156]   --->   Operation 52 'load' 'i_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.73ns)   --->   "%icmp_ln156 = icmp_eq  i4 %i_88, i4 15" [src/generic/fp_generic.c:156]   --->   Operation 53 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %VITIS_LOOP_157_4.split, void %for.end65" [src/generic/fp_generic.c:156]   --->   Operation 54 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 55 'load' 'v_load' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln156 = add i4 %i_88, i4 1" [src/generic/fp_generic.c:156]   --->   Operation 56 'add' 'add_ln156' <Predicate = (!icmp_ln156)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln156, i4 %i_23" [src/generic/fp_generic.c:139]   --->   Operation 57 'store' 'store_ln139' <Predicate = (!icmp_ln156)> <Delay = 1.58>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%v_load47 = load i64 %v" [src/generic/fp_generic.c:168]   --->   Operation 58 'load' 'v_load47' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 15" [src/generic/fp_generic.c:168]   --->   Operation 59 'getelementptr' 'c_addr' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln168 = store i64 %v_load47, i4 %c_addr" [src/generic/fp_generic.c:168]   --->   Operation 60 'store' 'store_ln168' <Predicate = (icmp_ln156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln169 = ret" [src/generic/fp_generic.c:169]   --->   Operation 61 'ret' 'ret_ln169' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 6.57>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%u_29_load = load i4 %u_29"   --->   Operation 62 'load' 'u_29_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i4 %indvars_iv" [src/generic/fp_generic.c:156]   --->   Operation 63 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i4 %indvars_iv_load" [src/generic/fp_generic.c:156]   --->   Operation 64 'trunc' 'trunc_ln156' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (6.57ns)   --->   "%call_ln156 = call void @mp_mul.10_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i64 %a, i4 %i_88, i64 %coeff, i64 %v_35_loc, i64 %v, i3 %t_33_loc" [src/generic/fp_generic.c:156]   --->   Operation 65 'call' 'call_ln156' <Predicate = true> <Delay = 6.57> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 66 [1/1] (1.73ns)   --->   "%add_ln156_11 = add i4 %indvars_iv_load, i4 1" [src/generic/fp_generic.c:156]   --->   Operation 66 'add' 'add_ln156_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln156 = store i4 %add_ln156_11, i4 %indvars_iv" [src/generic/fp_generic.c:156]   --->   Operation 67 'store' 'store_ln156' <Predicate = true> <Delay = 1.58>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln156 = call void @mp_mul.10_Pipeline_VITIS_LOOP_157_4, i3 %trunc_ln156, i64 %v_load, i4 %u_29_load, i64 %a, i4 %i_88, i64 %coeff, i64 %v_35_loc, i64 %v, i3 %t_33_loc" [src/generic/fp_generic.c:156]   --->   Operation 68 'call' 'call_ln156' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/generic/fp_generic.c:139]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_74" [src/generic/fp_generic.c:156]   --->   Operation 70 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%v_35_loc_load = load i64 %v_35_loc"   --->   Operation 71 'load' 'v_35_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%t_33_loc_load = load i3 %t_33_loc"   --->   Operation 72 'load' 't_33_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i3 %t_33_loc_load" [src/generic/fp_generic.c:157]   --->   Operation 73 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i4 %i_88" [src/generic/fp_generic.c:163]   --->   Operation 74 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%c_addr_22 = getelementptr i64 %c, i32 0, i32 %zext_ln163" [src/generic/fp_generic.c:163]   --->   Operation 75 'getelementptr' 'c_addr_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln163 = store i64 %v_35_loc_load, i4 %c_addr_22" [src/generic/fp_generic.c:163]   --->   Operation 76 'store' 'store_ln163' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %zext_ln157, i4 %u_29" [src/generic/fp_generic.c:140]   --->   Operation 77 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_157_4" [src/generic/fp_generic.c:156]   --->   Operation 78 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvars_iv31               (alloca                ) [ 0111110000]
i                          (alloca                ) [ 0111110000]
u_016                      (alloca                ) [ 0111110000]
v_017                      (alloca                ) [ 0111110000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000]
t_33_loc                   (alloca                ) [ 0011111111]
v_35_loc                   (alloca                ) [ 0011111111]
v_114_loc                  (alloca                ) [ 0011110000]
store_ln140                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
store_ln139                (store                 ) [ 0000000000]
store_ln0                  (store                 ) [ 0000000000]
br_ln143                   (br                    ) [ 0000000000]
i_87                       (load                  ) [ 0000000000]
u                          (load                  ) [ 0001100000]
v_210                      (load                  ) [ 0001100000]
icmp_ln143                 (icmp                  ) [ 0011110000]
add_ln143                  (add                   ) [ 0000000000]
br_ln143                   (br                    ) [ 0000000000]
trunc_ln143                (trunc                 ) [ 0001110000]
store_ln139                (store                 ) [ 0000000000]
u_29                       (alloca                ) [ 0011111111]
v                          (alloca                ) [ 0011111111]
indvars_iv                 (alloca                ) [ 0011111111]
i_23                       (alloca                ) [ 0011111111]
store_ln139                (store                 ) [ 0000000000]
store_ln0                  (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
br_ln156                   (br                    ) [ 0000000000]
indvars_iv31_load          (load                  ) [ 0000100000]
add_ln143_11               (add                   ) [ 0000000000]
store_ln143                (store                 ) [ 0000000000]
call_ln143                 (call                  ) [ 0000000000]
speclooptripcount_ln140    (speclooptripcount     ) [ 0000000000]
specloopname_ln143         (specloopname          ) [ 0000000000]
v_114_loc_load             (load                  ) [ 0000000000]
zext_ln150                 (zext                  ) [ 0000000000]
c_addr_21                  (getelementptr         ) [ 0000000000]
store_ln150                (store                 ) [ 0000000000]
br_ln143                   (br                    ) [ 0000000000]
i_88                       (load                  ) [ 0000000111]
icmp_ln156                 (icmp                  ) [ 0000001111]
br_ln156                   (br                    ) [ 0000000000]
v_load                     (load                  ) [ 0000000110]
add_ln156                  (add                   ) [ 0000000000]
store_ln139                (store                 ) [ 0000000000]
v_load47                   (load                  ) [ 0000000000]
c_addr                     (getelementptr         ) [ 0000000000]
store_ln168                (store                 ) [ 0000000000]
ret_ln169                  (ret                   ) [ 0000000000]
u_29_load                  (load                  ) [ 0000000010]
indvars_iv_load            (load                  ) [ 0000000000]
trunc_ln156                (trunc                 ) [ 0000000010]
add_ln156_11               (add                   ) [ 0000000000]
store_ln156                (store                 ) [ 0000000000]
call_ln156                 (call                  ) [ 0000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 0000000000]
specloopname_ln156         (specloopname          ) [ 0000000000]
v_35_loc_load              (load                  ) [ 0000000000]
t_33_loc_load              (load                  ) [ 0000000000]
zext_ln157                 (zext                  ) [ 0000000000]
zext_ln163                 (zext                  ) [ 0000000000]
c_addr_22                  (getelementptr         ) [ 0000000000]
store_ln163                (store                 ) [ 0000000000]
store_ln140                (store                 ) [ 0000000000]
br_ln156                   (br                    ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coeff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.10_Pipeline_VITIS_LOOP_144_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mp_mul.10_Pipeline_VITIS_LOOP_157_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_74"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="indvars_iv31_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv31/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="u_016_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_016/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="v_017_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_017/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="t_33_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="v_35_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="v_114_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="u_29_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_29/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="v_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvars_iv_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_23_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_23/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="c_addr_21_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_21/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/5 store_ln168/6 store_ln163/9 "/>
</bind>
</comp>

<comp id="97" class="1004" name="c_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="c_addr_22_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_22/9 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_mp_mul_10_Pipeline_VITIS_LOOP_144_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="2"/>
<pin id="117" dir="0" index="2" bw="4" slack="2"/>
<pin id="118" dir="0" index="3" bw="4" slack="0"/>
<pin id="119" dir="0" index="4" bw="64" slack="0"/>
<pin id="120" dir="0" index="5" bw="3" slack="1"/>
<pin id="121" dir="0" index="6" bw="64" slack="0"/>
<pin id="122" dir="0" index="7" bw="64" slack="2"/>
<pin id="123" dir="0" index="8" bw="64" slack="2"/>
<pin id="124" dir="0" index="9" bw="4" slack="2"/>
<pin id="125" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln143/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_mp_mul_10_Pipeline_VITIS_LOOP_157_4_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="0" index="2" bw="64" slack="1"/>
<pin id="133" dir="0" index="3" bw="4" slack="0"/>
<pin id="134" dir="0" index="4" bw="64" slack="0"/>
<pin id="135" dir="0" index="5" bw="4" slack="1"/>
<pin id="136" dir="0" index="6" bw="64" slack="0"/>
<pin id="137" dir="0" index="7" bw="64" slack="3"/>
<pin id="138" dir="0" index="8" bw="64" slack="2"/>
<pin id="139" dir="0" index="9" bw="3" slack="3"/>
<pin id="140" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln156/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/6 v_load47/6 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln140_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln140_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln139_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_87_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="1"/>
<pin id="170" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_87/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="u_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="v_210_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_210/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln143_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="4" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln143_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln143_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln139_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="1"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln139_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="4" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln0_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln140_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln140_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvars_iv31_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="2"/>
<pin id="220" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv31_load/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln143_11_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_11/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln143_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="2"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="v_114_loc_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="4"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_loc_load/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln150_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="3"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_88_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_88/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln156_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln156_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln139_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="1"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="u_29_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="2"/>
<pin id="263" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_29_load/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="indvars_iv_load_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="2"/>
<pin id="267" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln156_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln156_11_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156_11/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln156_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="2"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="v_35_loc_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="5"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_loc_load/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="t_33_loc_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="5"/>
<pin id="290" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_loc_load/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln157_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln163_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="3"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/9 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln140_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="4"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="304" class="1005" name="indvars_iv31_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv31 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="318" class="1005" name="u_016_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="u_016 "/>
</bind>
</comp>

<comp id="325" class="1005" name="v_017_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_017 "/>
</bind>
</comp>

<comp id="332" class="1005" name="t_33_loc_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="3"/>
<pin id="334" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_33_loc "/>
</bind>
</comp>

<comp id="338" class="1005" name="v_35_loc_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="3"/>
<pin id="340" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="v_35_loc "/>
</bind>
</comp>

<comp id="344" class="1005" name="v_114_loc_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="2"/>
<pin id="346" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_114_loc "/>
</bind>
</comp>

<comp id="350" class="1005" name="u_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="2"/>
<pin id="352" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="355" class="1005" name="v_210_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="2"/>
<pin id="357" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_210 "/>
</bind>
</comp>

<comp id="363" class="1005" name="trunc_ln143_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="1"/>
<pin id="365" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln143 "/>
</bind>
</comp>

<comp id="369" class="1005" name="u_29_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="u_29 "/>
</bind>
</comp>

<comp id="376" class="1005" name="v_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="383" class="1005" name="indvars_iv_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="0"/>
<pin id="385" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="390" class="1005" name="i_23_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_23 "/>
</bind>
</comp>

<comp id="397" class="1005" name="indvars_iv31_load_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="1"/>
<pin id="399" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv31_load "/>
</bind>
</comp>

<comp id="402" class="1005" name="i_88_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="1"/>
<pin id="404" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_88 "/>
</bind>
</comp>

<comp id="411" class="1005" name="v_load_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="419" class="1005" name="trunc_ln156_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="1"/>
<pin id="421" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln156 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="427" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 albl/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="431" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 albh/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="435" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 ahbl/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="439" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 ahbh/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="105"><net_src comp="97" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="129" pin=4"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="129" pin=6"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="168" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="168" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="183" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="174" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="171" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="114" pin=3"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="241" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="129" pin=3"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="277"><net_src comp="265" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="303"><net_src comp="291" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="40" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="314"><net_src comp="44" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="321"><net_src comp="48" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="114" pin=9"/></net>

<net id="328"><net_src comp="52" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="114" pin=8"/></net>

<net id="335"><net_src comp="56" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="129" pin=9"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="341"><net_src comp="60" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="129" pin=7"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="347"><net_src comp="64" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="114" pin=7"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="353"><net_src comp="171" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="358"><net_src comp="174" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="366"><net_src comp="189" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="114" pin=5"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="372"><net_src comp="68" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="379"><net_src comp="72" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="129" pin=8"/></net>

<net id="386"><net_src comp="76" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="393"><net_src comp="80" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="400"><net_src comp="218" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="114" pin=3"/></net>

<net id="405"><net_src comp="241" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="129" pin=5"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="414"><net_src comp="144" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="422"><net_src comp="268" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="129" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: coeff | {}
	Port: c | {5 6 9 }
 - Input state : 
	Port: mp_mul.10 : a | {3 4 7 8 }
	Port: mp_mul.10 : coeff | {3 4 7 8 }
  - Chain level:
	State 1
		store_ln140 : 1
		store_ln140 : 1
		store_ln139 : 1
		store_ln0 : 1
	State 2
		icmp_ln143 : 1
		add_ln143 : 1
		br_ln143 : 2
		trunc_ln143 : 1
		store_ln139 : 2
		store_ln139 : 1
		store_ln0 : 1
		store_ln140 : 1
		store_ln140 : 1
	State 3
		call_ln143 : 1
		add_ln143_11 : 1
		store_ln143 : 2
	State 4
	State 5
		c_addr_21 : 1
		store_ln150 : 2
	State 6
		icmp_ln156 : 1
		br_ln156 : 2
		add_ln156 : 1
		store_ln139 : 2
		store_ln168 : 1
	State 7
		trunc_ln156 : 1
		call_ln156 : 2
		add_ln156_11 : 1
		store_ln156 : 2
	State 8
	State 9
		zext_ln157 : 1
		c_addr_22 : 1
		store_ln163 : 2
		store_ln140 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_mp_mul_10_Pipeline_VITIS_LOOP_144_2_fu_114 |    16   |  15.88  |   1703  |   1529  |
|          | grp_mp_mul_10_Pipeline_VITIS_LOOP_157_4_fu_129 |    16   |  15.88  |   1706  |   1527  |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                   grp_fu_424                   |    4    |    0    |   165   |    50   |
|    mul   |                   grp_fu_428                   |    4    |    0    |   165   |    50   |
|          |                   grp_fu_432                   |    4    |    0    |   165   |    50   |
|          |                   grp_fu_436                   |    4    |    0    |   165   |    50   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                add_ln143_fu_183                |    0    |    0    |    0    |    13   |
|    add   |               add_ln143_11_fu_222              |    0    |    0    |    0    |    13   |
|          |                add_ln156_fu_250                |    0    |    0    |    0    |    13   |
|          |               add_ln156_11_fu_273              |    0    |    0    |    0    |    13   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                icmp_ln143_fu_177               |    0    |    0    |    0    |    13   |
|          |                icmp_ln156_fu_244               |    0    |    0    |    0    |    13   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln143_fu_189               |    0    |    0    |    0    |    0    |
|          |               trunc_ln156_fu_268               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln150_fu_237               |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln157_fu_291               |    0    |    0    |    0    |    0    |
|          |                zext_ln163_fu_295               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    48   |  31.76  |   4069  |   3334  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_23_reg_390      |    4   |
|       i_88_reg_402      |    4   |
|        i_reg_311        |    4   |
|indvars_iv31_load_reg_397|    4   |
|   indvars_iv31_reg_304  |    4   |
|    indvars_iv_reg_383   |    4   |
|     t_33_loc_reg_332    |    3   |
|   trunc_ln143_reg_363   |    3   |
|   trunc_ln156_reg_419   |    3   |
|      u_016_reg_318      |    4   |
|       u_29_reg_369      |    4   |
|        u_reg_350        |    4   |
|      v_017_reg_325      |   64   |
|    v_114_loc_reg_344    |   64   |
|      v_210_reg_355      |   64   |
|     v_35_loc_reg_338    |   64   |
|      v_load_reg_411     |   64   |
|        v_reg_376        |   64   |
+-------------------------+--------+
|          Total          |   429  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                grp_access_fu_91                |  p0  |   3  |   4  |   12   ||    0    ||    14   |
|                grp_access_fu_91                |  p1  |   3  |  64  |   192  ||    0    ||    14   |
| grp_mp_mul_10_Pipeline_VITIS_LOOP_144_2_fu_114 |  p3  |   2  |   4  |    8   ||    0    ||    9    |
| grp_mp_mul_10_Pipeline_VITIS_LOOP_157_4_fu_129 |  p1  |   2  |   3  |    6   ||    0    ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                     |      |      |      |   218  ||  6.5906 ||    0    ||    46   |
|------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   31   |  4069  |  3334  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    0   |   46   |
|  Register |    -   |    -   |   429  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   38   |  4498  |  3380  |
+-----------+--------+--------+--------+--------+
