
DAB_STM32_Si468x.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b928  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000031d8  0800bab0  0800bab0  0001bab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ec88  0800ec88  000200e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ec88  0800ec88  0001ec88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ec90  0800ec90  000200e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ec90  0800ec90  0001ec90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ec94  0800ec94  0001ec94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000e0  20000000  0800ec98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200e0  2**0
                  CONTENTS
 10 .bss          0000324c  200000e0  200000e0  000200e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000332c  2000332c  000200e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018987  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003843  00000000  00000000  00038a97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001498  00000000  00000000  0003c2e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001338  00000000  00000000  0003d778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000241ab  00000000  00000000  0003eab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b802  00000000  00000000  00062c5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d26b0  00000000  00000000  0007e45d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00150b0d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000055b4  00000000  00000000  00150b60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000e0 	.word	0x200000e0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800ba98 	.word	0x0800ba98

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000e4 	.word	0x200000e4
 80001c4:	0800ba98 	.word	0x0800ba98

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b974 	b.w	80004d8 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468e      	mov	lr, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14d      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000216:	428a      	cmp	r2, r1
 8000218:	4694      	mov	ip, r2
 800021a:	d969      	bls.n	80002f0 <__udivmoddi4+0xe8>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b152      	cbz	r2, 8000238 <__udivmoddi4+0x30>
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	f1c2 0120 	rsb	r1, r2, #32
 800022a:	fa20 f101 	lsr.w	r1, r0, r1
 800022e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000232:	ea41 0e03 	orr.w	lr, r1, r3
 8000236:	4094      	lsls	r4, r2
 8000238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800023c:	0c21      	lsrs	r1, r4, #16
 800023e:	fbbe f6f8 	udiv	r6, lr, r8
 8000242:	fa1f f78c 	uxth.w	r7, ip
 8000246:	fb08 e316 	mls	r3, r8, r6, lr
 800024a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024e:	fb06 f107 	mul.w	r1, r6, r7
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f106 30ff 	add.w	r0, r6, #4294967295
 800025e:	f080 811f 	bcs.w	80004a0 <__udivmoddi4+0x298>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 811c 	bls.w	80004a0 <__udivmoddi4+0x298>
 8000268:	3e02      	subs	r6, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a5b      	subs	r3, r3, r1
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb3 f0f8 	udiv	r0, r3, r8
 8000274:	fb08 3310 	mls	r3, r8, r0, r3
 8000278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027c:	fb00 f707 	mul.w	r7, r0, r7
 8000280:	42a7      	cmp	r7, r4
 8000282:	d90a      	bls.n	800029a <__udivmoddi4+0x92>
 8000284:	eb1c 0404 	adds.w	r4, ip, r4
 8000288:	f100 33ff 	add.w	r3, r0, #4294967295
 800028c:	f080 810a 	bcs.w	80004a4 <__udivmoddi4+0x29c>
 8000290:	42a7      	cmp	r7, r4
 8000292:	f240 8107 	bls.w	80004a4 <__udivmoddi4+0x29c>
 8000296:	4464      	add	r4, ip
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029e:	1be4      	subs	r4, r4, r7
 80002a0:	2600      	movs	r6, #0
 80002a2:	b11d      	cbz	r5, 80002ac <__udivmoddi4+0xa4>
 80002a4:	40d4      	lsrs	r4, r2
 80002a6:	2300      	movs	r3, #0
 80002a8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ac:	4631      	mov	r1, r6
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0xc2>
 80002b6:	2d00      	cmp	r5, #0
 80002b8:	f000 80ef 	beq.w	800049a <__udivmoddi4+0x292>
 80002bc:	2600      	movs	r6, #0
 80002be:	e9c5 0100 	strd	r0, r1, [r5]
 80002c2:	4630      	mov	r0, r6
 80002c4:	4631      	mov	r1, r6
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	fab3 f683 	clz	r6, r3
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	d14a      	bne.n	8000368 <__udivmoddi4+0x160>
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xd4>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80f9 	bhi.w	80004ce <__udivmoddi4+0x2c6>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb61 0303 	sbc.w	r3, r1, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	469e      	mov	lr, r3
 80002e6:	2d00      	cmp	r5, #0
 80002e8:	d0e0      	beq.n	80002ac <__udivmoddi4+0xa4>
 80002ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80002ee:	e7dd      	b.n	80002ac <__udivmoddi4+0xa4>
 80002f0:	b902      	cbnz	r2, 80002f4 <__udivmoddi4+0xec>
 80002f2:	deff      	udf	#255	; 0xff
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f040 8092 	bne.w	8000422 <__udivmoddi4+0x21a>
 80002fe:	eba1 010c 	sub.w	r1, r1, ip
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2601      	movs	r6, #1
 800030c:	0c20      	lsrs	r0, r4, #16
 800030e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000312:	fb07 1113 	mls	r1, r7, r3, r1
 8000316:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800031a:	fb0e f003 	mul.w	r0, lr, r3
 800031e:	4288      	cmp	r0, r1
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x12c>
 8000322:	eb1c 0101 	adds.w	r1, ip, r1
 8000326:	f103 38ff 	add.w	r8, r3, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x12a>
 800032c:	4288      	cmp	r0, r1
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2c0>
 8000332:	4643      	mov	r3, r8
 8000334:	1a09      	subs	r1, r1, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb1 f0f7 	udiv	r0, r1, r7
 800033c:	fb07 1110 	mls	r1, r7, r0, r1
 8000340:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x156>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 31ff 	add.w	r1, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x154>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2ca>
 800035c:	4608      	mov	r0, r1
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000366:	e79c      	b.n	80002a2 <__udivmoddi4+0x9a>
 8000368:	f1c6 0720 	rsb	r7, r6, #32
 800036c:	40b3      	lsls	r3, r6
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa20 f407 	lsr.w	r4, r0, r7
 800037a:	fa01 f306 	lsl.w	r3, r1, r6
 800037e:	431c      	orrs	r4, r3
 8000380:	40f9      	lsrs	r1, r7
 8000382:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000386:	fa00 f306 	lsl.w	r3, r0, r6
 800038a:	fbb1 f8f9 	udiv	r8, r1, r9
 800038e:	0c20      	lsrs	r0, r4, #16
 8000390:	fa1f fe8c 	uxth.w	lr, ip
 8000394:	fb09 1118 	mls	r1, r9, r8, r1
 8000398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800039c:	fb08 f00e 	mul.w	r0, r8, lr
 80003a0:	4288      	cmp	r0, r1
 80003a2:	fa02 f206 	lsl.w	r2, r2, r6
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b8>
 80003a8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2bc>
 80003b4:	4288      	cmp	r0, r1
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2bc>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4461      	add	r1, ip
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c8:	fb09 1110 	mls	r1, r9, r0, r1
 80003cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003d4:	458e      	cmp	lr, r1
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1e2>
 80003d8:	eb1c 0101 	adds.w	r1, ip, r1
 80003dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2b4>
 80003e2:	458e      	cmp	lr, r1
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2b4>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4461      	add	r1, ip
 80003ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003ee:	fba0 9402 	umull	r9, r4, r0, r2
 80003f2:	eba1 010e 	sub.w	r1, r1, lr
 80003f6:	42a1      	cmp	r1, r4
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46a6      	mov	lr, r4
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x2a4>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x2a0>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x212>
 8000402:	ebb3 0208 	subs.w	r2, r3, r8
 8000406:	eb61 010e 	sbc.w	r1, r1, lr
 800040a:	fa01 f707 	lsl.w	r7, r1, r7
 800040e:	fa22 f306 	lsr.w	r3, r2, r6
 8000412:	40f1      	lsrs	r1, r6
 8000414:	431f      	orrs	r7, r3
 8000416:	e9c5 7100 	strd	r7, r1, [r5]
 800041a:	2600      	movs	r6, #0
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	f1c2 0320 	rsb	r3, r2, #32
 8000426:	40d8      	lsrs	r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa21 f303 	lsr.w	r3, r1, r3
 8000430:	4091      	lsls	r1, r2
 8000432:	4301      	orrs	r1, r0
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000440:	fb07 3610 	mls	r6, r7, r0, r3
 8000444:	0c0b      	lsrs	r3, r1, #16
 8000446:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800044a:	fb00 f60e 	mul.w	r6, r0, lr
 800044e:	429e      	cmp	r6, r3
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x260>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b8>
 8000460:	429e      	cmp	r6, r3
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b8>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1b9b      	subs	r3, r3, r6
 800046a:	b289      	uxth	r1, r1
 800046c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000470:	fb07 3316 	mls	r3, r7, r6, r3
 8000474:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000478:	fb06 f30e 	mul.w	r3, r6, lr
 800047c:	428b      	cmp	r3, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x28a>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f106 38ff 	add.w	r8, r6, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 800048a:	428b      	cmp	r3, r1
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800048e:	3e02      	subs	r6, #2
 8000490:	4461      	add	r1, ip
 8000492:	1ac9      	subs	r1, r1, r3
 8000494:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0x104>
 800049a:	462e      	mov	r6, r5
 800049c:	4628      	mov	r0, r5
 800049e:	e705      	b.n	80002ac <__udivmoddi4+0xa4>
 80004a0:	4606      	mov	r6, r0
 80004a2:	e6e3      	b.n	800026c <__udivmoddi4+0x64>
 80004a4:	4618      	mov	r0, r3
 80004a6:	e6f8      	b.n	800029a <__udivmoddi4+0x92>
 80004a8:	454b      	cmp	r3, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f8>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004b4:	3801      	subs	r0, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f8>
 80004b8:	4646      	mov	r6, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x28a>
 80004bc:	4620      	mov	r0, r4
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1e2>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x260>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b8>
 80004c8:	3b02      	subs	r3, #2
 80004ca:	4461      	add	r1, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x12c>
 80004ce:	4630      	mov	r0, r6
 80004d0:	e709      	b.n	80002e6 <__udivmoddi4+0xde>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x156>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <ILI9341_Init>:
static unsigned int Y_SIZE = 320;

unsigned char hh;
//static SPI_HandleTypeDef lcd_spi;

void ILI9341_Init() {
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
	//ILI9341_SPI_Init();

	/* Reset The Screen */
	ILI9341_Reset();
 80004e0:	f000 f914 	bl	800070c <ILI9341_Reset>
	ILI9341_Send_Command(0x01);
 80004e4:	2001      	movs	r0, #1
 80004e6:	f000 fb97 	bl	8000c18 <ILI9341_Send_Command>

	/* Power Control A */
	ILI9341_Send_Command(0xCB);
 80004ea:	20cb      	movs	r0, #203	; 0xcb
 80004ec:	f000 fb94 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x39);
 80004f0:	2039      	movs	r0, #57	; 0x39
 80004f2:	f000 fba0 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x2C);
 80004f6:	202c      	movs	r0, #44	; 0x2c
 80004f8:	f000 fb9d 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 80004fc:	2000      	movs	r0, #0
 80004fe:	f000 fb9a 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x34);
 8000502:	2034      	movs	r0, #52	; 0x34
 8000504:	f000 fb97 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x02);
 8000508:	2002      	movs	r0, #2
 800050a:	f000 fb94 	bl	8000c36 <ILI9341_Send_Data>

	/* Power Control B */
	ILI9341_Send_Command(0xCF);
 800050e:	20cf      	movs	r0, #207	; 0xcf
 8000510:	f000 fb82 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8000514:	2000      	movs	r0, #0
 8000516:	f000 fb8e 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0xC1);
 800051a:	20c1      	movs	r0, #193	; 0xc1
 800051c:	f000 fb8b 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x30);
 8000520:	2030      	movs	r0, #48	; 0x30
 8000522:	f000 fb88 	bl	8000c36 <ILI9341_Send_Data>

	/* Driver timing control A */
	ILI9341_Send_Command(0xE8);
 8000526:	20e8      	movs	r0, #232	; 0xe8
 8000528:	f000 fb76 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x85);
 800052c:	2085      	movs	r0, #133	; 0x85
 800052e:	f000 fb82 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 8000532:	2000      	movs	r0, #0
 8000534:	f000 fb7f 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x78);
 8000538:	2078      	movs	r0, #120	; 0x78
 800053a:	f000 fb7c 	bl	8000c36 <ILI9341_Send_Data>

	/* Driver timing control B */
	ILI9341_Send_Command(0xEA);
 800053e:	20ea      	movs	r0, #234	; 0xea
 8000540:	f000 fb6a 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8000544:	2000      	movs	r0, #0
 8000546:	f000 fb76 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 800054a:	2000      	movs	r0, #0
 800054c:	f000 fb73 	bl	8000c36 <ILI9341_Send_Data>

	/* Power on Sequence control */
	ILI9341_Send_Command(0xED);
 8000550:	20ed      	movs	r0, #237	; 0xed
 8000552:	f000 fb61 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x64);
 8000556:	2064      	movs	r0, #100	; 0x64
 8000558:	f000 fb6d 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 800055c:	2003      	movs	r0, #3
 800055e:	f000 fb6a 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x12);
 8000562:	2012      	movs	r0, #18
 8000564:	f000 fb67 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x81);
 8000568:	2081      	movs	r0, #129	; 0x81
 800056a:	f000 fb64 	bl	8000c36 <ILI9341_Send_Data>

	/* Pump ratio control */
	ILI9341_Send_Command(0xF7);
 800056e:	20f7      	movs	r0, #247	; 0xf7
 8000570:	f000 fb52 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x20);
 8000574:	2020      	movs	r0, #32
 8000576:	f000 fb5e 	bl	8000c36 <ILI9341_Send_Data>

	/* Power Control 1 */
	ILI9341_Send_Command(0xC0);
 800057a:	20c0      	movs	r0, #192	; 0xc0
 800057c:	f000 fb4c 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x10);
 8000580:	2010      	movs	r0, #16
 8000582:	f000 fb58 	bl	8000c36 <ILI9341_Send_Data>

	/* Power Control 2 */
	ILI9341_Send_Command(0xC1);
 8000586:	20c1      	movs	r0, #193	; 0xc1
 8000588:	f000 fb46 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x10);
 800058c:	2010      	movs	r0, #16
 800058e:	f000 fb52 	bl	8000c36 <ILI9341_Send_Data>

	/* VCOM Control 1 */
	ILI9341_Send_Command(0xC5);
 8000592:	20c5      	movs	r0, #197	; 0xc5
 8000594:	f000 fb40 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x3E);
 8000598:	203e      	movs	r0, #62	; 0x3e
 800059a:	f000 fb4c 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x28);
 800059e:	2028      	movs	r0, #40	; 0x28
 80005a0:	f000 fb49 	bl	8000c36 <ILI9341_Send_Data>

	/* VCOM Control 2 */
	ILI9341_Send_Command(0xC7);
 80005a4:	20c7      	movs	r0, #199	; 0xc7
 80005a6:	f000 fb37 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x86);
 80005aa:	2086      	movs	r0, #134	; 0x86
 80005ac:	f000 fb43 	bl	8000c36 <ILI9341_Send_Data>

	/* VCOM Control 2 */
	ILI9341_Send_Command(0x36);
 80005b0:	2036      	movs	r0, #54	; 0x36
 80005b2:	f000 fb31 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x48);
 80005b6:	2048      	movs	r0, #72	; 0x48
 80005b8:	f000 fb3d 	bl	8000c36 <ILI9341_Send_Data>

	/* Pixel Format Set */
	ILI9341_Send_Command(0x3A);
 80005bc:	203a      	movs	r0, #58	; 0x3a
 80005be:	f000 fb2b 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x55);    //16bit
 80005c2:	2055      	movs	r0, #85	; 0x55
 80005c4:	f000 fb37 	bl	8000c36 <ILI9341_Send_Data>

	ILI9341_Send_Command(0xB1);
 80005c8:	20b1      	movs	r0, #177	; 0xb1
 80005ca:	f000 fb25 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 80005ce:	2000      	movs	r0, #0
 80005d0:	f000 fb31 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x18);
 80005d4:	2018      	movs	r0, #24
 80005d6:	f000 fb2e 	bl	8000c36 <ILI9341_Send_Data>

	/* Display Function Control */
	ILI9341_Send_Command(0xB6);
 80005da:	20b6      	movs	r0, #182	; 0xb6
 80005dc:	f000 fb1c 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x08);
 80005e0:	2008      	movs	r0, #8
 80005e2:	f000 fb28 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x82);
 80005e6:	2082      	movs	r0, #130	; 0x82
 80005e8:	f000 fb25 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x27);
 80005ec:	2027      	movs	r0, #39	; 0x27
 80005ee:	f000 fb22 	bl	8000c36 <ILI9341_Send_Data>

	/* 3GAMMA FUNCTION DISABLE */
	ILI9341_Send_Command(0xF2);
 80005f2:	20f2      	movs	r0, #242	; 0xf2
 80005f4:	f000 fb10 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 80005f8:	2000      	movs	r0, #0
 80005fa:	f000 fb1c 	bl	8000c36 <ILI9341_Send_Data>

	/* GAMMA CURVE SELECTED */
	ILI9341_Send_Command(0x26); //Gamma set
 80005fe:	2026      	movs	r0, #38	; 0x26
 8000600:	f000 fb0a 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x01); 	//Gamma Curve (G2.2)
 8000604:	2001      	movs	r0, #1
 8000606:	f000 fb16 	bl	8000c36 <ILI9341_Send_Data>

	//Positive Gamma  Correction
	ILI9341_Send_Command(0xE0);
 800060a:	20e0      	movs	r0, #224	; 0xe0
 800060c:	f000 fb04 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x0F);
 8000610:	200f      	movs	r0, #15
 8000612:	f000 fb10 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 8000616:	2031      	movs	r0, #49	; 0x31
 8000618:	f000 fb0d 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x2B);
 800061c:	202b      	movs	r0, #43	; 0x2b
 800061e:	f000 fb0a 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0C);
 8000622:	200c      	movs	r0, #12
 8000624:	f000 fb07 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 8000628:	200e      	movs	r0, #14
 800062a:	f000 fb04 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x08);
 800062e:	2008      	movs	r0, #8
 8000630:	f000 fb01 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x4E);
 8000634:	204e      	movs	r0, #78	; 0x4e
 8000636:	f000 fafe 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0xF1);
 800063a:	20f1      	movs	r0, #241	; 0xf1
 800063c:	f000 fafb 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x37);
 8000640:	2037      	movs	r0, #55	; 0x37
 8000642:	f000 faf8 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x07);
 8000646:	2007      	movs	r0, #7
 8000648:	f000 faf5 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x10);
 800064c:	2010      	movs	r0, #16
 800064e:	f000 faf2 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 8000652:	2003      	movs	r0, #3
 8000654:	f000 faef 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 8000658:	200e      	movs	r0, #14
 800065a:	f000 faec 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x09);
 800065e:	2009      	movs	r0, #9
 8000660:	f000 fae9 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 8000664:	2000      	movs	r0, #0
 8000666:	f000 fae6 	bl	8000c36 <ILI9341_Send_Data>

	//Negative Gamma  Correction
	ILI9341_Send_Command(0xE1);
 800066a:	20e1      	movs	r0, #225	; 0xe1
 800066c:	f000 fad4 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8000670:	2000      	movs	r0, #0
 8000672:	f000 fae0 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 8000676:	200e      	movs	r0, #14
 8000678:	f000 fadd 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x14);
 800067c:	2014      	movs	r0, #20
 800067e:	f000 fada 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 8000682:	2003      	movs	r0, #3
 8000684:	f000 fad7 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x11);
 8000688:	2011      	movs	r0, #17
 800068a:	f000 fad4 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x07);
 800068e:	2007      	movs	r0, #7
 8000690:	f000 fad1 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 8000694:	2031      	movs	r0, #49	; 0x31
 8000696:	f000 face 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0xC1);
 800069a:	20c1      	movs	r0, #193	; 0xc1
 800069c:	f000 facb 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x48);
 80006a0:	2048      	movs	r0, #72	; 0x48
 80006a2:	f000 fac8 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x08);
 80006a6:	2008      	movs	r0, #8
 80006a8:	f000 fac5 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0F);
 80006ac:	200f      	movs	r0, #15
 80006ae:	f000 fac2 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0C);
 80006b2:	200c      	movs	r0, #12
 80006b4:	f000 fabf 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 80006b8:	2031      	movs	r0, #49	; 0x31
 80006ba:	f000 fabc 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x36);
 80006be:	2036      	movs	r0, #54	; 0x36
 80006c0:	f000 fab9 	bl	8000c36 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0F);
 80006c4:	200f      	movs	r0, #15
 80006c6:	f000 fab6 	bl	8000c36 <ILI9341_Send_Data>

	//EXIT SLEEP
	ILI9341_Send_Command(0x11);
 80006ca:	2011      	movs	r0, #17
 80006cc:	f000 faa4 	bl	8000c18 <ILI9341_Send_Command>

	//TURN ON DISPLAY
	ILI9341_Send_Command(0x29);
 80006d0:	2029      	movs	r0, #41	; 0x29
 80006d2:	f000 faa1 	bl	8000c18 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x2C);
 80006d6:	202c      	movs	r0, #44	; 0x2c
 80006d8:	f000 faad 	bl	8000c36 <ILI9341_Send_Data>

	//SET ROTATION
	ILI9341_Set_Rotation(LCD_ROTATION);  // Ustawienie rotacji
 80006dc:	2001      	movs	r0, #1
 80006de:	f000 f83d 	bl	800075c <ILI9341_Set_Rotation>
}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
	...

080006e8 <ILI9341_SPI_Send>:
	}
}
*/

void ILI9341_SPI_Send(unsigned char data)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi2, &data, 1, 1);
 80006f2:	1df9      	adds	r1, r7, #7
 80006f4:	2301      	movs	r3, #1
 80006f6:	2201      	movs	r2, #1
 80006f8:	4803      	ldr	r0, [pc, #12]	; (8000708 <ILI9341_SPI_Send+0x20>)
 80006fa:	f009 f964 	bl	80099c6 <HAL_SPI_Transmit>
//	HAL_SPI_Transmit_IT(&hspi2, &data, 1);
//	HAL_SPI_Transmit_DMA(&hspi2, &data, 1);
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	20003108 	.word	0x20003108

0800070c <ILI9341_Reset>:
	HAL_SPI_Transmit(&hspi2, &data, size, 10);
//	HAL_SPI_Transmit_IT(&hspi2, &data, size);
//	HAL_SPI_Transmit_DMA(&hspi2, &data, size);
}

void ILI9341_Reset() {
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
	RESET_ON;
 8000710:	2200      	movs	r2, #0
 8000712:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000716:	4810      	ldr	r0, [pc, #64]	; (8000758 <ILI9341_Reset+0x4c>)
 8000718:	f005 ff80 	bl	800661c <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800071c:	2032      	movs	r0, #50	; 0x32
 800071e:	f005 f979 	bl	8005a14 <HAL_Delay>
	RESET_OFF;
 8000722:	2201      	movs	r2, #1
 8000724:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000728:	480b      	ldr	r0, [pc, #44]	; (8000758 <ILI9341_Reset+0x4c>)
 800072a:	f005 ff77 	bl	800661c <HAL_GPIO_WritePin>
	CS_ON;
 800072e:	2200      	movs	r2, #0
 8000730:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000734:	4808      	ldr	r0, [pc, #32]	; (8000758 <ILI9341_Reset+0x4c>)
 8000736:	f005 ff71 	bl	800661c <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800073a:	2032      	movs	r0, #50	; 0x32
 800073c:	f005 f96a 	bl	8005a14 <HAL_Delay>
	ILI9341_Send_Command(0x01);
 8000740:	2001      	movs	r0, #1
 8000742:	f000 fa69 	bl	8000c18 <ILI9341_Send_Command>
	CS_OFF;
 8000746:	2201      	movs	r2, #1
 8000748:	f44f 7180 	mov.w	r1, #256	; 0x100
 800074c:	4802      	ldr	r0, [pc, #8]	; (8000758 <ILI9341_Reset+0x4c>)
 800074e:	f005 ff65 	bl	800661c <HAL_GPIO_WritePin>
}
 8000752:	bf00      	nop
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40020c00 	.word	0x40020c00

0800075c <ILI9341_Set_Rotation>:

void ILI9341_Set_Rotation(unsigned char rotation) {
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	71fb      	strb	r3, [r7, #7]
	ILI9341_Send_Command(0x36);
 8000766:	2036      	movs	r0, #54	; 0x36
 8000768:	f000 fa56 	bl	8000c18 <ILI9341_Send_Command>
	switch (rotation) {
 800076c:	79fb      	ldrb	r3, [r7, #7]
 800076e:	2b03      	cmp	r3, #3
 8000770:	d836      	bhi.n	80007e0 <ILI9341_Set_Rotation+0x84>
 8000772:	a201      	add	r2, pc, #4	; (adr r2, 8000778 <ILI9341_Set_Rotation+0x1c>)
 8000774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000778:	08000789 	.word	0x08000789
 800077c:	0800079f 	.word	0x0800079f
 8000780:	080007b5 	.word	0x080007b5
 8000784:	080007cb 	.word	0x080007cb
	case 0:
		ILI9341_Send_Data(0x48);
 8000788:	2048      	movs	r0, #72	; 0x48
 800078a:	f000 fa54 	bl	8000c36 <ILI9341_Send_Data>
		X_SIZE = 240;
 800078e:	4b16      	ldr	r3, [pc, #88]	; (80007e8 <ILI9341_Set_Rotation+0x8c>)
 8000790:	22f0      	movs	r2, #240	; 0xf0
 8000792:	601a      	str	r2, [r3, #0]
		Y_SIZE = 320;
 8000794:	4b15      	ldr	r3, [pc, #84]	; (80007ec <ILI9341_Set_Rotation+0x90>)
 8000796:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800079a:	601a      	str	r2, [r3, #0]
		break;
 800079c:	e020      	b.n	80007e0 <ILI9341_Set_Rotation+0x84>
	case 1:
		ILI9341_Send_Data(0x28);
 800079e:	2028      	movs	r0, #40	; 0x28
 80007a0:	f000 fa49 	bl	8000c36 <ILI9341_Send_Data>
		X_SIZE = 320;
 80007a4:	4b10      	ldr	r3, [pc, #64]	; (80007e8 <ILI9341_Set_Rotation+0x8c>)
 80007a6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80007aa:	601a      	str	r2, [r3, #0]
		Y_SIZE = 240;
 80007ac:	4b0f      	ldr	r3, [pc, #60]	; (80007ec <ILI9341_Set_Rotation+0x90>)
 80007ae:	22f0      	movs	r2, #240	; 0xf0
 80007b0:	601a      	str	r2, [r3, #0]
		break;
 80007b2:	e015      	b.n	80007e0 <ILI9341_Set_Rotation+0x84>
	case 2:
		ILI9341_Send_Data(0x88);
 80007b4:	2088      	movs	r0, #136	; 0x88
 80007b6:	f000 fa3e 	bl	8000c36 <ILI9341_Send_Data>
		X_SIZE = 240;
 80007ba:	4b0b      	ldr	r3, [pc, #44]	; (80007e8 <ILI9341_Set_Rotation+0x8c>)
 80007bc:	22f0      	movs	r2, #240	; 0xf0
 80007be:	601a      	str	r2, [r3, #0]
		Y_SIZE = 320;
 80007c0:	4b0a      	ldr	r3, [pc, #40]	; (80007ec <ILI9341_Set_Rotation+0x90>)
 80007c2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80007c6:	601a      	str	r2, [r3, #0]
		break;
 80007c8:	e00a      	b.n	80007e0 <ILI9341_Set_Rotation+0x84>
	case 3:
		ILI9341_Send_Data(0xE8);
 80007ca:	20e8      	movs	r0, #232	; 0xe8
 80007cc:	f000 fa33 	bl	8000c36 <ILI9341_Send_Data>
		X_SIZE = 320;
 80007d0:	4b05      	ldr	r3, [pc, #20]	; (80007e8 <ILI9341_Set_Rotation+0x8c>)
 80007d2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80007d6:	601a      	str	r2, [r3, #0]
		Y_SIZE = 240;
 80007d8:	4b04      	ldr	r3, [pc, #16]	; (80007ec <ILI9341_Set_Rotation+0x90>)
 80007da:	22f0      	movs	r2, #240	; 0xf0
 80007dc:	601a      	str	r2, [r3, #0]
		break;
 80007de:	bf00      	nop
	}
}
 80007e0:	bf00      	nop
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20000000 	.word	0x20000000
 80007ec:	20000004 	.word	0x20000004

080007f0 <ILI9341_SPI_Send_32>:

void ILI9341_SPI_Send_32(unsigned char command, unsigned long data) {
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	6039      	str	r1, [r7, #0]
 80007fa:	71fb      	strb	r3, [r7, #7]
	CS_ON;
 80007fc:	2200      	movs	r2, #0
 80007fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000802:	4817      	ldr	r0, [pc, #92]	; (8000860 <ILI9341_SPI_Send_32+0x70>)
 8000804:	f005 ff0a 	bl	800661c <HAL_GPIO_WritePin>
	DC_COMMAND;
 8000808:	2200      	movs	r2, #0
 800080a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800080e:	4814      	ldr	r0, [pc, #80]	; (8000860 <ILI9341_SPI_Send_32+0x70>)
 8000810:	f005 ff04 	bl	800661c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(command);
 8000814:	79fb      	ldrb	r3, [r7, #7]
 8000816:	4618      	mov	r0, r3
 8000818:	f7ff ff66 	bl	80006e8 <ILI9341_SPI_Send>

	DC_DATA;
 800081c:	2201      	movs	r2, #1
 800081e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000822:	480f      	ldr	r0, [pc, #60]	; (8000860 <ILI9341_SPI_Send_32+0x70>)
 8000824:	f005 fefa 	bl	800661c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(data >> 24);
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	0e1b      	lsrs	r3, r3, #24
 800082c:	b2db      	uxtb	r3, r3
 800082e:	4618      	mov	r0, r3
 8000830:	f7ff ff5a 	bl	80006e8 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data >> 16);
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	0c1b      	lsrs	r3, r3, #16
 8000838:	b2db      	uxtb	r3, r3
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff ff54 	bl	80006e8 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data >> 8);
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	0a1b      	lsrs	r3, r3, #8
 8000844:	b2db      	uxtb	r3, r3
 8000846:	4618      	mov	r0, r3
 8000848:	f7ff ff4e 	bl	80006e8 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data);
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	b2db      	uxtb	r3, r3
 8000850:	4618      	mov	r0, r3
 8000852:	f7ff ff49 	bl	80006e8 <ILI9341_SPI_Send>

}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40020c00 	.word	0x40020c00

08000864 <ILI9341_Set_Address>:

void ILI9341_Set_Address(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
 8000864:	b580      	push	{r7, lr}
 8000866:	b086      	sub	sp, #24
 8000868:	af00      	add	r7, sp, #0
 800086a:	60f8      	str	r0, [r7, #12]
 800086c:	60b9      	str	r1, [r7, #8]
 800086e:	607a      	str	r2, [r7, #4]
 8000870:	603b      	str	r3, [r7, #0]
	unsigned long t;
	t = x1;
 8000872:	68fb      	ldr	r3, [r7, #12]
 8000874:	617b      	str	r3, [r7, #20]
	t <<= 16;
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	041b      	lsls	r3, r3, #16
 800087a:	617b      	str	r3, [r7, #20]
	t |= x2;
 800087c:	697a      	ldr	r2, [r7, #20]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	4313      	orrs	r3, r2
 8000882:	617b      	str	r3, [r7, #20]
	ILI9341_SPI_Send_32(0x2A, t); //Column Addres Set
 8000884:	6979      	ldr	r1, [r7, #20]
 8000886:	202a      	movs	r0, #42	; 0x2a
 8000888:	f7ff ffb2 	bl	80007f0 <ILI9341_SPI_Send_32>
	t = y1;
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	617b      	str	r3, [r7, #20]
	t <<= 16;
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	041b      	lsls	r3, r3, #16
 8000894:	617b      	str	r3, [r7, #20]
	t |= y2;
 8000896:	697a      	ldr	r2, [r7, #20]
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	4313      	orrs	r3, r2
 800089c:	617b      	str	r3, [r7, #20]
	ILI9341_SPI_Send_32(0x2B, t); //Page Addres Set
 800089e:	6979      	ldr	r1, [r7, #20]
 80008a0:	202b      	movs	r0, #43	; 0x2b
 80008a2:	f7ff ffa5 	bl	80007f0 <ILI9341_SPI_Send_32>
}
 80008a6:	bf00      	nop
 80008a8:	3718      	adds	r7, #24
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
	...

080008b0 <ILI9341_Fill_Screen>:

void ILI9341_Fill_Screen(unsigned int color)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
	ILI9341_Set_Address(0, 0, X_SIZE-1, Y_SIZE-1);
 80008b8:	4b0d      	ldr	r3, [pc, #52]	; (80008f0 <ILI9341_Fill_Screen+0x40>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	1e5a      	subs	r2, r3, #1
 80008be:	4b0d      	ldr	r3, [pc, #52]	; (80008f4 <ILI9341_Fill_Screen+0x44>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	3b01      	subs	r3, #1
 80008c4:	2100      	movs	r1, #0
 80008c6:	2000      	movs	r0, #0
 80008c8:	f7ff ffcc 	bl	8000864 <ILI9341_Set_Address>
	ILI9341_Send_Burst(color, (long)X_SIZE * (long)Y_SIZE);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	b29b      	uxth	r3, r3
 80008d0:	4a07      	ldr	r2, [pc, #28]	; (80008f0 <ILI9341_Fill_Screen+0x40>)
 80008d2:	6812      	ldr	r2, [r2, #0]
 80008d4:	4611      	mov	r1, r2
 80008d6:	4a07      	ldr	r2, [pc, #28]	; (80008f4 <ILI9341_Fill_Screen+0x44>)
 80008d8:	6812      	ldr	r2, [r2, #0]
 80008da:	fb01 f202 	mul.w	r2, r1, r2
 80008de:	4611      	mov	r1, r2
 80008e0:	4618      	mov	r0, r3
 80008e2:	f000 f9b7 	bl	8000c54 <ILI9341_Send_Burst>
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	20000000 	.word	0x20000000
 80008f4:	20000004 	.word	0x20000004

080008f8 <ILI9341_Draw_Pixel>:

void ILI9341_Draw_Pixel(int x, int y, unsigned int color)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	60f8      	str	r0, [r7, #12]
 8000900:	60b9      	str	r1, [r7, #8]
 8000902:	607a      	str	r2, [r7, #4]
	if((x < 0) || (y < 0) || (x >= X_SIZE) || (y >= Y_SIZE))
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	2b00      	cmp	r3, #0
 8000908:	db31      	blt.n	800096e <ILI9341_Draw_Pixel+0x76>
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	2b00      	cmp	r3, #0
 800090e:	db2e      	blt.n	800096e <ILI9341_Draw_Pixel+0x76>
 8000910:	68fa      	ldr	r2, [r7, #12]
 8000912:	4b19      	ldr	r3, [pc, #100]	; (8000978 <ILI9341_Draw_Pixel+0x80>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	429a      	cmp	r2, r3
 8000918:	d229      	bcs.n	800096e <ILI9341_Draw_Pixel+0x76>
 800091a:	68ba      	ldr	r2, [r7, #8]
 800091c:	4b17      	ldr	r3, [pc, #92]	; (800097c <ILI9341_Draw_Pixel+0x84>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	429a      	cmp	r2, r3
 8000922:	d224      	bcs.n	800096e <ILI9341_Draw_Pixel+0x76>
	{
		return;
	}
	ILI9341_Set_Address(x, y, X_SIZE-1, Y_SIZE-1);
 8000924:	68f8      	ldr	r0, [r7, #12]
 8000926:	68b9      	ldr	r1, [r7, #8]
 8000928:	4b13      	ldr	r3, [pc, #76]	; (8000978 <ILI9341_Draw_Pixel+0x80>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	1e5a      	subs	r2, r3, #1
 800092e:	4b13      	ldr	r3, [pc, #76]	; (800097c <ILI9341_Draw_Pixel+0x84>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	3b01      	subs	r3, #1
 8000934:	f7ff ff96 	bl	8000864 <ILI9341_Set_Address>
	DC_COMMAND;
 8000938:	2200      	movs	r2, #0
 800093a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800093e:	4810      	ldr	r0, [pc, #64]	; (8000980 <ILI9341_Draw_Pixel+0x88>)
 8000940:	f005 fe6c 	bl	800661c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2C);
 8000944:	202c      	movs	r0, #44	; 0x2c
 8000946:	f7ff fecf 	bl	80006e8 <ILI9341_SPI_Send>
	DC_DATA;
 800094a:	2201      	movs	r2, #1
 800094c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000950:	480b      	ldr	r0, [pc, #44]	; (8000980 <ILI9341_Draw_Pixel+0x88>)
 8000952:	f005 fe63 	bl	800661c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(color>>8);
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	0a1b      	lsrs	r3, r3, #8
 800095a:	b2db      	uxtb	r3, r3
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff fec3 	bl	80006e8 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(color);
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	b2db      	uxtb	r3, r3
 8000966:	4618      	mov	r0, r3
 8000968:	f7ff febe 	bl	80006e8 <ILI9341_SPI_Send>
 800096c:	e000      	b.n	8000970 <ILI9341_Draw_Pixel+0x78>
		return;
 800096e:	bf00      	nop
}
 8000970:	3710      	adds	r7, #16
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	20000000 	.word	0x20000000
 800097c:	20000004 	.word	0x20000004
 8000980:	40020c00 	.word	0x40020c00

08000984 <ILI9341_Draw_Filled_Rectangle>:

void ILI9341_Draw_Filled_Rectangle(unsigned int color,unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b084      	sub	sp, #16
 8000988:	af00      	add	r7, sp, #0
 800098a:	60f8      	str	r0, [r7, #12]
 800098c:	60b9      	str	r1, [r7, #8]
 800098e:	607a      	str	r2, [r7, #4]
 8000990:	603b      	str	r3, [r7, #0]
	ILI9341_Set_Address(x1, y1, x2, y2);
 8000992:	69bb      	ldr	r3, [r7, #24]
 8000994:	683a      	ldr	r2, [r7, #0]
 8000996:	6879      	ldr	r1, [r7, #4]
 8000998:	68b8      	ldr	r0, [r7, #8]
 800099a:	f7ff ff63 	bl	8000864 <ILI9341_Set_Address>
	ILI9341_Send_Burst(color, (long)(x2-x1+1) * (long)(y2-y1+1));
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	b298      	uxth	r0, r3
 80009a2:	683a      	ldr	r2, [r7, #0]
 80009a4:	68bb      	ldr	r3, [r7, #8]
 80009a6:	1ad3      	subs	r3, r2, r3
 80009a8:	3301      	adds	r3, #1
 80009aa:	4619      	mov	r1, r3
 80009ac:	69ba      	ldr	r2, [r7, #24]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	1ad3      	subs	r3, r2, r3
 80009b2:	3301      	adds	r3, #1
 80009b4:	fb01 f303 	mul.w	r3, r1, r3
 80009b8:	4619      	mov	r1, r3
 80009ba:	f000 f94b 	bl	8000c54 <ILI9341_Send_Burst>
}
 80009be:	bf00      	nop
 80009c0:	3710      	adds	r7, #16
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <ILI9341_Draw_Line>:
	ILI9341_Draw_Line(color, x1, y1, x1, y2);
	ILI9341_Draw_Line(color, x1, y2, x2, y2);
}

void ILI9341_Draw_Line(unsigned int color, unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2)
{
 80009c6:	b580      	push	{r7, lr}
 80009c8:	b08c      	sub	sp, #48	; 0x30
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	60f8      	str	r0, [r7, #12]
 80009ce:	60b9      	str	r1, [r7, #8]
 80009d0:	607a      	str	r2, [r7, #4]
 80009d2:	603b      	str	r3, [r7, #0]
	int steep = abs(y2-y1) > abs(x2-x1);
 80009d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	1ad3      	subs	r3, r2, r3
 80009da:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80009de:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80009e2:	6839      	ldr	r1, [r7, #0]
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	1acb      	subs	r3, r1, r3
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	bfb8      	it	lt
 80009ec:	425b      	neglt	r3, r3
 80009ee:	429a      	cmp	r2, r3
 80009f0:	bfcc      	ite	gt
 80009f2:	2301      	movgt	r3, #1
 80009f4:	2300      	movle	r3, #0
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	627b      	str	r3, [r7, #36]	; 0x24

	if (steep)
 80009fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d00d      	beq.n	8000a1c <ILI9341_Draw_Line+0x56>
	{
		swap(x1,y1);
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	847b      	strh	r3, [r7, #34]	; 0x22
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	60bb      	str	r3, [r7, #8]
 8000a08:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8000a0c:	607b      	str	r3, [r7, #4]
		swap(x2,y2);
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	843b      	strh	r3, [r7, #32]
 8000a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a14:	603b      	str	r3, [r7, #0]
 8000a16:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8000a1a:	63bb      	str	r3, [r7, #56]	; 0x38
	}

	if(x1>x2)
 8000a1c:	68ba      	ldr	r2, [r7, #8]
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	d90d      	bls.n	8000a40 <ILI9341_Draw_Line+0x7a>
	{
		swap(x1,x2);
 8000a24:	68bb      	ldr	r3, [r7, #8]
 8000a26:	83fb      	strh	r3, [r7, #30]
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	60bb      	str	r3, [r7, #8]
 8000a2c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000a30:	603b      	str	r3, [r7, #0]
		swap(y1,y2);
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	83bb      	strh	r3, [r7, #28]
 8000a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a38:	607b      	str	r3, [r7, #4]
 8000a3a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000a3e:	63bb      	str	r3, [r7, #56]	; 0x38
	}

	int dx,dy;
	dx = (x2 - x1);
 8000a40:	683a      	ldr	r2, [r7, #0]
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	1ad3      	subs	r3, r2, r3
 8000a46:	61bb      	str	r3, [r7, #24]
	dy = abs(y2 - y1);
 8000a48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	1ad3      	subs	r3, r2, r3
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	bfb8      	it	lt
 8000a52:	425b      	neglt	r3, r3
 8000a54:	617b      	str	r3, [r7, #20]
	int err = dx / 2;
 8000a56:	69bb      	ldr	r3, [r7, #24]
 8000a58:	0fda      	lsrs	r2, r3, #31
 8000a5a:	4413      	add	r3, r2
 8000a5c:	105b      	asrs	r3, r3, #1
 8000a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
	int ystep;
	if(y1 < y2)
 8000a60:	687a      	ldr	r2, [r7, #4]
 8000a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a64:	429a      	cmp	r2, r3
 8000a66:	d202      	bcs.n	8000a6e <ILI9341_Draw_Line+0xa8>
	{
		ystep = 1;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a6c:	e023      	b.n	8000ab6 <ILI9341_Draw_Line+0xf0>
	}
	else
	{
		ystep = -1;
 8000a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a72:	62bb      	str	r3, [r7, #40]	; 0x28
	}
	for (; x1 <= x2; x1++)
 8000a74:	e01f      	b.n	8000ab6 <ILI9341_Draw_Line+0xf0>
	{
		if (steep)
 8000a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d006      	beq.n	8000a8a <ILI9341_Draw_Line+0xc4>
		{
			ILI9341_Draw_Pixel(y1, x1, color);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	68b9      	ldr	r1, [r7, #8]
 8000a80:	68fa      	ldr	r2, [r7, #12]
 8000a82:	4618      	mov	r0, r3
 8000a84:	f7ff ff38 	bl	80008f8 <ILI9341_Draw_Pixel>
 8000a88:	e005      	b.n	8000a96 <ILI9341_Draw_Line+0xd0>
		}
		else
		{
			ILI9341_Draw_Pixel(x1, y1, color);
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	6879      	ldr	r1, [r7, #4]
 8000a8e:	68fa      	ldr	r2, [r7, #12]
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff ff31 	bl	80008f8 <ILI9341_Draw_Pixel>
		}
		err -= dy;
 8000a96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	1ad3      	subs	r3, r2, r3
 8000a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (err < 0)
 8000a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	da05      	bge.n	8000ab0 <ILI9341_Draw_Line+0xea>
		{
			y1 += ystep;
 8000aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000aa6:	687a      	ldr	r2, [r7, #4]
 8000aa8:	4413      	add	r3, r2
 8000aaa:	607b      	str	r3, [r7, #4]
			err = dx;
 8000aac:	69bb      	ldr	r3, [r7, #24]
 8000aae:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (; x1 <= x2; x1++)
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	60bb      	str	r3, [r7, #8]
 8000ab6:	68ba      	ldr	r2, [r7, #8]
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	429a      	cmp	r2, r3
 8000abc:	d9db      	bls.n	8000a76 <ILI9341_Draw_Line+0xb0>
		}
	}
}
 8000abe:	bf00      	nop
 8000ac0:	bf00      	nop
 8000ac2:	3730      	adds	r7, #48	; 0x30
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <ILI9341_Draw_String>:
		}
	}
}

void ILI9341_Draw_String(unsigned int x, unsigned int y, unsigned int color, unsigned int phone, char *str, unsigned char size)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b086      	sub	sp, #24
 8000acc:	af02      	add	r7, sp, #8
 8000ace:	60f8      	str	r0, [r7, #12]
 8000ad0:	60b9      	str	r1, [r7, #8]
 8000ad2:	607a      	str	r2, [r7, #4]
 8000ad4:	603b      	str	r3, [r7, #0]
	switch (size)
 8000ad6:	7f3b      	ldrb	r3, [r7, #28]
 8000ad8:	2b03      	cmp	r3, #3
 8000ada:	d061      	beq.n	8000ba0 <ILI9341_Draw_String+0xd8>
 8000adc:	2b03      	cmp	r3, #3
 8000ade:	f300 8092 	bgt.w	8000c06 <ILI9341_Draw_String+0x13e>
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d028      	beq.n	8000b38 <ILI9341_Draw_String+0x70>
 8000ae6:	2b02      	cmp	r3, #2
 8000ae8:	d02b      	beq.n	8000b42 <ILI9341_Draw_String+0x7a>
	break;



	}
}
 8000aea:	e08c      	b.n	8000c06 <ILI9341_Draw_String+0x13e>
			if ((x+(size*8))>X_SIZE)
 8000aec:	7f3b      	ldrb	r3, [r7, #28]
 8000aee:	00db      	lsls	r3, r3, #3
 8000af0:	461a      	mov	r2, r3
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	441a      	add	r2, r3
 8000af6:	4b46      	ldr	r3, [pc, #280]	; (8000c10 <ILI9341_Draw_String+0x148>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d907      	bls.n	8000b0e <ILI9341_Draw_String+0x46>
				x = 1;
 8000afe:	2301      	movs	r3, #1
 8000b00:	60fb      	str	r3, [r7, #12]
				y = y + (size*8);
 8000b02:	7f3b      	ldrb	r3, [r7, #28]
 8000b04:	00db      	lsls	r3, r3, #3
 8000b06:	461a      	mov	r2, r3
 8000b08:	68bb      	ldr	r3, [r7, #8]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	60bb      	str	r3, [r7, #8]
			ILI9341_Draw_Char(x, y, color, phone, *str, size);
 8000b0e:	68f8      	ldr	r0, [r7, #12]
 8000b10:	68b9      	ldr	r1, [r7, #8]
 8000b12:	69bb      	ldr	r3, [r7, #24]
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	7f3a      	ldrb	r2, [r7, #28]
 8000b18:	9201      	str	r2, [sp, #4]
 8000b1a:	9300      	str	r3, [sp, #0]
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	687a      	ldr	r2, [r7, #4]
 8000b20:	f000 f95a 	bl	8000dd8 <ILI9341_Draw_Char>
			x += size*8-2;
 8000b24:	7f3b      	ldrb	r3, [r7, #28]
 8000b26:	00db      	lsls	r3, r3, #3
 8000b28:	461a      	mov	r2, r3
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	3b02      	subs	r3, #2
 8000b30:	60fb      	str	r3, [r7, #12]
			*str++;
 8000b32:	69bb      	ldr	r3, [r7, #24]
 8000b34:	3301      	adds	r3, #1
 8000b36:	61bb      	str	r3, [r7, #24]
		while (*str)
 8000b38:	69bb      	ldr	r3, [r7, #24]
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d1d5      	bne.n	8000aec <ILI9341_Draw_String+0x24>
	break;
 8000b40:	e061      	b.n	8000c06 <ILI9341_Draw_String+0x13e>
		hh=1;
 8000b42:	4b34      	ldr	r3, [pc, #208]	; (8000c14 <ILI9341_Draw_String+0x14c>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	701a      	strb	r2, [r3, #0]
		while (*str)
 8000b48:	e025      	b.n	8000b96 <ILI9341_Draw_String+0xce>
			if ((x+(size*8))>X_SIZE)
 8000b4a:	7f3b      	ldrb	r3, [r7, #28]
 8000b4c:	00db      	lsls	r3, r3, #3
 8000b4e:	461a      	mov	r2, r3
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	441a      	add	r2, r3
 8000b54:	4b2e      	ldr	r3, [pc, #184]	; (8000c10 <ILI9341_Draw_String+0x148>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d907      	bls.n	8000b6c <ILI9341_Draw_String+0xa4>
				x = 1;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	60fb      	str	r3, [r7, #12]
				y = y + (size*8);
 8000b60:	7f3b      	ldrb	r3, [r7, #28]
 8000b62:	00db      	lsls	r3, r3, #3
 8000b64:	461a      	mov	r2, r3
 8000b66:	68bb      	ldr	r3, [r7, #8]
 8000b68:	4413      	add	r3, r2
 8000b6a:	60bb      	str	r3, [r7, #8]
			ILI9341_Draw_Char(x,y,color,phone,*str,size);
 8000b6c:	68f8      	ldr	r0, [r7, #12]
 8000b6e:	68b9      	ldr	r1, [r7, #8]
 8000b70:	69bb      	ldr	r3, [r7, #24]
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	7f3a      	ldrb	r2, [r7, #28]
 8000b76:	9201      	str	r2, [sp, #4]
 8000b78:	9300      	str	r3, [sp, #0]
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	687a      	ldr	r2, [r7, #4]
 8000b7e:	f000 f92b 	bl	8000dd8 <ILI9341_Draw_Char>
			x += hh*8;
 8000b82:	4b24      	ldr	r3, [pc, #144]	; (8000c14 <ILI9341_Draw_String+0x14c>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	00db      	lsls	r3, r3, #3
 8000b88:	461a      	mov	r2, r3
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	60fb      	str	r3, [r7, #12]
			*str++;
 8000b90:	69bb      	ldr	r3, [r7, #24]
 8000b92:	3301      	adds	r3, #1
 8000b94:	61bb      	str	r3, [r7, #24]
		while (*str)
 8000b96:	69bb      	ldr	r3, [r7, #24]
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d1d5      	bne.n	8000b4a <ILI9341_Draw_String+0x82>
	break;
 8000b9e:	e032      	b.n	8000c06 <ILI9341_Draw_String+0x13e>
		hh=1;
 8000ba0:	4b1c      	ldr	r3, [pc, #112]	; (8000c14 <ILI9341_Draw_String+0x14c>)
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	701a      	strb	r2, [r3, #0]
		while (*str)
 8000ba6:	e029      	b.n	8000bfc <ILI9341_Draw_String+0x134>
			if ((x+(size*8))>X_SIZE)
 8000ba8:	7f3b      	ldrb	r3, [r7, #28]
 8000baa:	00db      	lsls	r3, r3, #3
 8000bac:	461a      	mov	r2, r3
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	441a      	add	r2, r3
 8000bb2:	4b17      	ldr	r3, [pc, #92]	; (8000c10 <ILI9341_Draw_String+0x148>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d907      	bls.n	8000bca <ILI9341_Draw_String+0x102>
				x = 1;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	60fb      	str	r3, [r7, #12]
				y = y + (size*8);
 8000bbe:	7f3b      	ldrb	r3, [r7, #28]
 8000bc0:	00db      	lsls	r3, r3, #3
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	60bb      	str	r3, [r7, #8]
			ILI9341_Draw_Char(x,y,color,phone,*str,size);
 8000bca:	68f8      	ldr	r0, [r7, #12]
 8000bcc:	68b9      	ldr	r1, [r7, #8]
 8000bce:	69bb      	ldr	r3, [r7, #24]
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	7f3a      	ldrb	r2, [r7, #28]
 8000bd4:	9201      	str	r2, [sp, #4]
 8000bd6:	9300      	str	r3, [sp, #0]
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	687a      	ldr	r2, [r7, #4]
 8000bdc:	f000 f8fc 	bl	8000dd8 <ILI9341_Draw_Char>
			x += hh*10;
 8000be0:	4b0c      	ldr	r3, [pc, #48]	; (8000c14 <ILI9341_Draw_String+0x14c>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	461a      	mov	r2, r3
 8000be6:	4613      	mov	r3, r2
 8000be8:	009b      	lsls	r3, r3, #2
 8000bea:	4413      	add	r3, r2
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	461a      	mov	r2, r3
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	4413      	add	r3, r2
 8000bf4:	60fb      	str	r3, [r7, #12]
			*str++;
 8000bf6:	69bb      	ldr	r3, [r7, #24]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	61bb      	str	r3, [r7, #24]
		while (*str)
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d1d1      	bne.n	8000ba8 <ILI9341_Draw_String+0xe0>
	break;
 8000c04:	bf00      	nop
}
 8000c06:	bf00      	nop
 8000c08:	3710      	adds	r7, #16
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	20000000 	.word	0x20000000
 8000c14:	200000fc 	.word	0x200000fc

08000c18 <ILI9341_Send_Command>:

static void ILI9341_Send_Command(unsigned char command) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	71fb      	strb	r3, [r7, #7]
	Before_Sending_Command();
 8000c22:	f000 fa09 	bl	8001038 <Before_Sending_Command>
	ILI9341_SPI_Send(command);
 8000c26:	79fb      	ldrb	r3, [r7, #7]
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f7ff fd5d 	bl	80006e8 <ILI9341_SPI_Send>
}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}

08000c36 <ILI9341_Send_Data>:

static void ILI9341_Send_Data(unsigned char data) {
 8000c36:	b580      	push	{r7, lr}
 8000c38:	b082      	sub	sp, #8
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	71fb      	strb	r3, [r7, #7]
	Before_Sending_Data();
 8000c40:	f000 f9e8 	bl	8001014 <Before_Sending_Data>
	ILI9341_SPI_Send(data);
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff fd4e 	bl	80006e8 <ILI9341_SPI_Send>
}
 8000c4c:	bf00      	nop
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <ILI9341_Send_Burst>:

static void ILI9341_Send_Burst(unsigned short color, unsigned long len) {
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	6039      	str	r1, [r7, #0]
 8000c5e:	80fb      	strh	r3, [r7, #6]
	unsigned short blocks;
	unsigned char i, high_bit = color >> 8, low_bit = color;
 8000c60:	88fb      	ldrh	r3, [r7, #6]
 8000c62:	0a1b      	lsrs	r3, r3, #8
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	733b      	strb	r3, [r7, #12]
 8000c68:	88fb      	ldrh	r3, [r7, #6]
 8000c6a:	72fb      	strb	r3, [r7, #11]
	CS_ON;
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c72:	4858      	ldr	r0, [pc, #352]	; (8000dd4 <ILI9341_Send_Burst+0x180>)
 8000c74:	f005 fcd2 	bl	800661c <HAL_GPIO_WritePin>
	DC_COMMAND;
 8000c78:	2200      	movs	r2, #0
 8000c7a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c7e:	4855      	ldr	r0, [pc, #340]	; (8000dd4 <ILI9341_Send_Burst+0x180>)
 8000c80:	f005 fccc 	bl	800661c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2C);
 8000c84:	202c      	movs	r0, #44	; 0x2c
 8000c86:	f7ff fd2f 	bl	80006e8 <ILI9341_SPI_Send>
	DC_DATA;
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c90:	4850      	ldr	r0, [pc, #320]	; (8000dd4 <ILI9341_Send_Burst+0x180>)
 8000c92:	f005 fcc3 	bl	800661c <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(high_bit);
 8000c96:	7b3b      	ldrb	r3, [r7, #12]
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f7ff fd25 	bl	80006e8 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(low_bit);
 8000c9e:	7afb      	ldrb	r3, [r7, #11]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff fd21 	bl	80006e8 <ILI9341_SPI_Send>
	len--;
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	3b01      	subs	r3, #1
 8000caa:	603b      	str	r3, [r7, #0]
	blocks = (unsigned short) (len / 64); //64 pixels/block
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	099b      	lsrs	r3, r3, #6
 8000cb0:	81fb      	strh	r3, [r7, #14]
	if (high_bit == low_bit)
 8000cb2:	7b3a      	ldrb	r2, [r7, #12]
 8000cb4:	7afb      	ldrb	r3, [r7, #11]
 8000cb6:	429a      	cmp	r2, r3
 8000cb8:	d169      	bne.n	8000d8e <ILI9341_Send_Burst+0x13a>
	{
		while (blocks--) {
 8000cba:	e027      	b.n	8000d0c <ILI9341_Send_Burst+0xb8>
			i = 16;
 8000cbc:	2310      	movs	r3, #16
 8000cbe:	737b      	strb	r3, [r7, #13]
			do {
				ILI9341_SPI_Send(low_bit);
 8000cc0:	7afb      	ldrb	r3, [r7, #11]
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff fd10 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8000cc8:	7afb      	ldrb	r3, [r7, #11]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff fd0c 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8000cd0:	7afb      	ldrb	r3, [r7, #11]
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff fd08 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8000cd8:	7afb      	ldrb	r3, [r7, #11]
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f7ff fd04 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8000ce0:	7afb      	ldrb	r3, [r7, #11]
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f7ff fd00 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8000ce8:	7afb      	ldrb	r3, [r7, #11]
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff fcfc 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8000cf0:	7afb      	ldrb	r3, [r7, #11]
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f7ff fcf8 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8000cf8:	7afb      	ldrb	r3, [r7, #11]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f7ff fcf4 	bl	80006e8 <ILI9341_SPI_Send>
			} while (--i);
 8000d00:	7b7b      	ldrb	r3, [r7, #13]
 8000d02:	3b01      	subs	r3, #1
 8000d04:	737b      	strb	r3, [r7, #13]
 8000d06:	7b7b      	ldrb	r3, [r7, #13]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d1d9      	bne.n	8000cc0 <ILI9341_Send_Burst+0x6c>
		while (blocks--) {
 8000d0c:	89fb      	ldrh	r3, [r7, #14]
 8000d0e:	1e5a      	subs	r2, r3, #1
 8000d10:	81fa      	strh	r2, [r7, #14]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d1d2      	bne.n	8000cbc <ILI9341_Send_Burst+0x68>
		}
		//Fill any remaining pixels(1 to 64)
		for (i = (unsigned char) len & 63; i--;) {
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	b2db      	uxtb	r3, r3
 8000d1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000d1e:	737b      	strb	r3, [r7, #13]
 8000d20:	e007      	b.n	8000d32 <ILI9341_Send_Burst+0xde>
			ILI9341_SPI_Send(low_bit);
 8000d22:	7afb      	ldrb	r3, [r7, #11]
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff fcdf 	bl	80006e8 <ILI9341_SPI_Send>
			ILI9341_SPI_Send(low_bit);
 8000d2a:	7afb      	ldrb	r3, [r7, #11]
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff fcdb 	bl	80006e8 <ILI9341_SPI_Send>
		for (i = (unsigned char) len & 63; i--;) {
 8000d32:	7b7b      	ldrb	r3, [r7, #13]
 8000d34:	1e5a      	subs	r2, r3, #1
 8000d36:	737a      	strb	r2, [r7, #13]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d1f2      	bne.n	8000d22 <ILI9341_Send_Burst+0xce>
 8000d3c:	e03f      	b.n	8000dbe <ILI9341_Send_Burst+0x16a>
		}
	}
	else
	{
		while (blocks--) {
			i = 16;
 8000d3e:	2310      	movs	r3, #16
 8000d40:	737b      	strb	r3, [r7, #13]
			do {
				ILI9341_SPI_Send(high_bit);
 8000d42:	7b3b      	ldrb	r3, [r7, #12]
 8000d44:	4618      	mov	r0, r3
 8000d46:	f7ff fccf 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8000d4a:	7afb      	ldrb	r3, [r7, #11]
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f7ff fccb 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(high_bit);
 8000d52:	7b3b      	ldrb	r3, [r7, #12]
 8000d54:	4618      	mov	r0, r3
 8000d56:	f7ff fcc7 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8000d5a:	7afb      	ldrb	r3, [r7, #11]
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f7ff fcc3 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(high_bit);
 8000d62:	7b3b      	ldrb	r3, [r7, #12]
 8000d64:	4618      	mov	r0, r3
 8000d66:	f7ff fcbf 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8000d6a:	7afb      	ldrb	r3, [r7, #11]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff fcbb 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(high_bit);
 8000d72:	7b3b      	ldrb	r3, [r7, #12]
 8000d74:	4618      	mov	r0, r3
 8000d76:	f7ff fcb7 	bl	80006e8 <ILI9341_SPI_Send>
				ILI9341_SPI_Send(low_bit);
 8000d7a:	7afb      	ldrb	r3, [r7, #11]
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f7ff fcb3 	bl	80006e8 <ILI9341_SPI_Send>
			} while (--i);
 8000d82:	7b7b      	ldrb	r3, [r7, #13]
 8000d84:	3b01      	subs	r3, #1
 8000d86:	737b      	strb	r3, [r7, #13]
 8000d88:	7b7b      	ldrb	r3, [r7, #13]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d1d9      	bne.n	8000d42 <ILI9341_Send_Burst+0xee>
		while (blocks--) {
 8000d8e:	89fb      	ldrh	r3, [r7, #14]
 8000d90:	1e5a      	subs	r2, r3, #1
 8000d92:	81fa      	strh	r2, [r7, #14]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d1d2      	bne.n	8000d3e <ILI9341_Send_Burst+0xea>
		}
		//Fill any remaining pixels(1 to 64)
		for (i = (unsigned char) len & 63; i--;) {
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000da0:	737b      	strb	r3, [r7, #13]
 8000da2:	e007      	b.n	8000db4 <ILI9341_Send_Burst+0x160>
			ILI9341_SPI_Send(high_bit);
 8000da4:	7b3b      	ldrb	r3, [r7, #12]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff fc9e 	bl	80006e8 <ILI9341_SPI_Send>
			ILI9341_SPI_Send(low_bit);
 8000dac:	7afb      	ldrb	r3, [r7, #11]
 8000dae:	4618      	mov	r0, r3
 8000db0:	f7ff fc9a 	bl	80006e8 <ILI9341_SPI_Send>
		for (i = (unsigned char) len & 63; i--;) {
 8000db4:	7b7b      	ldrb	r3, [r7, #13]
 8000db6:	1e5a      	subs	r2, r3, #1
 8000db8:	737a      	strb	r2, [r7, #13]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d1f2      	bne.n	8000da4 <ILI9341_Send_Burst+0x150>
		}
	}
	CS_OFF;
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dc4:	4803      	ldr	r0, [pc, #12]	; (8000dd4 <ILI9341_Send_Burst+0x180>)
 8000dc6:	f005 fc29 	bl	800661c <HAL_GPIO_WritePin>
}
 8000dca:	bf00      	nop
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40020c00 	.word	0x40020c00

08000dd8 <ILI9341_Draw_Char>:
	ILI9341_SPI_Send(color1);
	ILI9341_SPI_Send(color2);
}

static void ILI9341_Draw_Char(int x, int y, unsigned int color, unsigned int phone, unsigned char charcode, unsigned char size)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b086      	sub	sp, #24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	60b9      	str	r1, [r7, #8]
 8000de2:	607a      	str	r2, [r7, #4]
 8000de4:	603b      	str	r3, [r7, #0]
	int i,h;
	switch(size)
 8000de6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000dea:	2b03      	cmp	r3, #3
 8000dec:	f000 80b2 	beq.w	8000f54 <ILI9341_Draw_Char+0x17c>
 8000df0:	2b03      	cmp	r3, #3
 8000df2:	f300 8104 	bgt.w	8000ffe <ILI9341_Draw_Char+0x226>
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d002      	beq.n	8000e00 <ILI9341_Draw_Char+0x28>
 8000dfa:	2b02      	cmp	r3, #2
 8000dfc:	d055      	beq.n	8000eaa <ILI9341_Draw_Char+0xd2>
		break;



	}
}
 8000dfe:	e0fe      	b.n	8000ffe <ILI9341_Draw_Char+0x226>
			ILI9341_Set_Address(x, y, x+5, y+8);
 8000e00:	68f8      	ldr	r0, [r7, #12]
 8000e02:	68b9      	ldr	r1, [r7, #8]
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	3305      	adds	r3, #5
 8000e08:	461a      	mov	r2, r3
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	3308      	adds	r3, #8
 8000e0e:	f7ff fd29 	bl	8000864 <ILI9341_Set_Address>
			DC_COMMAND;
 8000e12:	2200      	movs	r2, #0
 8000e14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e18:	487b      	ldr	r0, [pc, #492]	; (8001008 <ILI9341_Draw_Char+0x230>)
 8000e1a:	f005 fbff 	bl	800661c <HAL_GPIO_WritePin>
			ILI9341_SPI_Send(0x2C);
 8000e1e:	202c      	movs	r0, #44	; 0x2c
 8000e20:	f7ff fc62 	bl	80006e8 <ILI9341_SPI_Send>
			DC_DATA;
 8000e24:	2201      	movs	r2, #1
 8000e26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e2a:	4877      	ldr	r0, [pc, #476]	; (8001008 <ILI9341_Draw_Char+0x230>)
 8000e2c:	f005 fbf6 	bl	800661c <HAL_GPIO_WritePin>
			for(h=0;h<8;h++)
 8000e30:	2300      	movs	r3, #0
 8000e32:	613b      	str	r3, [r7, #16]
 8000e34:	e035      	b.n	8000ea2 <ILI9341_Draw_Char+0xca>
				for(i=2;i<8;i++)
 8000e36:	2302      	movs	r3, #2
 8000e38:	617b      	str	r3, [r7, #20]
 8000e3a:	e02c      	b.n	8000e96 <ILI9341_Draw_Char+0xbe>
					if ((chars8[charcode-0x20][h]>>(7-i))&0x01)
 8000e3c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e40:	3b20      	subs	r3, #32
 8000e42:	4a72      	ldr	r2, [pc, #456]	; (800100c <ILI9341_Draw_Char+0x234>)
 8000e44:	00db      	lsls	r3, r3, #3
 8000e46:	441a      	add	r2, r3
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	461a      	mov	r2, r3
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	f1c3 0307 	rsb	r3, r3, #7
 8000e56:	fa42 f303 	asr.w	r3, r2, r3
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d00b      	beq.n	8000e7a <ILI9341_Draw_Char+0xa2>
						ILI9341_SPI_Send(color>>8);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	0a1b      	lsrs	r3, r3, #8
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff fc3d 	bl	80006e8 <ILI9341_SPI_Send>
						ILI9341_SPI_Send(color);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff fc38 	bl	80006e8 <ILI9341_SPI_Send>
 8000e78:	e00a      	b.n	8000e90 <ILI9341_Draw_Char+0xb8>
						ILI9341_SPI_Send(phone>>8);
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	0a1b      	lsrs	r3, r3, #8
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff fc31 	bl	80006e8 <ILI9341_SPI_Send>
						ILI9341_SPI_Send(phone);
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff fc2c 	bl	80006e8 <ILI9341_SPI_Send>
				for(i=2;i<8;i++)
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	3301      	adds	r3, #1
 8000e94:	617b      	str	r3, [r7, #20]
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	2b07      	cmp	r3, #7
 8000e9a:	ddcf      	ble.n	8000e3c <ILI9341_Draw_Char+0x64>
			for(h=0;h<8;h++)
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	3301      	adds	r3, #1
 8000ea0:	613b      	str	r3, [r7, #16]
 8000ea2:	693b      	ldr	r3, [r7, #16]
 8000ea4:	2b07      	cmp	r3, #7
 8000ea6:	ddc6      	ble.n	8000e36 <ILI9341_Draw_Char+0x5e>
			break;
 8000ea8:	e0a9      	b.n	8000ffe <ILI9341_Draw_Char+0x226>
			ILI9341_Set_Address(x, y, x+7, y+16);
 8000eaa:	68f8      	ldr	r0, [r7, #12]
 8000eac:	68b9      	ldr	r1, [r7, #8]
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	3307      	adds	r3, #7
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	3310      	adds	r3, #16
 8000eb8:	f7ff fcd4 	bl	8000864 <ILI9341_Set_Address>
			DC_COMMAND;
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ec2:	4851      	ldr	r0, [pc, #324]	; (8001008 <ILI9341_Draw_Char+0x230>)
 8000ec4:	f005 fbaa 	bl	800661c <HAL_GPIO_WritePin>
			ILI9341_SPI_Send(0x2C);
 8000ec8:	202c      	movs	r0, #44	; 0x2c
 8000eca:	f7ff fc0d 	bl	80006e8 <ILI9341_SPI_Send>
			DC_DATA;
 8000ece:	2201      	movs	r2, #1
 8000ed0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ed4:	484c      	ldr	r0, [pc, #304]	; (8001008 <ILI9341_Draw_Char+0x230>)
 8000ed6:	f005 fba1 	bl	800661c <HAL_GPIO_WritePin>
			for(h=0;h<16;h++)
 8000eda:	2300      	movs	r3, #0
 8000edc:	613b      	str	r3, [r7, #16]
 8000ede:	e035      	b.n	8000f4c <ILI9341_Draw_Char+0x174>
				for(i=0;i<8;i++)
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	617b      	str	r3, [r7, #20]
 8000ee4:	e02c      	b.n	8000f40 <ILI9341_Draw_Char+0x168>
					if ((chars16[charcode-0x20][h]>>(7-i))&0x01)
 8000ee6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000eea:	3b20      	subs	r3, #32
 8000eec:	4a48      	ldr	r2, [pc, #288]	; (8001010 <ILI9341_Draw_Char+0x238>)
 8000eee:	011b      	lsls	r3, r3, #4
 8000ef0:	441a      	add	r2, r3
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	f1c3 0307 	rsb	r3, r3, #7
 8000f00:	fa42 f303 	asr.w	r3, r2, r3
 8000f04:	f003 0301 	and.w	r3, r3, #1
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d00b      	beq.n	8000f24 <ILI9341_Draw_Char+0x14c>
						ILI9341_SPI_Send(color>>8);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	0a1b      	lsrs	r3, r3, #8
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fbe8 	bl	80006e8 <ILI9341_SPI_Send>
						ILI9341_SPI_Send(color);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f7ff fbe3 	bl	80006e8 <ILI9341_SPI_Send>
 8000f22:	e00a      	b.n	8000f3a <ILI9341_Draw_Char+0x162>
						ILI9341_SPI_Send(phone>>8);
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	0a1b      	lsrs	r3, r3, #8
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff fbdc 	bl	80006e8 <ILI9341_SPI_Send>
						ILI9341_SPI_Send(phone);
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fbd7 	bl	80006e8 <ILI9341_SPI_Send>
				for(i=0;i<8;i++)
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	617b      	str	r3, [r7, #20]
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	2b07      	cmp	r3, #7
 8000f44:	ddcf      	ble.n	8000ee6 <ILI9341_Draw_Char+0x10e>
			for(h=0;h<16;h++)
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	3301      	adds	r3, #1
 8000f4a:	613b      	str	r3, [r7, #16]
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	2b0f      	cmp	r3, #15
 8000f50:	ddc6      	ble.n	8000ee0 <ILI9341_Draw_Char+0x108>
		break;
 8000f52:	e054      	b.n	8000ffe <ILI9341_Draw_Char+0x226>
			ILI9341_Set_Address(x, y, x+9, y+16);
 8000f54:	68f8      	ldr	r0, [r7, #12]
 8000f56:	68b9      	ldr	r1, [r7, #8]
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	3309      	adds	r3, #9
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	3310      	adds	r3, #16
 8000f62:	f7ff fc7f 	bl	8000864 <ILI9341_Set_Address>
			DC_COMMAND;
 8000f66:	2200      	movs	r2, #0
 8000f68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f6c:	4826      	ldr	r0, [pc, #152]	; (8001008 <ILI9341_Draw_Char+0x230>)
 8000f6e:	f005 fb55 	bl	800661c <HAL_GPIO_WritePin>
			ILI9341_SPI_Send(0x2C);
 8000f72:	202c      	movs	r0, #44	; 0x2c
 8000f74:	f7ff fbb8 	bl	80006e8 <ILI9341_SPI_Send>
			DC_DATA;
 8000f78:	2201      	movs	r2, #1
 8000f7a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f7e:	4822      	ldr	r0, [pc, #136]	; (8001008 <ILI9341_Draw_Char+0x230>)
 8000f80:	f005 fb4c 	bl	800661c <HAL_GPIO_WritePin>
			for(h=0;h<30;h++)
 8000f84:	2300      	movs	r3, #0
 8000f86:	613b      	str	r3, [r7, #16]
 8000f88:	e035      	b.n	8000ff6 <ILI9341_Draw_Char+0x21e>
				for(i=0;i<8;i++)
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	617b      	str	r3, [r7, #20]
 8000f8e:	e02c      	b.n	8000fea <ILI9341_Draw_Char+0x212>
					if ((chars16[charcode-0x20][h]>>(7-i))&0x01)
 8000f90:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f94:	3b20      	subs	r3, #32
 8000f96:	4a1e      	ldr	r2, [pc, #120]	; (8001010 <ILI9341_Draw_Char+0x238>)
 8000f98:	011b      	lsls	r3, r3, #4
 8000f9a:	441a      	add	r2, r3
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	f1c3 0307 	rsb	r3, r3, #7
 8000faa:	fa42 f303 	asr.w	r3, r2, r3
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d00b      	beq.n	8000fce <ILI9341_Draw_Char+0x1f6>
						ILI9341_SPI_Send(color>>8);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	0a1b      	lsrs	r3, r3, #8
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff fb93 	bl	80006e8 <ILI9341_SPI_Send>
						ILI9341_SPI_Send(color);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fb8e 	bl	80006e8 <ILI9341_SPI_Send>
 8000fcc:	e00a      	b.n	8000fe4 <ILI9341_Draw_Char+0x20c>
						ILI9341_SPI_Send(phone>>8);
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	0a1b      	lsrs	r3, r3, #8
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff fb87 	bl	80006e8 <ILI9341_SPI_Send>
						ILI9341_SPI_Send(phone);
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f7ff fb82 	bl	80006e8 <ILI9341_SPI_Send>
				for(i=0;i<8;i++)
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	617b      	str	r3, [r7, #20]
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	2b07      	cmp	r3, #7
 8000fee:	ddcf      	ble.n	8000f90 <ILI9341_Draw_Char+0x1b8>
			for(h=0;h<30;h++)
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	613b      	str	r3, [r7, #16]
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	2b1d      	cmp	r3, #29
 8000ffa:	ddc6      	ble.n	8000f8a <ILI9341_Draw_Char+0x1b2>
		break;
 8000ffc:	bf00      	nop
}
 8000ffe:	bf00      	nop
 8001000:	3718      	adds	r7, #24
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	40020c00 	.word	0x40020c00
 800100c:	0800ccd4 	.word	0x0800ccd4
 8001010:	0800cfac 	.word	0x0800cfac

08001014 <Before_Sending_Data>:

static void Before_Sending_Data() {
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8001018:	2201      	movs	r2, #1
 800101a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800101e:	4805      	ldr	r0, [pc, #20]	; (8001034 <Before_Sending_Data+0x20>)
 8001020:	f005 fafc 	bl	800661c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin( LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	f44f 7180 	mov.w	r1, #256	; 0x100
 800102a:	4802      	ldr	r0, [pc, #8]	; (8001034 <Before_Sending_Data+0x20>)
 800102c:	f005 faf6 	bl	800661c <HAL_GPIO_WritePin>
}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}
 8001034:	40020c00 	.word	0x40020c00

08001038 <Before_Sending_Command>:

static void Before_Sending_Command() {
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 800103c:	2200      	movs	r2, #0
 800103e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001042:	4805      	ldr	r0, [pc, #20]	; (8001058 <Before_Sending_Command+0x20>)
 8001044:	f005 faea 	bl	800661c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8001048:	2200      	movs	r2, #0
 800104a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800104e:	4802      	ldr	r0, [pc, #8]	; (8001058 <Before_Sending_Command+0x20>)
 8001050:	f005 fae4 	bl	800661c <HAL_GPIO_WritePin>
}
 8001054:	bf00      	nop
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40020c00 	.word	0x40020c00

0800105c <Si468x_dab_init>:
uint8_t actual_station = 0;

uint8_t last_station_index = 0;

void Si468x_dab_init()
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
	send_debug_msg("-----------------------------Si468x DAB Mode init-----------------------------", CRLF_SEND);
 8001060:	2101      	movs	r1, #1
 8001062:	482e      	ldr	r0, [pc, #184]	; (800111c <Si468x_dab_init+0xc0>)
 8001064:	f002 fa7a 	bl	800355c <send_debug_msg>
	Si468x_reset();
 8001068:	f000 f85a 	bl	8001120 <Si468x_reset>
	Si468x_power_up();
 800106c:	f000 f874 	bl	8001158 <Si468x_power_up>
	Si468x_bootloader_load_host();
 8001070:	f000 f8f6 	bl	8001260 <Si468x_bootloader_load_host>
	Si468x_firmware_load_flash(IMAGE_DAB_4_0_5_START_ADDR);
 8001074:	f44f 1083 	mov.w	r0, #1073152	; 0x106000
 8001078:	f000 f966 	bl	8001348 <Si468x_firmware_load_flash>
	Si468x_boot();
 800107c:	f000 fa04 	bl	8001488 <Si468x_boot>
	Si468x_get_part_info();
 8001080:	f000 fbbc 	bl	80017fc <Si468x_get_part_info>
	Si468x_get_sys_state();
 8001084:	f000 fb34 	bl	80016f0 <Si468x_get_sys_state>
	Si468x_set_property(SI468x_PROP_DAB_TUNE_FE_CFG, 0x01); 						//włączanie lub wyłącznie switcha front-end, prawdopodobnie dla dab dać 0x00, dla FM 0x01
 8001088:	2101      	movs	r1, #1
 800108a:	f241 7012 	movw	r0, #5906	; 0x1712
 800108e:	f000 fc25 	bl	80018dc <Si468x_set_property>
	Si468x_set_property(SI468x_PROP_DAB_TUNE_FE_VARM, 0xF8A9); 						//dla DAB 0xF8A9 lub 0xF784, sprawdzic jak lepiej dziala. Dla FM 0xEDB5.
 8001092:	f64f 01a9 	movw	r1, #63657	; 0xf8a9
 8001096:	f241 7010 	movw	r0, #5904	; 0x1710
 800109a:	f000 fc1f 	bl	80018dc <Si468x_set_property>
	Si468x_set_property(SI468x_PROP_DAB_TUNE_FE_VARB, 0x01C6); 						//dla DAB 0x01C6 lub 0x01D8, sprawdzic jak lepiej dziala. Dla FM 0x01E3.
 800109e:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 80010a2:	f241 7011 	movw	r0, #5905	; 0x1711
 80010a6:	f000 fc19 	bl	80018dc <Si468x_set_property>
	Si468x_set_property(SI468x_PROP_DAB_VALID_RSSI_THRESHOLD, 0x7); 				//prog RSSI od kiedy łapie kanał, default 12
 80010aa:	2107      	movs	r1, #7
 80010ac:	f24b 2001 	movw	r0, #45569	; 0xb201
 80010b0:	f000 fc14 	bl	80018dc <Si468x_set_property>
	Si468x_set_property(SI468x_PROP_DAB_VALID_RSSI_TIME, 0x30); 					//czas po ktorym na podstawie RSSI jest określany Valid, od 0 do 63 ms, default 30 = 0x1e
 80010b4:	2130      	movs	r1, #48	; 0x30
 80010b6:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 80010ba:	f000 fc0f 	bl	80018dc <Si468x_set_property>
	Si468x_set_property(SI468x_PROP_DAB_VALID_ACQ_TIME, 0xBB8); 					//czas jaki się czeka na osiągnięcie ACQ, jak nie osiagnie to uznaje ze nie ma sygnalu, od 0 do 4095 ms, default 2000 = 0x7D0
 80010be:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80010c2:	f24b 2002 	movw	r0, #45570	; 0xb202
 80010c6:	f000 fc09 	bl	80018dc <Si468x_set_property>
	Si468x_set_property(SI468x_PROP_DAB_XPAD_ENABLE, 0x4005); 						//określa które featury PAD będą przesyłane do hosta
 80010ca:	f244 0105 	movw	r1, #16389	; 0x4005
 80010ce:	f44f 4034 	mov.w	r0, #46080	; 0xb400
 80010d2:	f000 fc03 	bl	80018dc <Si468x_set_property>
	Si468x_set_property(SI468x_PROP_DAB_EVENT_MIN_SVRLIST_PERIOD, 0x01); 			//określa co ile będzie aktualizowana lista usług, x100 ms. Bylo 6, testowo 1, zeby lepiej czytac nazwy
 80010d6:	2101      	movs	r1, #1
 80010d8:	f24b 3001 	movw	r0, #45825	; 0xb301
 80010dc:	f000 fbfe 	bl	80018dc <Si468x_set_property>
	Si468x_set_property(SI468x_PROP_DAB_EVENT_MIN_SVRLIST_PERIOD_RECONFIG, 0x01); 	//określa co ile będzie aktualizowana lista usług w trakcie rekonfiguracji, x100 ms
 80010e0:	2101      	movs	r1, #1
 80010e2:	f24b 3002 	movw	r0, #45826	; 0xb302
 80010e6:	f000 fbf9 	bl	80018dc <Si468x_set_property>
	Si468x_set_property(SI468x_PROP_DAB_ACF_ENABLE, 0x01);							//tylko soft mute włączone przy slabym sygnale
 80010ea:	2101      	movs	r1, #1
 80010ec:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 80010f0:	f000 fbf4 	bl	80018dc <Si468x_set_property>
	Si468x_set_property(SI468x_PROP_DAB_ACF_MUTE_SIGLOSS_THRESHOLD, 0x05);			//próg wyciszania audio jak sygnal jest utracony, default 0x06
 80010f4:	2105      	movs	r1, #5
 80010f6:	f24b 5001 	movw	r0, #46337	; 0xb501
 80010fa:	f000 fbef 	bl	80018dc <Si468x_set_property>
	Si468x_set_property(SI468x_PROP_DAB_ACF_SOFTMUTE_BER_LIMITS, 0xE2C4); 			//limit BER kiedy soft mute zadziała. Defaultowo 0xE2A6
 80010fe:	f24e 21c4 	movw	r1, #58052	; 0xe2c4
 8001102:	f24b 5003 	movw	r0, #46339	; 0xb503
 8001106:	f000 fbe9 	bl	80018dc <Si468x_set_property>
	Si468x_set_property(SI468x_PROP_DIGITAL_SERVICE_INT_SOURCE, 0x01);				//Enables the DSRVPCKTINT interrupt of the GET_DIGITAL_SERVICE_DATA command
 800110a:	2101      	movs	r1, #1
 800110c:	f44f 4001 	mov.w	r0, #33024	; 0x8100
 8001110:	f000 fbe4 	bl	80018dc <Si468x_set_property>
//	Si468x_dab_get_freq_list(); 													//odczytujemy z ukladu liste czestotliwosci do tablicy
	Si468x_get_sys_state(); //kontrolnie zeby sprawdzic czy demod dziala
 8001114:	f000 faec 	bl	80016f0 <Si468x_get_sys_state>
}
 8001118:	bf00      	nop
 800111a:	bd80      	pop	{r7, pc}
 800111c:	0800bc04 	.word	0x0800bc04

08001120 <Si468x_reset>:

void Si468x_reset()
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
	send_debug_msg("Resetting Si468x...", CRLF_SEND);
 8001124:	2101      	movs	r1, #1
 8001126:	480a      	ldr	r0, [pc, #40]	; (8001150 <Si468x_reset+0x30>)
 8001128:	f002 fa18 	bl	800355c <send_debug_msg>
	RESET_PIN_LOW;
 800112c:	2200      	movs	r2, #0
 800112e:	2120      	movs	r1, #32
 8001130:	4808      	ldr	r0, [pc, #32]	; (8001154 <Si468x_reset+0x34>)
 8001132:	f005 fa73 	bl	800661c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001136:	2064      	movs	r0, #100	; 0x64
 8001138:	f004 fc6c 	bl	8005a14 <HAL_Delay>
	RESET_PIN_HIGH;
 800113c:	2201      	movs	r2, #1
 800113e:	2120      	movs	r1, #32
 8001140:	4804      	ldr	r0, [pc, #16]	; (8001154 <Si468x_reset+0x34>)
 8001142:	f005 fa6b 	bl	800661c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 8001146:	20c8      	movs	r0, #200	; 0xc8
 8001148:	f004 fc64 	bl	8005a14 <HAL_Delay>
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}
 8001150:	0800bc54 	.word	0x0800bc54
 8001154:	40020800 	.word	0x40020800

08001158 <Si468x_power_up>:
{
	RESET_PIN_HIGH;
}

void Si468x_power_up()
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
	send_debug_msg("---------------------Si468x Power Up---------------------", CRLF_SEND);
 800115c:	2101      	movs	r1, #1
 800115e:	4826      	ldr	r0, [pc, #152]	; (80011f8 <Si468x_power_up+0xa0>)
 8001160:	f002 f9fc 	bl	800355c <send_debug_msg>
	dab_spi_tx_buffer[0]  = SI468X_CMD_POWER_UP;	//Power up command code
 8001164:	4b25      	ldr	r3, [pc, #148]	; (80011fc <Si468x_power_up+0xa4>)
 8001166:	2201      	movs	r2, #1
 8001168:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1]  = 0x80;					//Disable toggling host interrupt line = 0x00; enable = 0x80
 800116a:	4b24      	ldr	r3, [pc, #144]	; (80011fc <Si468x_power_up+0xa4>)
 800116c:	2280      	movs	r2, #128	; 0x80
 800116e:	705a      	strb	r2, [r3, #1]
	dab_spi_tx_buffer[2]  = 0x17;					//Clock mode 1 (crystal mode), TR_SIZE = 0x7 for 19.2MHz crystal
 8001170:	4b22      	ldr	r3, [pc, #136]	; (80011fc <Si468x_power_up+0xa4>)
 8001172:	2217      	movs	r2, #23
 8001174:	709a      	strb	r2, [r3, #2]
	dab_spi_tx_buffer[3]  = 0x50;					//start IBIAS = 800 uA (80 * 10) for 19.2MHz Crystal with 250R startup ESR
 8001176:	4b21      	ldr	r3, [pc, #132]	; (80011fc <Si468x_power_up+0xa4>)
 8001178:	2250      	movs	r2, #80	; 0x50
 800117a:	70da      	strb	r2, [r3, #3]
	dab_spi_tx_buffer[4]  = 0x00;					//crystal frequency in MHz [7:0], 19.2 MHz
 800117c:	4b1f      	ldr	r3, [pc, #124]	; (80011fc <Si468x_power_up+0xa4>)
 800117e:	2200      	movs	r2, #0
 8001180:	711a      	strb	r2, [r3, #4]
	dab_spi_tx_buffer[5]  = 0xF8;	//F8 standard	//crystal frequency in MHz [15:8], 19.2 MHz
 8001182:	4b1e      	ldr	r3, [pc, #120]	; (80011fc <Si468x_power_up+0xa4>)
 8001184:	22f8      	movs	r2, #248	; 0xf8
 8001186:	715a      	strb	r2, [r3, #5]
	dab_spi_tx_buffer[6]  = 0x24;					//crystal frequency in MHz [23:16], 19.2 MHz
 8001188:	4b1c      	ldr	r3, [pc, #112]	; (80011fc <Si468x_power_up+0xa4>)
 800118a:	2224      	movs	r2, #36	; 0x24
 800118c:	719a      	strb	r2, [r3, #6]
	dab_spi_tx_buffer[7]  = 0x01;					//crystal frequency in MHz [31:24], 19.2 MHz
 800118e:	4b1b      	ldr	r3, [pc, #108]	; (80011fc <Si468x_power_up+0xa4>)
 8001190:	2201      	movs	r2, #1
 8001192:	71da      	strb	r2, [r3, #7]
	dab_spi_tx_buffer[8]  = 0x00;					//CTUN = 0 (there's no need to add load capacitance)
 8001194:	4b19      	ldr	r3, [pc, #100]	; (80011fc <Si468x_power_up+0xa4>)
 8001196:	2200      	movs	r2, #0
 8001198:	721a      	strb	r2, [r3, #8]
	dab_spi_tx_buffer[9]  = 0x10;					//not used - value as in documentation
 800119a:	4b18      	ldr	r3, [pc, #96]	; (80011fc <Si468x_power_up+0xa4>)
 800119c:	2210      	movs	r2, #16
 800119e:	725a      	strb	r2, [r3, #9]
	dab_spi_tx_buffer[10] = 0x00;					//not used - value as in documentation
 80011a0:	4b16      	ldr	r3, [pc, #88]	; (80011fc <Si468x_power_up+0xa4>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	729a      	strb	r2, [r3, #10]
	dab_spi_tx_buffer[11] = 0x00;					//not used - value as in documentation
 80011a6:	4b15      	ldr	r3, [pc, #84]	; (80011fc <Si468x_power_up+0xa4>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	72da      	strb	r2, [r3, #11]
	dab_spi_tx_buffer[12] = 0x00;					//not used - value as in documentation
 80011ac:	4b13      	ldr	r3, [pc, #76]	; (80011fc <Si468x_power_up+0xa4>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	731a      	strb	r2, [r3, #12]
	dab_spi_tx_buffer[13] = 0x28;					//running IBIAS = 400 uA (80 * 10) for 19.2MHz Crystal with 50R running ESR (recommended: start IBIAS = 2 * running IBIAS)
 80011b2:	4b12      	ldr	r3, [pc, #72]	; (80011fc <Si468x_power_up+0xa4>)
 80011b4:	2228      	movs	r2, #40	; 0x28
 80011b6:	735a      	strb	r2, [r3, #13]
	dab_spi_tx_buffer[14] = 0x00;					//not used - value as in documentation
 80011b8:	4b10      	ldr	r3, [pc, #64]	; (80011fc <Si468x_power_up+0xa4>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	739a      	strb	r2, [r3, #14]
	dab_spi_tx_buffer[15] = 0x00;					//not used - value as in documentation
 80011be:	4b0f      	ldr	r3, [pc, #60]	; (80011fc <Si468x_power_up+0xa4>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	73da      	strb	r2, [r3, #15]

	status = Si468x_write_command(16, dab_spi_tx_buffer);
 80011c4:	490d      	ldr	r1, [pc, #52]	; (80011fc <Si468x_power_up+0xa4>)
 80011c6:	2010      	movs	r0, #16
 80011c8:	f000 fa58 	bl	800167c <Si468x_write_command>
 80011cc:	4603      	mov	r3, r0
 80011ce:	461a      	mov	r2, r3
 80011d0:	4b0b      	ldr	r3, [pc, #44]	; (8001200 <Si468x_power_up+0xa8>)
 80011d2:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 80011d4:	2001      	movs	r0, #1
 80011d6:	f004 fc1d 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(5, dab_spi_rx_buffer);
 80011da:	490a      	ldr	r1, [pc, #40]	; (8001204 <Si468x_power_up+0xac>)
 80011dc:	2005      	movs	r0, #5
 80011de:	f000 fa6f 	bl	80016c0 <Si468x_read_reply>
 80011e2:	4603      	mov	r3, r0
 80011e4:	461a      	mov	r2, r3
 80011e6:	4b06      	ldr	r3, [pc, #24]	; (8001200 <Si468x_power_up+0xa8>)
 80011e8:	701a      	strb	r2, [r3, #0]
	send_debug_msg("Si468x powered up successfully!", CRLF_SEND);
 80011ea:	2101      	movs	r1, #1
 80011ec:	4806      	ldr	r0, [pc, #24]	; (8001208 <Si468x_power_up+0xb0>)
 80011ee:	f002 f9b5 	bl	800355c <send_debug_msg>
}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	0800bc68 	.word	0x0800bc68
 80011fc:	20000100 	.word	0x20000100
 8001200:	20001940 	.word	0x20001940
 8001204:	20001100 	.word	0x20001100
 8001208:	0800bca4 	.word	0x0800bca4

0800120c <Si468x_load_init>:

void Si468x_load_init()
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
	send_debug_msg("Si468x load init CMD...", CRLF_SEND);
 8001210:	2101      	movs	r1, #1
 8001212:	480f      	ldr	r0, [pc, #60]	; (8001250 <Si468x_load_init+0x44>)
 8001214:	f002 f9a2 	bl	800355c <send_debug_msg>
	dab_spi_tx_buffer[0]  = SI468X_CMD_LOAD_INIT;	//Load Init command code
 8001218:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <Si468x_load_init+0x48>)
 800121a:	2206      	movs	r2, #6
 800121c:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1]  = 0x00;					//Disable toggling host interrupt line
 800121e:	4b0d      	ldr	r3, [pc, #52]	; (8001254 <Si468x_load_init+0x48>)
 8001220:	2200      	movs	r2, #0
 8001222:	705a      	strb	r2, [r3, #1]

	status = Si468x_write_command(2, dab_spi_tx_buffer);
 8001224:	490b      	ldr	r1, [pc, #44]	; (8001254 <Si468x_load_init+0x48>)
 8001226:	2002      	movs	r0, #2
 8001228:	f000 fa28 	bl	800167c <Si468x_write_command>
 800122c:	4603      	mov	r3, r0
 800122e:	461a      	mov	r2, r3
 8001230:	4b09      	ldr	r3, [pc, #36]	; (8001258 <Si468x_load_init+0x4c>)
 8001232:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8001234:	2001      	movs	r0, #1
 8001236:	f004 fbed 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(5, dab_spi_rx_buffer);
 800123a:	4908      	ldr	r1, [pc, #32]	; (800125c <Si468x_load_init+0x50>)
 800123c:	2005      	movs	r0, #5
 800123e:	f000 fa3f 	bl	80016c0 <Si468x_read_reply>
 8001242:	4603      	mov	r3, r0
 8001244:	461a      	mov	r2, r3
 8001246:	4b04      	ldr	r3, [pc, #16]	; (8001258 <Si468x_load_init+0x4c>)
 8001248:	701a      	strb	r2, [r3, #0]
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	0800bcc4 	.word	0x0800bcc4
 8001254:	20000100 	.word	0x20000100
 8001258:	20001940 	.word	0x20001940
 800125c:	20001100 	.word	0x20001100

08001260 <Si468x_bootloader_load_host>:

void Si468x_bootloader_load_host()
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
	send_debug_msg("---------Loading bootloader to Si468x from Host----------", CRLF_SEND);
 8001266:	2101      	movs	r1, #1
 8001268:	4830      	ldr	r0, [pc, #192]	; (800132c <Si468x_bootloader_load_host+0xcc>)
 800126a:	f002 f977 	bl	800355c <send_debug_msg>
	Si468x_load_init();
 800126e:	f7ff ffcd 	bl	800120c <Si468x_load_init>
	uint16_t patch_size = sizeof(patch_full);
 8001272:	f241 63a4 	movw	r3, #5796	; 0x16a4
 8001276:	807b      	strh	r3, [r7, #2]

	dab_spi_tx_buffer[0] = SI468X_CMD_HOST_LOAD;
 8001278:	4b2d      	ldr	r3, [pc, #180]	; (8001330 <Si468x_bootloader_load_host+0xd0>)
 800127a:	2204      	movs	r2, #4
 800127c:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1] = 0x00;
 800127e:	4b2c      	ldr	r3, [pc, #176]	; (8001330 <Si468x_bootloader_load_host+0xd0>)
 8001280:	2200      	movs	r2, #0
 8001282:	705a      	strb	r2, [r3, #1]
	dab_spi_tx_buffer[2] = 0x00;
 8001284:	4b2a      	ldr	r3, [pc, #168]	; (8001330 <Si468x_bootloader_load_host+0xd0>)
 8001286:	2200      	movs	r2, #0
 8001288:	709a      	strb	r2, [r3, #2]
	dab_spi_tx_buffer[3] = 0x00;
 800128a:	4b29      	ldr	r3, [pc, #164]	; (8001330 <Si468x_bootloader_load_host+0xd0>)
 800128c:	2200      	movs	r2, #0
 800128e:	70da      	strb	r2, [r3, #3]

	uint16_t i, j;

	for(i = 0; i < BOOT_WRITE_STEPS; i++)
 8001290:	2300      	movs	r3, #0
 8001292:	80fb      	strh	r3, [r7, #6]
 8001294:	e03e      	b.n	8001314 <Si468x_bootloader_load_host+0xb4>
	{
		for (j = 0; j < patch_size / BOOT_WRITE_STEPS; j++)
 8001296:	2300      	movs	r3, #0
 8001298:	80bb      	strh	r3, [r7, #4]
 800129a:	e014      	b.n	80012c6 <Si468x_bootloader_load_host+0x66>
		{
			dab_spi_tx_buffer[4 + j] = patch_full[j + (patch_size / BOOT_WRITE_STEPS) * i];
 800129c:	88ba      	ldrh	r2, [r7, #4]
 800129e:	887b      	ldrh	r3, [r7, #2]
 80012a0:	4924      	ldr	r1, [pc, #144]	; (8001334 <Si468x_bootloader_load_host+0xd4>)
 80012a2:	fba1 1303 	umull	r1, r3, r1, r3
 80012a6:	085b      	lsrs	r3, r3, #1
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	4619      	mov	r1, r3
 80012ac:	88fb      	ldrh	r3, [r7, #6]
 80012ae:	fb01 f303 	mul.w	r3, r1, r3
 80012b2:	441a      	add	r2, r3
 80012b4:	88bb      	ldrh	r3, [r7, #4]
 80012b6:	3304      	adds	r3, #4
 80012b8:	491f      	ldr	r1, [pc, #124]	; (8001338 <Si468x_bootloader_load_host+0xd8>)
 80012ba:	5c89      	ldrb	r1, [r1, r2]
 80012bc:	4a1c      	ldr	r2, [pc, #112]	; (8001330 <Si468x_bootloader_load_host+0xd0>)
 80012be:	54d1      	strb	r1, [r2, r3]
		for (j = 0; j < patch_size / BOOT_WRITE_STEPS; j++)
 80012c0:	88bb      	ldrh	r3, [r7, #4]
 80012c2:	3301      	adds	r3, #1
 80012c4:	80bb      	strh	r3, [r7, #4]
 80012c6:	887b      	ldrh	r3, [r7, #2]
 80012c8:	4a1a      	ldr	r2, [pc, #104]	; (8001334 <Si468x_bootloader_load_host+0xd4>)
 80012ca:	fba2 2303 	umull	r2, r3, r2, r3
 80012ce:	085b      	lsrs	r3, r3, #1
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	88ba      	ldrh	r2, [r7, #4]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d3e1      	bcc.n	800129c <Si468x_bootloader_load_host+0x3c>
		}
		status = Si468x_write_command(patch_size / BOOT_WRITE_STEPS + 4, dab_spi_tx_buffer);
 80012d8:	887b      	ldrh	r3, [r7, #2]
 80012da:	4a16      	ldr	r2, [pc, #88]	; (8001334 <Si468x_bootloader_load_host+0xd4>)
 80012dc:	fba2 2303 	umull	r2, r3, r2, r3
 80012e0:	085b      	lsrs	r3, r3, #1
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	3304      	adds	r3, #4
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	4911      	ldr	r1, [pc, #68]	; (8001330 <Si468x_bootloader_load_host+0xd0>)
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 f9c6 	bl	800167c <Si468x_write_command>
 80012f0:	4603      	mov	r3, r0
 80012f2:	461a      	mov	r2, r3
 80012f4:	4b11      	ldr	r3, [pc, #68]	; (800133c <Si468x_bootloader_load_host+0xdc>)
 80012f6:	701a      	strb	r2, [r3, #0]
		HAL_Delay(1);
 80012f8:	2001      	movs	r0, #1
 80012fa:	f004 fb8b 	bl	8005a14 <HAL_Delay>
		status = Si468x_read_reply(5, dab_spi_rx_buffer);
 80012fe:	4910      	ldr	r1, [pc, #64]	; (8001340 <Si468x_bootloader_load_host+0xe0>)
 8001300:	2005      	movs	r0, #5
 8001302:	f000 f9dd 	bl	80016c0 <Si468x_read_reply>
 8001306:	4603      	mov	r3, r0
 8001308:	461a      	mov	r2, r3
 800130a:	4b0c      	ldr	r3, [pc, #48]	; (800133c <Si468x_bootloader_load_host+0xdc>)
 800130c:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < BOOT_WRITE_STEPS; i++)
 800130e:	88fb      	ldrh	r3, [r7, #6]
 8001310:	3301      	adds	r3, #1
 8001312:	80fb      	strh	r3, [r7, #6]
 8001314:	88fb      	ldrh	r3, [r7, #6]
 8001316:	2b02      	cmp	r3, #2
 8001318:	d9bd      	bls.n	8001296 <Si468x_bootloader_load_host+0x36>

	}
	send_debug_msg("Bootloader loaded successfully!", CRLF_SEND);
 800131a:	2101      	movs	r1, #1
 800131c:	4809      	ldr	r0, [pc, #36]	; (8001344 <Si468x_bootloader_load_host+0xe4>)
 800131e:	f002 f91d 	bl	800355c <send_debug_msg>
}
 8001322:	bf00      	nop
 8001324:	3708      	adds	r7, #8
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	0800bcdc 	.word	0x0800bcdc
 8001330:	20000100 	.word	0x20000100
 8001334:	aaaaaaab 	.word	0xaaaaaaab
 8001338:	0800d59c 	.word	0x0800d59c
 800133c:	20001940 	.word	0x20001940
 8001340:	20001100 	.word	0x20001100
 8001344:	0800bd18 	.word	0x0800bd18

08001348 <Si468x_firmware_load_flash>:

void Si468x_firmware_load_flash(uint32_t start_address)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
	send_debug_msg("---------Writing image to Si468x from SPI Flash----------", CRLF_SEND);
 8001350:	2101      	movs	r1, #1
 8001352:	4845      	ldr	r0, [pc, #276]	; (8001468 <Si468x_firmware_load_flash+0x120>)
 8001354:	f002 f902 	bl	800355c <send_debug_msg>
	Si468x_load_init();
 8001358:	f7ff ff58 	bl	800120c <Si468x_load_init>
	dab_spi_tx_buffer[0]  = SI468X_CMD_FLASH_LOAD;				//Power up command code
 800135c:	4b43      	ldr	r3, [pc, #268]	; (800146c <Si468x_firmware_load_flash+0x124>)
 800135e:	2205      	movs	r2, #5
 8001360:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1]  = 0x00;								//not used - value as in documentation
 8001362:	4b42      	ldr	r3, [pc, #264]	; (800146c <Si468x_firmware_load_flash+0x124>)
 8001364:	2200      	movs	r2, #0
 8001366:	705a      	strb	r2, [r3, #1]
	dab_spi_tx_buffer[2]  = 0x00;								//not used - value as in documentation
 8001368:	4b40      	ldr	r3, [pc, #256]	; (800146c <Si468x_firmware_load_flash+0x124>)
 800136a:	2200      	movs	r2, #0
 800136c:	709a      	strb	r2, [r3, #2]
	dab_spi_tx_buffer[3]  = 0x00;								//not used - value as in documentation
 800136e:	4b3f      	ldr	r3, [pc, #252]	; (800146c <Si468x_firmware_load_flash+0x124>)
 8001370:	2200      	movs	r2, #0
 8001372:	70da      	strb	r2, [r3, #3]
	dab_spi_tx_buffer[4]  = start_address & 0xFF;				//Flash start address [7:0] 0x6000
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	b2da      	uxtb	r2, r3
 8001378:	4b3c      	ldr	r3, [pc, #240]	; (800146c <Si468x_firmware_load_flash+0x124>)
 800137a:	711a      	strb	r2, [r3, #4]
	dab_spi_tx_buffer[5]  = start_address >> 8;					//Flash start address [15:8]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	0a1b      	lsrs	r3, r3, #8
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4b3a      	ldr	r3, [pc, #232]	; (800146c <Si468x_firmware_load_flash+0x124>)
 8001384:	715a      	strb	r2, [r3, #5]
	dab_spi_tx_buffer[6]  = start_address >> 16;				//Flash start address [23:16]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	0c1b      	lsrs	r3, r3, #16
 800138a:	b2da      	uxtb	r2, r3
 800138c:	4b37      	ldr	r3, [pc, #220]	; (800146c <Si468x_firmware_load_flash+0x124>)
 800138e:	719a      	strb	r2, [r3, #6]
	dab_spi_tx_buffer[7]  = start_address >> 24;				//Flash start address [31:24]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	0e1b      	lsrs	r3, r3, #24
 8001394:	b2da      	uxtb	r2, r3
 8001396:	4b35      	ldr	r3, [pc, #212]	; (800146c <Si468x_firmware_load_flash+0x124>)
 8001398:	71da      	strb	r2, [r3, #7]
	send_debug_msg("Start Address: 0x", CRLF_NO_SEND);
 800139a:	2100      	movs	r1, #0
 800139c:	4834      	ldr	r0, [pc, #208]	; (8001470 <Si468x_firmware_load_flash+0x128>)
 800139e:	f002 f8dd 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(dab_spi_tx_buffer[4], itoa_buffer, 16), CRLF_NO_SEND);
 80013a2:	4b32      	ldr	r3, [pc, #200]	; (800146c <Si468x_firmware_load_flash+0x124>)
 80013a4:	791b      	ldrb	r3, [r3, #4]
 80013a6:	2210      	movs	r2, #16
 80013a8:	4932      	ldr	r1, [pc, #200]	; (8001474 <Si468x_firmware_load_flash+0x12c>)
 80013aa:	4618      	mov	r0, r3
 80013ac:	f00a fb28 	bl	800ba00 <itoa>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2100      	movs	r1, #0
 80013b4:	4618      	mov	r0, r3
 80013b6:	f002 f8d1 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(dab_spi_tx_buffer[5], itoa_buffer, 16), CRLF_NO_SEND);
 80013ba:	4b2c      	ldr	r3, [pc, #176]	; (800146c <Si468x_firmware_load_flash+0x124>)
 80013bc:	795b      	ldrb	r3, [r3, #5]
 80013be:	2210      	movs	r2, #16
 80013c0:	492c      	ldr	r1, [pc, #176]	; (8001474 <Si468x_firmware_load_flash+0x12c>)
 80013c2:	4618      	mov	r0, r3
 80013c4:	f00a fb1c 	bl	800ba00 <itoa>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2100      	movs	r1, #0
 80013cc:	4618      	mov	r0, r3
 80013ce:	f002 f8c5 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(dab_spi_tx_buffer[6], itoa_buffer, 16), CRLF_NO_SEND);
 80013d2:	4b26      	ldr	r3, [pc, #152]	; (800146c <Si468x_firmware_load_flash+0x124>)
 80013d4:	799b      	ldrb	r3, [r3, #6]
 80013d6:	2210      	movs	r2, #16
 80013d8:	4926      	ldr	r1, [pc, #152]	; (8001474 <Si468x_firmware_load_flash+0x12c>)
 80013da:	4618      	mov	r0, r3
 80013dc:	f00a fb10 	bl	800ba00 <itoa>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2100      	movs	r1, #0
 80013e4:	4618      	mov	r0, r3
 80013e6:	f002 f8b9 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(dab_spi_tx_buffer[7], itoa_buffer, 16), CRLF_SEND);
 80013ea:	4b20      	ldr	r3, [pc, #128]	; (800146c <Si468x_firmware_load_flash+0x124>)
 80013ec:	79db      	ldrb	r3, [r3, #7]
 80013ee:	2210      	movs	r2, #16
 80013f0:	4920      	ldr	r1, [pc, #128]	; (8001474 <Si468x_firmware_load_flash+0x12c>)
 80013f2:	4618      	mov	r0, r3
 80013f4:	f00a fb04 	bl	800ba00 <itoa>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2101      	movs	r1, #1
 80013fc:	4618      	mov	r0, r3
 80013fe:	f002 f8ad 	bl	800355c <send_debug_msg>

	dab_spi_tx_buffer[8]  = 0x00;								//not used - value as in documentation
 8001402:	4b1a      	ldr	r3, [pc, #104]	; (800146c <Si468x_firmware_load_flash+0x124>)
 8001404:	2200      	movs	r2, #0
 8001406:	721a      	strb	r2, [r3, #8]
	dab_spi_tx_buffer[9]  = 0x00;								//not used - value as in documentation
 8001408:	4b18      	ldr	r3, [pc, #96]	; (800146c <Si468x_firmware_load_flash+0x124>)
 800140a:	2200      	movs	r2, #0
 800140c:	725a      	strb	r2, [r3, #9]
	dab_spi_tx_buffer[10] = 0x00;								//not used - value as in documentation
 800140e:	4b17      	ldr	r3, [pc, #92]	; (800146c <Si468x_firmware_load_flash+0x124>)
 8001410:	2200      	movs	r2, #0
 8001412:	729a      	strb	r2, [r3, #10]
	dab_spi_tx_buffer[11] = 0x00;								//not used - value as in documentation
 8001414:	4b15      	ldr	r3, [pc, #84]	; (800146c <Si468x_firmware_load_flash+0x124>)
 8001416:	2200      	movs	r2, #0
 8001418:	72da      	strb	r2, [r3, #11]

	status = Si468x_write_command(12, dab_spi_tx_buffer);
 800141a:	4914      	ldr	r1, [pc, #80]	; (800146c <Si468x_firmware_load_flash+0x124>)
 800141c:	200c      	movs	r0, #12
 800141e:	f000 f92d 	bl	800167c <Si468x_write_command>
 8001422:	4603      	mov	r3, r0
 8001424:	461a      	mov	r2, r3
 8001426:	4b14      	ldr	r3, [pc, #80]	; (8001478 <Si468x_firmware_load_flash+0x130>)
 8001428:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 800142a:	2001      	movs	r0, #1
 800142c:	f004 faf2 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(5, dab_spi_rx_buffer);
 8001430:	4912      	ldr	r1, [pc, #72]	; (800147c <Si468x_firmware_load_flash+0x134>)
 8001432:	2005      	movs	r0, #5
 8001434:	f000 f944 	bl	80016c0 <Si468x_read_reply>
 8001438:	4603      	mov	r3, r0
 800143a:	461a      	mov	r2, r3
 800143c:	4b0e      	ldr	r3, [pc, #56]	; (8001478 <Si468x_firmware_load_flash+0x130>)
 800143e:	701a      	strb	r2, [r3, #0]
	if(dab_spi_rx_buffer[0] & 0x40)
 8001440:	4b0e      	ldr	r3, [pc, #56]	; (800147c <Si468x_firmware_load_flash+0x134>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001448:	2b00      	cmp	r3, #0
 800144a:	d004      	beq.n	8001456 <Si468x_firmware_load_flash+0x10e>
	{
		send_debug_msg("Command Error!", CRLF_SEND);
 800144c:	2101      	movs	r1, #1
 800144e:	480c      	ldr	r0, [pc, #48]	; (8001480 <Si468x_firmware_load_flash+0x138>)
 8001450:	f002 f884 	bl	800355c <send_debug_msg>
	}
	else
	{
		send_debug_msg("Image loaded successfully!", CRLF_SEND);
	}
}
 8001454:	e003      	b.n	800145e <Si468x_firmware_load_flash+0x116>
		send_debug_msg("Image loaded successfully!", CRLF_SEND);
 8001456:	2101      	movs	r1, #1
 8001458:	480a      	ldr	r0, [pc, #40]	; (8001484 <Si468x_firmware_load_flash+0x13c>)
 800145a:	f002 f87f 	bl	800355c <send_debug_msg>
}
 800145e:	bf00      	nop
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	0800bd38 	.word	0x0800bd38
 800146c:	20000100 	.word	0x20000100
 8001470:	0800bd74 	.word	0x0800bd74
 8001474:	20001900 	.word	0x20001900
 8001478:	20001940 	.word	0x20001940
 800147c:	20001100 	.word	0x20001100
 8001480:	0800bd88 	.word	0x0800bd88
 8001484:	0800bd98 	.word	0x0800bd98

08001488 <Si468x_boot>:

void Si468x_boot()
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
	send_debug_msg("---------------------Booting Si468x----------------------", CRLF_SEND);
 800148c:	2101      	movs	r1, #1
 800148e:	4816      	ldr	r0, [pc, #88]	; (80014e8 <Si468x_boot+0x60>)
 8001490:	f002 f864 	bl	800355c <send_debug_msg>
	dab_spi_tx_buffer[0]  = SI468X_CMD_BOOT;	//Power up command code
 8001494:	4b15      	ldr	r3, [pc, #84]	; (80014ec <Si468x_boot+0x64>)
 8001496:	2207      	movs	r2, #7
 8001498:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1]  = 0x00;				//Value as in documentation
 800149a:	4b14      	ldr	r3, [pc, #80]	; (80014ec <Si468x_boot+0x64>)
 800149c:	2200      	movs	r2, #0
 800149e:	705a      	strb	r2, [r3, #1]

	status  = Si468x_write_command(2, dab_spi_tx_buffer);
 80014a0:	4912      	ldr	r1, [pc, #72]	; (80014ec <Si468x_boot+0x64>)
 80014a2:	2002      	movs	r0, #2
 80014a4:	f000 f8ea 	bl	800167c <Si468x_write_command>
 80014a8:	4603      	mov	r3, r0
 80014aa:	461a      	mov	r2, r3
 80014ac:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <Si468x_boot+0x68>)
 80014ae:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 80014b0:	2001      	movs	r0, #1
 80014b2:	f004 faaf 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(5, dab_spi_rx_buffer);
 80014b6:	490f      	ldr	r1, [pc, #60]	; (80014f4 <Si468x_boot+0x6c>)
 80014b8:	2005      	movs	r0, #5
 80014ba:	f000 f901 	bl	80016c0 <Si468x_read_reply>
 80014be:	4603      	mov	r3, r0
 80014c0:	461a      	mov	r2, r3
 80014c2:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <Si468x_boot+0x68>)
 80014c4:	701a      	strb	r2, [r3, #0]
	if((dab_spi_rx_buffer[3] & 0xC0) == 0xC0)
 80014c6:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <Si468x_boot+0x6c>)
 80014c8:	78db      	ldrb	r3, [r3, #3]
 80014ca:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80014ce:	2bc0      	cmp	r3, #192	; 0xc0
 80014d0:	d104      	bne.n	80014dc <Si468x_boot+0x54>
	{
		send_debug_msg("Si468x booted successfully!", CRLF_SEND);
 80014d2:	2101      	movs	r1, #1
 80014d4:	4808      	ldr	r0, [pc, #32]	; (80014f8 <Si468x_boot+0x70>)
 80014d6:	f002 f841 	bl	800355c <send_debug_msg>
	}
	else
	{
		send_debug_msg("Si468x boot error!", CRLF_SEND);
	}
}
 80014da:	e003      	b.n	80014e4 <Si468x_boot+0x5c>
		send_debug_msg("Si468x boot error!", CRLF_SEND);
 80014dc:	2101      	movs	r1, #1
 80014de:	4807      	ldr	r0, [pc, #28]	; (80014fc <Si468x_boot+0x74>)
 80014e0:	f002 f83c 	bl	800355c <send_debug_msg>
}
 80014e4:	bf00      	nop
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	0800bdb4 	.word	0x0800bdb4
 80014ec:	20000100 	.word	0x20000100
 80014f0:	20001940 	.word	0x20001940
 80014f4:	20001100 	.word	0x20001100
 80014f8:	0800bdf0 	.word	0x0800bdf0
 80014fc:	0800be0c 	.word	0x0800be0c

08001500 <Si468x_write_single_byte>:

void Si468x_write_single_byte(uint8_t byte_to_write)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &byte_to_write, 1, 100);
 800150a:	1df9      	adds	r1, r7, #7
 800150c:	2364      	movs	r3, #100	; 0x64
 800150e:	2201      	movs	r2, #1
 8001510:	4803      	ldr	r0, [pc, #12]	; (8001520 <Si468x_write_single_byte+0x20>)
 8001512:	f008 fa58 	bl	80099c6 <HAL_SPI_Transmit>
}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	200030b0 	.word	0x200030b0

08001524 <Si468x_read_single_byte>:

uint8_t Si468x_read_single_byte()
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
	uint8_t data_buffer = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Receive(&hspi1, &data_buffer, 1, 100);
 800152e:	1df9      	adds	r1, r7, #7
 8001530:	2364      	movs	r3, #100	; 0x64
 8001532:	2201      	movs	r2, #1
 8001534:	4803      	ldr	r0, [pc, #12]	; (8001544 <Si468x_read_single_byte+0x20>)
 8001536:	f008 fb82 	bl	8009c3e <HAL_SPI_Receive>
	return data_buffer;
 800153a:	79fb      	ldrb	r3, [r7, #7]
}
 800153c:	4618      	mov	r0, r3
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	200030b0 	.word	0x200030b0

08001548 <Si468x_wait_for_CTS>:

RETURN_CODE Si468x_wait_for_CTS(uint16_t timeout)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b084      	sub	sp, #16
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	80fb      	strh	r3, [r7, #6]
	for(uint16_t i = 0; i < timeout; i++)
 8001552:	2300      	movs	r3, #0
 8001554:	81fb      	strh	r3, [r7, #14]
 8001556:	e01f      	b.n	8001598 <Si468x_wait_for_CTS+0x50>
	{
		Si468x_read_reply(1, dab_spi_rx_buffer);
 8001558:	4916      	ldr	r1, [pc, #88]	; (80015b4 <Si468x_wait_for_CTS+0x6c>)
 800155a:	2001      	movs	r0, #1
 800155c:	f000 f8b0 	bl	80016c0 <Si468x_read_reply>
		if(rd_reply.cts)
 8001560:	4b15      	ldr	r3, [pc, #84]	; (80015b8 <Si468x_wait_for_CTS+0x70>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001568:	b2db      	uxtb	r3, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	d00e      	beq.n	800158c <Si468x_wait_for_CTS+0x44>
		{
			if(rd_reply.err_cmd)
 800156e:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <Si468x_wait_for_CTS+0x70>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001576:	b2db      	uxtb	r3, r3
 8001578:	2b00      	cmp	r3, #0
 800157a:	d005      	beq.n	8001588 <Si468x_wait_for_CTS+0x40>
			{
				send_debug_msg("Command Error during waiting for CTS!", CRLF_SEND);
 800157c:	2101      	movs	r1, #1
 800157e:	480f      	ldr	r0, [pc, #60]	; (80015bc <Si468x_wait_for_CTS+0x74>)
 8001580:	f001 ffec 	bl	800355c <send_debug_msg>
				return COMMAND_ERROR;
 8001584:	2320      	movs	r3, #32
 8001586:	e010      	b.n	80015aa <Si468x_wait_for_CTS+0x62>
			}
			return SUCCESS;
 8001588:	2300      	movs	r3, #0
 800158a:	e00e      	b.n	80015aa <Si468x_wait_for_CTS+0x62>
		}
		HAL_Delay(1);
 800158c:	2001      	movs	r0, #1
 800158e:	f004 fa41 	bl	8005a14 <HAL_Delay>
	for(uint16_t i = 0; i < timeout; i++)
 8001592:	89fb      	ldrh	r3, [r7, #14]
 8001594:	3301      	adds	r3, #1
 8001596:	81fb      	strh	r3, [r7, #14]
 8001598:	89fa      	ldrh	r2, [r7, #14]
 800159a:	88fb      	ldrh	r3, [r7, #6]
 800159c:	429a      	cmp	r2, r3
 800159e:	d3db      	bcc.n	8001558 <Si468x_wait_for_CTS+0x10>
	}
	send_debug_msg("Timeout error!", CRLF_SEND);
 80015a0:	2101      	movs	r1, #1
 80015a2:	4807      	ldr	r0, [pc, #28]	; (80015c0 <Si468x_wait_for_CTS+0x78>)
 80015a4:	f001 ffda 	bl	800355c <send_debug_msg>
	return TIMEOUT;
 80015a8:	2308      	movs	r3, #8
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20001100 	.word	0x20001100
 80015b8:	20001a30 	.word	0x20001a30
 80015bc:	0800be20 	.word	0x0800be20
 80015c0:	0800be48 	.word	0x0800be48

080015c4 <Si468x_write_multiple>:

void Si468x_write_multiple(uint16_t len, uint8_t* data_to_write)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	6039      	str	r1, [r7, #0]
 80015ce:	80fb      	strh	r3, [r7, #6]
	uint16_t i = 0;
 80015d0:	2300      	movs	r3, #0
 80015d2:	81fb      	strh	r3, [r7, #14]
	CS_PIN_LOW;
 80015d4:	2200      	movs	r2, #0
 80015d6:	2110      	movs	r1, #16
 80015d8:	480d      	ldr	r0, [pc, #52]	; (8001610 <Si468x_write_multiple+0x4c>)
 80015da:	f005 f81f 	bl	800661c <HAL_GPIO_WritePin>
	while(len--)
 80015de:	e009      	b.n	80015f4 <Si468x_write_multiple+0x30>
	{
		Si468x_write_single_byte(data_to_write[i++]);
 80015e0:	89fb      	ldrh	r3, [r7, #14]
 80015e2:	1c5a      	adds	r2, r3, #1
 80015e4:	81fa      	strh	r2, [r7, #14]
 80015e6:	461a      	mov	r2, r3
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	4413      	add	r3, r2
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff ff86 	bl	8001500 <Si468x_write_single_byte>
	while(len--)
 80015f4:	88fb      	ldrh	r3, [r7, #6]
 80015f6:	1e5a      	subs	r2, r3, #1
 80015f8:	80fa      	strh	r2, [r7, #6]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1f0      	bne.n	80015e0 <Si468x_write_multiple+0x1c>
	}
	CS_PIN_HIGH;
 80015fe:	2201      	movs	r2, #1
 8001600:	2110      	movs	r1, #16
 8001602:	4803      	ldr	r0, [pc, #12]	; (8001610 <Si468x_write_multiple+0x4c>)
 8001604:	f005 f80a 	bl	800661c <HAL_GPIO_WritePin>
}
 8001608:	bf00      	nop
 800160a:	3710      	adds	r7, #16
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40020800 	.word	0x40020800

08001614 <Si468x_read_multiple>:

void Si468x_read_multiple(uint16_t len, uint8_t* read_buffer)
{
 8001614:	b590      	push	{r4, r7, lr}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	6039      	str	r1, [r7, #0]
 800161e:	80fb      	strh	r3, [r7, #6]
	uint16_t i = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	81fb      	strh	r3, [r7, #14]
	CS_PIN_HIGH;
 8001624:	2201      	movs	r2, #1
 8001626:	2110      	movs	r1, #16
 8001628:	4813      	ldr	r0, [pc, #76]	; (8001678 <Si468x_read_multiple+0x64>)
 800162a:	f004 fff7 	bl	800661c <HAL_GPIO_WritePin>
	HAL_Delay(3);
 800162e:	2003      	movs	r0, #3
 8001630:	f004 f9f0 	bl	8005a14 <HAL_Delay>
	CS_PIN_LOW;
 8001634:	2200      	movs	r2, #0
 8001636:	2110      	movs	r1, #16
 8001638:	480f      	ldr	r0, [pc, #60]	; (8001678 <Si468x_read_multiple+0x64>)
 800163a:	f004 ffef 	bl	800661c <HAL_GPIO_WritePin>
	Si468x_write_single_byte(0x00);
 800163e:	2000      	movs	r0, #0
 8001640:	f7ff ff5e 	bl	8001500 <Si468x_write_single_byte>
	while(len--)
 8001644:	e009      	b.n	800165a <Si468x_read_multiple+0x46>
	{
		read_buffer[i++] = Si468x_read_single_byte();
 8001646:	89fb      	ldrh	r3, [r7, #14]
 8001648:	1c5a      	adds	r2, r3, #1
 800164a:	81fa      	strh	r2, [r7, #14]
 800164c:	461a      	mov	r2, r3
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	189c      	adds	r4, r3, r2
 8001652:	f7ff ff67 	bl	8001524 <Si468x_read_single_byte>
 8001656:	4603      	mov	r3, r0
 8001658:	7023      	strb	r3, [r4, #0]
	while(len--)
 800165a:	88fb      	ldrh	r3, [r7, #6]
 800165c:	1e5a      	subs	r2, r3, #1
 800165e:	80fa      	strh	r2, [r7, #6]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d1f0      	bne.n	8001646 <Si468x_read_multiple+0x32>
	}
	CS_PIN_HIGH;
 8001664:	2201      	movs	r2, #1
 8001666:	2110      	movs	r1, #16
 8001668:	4803      	ldr	r0, [pc, #12]	; (8001678 <Si468x_read_multiple+0x64>)
 800166a:	f004 ffd7 	bl	800661c <HAL_GPIO_WritePin>
}
 800166e:	bf00      	nop
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	bd90      	pop	{r4, r7, pc}
 8001676:	bf00      	nop
 8001678:	40020800 	.word	0x40020800

0800167c <Si468x_write_command>:

RETURN_CODE Si468x_write_command(uint16_t length, uint8_t *buffer)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	6039      	str	r1, [r7, #0]
 8001686:	80fb      	strh	r3, [r7, #6]
	RETURN_CODE ret = Si468x_wait_for_CTS(POLL_TIMEOUT_MS);
 8001688:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800168c:	f7ff ff5c 	bl	8001548 <Si468x_wait_for_CTS>
 8001690:	4603      	mov	r3, r0
 8001692:	73fb      	strb	r3, [r7, #15]

	if((ret == SUCCESS) || (ret == COMMAND_ERROR)) //It is possible that there is a pending command error - we need to be able to send another command to clear out this state
 8001694:	7bfb      	ldrb	r3, [r7, #15]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d002      	beq.n	80016a0 <Si468x_write_command+0x24>
 800169a:	7bfb      	ldrb	r3, [r7, #15]
 800169c:	2b20      	cmp	r3, #32
 800169e:	d10a      	bne.n	80016b6 <Si468x_write_command+0x3a>
	{
		Si468x_write_multiple(length, buffer);
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	6839      	ldr	r1, [r7, #0]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f7ff ff8d 	bl	80015c4 <Si468x_write_multiple>

		ret = Si468x_wait_for_CTS(POLL_TIMEOUT_MS);
 80016aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016ae:	f7ff ff4b 	bl	8001548 <Si468x_wait_for_CTS>
 80016b2:	4603      	mov	r3, r0
 80016b4:	73fb      	strb	r3, [r7, #15]
	}
//	send_debug_msg("Command Sent Successfully!", CRLF_SEND);
	return ret;
 80016b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <Si468x_read_reply>:

RETURN_CODE Si468x_read_reply(uint16_t length, uint8_t *buffer)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	6039      	str	r1, [r7, #0]
 80016ca:	80fb      	strh	r3, [r7, #6]
	Si468x_read_multiple(length, buffer);
 80016cc:	88fb      	ldrh	r3, [r7, #6]
 80016ce:	6839      	ldr	r1, [r7, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff ff9f 	bl	8001614 <Si468x_read_multiple>
 80016d6:	4b04      	ldr	r3, [pc, #16]	; (80016e8 <Si468x_read_reply+0x28>)
 80016d8:	681b      	ldr	r3, [r3, #0]
	//fill rd_reply struct with received data to get values of flags, both commands are working
//	rd_reply = *((rd_reply_t*)dab_spi_rx_buffer);
	memcpy((uint8_t*)&rd_reply, (uint8_t*)dab_spi_rx_buffer, sizeof(rd_reply_t));
 80016da:	4a04      	ldr	r2, [pc, #16]	; (80016ec <Si468x_read_reply+0x2c>)
 80016dc:	6013      	str	r3, [r2, #0]
	return SUCCESS;
 80016de:	2300      	movs	r3, #0
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20001100 	.word	0x20001100
 80016ec:	20001a30 	.word	0x20001a30

080016f0 <Si468x_get_sys_state>:
{
	return dab_spi_rx_buffer[buffer_pos];
}

void Si468x_get_sys_state()
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
	send_debug_msg("---------------Getting Si468x system state---------------", CRLF_SEND);
 80016f4:	2101      	movs	r1, #1
 80016f6:	4833      	ldr	r0, [pc, #204]	; (80017c4 <Si468x_get_sys_state+0xd4>)
 80016f8:	f001 ff30 	bl	800355c <send_debug_msg>
	dab_spi_tx_buffer[0]  = SI468X_CMD_GET_SYS_STATE;	//Get Sys State Command Code
 80016fc:	4b32      	ldr	r3, [pc, #200]	; (80017c8 <Si468x_get_sys_state+0xd8>)
 80016fe:	2209      	movs	r2, #9
 8001700:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1]  = 0x00;						//Value as in documentation
 8001702:	4b31      	ldr	r3, [pc, #196]	; (80017c8 <Si468x_get_sys_state+0xd8>)
 8001704:	2200      	movs	r2, #0
 8001706:	705a      	strb	r2, [r3, #1]

	status = Si468x_write_command(2, dab_spi_tx_buffer);
 8001708:	492f      	ldr	r1, [pc, #188]	; (80017c8 <Si468x_get_sys_state+0xd8>)
 800170a:	2002      	movs	r0, #2
 800170c:	f7ff ffb6 	bl	800167c <Si468x_write_command>
 8001710:	4603      	mov	r3, r0
 8001712:	461a      	mov	r2, r3
 8001714:	4b2d      	ldr	r3, [pc, #180]	; (80017cc <Si468x_get_sys_state+0xdc>)
 8001716:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8001718:	2001      	movs	r0, #1
 800171a:	f004 f97b 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(5, dab_spi_rx_buffer);
 800171e:	492c      	ldr	r1, [pc, #176]	; (80017d0 <Si468x_get_sys_state+0xe0>)
 8001720:	2005      	movs	r0, #5
 8001722:	f7ff ffcd 	bl	80016c0 <Si468x_read_reply>
 8001726:	4603      	mov	r3, r0
 8001728:	461a      	mov	r2, r3
 800172a:	4b28      	ldr	r3, [pc, #160]	; (80017cc <Si468x_get_sys_state+0xdc>)
 800172c:	701a      	strb	r2, [r3, #0]
	send_debug_msg("Status: ", CRLF_NO_SEND);
 800172e:	2100      	movs	r1, #0
 8001730:	4828      	ldr	r0, [pc, #160]	; (80017d4 <Si468x_get_sys_state+0xe4>)
 8001732:	f001 ff13 	bl	800355c <send_debug_msg>
	switch(dab_spi_rx_buffer[4])
 8001736:	4b26      	ldr	r3, [pc, #152]	; (80017d0 <Si468x_get_sys_state+0xe0>)
 8001738:	791b      	ldrb	r3, [r3, #4]
 800173a:	2b07      	cmp	r3, #7
 800173c:	d83a      	bhi.n	80017b4 <Si468x_get_sys_state+0xc4>
 800173e:	a201      	add	r2, pc, #4	; (adr r2, 8001744 <Si468x_get_sys_state+0x54>)
 8001740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001744:	08001765 	.word	0x08001765
 8001748:	0800176f 	.word	0x0800176f
 800174c:	08001779 	.word	0x08001779
 8001750:	08001783 	.word	0x08001783
 8001754:	0800178d 	.word	0x0800178d
 8001758:	08001797 	.word	0x08001797
 800175c:	080017a1 	.word	0x080017a1
 8001760:	080017ab 	.word	0x080017ab
	{
		case 0:
			send_debug_msg("Bootloader is active.", CRLF_SEND);
 8001764:	2101      	movs	r1, #1
 8001766:	481c      	ldr	r0, [pc, #112]	; (80017d8 <Si468x_get_sys_state+0xe8>)
 8001768:	f001 fef8 	bl	800355c <send_debug_msg>
			break;
 800176c:	e027      	b.n	80017be <Si468x_get_sys_state+0xce>

		case 1:
			send_debug_msg("FM / FMHD is active.", CRLF_SEND);
 800176e:	2101      	movs	r1, #1
 8001770:	481a      	ldr	r0, [pc, #104]	; (80017dc <Si468x_get_sys_state+0xec>)
 8001772:	f001 fef3 	bl	800355c <send_debug_msg>
			break;
 8001776:	e022      	b.n	80017be <Si468x_get_sys_state+0xce>

		case 2:
			send_debug_msg("DAB / DAB+ is active.", CRLF_SEND);
 8001778:	2101      	movs	r1, #1
 800177a:	4819      	ldr	r0, [pc, #100]	; (80017e0 <Si468x_get_sys_state+0xf0>)
 800177c:	f001 feee 	bl	800355c <send_debug_msg>
			break;
 8001780:	e01d      	b.n	80017be <Si468x_get_sys_state+0xce>

		case 3:
			send_debug_msg("TDMB or data only DAB image is active.", CRLF_SEND);
 8001782:	2101      	movs	r1, #1
 8001784:	4817      	ldr	r0, [pc, #92]	; (80017e4 <Si468x_get_sys_state+0xf4>)
 8001786:	f001 fee9 	bl	800355c <send_debug_msg>
			break;
 800178a:	e018      	b.n	80017be <Si468x_get_sys_state+0xce>

		case 4:
			send_debug_msg("FM / FMHD Demod is active.", CRLF_SEND);
 800178c:	2101      	movs	r1, #1
 800178e:	4816      	ldr	r0, [pc, #88]	; (80017e8 <Si468x_get_sys_state+0xf8>)
 8001790:	f001 fee4 	bl	800355c <send_debug_msg>
			break;
 8001794:	e013      	b.n	80017be <Si468x_get_sys_state+0xce>

		case 5:
			send_debug_msg("AM / AMHD is active.", CRLF_SEND);
 8001796:	2101      	movs	r1, #1
 8001798:	4814      	ldr	r0, [pc, #80]	; (80017ec <Si468x_get_sys_state+0xfc>)
 800179a:	f001 fedf 	bl	800355c <send_debug_msg>
			break;
 800179e:	e00e      	b.n	80017be <Si468x_get_sys_state+0xce>

		case 6:
			send_debug_msg("AM / AMHD Demod is active.", CRLF_SEND);
 80017a0:	2101      	movs	r1, #1
 80017a2:	4813      	ldr	r0, [pc, #76]	; (80017f0 <Si468x_get_sys_state+0x100>)
 80017a4:	f001 feda 	bl	800355c <send_debug_msg>
			break;
 80017a8:	e009      	b.n	80017be <Si468x_get_sys_state+0xce>

		case 7:
			send_debug_msg("DAB Demod is active.", CRLF_SEND);
 80017aa:	2101      	movs	r1, #1
 80017ac:	4811      	ldr	r0, [pc, #68]	; (80017f4 <Si468x_get_sys_state+0x104>)
 80017ae:	f001 fed5 	bl	800355c <send_debug_msg>
			break;
 80017b2:	e004      	b.n	80017be <Si468x_get_sys_state+0xce>

		default:
			send_debug_msg("Unrecognized state.", CRLF_SEND);
 80017b4:	2101      	movs	r1, #1
 80017b6:	4810      	ldr	r0, [pc, #64]	; (80017f8 <Si468x_get_sys_state+0x108>)
 80017b8:	f001 fed0 	bl	800355c <send_debug_msg>
			break;
 80017bc:	bf00      	nop
	}
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	0800be58 	.word	0x0800be58
 80017c8:	20000100 	.word	0x20000100
 80017cc:	20001940 	.word	0x20001940
 80017d0:	20001100 	.word	0x20001100
 80017d4:	0800be94 	.word	0x0800be94
 80017d8:	0800bea0 	.word	0x0800bea0
 80017dc:	0800beb8 	.word	0x0800beb8
 80017e0:	0800bed0 	.word	0x0800bed0
 80017e4:	0800bee8 	.word	0x0800bee8
 80017e8:	0800bf10 	.word	0x0800bf10
 80017ec:	0800bf2c 	.word	0x0800bf2c
 80017f0:	0800bf44 	.word	0x0800bf44
 80017f4:	0800bf60 	.word	0x0800bf60
 80017f8:	0800bf78 	.word	0x0800bf78

080017fc <Si468x_get_part_info>:

void Si468x_get_part_info()
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
	send_debug_msg("--------------Getting part info about Si468x-------------", CRLF_SEND);
 8001802:	2101      	movs	r1, #1
 8001804:	482d      	ldr	r0, [pc, #180]	; (80018bc <Si468x_get_part_info+0xc0>)
 8001806:	f001 fea9 	bl	800355c <send_debug_msg>
	dab_spi_tx_buffer[0]  = SI468X_CMD_GET_PART_INFO;	//Get Part Info Command Code
 800180a:	4b2d      	ldr	r3, [pc, #180]	; (80018c0 <Si468x_get_part_info+0xc4>)
 800180c:	2208      	movs	r2, #8
 800180e:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1]  = 0x00;						//Value as in documentation
 8001810:	4b2b      	ldr	r3, [pc, #172]	; (80018c0 <Si468x_get_part_info+0xc4>)
 8001812:	2200      	movs	r2, #0
 8001814:	705a      	strb	r2, [r3, #1]

	status = Si468x_write_command(2, dab_spi_tx_buffer);
 8001816:	492a      	ldr	r1, [pc, #168]	; (80018c0 <Si468x_get_part_info+0xc4>)
 8001818:	2002      	movs	r0, #2
 800181a:	f7ff ff2f 	bl	800167c <Si468x_write_command>
 800181e:	4603      	mov	r3, r0
 8001820:	461a      	mov	r2, r3
 8001822:	4b28      	ldr	r3, [pc, #160]	; (80018c4 <Si468x_get_part_info+0xc8>)
 8001824:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8001826:	2001      	movs	r0, #1
 8001828:	f004 f8f4 	bl	8005a14 <HAL_Delay>
	Si468x_write_single_byte(0x00);
 800182c:	2000      	movs	r0, #0
 800182e:	f7ff fe67 	bl	8001500 <Si468x_write_single_byte>
	status = Si468x_read_reply(10, dab_spi_rx_buffer);
 8001832:	4925      	ldr	r1, [pc, #148]	; (80018c8 <Si468x_get_part_info+0xcc>)
 8001834:	200a      	movs	r0, #10
 8001836:	f7ff ff43 	bl	80016c0 <Si468x_read_reply>
 800183a:	4603      	mov	r3, r0
 800183c:	461a      	mov	r2, r3
 800183e:	4b21      	ldr	r3, [pc, #132]	; (80018c4 <Si468x_get_part_info+0xc8>)
 8001840:	701a      	strb	r2, [r3, #0]
	send_debug_msg("Chip revision: ", CRLF_NO_SEND);
 8001842:	2100      	movs	r1, #0
 8001844:	4821      	ldr	r0, [pc, #132]	; (80018cc <Si468x_get_part_info+0xd0>)
 8001846:	f001 fe89 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(dab_spi_rx_buffer[4], itoa_buffer, 10), CRLF_SEND);
 800184a:	4b1f      	ldr	r3, [pc, #124]	; (80018c8 <Si468x_get_part_info+0xcc>)
 800184c:	791b      	ldrb	r3, [r3, #4]
 800184e:	220a      	movs	r2, #10
 8001850:	491f      	ldr	r1, [pc, #124]	; (80018d0 <Si468x_get_part_info+0xd4>)
 8001852:	4618      	mov	r0, r3
 8001854:	f00a f8d4 	bl	800ba00 <itoa>
 8001858:	4603      	mov	r3, r0
 800185a:	2101      	movs	r1, #1
 800185c:	4618      	mov	r0, r3
 800185e:	f001 fe7d 	bl	800355c <send_debug_msg>
	send_debug_msg("ROM ID: ", CRLF_NO_SEND);
 8001862:	2100      	movs	r1, #0
 8001864:	481b      	ldr	r0, [pc, #108]	; (80018d4 <Si468x_get_part_info+0xd8>)
 8001866:	f001 fe79 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(dab_spi_rx_buffer[5], itoa_buffer, 10), CRLF_SEND);
 800186a:	4b17      	ldr	r3, [pc, #92]	; (80018c8 <Si468x_get_part_info+0xcc>)
 800186c:	795b      	ldrb	r3, [r3, #5]
 800186e:	220a      	movs	r2, #10
 8001870:	4917      	ldr	r1, [pc, #92]	; (80018d0 <Si468x_get_part_info+0xd4>)
 8001872:	4618      	mov	r0, r3
 8001874:	f00a f8c4 	bl	800ba00 <itoa>
 8001878:	4603      	mov	r3, r0
 800187a:	2101      	movs	r1, #1
 800187c:	4618      	mov	r0, r3
 800187e:	f001 fe6d 	bl	800355c <send_debug_msg>
	send_debug_msg("Part Number: ", CRLF_NO_SEND);
 8001882:	2100      	movs	r1, #0
 8001884:	4814      	ldr	r0, [pc, #80]	; (80018d8 <Si468x_get_part_info+0xdc>)
 8001886:	f001 fe69 	bl	800355c <send_debug_msg>
	uint16_t part_number = (dab_spi_rx_buffer[9] << 8) + dab_spi_rx_buffer[8];
 800188a:	4b0f      	ldr	r3, [pc, #60]	; (80018c8 <Si468x_get_part_info+0xcc>)
 800188c:	7a5b      	ldrb	r3, [r3, #9]
 800188e:	b29b      	uxth	r3, r3
 8001890:	021b      	lsls	r3, r3, #8
 8001892:	b29a      	uxth	r2, r3
 8001894:	4b0c      	ldr	r3, [pc, #48]	; (80018c8 <Si468x_get_part_info+0xcc>)
 8001896:	7a1b      	ldrb	r3, [r3, #8]
 8001898:	b29b      	uxth	r3, r3
 800189a:	4413      	add	r3, r2
 800189c:	80fb      	strh	r3, [r7, #6]
	send_debug_msg(itoa(part_number, itoa_buffer, 10), CRLF_SEND);
 800189e:	88fb      	ldrh	r3, [r7, #6]
 80018a0:	220a      	movs	r2, #10
 80018a2:	490b      	ldr	r1, [pc, #44]	; (80018d0 <Si468x_get_part_info+0xd4>)
 80018a4:	4618      	mov	r0, r3
 80018a6:	f00a f8ab 	bl	800ba00 <itoa>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2101      	movs	r1, #1
 80018ae:	4618      	mov	r0, r3
 80018b0:	f001 fe54 	bl	800355c <send_debug_msg>
}
 80018b4:	bf00      	nop
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	0800bf8c 	.word	0x0800bf8c
 80018c0:	20000100 	.word	0x20000100
 80018c4:	20001940 	.word	0x20001940
 80018c8:	20001100 	.word	0x20001100
 80018cc:	0800bfc8 	.word	0x0800bfc8
 80018d0:	20001900 	.word	0x20001900
 80018d4:	0800bfd8 	.word	0x0800bfd8
 80018d8:	0800bfe4 	.word	0x0800bfe4

080018dc <Si468x_set_property>:

void Si468x_set_property(uint16_t property_id, uint16_t property_value)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	460a      	mov	r2, r1
 80018e6:	80fb      	strh	r3, [r7, #6]
 80018e8:	4613      	mov	r3, r2
 80018ea:	80bb      	strh	r3, [r7, #4]
	send_debug_msg("-----------------Setting Si468x property value-----------------", CRLF_SEND);
 80018ec:	2101      	movs	r1, #1
 80018ee:	4832      	ldr	r0, [pc, #200]	; (80019b8 <Si468x_set_property+0xdc>)
 80018f0:	f001 fe34 	bl	800355c <send_debug_msg>
	send_debug_msg("Property ID: ", CRLF_NO_SEND);
 80018f4:	2100      	movs	r1, #0
 80018f6:	4831      	ldr	r0, [pc, #196]	; (80019bc <Si468x_set_property+0xe0>)
 80018f8:	f001 fe30 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(property_id, itoa_buffer, 16), CRLF_SEND);
 80018fc:	88fb      	ldrh	r3, [r7, #6]
 80018fe:	2210      	movs	r2, #16
 8001900:	492f      	ldr	r1, [pc, #188]	; (80019c0 <Si468x_set_property+0xe4>)
 8001902:	4618      	mov	r0, r3
 8001904:	f00a f87c 	bl	800ba00 <itoa>
 8001908:	4603      	mov	r3, r0
 800190a:	2101      	movs	r1, #1
 800190c:	4618      	mov	r0, r3
 800190e:	f001 fe25 	bl	800355c <send_debug_msg>
	send_debug_msg("Property Value to write: ", CRLF_NO_SEND);
 8001912:	2100      	movs	r1, #0
 8001914:	482b      	ldr	r0, [pc, #172]	; (80019c4 <Si468x_set_property+0xe8>)
 8001916:	f001 fe21 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(property_value, itoa_buffer, 16), CRLF_SEND);
 800191a:	88bb      	ldrh	r3, [r7, #4]
 800191c:	2210      	movs	r2, #16
 800191e:	4928      	ldr	r1, [pc, #160]	; (80019c0 <Si468x_set_property+0xe4>)
 8001920:	4618      	mov	r0, r3
 8001922:	f00a f86d 	bl	800ba00 <itoa>
 8001926:	4603      	mov	r3, r0
 8001928:	2101      	movs	r1, #1
 800192a:	4618      	mov	r0, r3
 800192c:	f001 fe16 	bl	800355c <send_debug_msg>
	dab_spi_tx_buffer[0] = SI468X_CMD_SET_PROPERTY;
 8001930:	4b25      	ldr	r3, [pc, #148]	; (80019c8 <Si468x_set_property+0xec>)
 8001932:	2213      	movs	r2, #19
 8001934:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1] = 0x00;
 8001936:	4b24      	ldr	r3, [pc, #144]	; (80019c8 <Si468x_set_property+0xec>)
 8001938:	2200      	movs	r2, #0
 800193a:	705a      	strb	r2, [r3, #1]
	dab_spi_tx_buffer[2] = property_id & 0xFF;
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	b2da      	uxtb	r2, r3
 8001940:	4b21      	ldr	r3, [pc, #132]	; (80019c8 <Si468x_set_property+0xec>)
 8001942:	709a      	strb	r2, [r3, #2]
	dab_spi_tx_buffer[3] = property_id >> 8;
 8001944:	88fb      	ldrh	r3, [r7, #6]
 8001946:	0a1b      	lsrs	r3, r3, #8
 8001948:	b29b      	uxth	r3, r3
 800194a:	b2da      	uxtb	r2, r3
 800194c:	4b1e      	ldr	r3, [pc, #120]	; (80019c8 <Si468x_set_property+0xec>)
 800194e:	70da      	strb	r2, [r3, #3]
	dab_spi_tx_buffer[4] = property_value & 0xFF;
 8001950:	88bb      	ldrh	r3, [r7, #4]
 8001952:	b2da      	uxtb	r2, r3
 8001954:	4b1c      	ldr	r3, [pc, #112]	; (80019c8 <Si468x_set_property+0xec>)
 8001956:	711a      	strb	r2, [r3, #4]
	dab_spi_tx_buffer[5] = property_value >> 8;
 8001958:	88bb      	ldrh	r3, [r7, #4]
 800195a:	0a1b      	lsrs	r3, r3, #8
 800195c:	b29b      	uxth	r3, r3
 800195e:	b2da      	uxtb	r2, r3
 8001960:	4b19      	ldr	r3, [pc, #100]	; (80019c8 <Si468x_set_property+0xec>)
 8001962:	715a      	strb	r2, [r3, #5]

	status = Si468x_write_command(6, dab_spi_tx_buffer);
 8001964:	4918      	ldr	r1, [pc, #96]	; (80019c8 <Si468x_set_property+0xec>)
 8001966:	2006      	movs	r0, #6
 8001968:	f7ff fe88 	bl	800167c <Si468x_write_command>
 800196c:	4603      	mov	r3, r0
 800196e:	461a      	mov	r2, r3
 8001970:	4b16      	ldr	r3, [pc, #88]	; (80019cc <Si468x_set_property+0xf0>)
 8001972:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8001974:	2001      	movs	r0, #1
 8001976:	f004 f84d 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(5, dab_spi_rx_buffer);
 800197a:	4915      	ldr	r1, [pc, #84]	; (80019d0 <Si468x_set_property+0xf4>)
 800197c:	2005      	movs	r0, #5
 800197e:	f7ff fe9f 	bl	80016c0 <Si468x_read_reply>
 8001982:	4603      	mov	r3, r0
 8001984:	461a      	mov	r2, r3
 8001986:	4b11      	ldr	r3, [pc, #68]	; (80019cc <Si468x_set_property+0xf0>)
 8001988:	701a      	strb	r2, [r3, #0]
	uint16_t value_temp = Si468x_get_property(property_id);
 800198a:	88fb      	ldrh	r3, [r7, #6]
 800198c:	4618      	mov	r0, r3
 800198e:	f000 f825 	bl	80019dc <Si468x_get_property>
 8001992:	4603      	mov	r3, r0
 8001994:	81fb      	strh	r3, [r7, #14]
	if(value_temp == property_value)
 8001996:	89fa      	ldrh	r2, [r7, #14]
 8001998:	88bb      	ldrh	r3, [r7, #4]
 800199a:	429a      	cmp	r2, r3
 800199c:	d104      	bne.n	80019a8 <Si468x_set_property+0xcc>
	{
		send_debug_msg("Property Set Successfully!", CRLF_SEND);
 800199e:	2101      	movs	r1, #1
 80019a0:	480c      	ldr	r0, [pc, #48]	; (80019d4 <Si468x_set_property+0xf8>)
 80019a2:	f001 fddb 	bl	800355c <send_debug_msg>
	}
	else
	{
		send_debug_msg("Property Setting Error!", CRLF_SEND);
	}
}
 80019a6:	e003      	b.n	80019b0 <Si468x_set_property+0xd4>
		send_debug_msg("Property Setting Error!", CRLF_SEND);
 80019a8:	2101      	movs	r1, #1
 80019aa:	480b      	ldr	r0, [pc, #44]	; (80019d8 <Si468x_set_property+0xfc>)
 80019ac:	f001 fdd6 	bl	800355c <send_debug_msg>
}
 80019b0:	bf00      	nop
 80019b2:	3710      	adds	r7, #16
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	0800bff4 	.word	0x0800bff4
 80019bc:	0800c034 	.word	0x0800c034
 80019c0:	20001900 	.word	0x20001900
 80019c4:	0800c044 	.word	0x0800c044
 80019c8:	20000100 	.word	0x20000100
 80019cc:	20001940 	.word	0x20001940
 80019d0:	20001100 	.word	0x20001100
 80019d4:	0800c060 	.word	0x0800c060
 80019d8:	0800c07c 	.word	0x0800c07c

080019dc <Si468x_get_property>:

uint16_t Si468x_get_property(uint16_t property_id)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	80fb      	strh	r3, [r7, #6]
	send_debug_msg("--------------Getting Si468x property value--------------", CRLF_SEND);
 80019e6:	2101      	movs	r1, #1
 80019e8:	482b      	ldr	r0, [pc, #172]	; (8001a98 <Si468x_get_property+0xbc>)
 80019ea:	f001 fdb7 	bl	800355c <send_debug_msg>
	send_debug_msg("Property ID: ", CRLF_NO_SEND);
 80019ee:	2100      	movs	r1, #0
 80019f0:	482a      	ldr	r0, [pc, #168]	; (8001a9c <Si468x_get_property+0xc0>)
 80019f2:	f001 fdb3 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(property_id, itoa_buffer, 16), CRLF_SEND);
 80019f6:	88fb      	ldrh	r3, [r7, #6]
 80019f8:	2210      	movs	r2, #16
 80019fa:	4929      	ldr	r1, [pc, #164]	; (8001aa0 <Si468x_get_property+0xc4>)
 80019fc:	4618      	mov	r0, r3
 80019fe:	f009 ffff 	bl	800ba00 <itoa>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2101      	movs	r1, #1
 8001a06:	4618      	mov	r0, r3
 8001a08:	f001 fda8 	bl	800355c <send_debug_msg>
	dab_spi_tx_buffer[0] = SI468X_CMD_GET_PROPERTY;
 8001a0c:	4b25      	ldr	r3, [pc, #148]	; (8001aa4 <Si468x_get_property+0xc8>)
 8001a0e:	2214      	movs	r2, #20
 8001a10:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1] = 0x01;
 8001a12:	4b24      	ldr	r3, [pc, #144]	; (8001aa4 <Si468x_get_property+0xc8>)
 8001a14:	2201      	movs	r2, #1
 8001a16:	705a      	strb	r2, [r3, #1]
	dab_spi_tx_buffer[2] = property_id & 0xFF;
 8001a18:	88fb      	ldrh	r3, [r7, #6]
 8001a1a:	b2da      	uxtb	r2, r3
 8001a1c:	4b21      	ldr	r3, [pc, #132]	; (8001aa4 <Si468x_get_property+0xc8>)
 8001a1e:	709a      	strb	r2, [r3, #2]
	dab_spi_tx_buffer[3] = property_id >> 8;
 8001a20:	88fb      	ldrh	r3, [r7, #6]
 8001a22:	0a1b      	lsrs	r3, r3, #8
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	b2da      	uxtb	r2, r3
 8001a28:	4b1e      	ldr	r3, [pc, #120]	; (8001aa4 <Si468x_get_property+0xc8>)
 8001a2a:	70da      	strb	r2, [r3, #3]

	status = Si468x_write_command(4, dab_spi_tx_buffer);
 8001a2c:	491d      	ldr	r1, [pc, #116]	; (8001aa4 <Si468x_get_property+0xc8>)
 8001a2e:	2004      	movs	r0, #4
 8001a30:	f7ff fe24 	bl	800167c <Si468x_write_command>
 8001a34:	4603      	mov	r3, r0
 8001a36:	461a      	mov	r2, r3
 8001a38:	4b1b      	ldr	r3, [pc, #108]	; (8001aa8 <Si468x_get_property+0xcc>)
 8001a3a:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8001a3c:	2001      	movs	r0, #1
 8001a3e:	f003 ffe9 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(6, dab_spi_rx_buffer);
 8001a42:	491a      	ldr	r1, [pc, #104]	; (8001aac <Si468x_get_property+0xd0>)
 8001a44:	2006      	movs	r0, #6
 8001a46:	f7ff fe3b 	bl	80016c0 <Si468x_read_reply>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4b16      	ldr	r3, [pc, #88]	; (8001aa8 <Si468x_get_property+0xcc>)
 8001a50:	701a      	strb	r2, [r3, #0]

	send_debug_msg("Property value: ", CRLF_NO_SEND);
 8001a52:	2100      	movs	r1, #0
 8001a54:	4816      	ldr	r0, [pc, #88]	; (8001ab0 <Si468x_get_property+0xd4>)
 8001a56:	f001 fd81 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa((dab_spi_rx_buffer[5] << 8) + dab_spi_rx_buffer[4], itoa_buffer, 16), CRLF_SEND);
 8001a5a:	4b14      	ldr	r3, [pc, #80]	; (8001aac <Si468x_get_property+0xd0>)
 8001a5c:	795b      	ldrb	r3, [r3, #5]
 8001a5e:	021b      	lsls	r3, r3, #8
 8001a60:	4a12      	ldr	r2, [pc, #72]	; (8001aac <Si468x_get_property+0xd0>)
 8001a62:	7912      	ldrb	r2, [r2, #4]
 8001a64:	4413      	add	r3, r2
 8001a66:	2210      	movs	r2, #16
 8001a68:	490d      	ldr	r1, [pc, #52]	; (8001aa0 <Si468x_get_property+0xc4>)
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f009 ffc8 	bl	800ba00 <itoa>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2101      	movs	r1, #1
 8001a74:	4618      	mov	r0, r3
 8001a76:	f001 fd71 	bl	800355c <send_debug_msg>

	return (dab_spi_rx_buffer[5] << 8) + dab_spi_rx_buffer[4];
 8001a7a:	4b0c      	ldr	r3, [pc, #48]	; (8001aac <Si468x_get_property+0xd0>)
 8001a7c:	795b      	ldrb	r3, [r3, #5]
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	021b      	lsls	r3, r3, #8
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	4b09      	ldr	r3, [pc, #36]	; (8001aac <Si468x_get_property+0xd0>)
 8001a86:	791b      	ldrb	r3, [r3, #4]
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	4413      	add	r3, r2
 8001a8c:	b29b      	uxth	r3, r3
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	0800c094 	.word	0x0800c094
 8001a9c:	0800c034 	.word	0x0800c034
 8001aa0:	20001900 	.word	0x20001900
 8001aa4:	20000100 	.word	0x20000100
 8001aa8:	20001940 	.word	0x20001940
 8001aac:	20001100 	.word	0x20001100
 8001ab0:	0800c0d0 	.word	0x0800c0d0

08001ab4 <Si468x_dab_tune_freq>:
		}
	}
}

void Si468x_dab_tune_freq(uint8_t channel, uint16_t antcap)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	460a      	mov	r2, r1
 8001abe:	71fb      	strb	r3, [r7, #7]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	80bb      	strh	r3, [r7, #4]
	send_debug_msg("-------------DAB Tune to selected frequency--------------", CRLF_SEND);
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	4849      	ldr	r0, [pc, #292]	; (8001bec <Si468x_dab_tune_freq+0x138>)
 8001ac8:	f001 fd48 	bl	800355c <send_debug_msg>
	send_debug_msg("Frequency: ", CRLF_NO_SEND);
 8001acc:	2100      	movs	r1, #0
 8001ace:	4848      	ldr	r0, [pc, #288]	; (8001bf0 <Si468x_dab_tune_freq+0x13c>)
 8001ad0:	f001 fd44 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(freq_table[channel], itoa_buffer, 10), CRLF_NO_SEND);
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	4a47      	ldr	r2, [pc, #284]	; (8001bf4 <Si468x_dab_tune_freq+0x140>)
 8001ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001adc:	220a      	movs	r2, #10
 8001ade:	4946      	ldr	r1, [pc, #280]	; (8001bf8 <Si468x_dab_tune_freq+0x144>)
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f009 ff8d 	bl	800ba00 <itoa>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2100      	movs	r1, #0
 8001aea:	4618      	mov	r0, r3
 8001aec:	f001 fd36 	bl	800355c <send_debug_msg>
	send_debug_msg(" kHz", CRLF_SEND);
 8001af0:	2101      	movs	r1, #1
 8001af2:	4842      	ldr	r0, [pc, #264]	; (8001bfc <Si468x_dab_tune_freq+0x148>)
 8001af4:	f001 fd32 	bl	800355c <send_debug_msg>

	dab_spi_tx_buffer[0] = SI468X_CMD_DAB_TUNE_FREQ; 	//dab tune freq command code
 8001af8:	4b41      	ldr	r3, [pc, #260]	; (8001c00 <Si468x_dab_tune_freq+0x14c>)
 8001afa:	22b0      	movs	r2, #176	; 0xb0
 8001afc:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1] = 0x00;						//padding - as in documentation
 8001afe:	4b40      	ldr	r3, [pc, #256]	; (8001c00 <Si468x_dab_tune_freq+0x14c>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	705a      	strb	r2, [r3, #1]
	dab_spi_tx_buffer[2] = channel;						//channel ID from table
 8001b04:	4a3e      	ldr	r2, [pc, #248]	; (8001c00 <Si468x_dab_tune_freq+0x14c>)
 8001b06:	79fb      	ldrb	r3, [r7, #7]
 8001b08:	7093      	strb	r3, [r2, #2]
	dab_spi_tx_buffer[3] = 0x00;						//padding - as in documentation
 8001b0a:	4b3d      	ldr	r3, [pc, #244]	; (8001c00 <Si468x_dab_tune_freq+0x14c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	70da      	strb	r2, [r3, #3]
	dab_spi_tx_buffer[4] = antcap & 0xFF;				//antcap [7:0]
 8001b10:	88bb      	ldrh	r3, [r7, #4]
 8001b12:	b2da      	uxtb	r2, r3
 8001b14:	4b3a      	ldr	r3, [pc, #232]	; (8001c00 <Si468x_dab_tune_freq+0x14c>)
 8001b16:	711a      	strb	r2, [r3, #4]
	dab_spi_tx_buffer[5] = antcap >> 8;					//antcap [15:8]
 8001b18:	88bb      	ldrh	r3, [r7, #4]
 8001b1a:	0a1b      	lsrs	r3, r3, #8
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	b2da      	uxtb	r2, r3
 8001b20:	4b37      	ldr	r3, [pc, #220]	; (8001c00 <Si468x_dab_tune_freq+0x14c>)
 8001b22:	715a      	strb	r2, [r3, #5]

	status = Si468x_write_command(6, dab_spi_tx_buffer);
 8001b24:	4936      	ldr	r1, [pc, #216]	; (8001c00 <Si468x_dab_tune_freq+0x14c>)
 8001b26:	2006      	movs	r0, #6
 8001b28:	f7ff fda8 	bl	800167c <Si468x_write_command>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	461a      	mov	r2, r3
 8001b30:	4b34      	ldr	r3, [pc, #208]	; (8001c04 <Si468x_dab_tune_freq+0x150>)
 8001b32:	701a      	strb	r2, [r3, #0]
	status = Si468x_read_reply(1, dab_spi_rx_buffer);
 8001b34:	4934      	ldr	r1, [pc, #208]	; (8001c08 <Si468x_dab_tune_freq+0x154>)
 8001b36:	2001      	movs	r0, #1
 8001b38:	f7ff fdc2 	bl	80016c0 <Si468x_read_reply>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	461a      	mov	r2, r3
 8001b40:	4b30      	ldr	r3, [pc, #192]	; (8001c04 <Si468x_dab_tune_freq+0x150>)
 8001b42:	701a      	strb	r2, [r3, #0]
	if(rd_reply.err_cmd)
 8001b44:	4b31      	ldr	r3, [pc, #196]	; (8001c0c <Si468x_dab_tune_freq+0x158>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d003      	beq.n	8001b5a <Si468x_dab_tune_freq+0xa6>
	{
		send_debug_msg("Command Error!", CRLF_SEND);
 8001b52:	2101      	movs	r1, #1
 8001b54:	482e      	ldr	r0, [pc, #184]	; (8001c10 <Si468x_dab_tune_freq+0x15c>)
 8001b56:	f001 fd01 	bl	800355c <send_debug_msg>
	}

	for(uint16_t i = 0; i < TUNE_TIMEOUT_MS; i++)
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	81fb      	strh	r3, [r7, #14]
 8001b5e:	e03a      	b.n	8001bd6 <Si468x_dab_tune_freq+0x122>
	{
		status = Si468x_read_reply(1, dab_spi_rx_buffer);
 8001b60:	4929      	ldr	r1, [pc, #164]	; (8001c08 <Si468x_dab_tune_freq+0x154>)
 8001b62:	2001      	movs	r0, #1
 8001b64:	f7ff fdac 	bl	80016c0 <Si468x_read_reply>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	4b25      	ldr	r3, [pc, #148]	; (8001c04 <Si468x_dab_tune_freq+0x150>)
 8001b6e:	701a      	strb	r2, [r3, #0]

		if(rd_reply.stc_int)
 8001b70:	4b26      	ldr	r3, [pc, #152]	; (8001c0c <Si468x_dab_tune_freq+0x158>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d01c      	beq.n	8001bb8 <Si468x_dab_tune_freq+0x104>
		{
			send_debug_msg("Tuned successfully. Time: ", CRLF_NO_SEND);
 8001b7e:	2100      	movs	r1, #0
 8001b80:	4824      	ldr	r0, [pc, #144]	; (8001c14 <Si468x_dab_tune_freq+0x160>)
 8001b82:	f001 fceb 	bl	800355c <send_debug_msg>
			send_debug_msg(itoa(i ,itoa_buffer, 10), CRLF_NO_SEND);
 8001b86:	89fb      	ldrh	r3, [r7, #14]
 8001b88:	220a      	movs	r2, #10
 8001b8a:	491b      	ldr	r1, [pc, #108]	; (8001bf8 <Si468x_dab_tune_freq+0x144>)
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f009 ff37 	bl	800ba00 <itoa>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2100      	movs	r1, #0
 8001b96:	4618      	mov	r0, r3
 8001b98:	f001 fce0 	bl	800355c <send_debug_msg>
			send_debug_msg(" ms.", CRLF_SEND);
 8001b9c:	2101      	movs	r1, #1
 8001b9e:	481e      	ldr	r0, [pc, #120]	; (8001c18 <Si468x_dab_tune_freq+0x164>)
 8001ba0:	f001 fcdc 	bl	800355c <send_debug_msg>
			actual_freq_id = channel;
 8001ba4:	4a1d      	ldr	r2, [pc, #116]	; (8001c1c <Si468x_dab_tune_freq+0x168>)
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	7013      	strb	r3, [r2, #0]
			actual_freq = freq_table[channel];
 8001baa:	79fb      	ldrb	r3, [r7, #7]
 8001bac:	4a11      	ldr	r2, [pc, #68]	; (8001bf4 <Si468x_dab_tune_freq+0x140>)
 8001bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bb2:	4a1b      	ldr	r2, [pc, #108]	; (8001c20 <Si468x_dab_tune_freq+0x16c>)
 8001bb4:	6013      	str	r3, [r2, #0]
			break;
 8001bb6:	e014      	b.n	8001be2 <Si468x_dab_tune_freq+0x12e>
		}
		if(i == TUNE_TIMEOUT_MS - 1)
 8001bb8:	89fb      	ldrh	r3, [r7, #14]
 8001bba:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d103      	bne.n	8001bca <Si468x_dab_tune_freq+0x116>
		{
			send_debug_msg("Tune Timeout exceeded!", CRLF_SEND);
 8001bc2:	2101      	movs	r1, #1
 8001bc4:	4817      	ldr	r0, [pc, #92]	; (8001c24 <Si468x_dab_tune_freq+0x170>)
 8001bc6:	f001 fcc9 	bl	800355c <send_debug_msg>
		}
		HAL_Delay(1);
 8001bca:	2001      	movs	r0, #1
 8001bcc:	f003 ff22 	bl	8005a14 <HAL_Delay>
	for(uint16_t i = 0; i < TUNE_TIMEOUT_MS; i++)
 8001bd0:	89fb      	ldrh	r3, [r7, #14]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	81fb      	strh	r3, [r7, #14]
 8001bd6:	89fb      	ldrh	r3, [r7, #14]
 8001bd8:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d9bf      	bls.n	8001b60 <Si468x_dab_tune_freq+0xac>
	}
}
 8001be0:	bf00      	nop
 8001be2:	bf00      	nop
 8001be4:	3710      	adds	r7, #16
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	0800c188 	.word	0x0800c188
 8001bf0:	0800c1c4 	.word	0x0800c1c4
 8001bf4:	20001944 	.word	0x20001944
 8001bf8:	20001900 	.word	0x20001900
 8001bfc:	0800c144 	.word	0x0800c144
 8001c00:	20000100 	.word	0x20000100
 8001c04:	20001940 	.word	0x20001940
 8001c08:	20001100 	.word	0x20001100
 8001c0c:	20001a30 	.word	0x20001a30
 8001c10:	0800bd88 	.word	0x0800bd88
 8001c14:	0800c1d0 	.word	0x0800c1d0
 8001c18:	0800c1ec 	.word	0x0800c1ec
 8001c1c:	20002fdc 	.word	0x20002fdc
 8001c20:	20002fd8 	.word	0x20002fd8
 8001c24:	0800c1f4 	.word	0x0800c1f4

08001c28 <Si468x_dab_digrad_status>:
		send_debug_msg("Clear OK.", CRLF_SEND);
	}
}

void Si468x_dab_digrad_status()
{
 8001c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c2a:	b087      	sub	sp, #28
 8001c2c:	af06      	add	r7, sp, #24
//	send_debug_msg("----------------Getting DAB Digrad Status----------------", CRLF_SEND);

	dab_spi_tx_buffer[0] = SI468X_CMD_DAB_DIGRAD_STATUS; 	//DAB DIGRAD Status Command Code
 8001c2e:	4b26      	ldr	r3, [pc, #152]	; (8001cc8 <Si468x_dab_digrad_status+0xa0>)
 8001c30:	22b2      	movs	r2, #178	; 0xb2
 8001c32:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1] = 0x1A;							//Enable reset FIC PSEUDO BER and FIB Errors
 8001c34:	4b24      	ldr	r3, [pc, #144]	; (8001cc8 <Si468x_dab_digrad_status+0xa0>)
 8001c36:	221a      	movs	r2, #26
 8001c38:	705a      	strb	r2, [r3, #1]
	status = Si468x_write_command(2, dab_spi_tx_buffer);
 8001c3a:	4923      	ldr	r1, [pc, #140]	; (8001cc8 <Si468x_dab_digrad_status+0xa0>)
 8001c3c:	2002      	movs	r0, #2
 8001c3e:	f7ff fd1d 	bl	800167c <Si468x_write_command>
 8001c42:	4603      	mov	r3, r0
 8001c44:	461a      	mov	r2, r3
 8001c46:	4b21      	ldr	r3, [pc, #132]	; (8001ccc <Si468x_dab_digrad_status+0xa4>)
 8001c48:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8001c4a:	2001      	movs	r0, #1
 8001c4c:	f003 fee2 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(40, dab_spi_rx_buffer);
 8001c50:	491f      	ldr	r1, [pc, #124]	; (8001cd0 <Si468x_dab_digrad_status+0xa8>)
 8001c52:	2028      	movs	r0, #40	; 0x28
 8001c54:	f7ff fd34 	bl	80016c0 <Si468x_read_reply>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	4b1b      	ldr	r3, [pc, #108]	; (8001ccc <Si468x_dab_digrad_status+0xa4>)
 8001c5e:	701a      	strb	r2, [r3, #0]
	if(rd_reply.stc_int)
 8001c60:	4b1c      	ldr	r3, [pc, #112]	; (8001cd4 <Si468x_dab_digrad_status+0xac>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	f003 0301 	and.w	r3, r3, #1
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d027      	beq.n	8001cbe <Si468x_dab_digrad_status+0x96>
	{
		memcpy((uint8_t*)&dab_digrad_status, (uint8_t*)&dab_spi_rx_buffer[4], sizeof(dab_digrad_status));	//
 8001c6e:	4a1a      	ldr	r2, [pc, #104]	; (8001cd8 <Si468x_dab_digrad_status+0xb0>)
 8001c70:	4b17      	ldr	r3, [pc, #92]	; (8001cd0 <Si468x_dab_digrad_status+0xa8>)
 8001c72:	4615      	mov	r5, r2
 8001c74:	1d1c      	adds	r4, r3, #4
 8001c76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c7e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c82:	e885 0003 	stmia.w	r5, {r0, r1}
		if(dab_digrad_status.snr > 20)
 8001c86:	4b14      	ldr	r3, [pc, #80]	; (8001cd8 <Si468x_dab_digrad_status+0xb0>)
 8001c88:	78db      	ldrb	r3, [r3, #3]
 8001c8a:	2b14      	cmp	r3, #20
 8001c8c:	d902      	bls.n	8001c94 <Si468x_dab_digrad_status+0x6c>
		{
			dab_digrad_status.snr = 0; //snr powyzej 20 nie wystapi, a skrajnie duza wartosc podczas skanowania jest przeklamana
 8001c8e:	4b12      	ldr	r3, [pc, #72]	; (8001cd8 <Si468x_dab_digrad_status+0xb0>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	70da      	strb	r2, [r3, #3]
		}
		if(dab_digrad_status.cnr > 54)
 8001c94:	4b10      	ldr	r3, [pc, #64]	; (8001cd8 <Si468x_dab_digrad_status+0xb0>)
 8001c96:	795b      	ldrb	r3, [r3, #5]
 8001c98:	2b36      	cmp	r3, #54	; 0x36
 8001c9a:	d902      	bls.n	8001ca2 <Si468x_dab_digrad_status+0x7a>
		{
			dab_digrad_status.cnr = 0; //cnr powyzej 54 nie wystapi, a skrajnie duza wartosc podczas skanowania jest przeklamana
 8001c9c:	4b0e      	ldr	r3, [pc, #56]	; (8001cd8 <Si468x_dab_digrad_status+0xb0>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	715a      	strb	r2, [r3, #5]
		}
		Display_dab_digrad_status_data(dab_digrad_status);
 8001ca2:	4e0d      	ldr	r6, [pc, #52]	; (8001cd8 <Si468x_dab_digrad_status+0xb0>)
 8001ca4:	466d      	mov	r5, sp
 8001ca6:	f106 0410 	add.w	r4, r6, #16
 8001caa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cae:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001cb2:	e885 0003 	stmia.w	r5, {r0, r1}
 8001cb6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001cba:	f001 fe1f 	bl	80038fc <Display_dab_digrad_status_data>
	}
}
 8001cbe:	bf00      	nop
 8001cc0:	3704      	adds	r7, #4
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	20000100 	.word	0x20000100
 8001ccc:	20001940 	.word	0x20001940
 8001cd0:	20001100 	.word	0x20001100
 8001cd4:	20001a30 	.word	0x20001a30
 8001cd8:	20001a08 	.word	0x20001a08

08001cdc <Si468x_dab_get_digital_service_list>:

void Si468x_dab_get_digital_service_list()
{
 8001cdc:	b590      	push	{r4, r7, lr}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
	//List management variables
	uint16_t list_size = 0;				//size of ensemble information list
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	803b      	strh	r3, [r7, #0]
	uint8_t number_of_services = 0;		//quantity of services found in ensemble
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	71fb      	strb	r3, [r7, #7]
	uint8_t services_count = 0;			//quantity of services in list up to this point, it is necessary to correct data parsing
 8001cea:	2300      	movs	r3, #0
 8001cec:	71bb      	strb	r3, [r7, #6]
	uint8_t components_count = 0;		//quantity of components in list up to this point, it is necessary to correct data parsing
 8001cee:	2300      	movs	r3, #0
 8001cf0:	717b      	strb	r3, [r7, #5]

	#define LIST_READ_OFFSET 4 			//Offset to make parsing easier, it comes from some padding data before list

	dab_spi_tx_buffer[0] = SI468X_CMD_GET_DIGITAL_SERVICE_LIST; 	//Command Code Start Digital Service
 8001cf2:	4ba2      	ldr	r3, [pc, #648]	; (8001f7c <Si468x_dab_get_digital_service_list+0x2a0>)
 8001cf4:	2280      	movs	r2, #128	; 0x80
 8001cf6:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1] = 0x00;									//for DAB always 0 - as in documentation
 8001cf8:	4ba0      	ldr	r3, [pc, #640]	; (8001f7c <Si468x_dab_get_digital_service_list+0x2a0>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	705a      	strb	r2, [r3, #1]

	status = Si468x_write_command(2, dab_spi_tx_buffer);
 8001cfe:	499f      	ldr	r1, [pc, #636]	; (8001f7c <Si468x_dab_get_digital_service_list+0x2a0>)
 8001d00:	2002      	movs	r0, #2
 8001d02:	f7ff fcbb 	bl	800167c <Si468x_write_command>
 8001d06:	4603      	mov	r3, r0
 8001d08:	461a      	mov	r2, r3
 8001d0a:	4b9d      	ldr	r3, [pc, #628]	; (8001f80 <Si468x_dab_get_digital_service_list+0x2a4>)
 8001d0c:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8001d0e:	2001      	movs	r0, #1
 8001d10:	f003 fe80 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(500, dab_spi_rx_buffer);
 8001d14:	499b      	ldr	r1, [pc, #620]	; (8001f84 <Si468x_dab_get_digital_service_list+0x2a8>)
 8001d16:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d1a:	f7ff fcd1 	bl	80016c0 <Si468x_read_reply>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	461a      	mov	r2, r3
 8001d22:	4b97      	ldr	r3, [pc, #604]	; (8001f80 <Si468x_dab_get_digital_service_list+0x2a4>)
 8001d24:	701a      	strb	r2, [r3, #0]

	send_debug_msg("--------------DAB Get Digital Service List---------------", CRLF_SEND);
 8001d26:	2101      	movs	r1, #1
 8001d28:	4897      	ldr	r0, [pc, #604]	; (8001f88 <Si468x_dab_get_digital_service_list+0x2ac>)
 8001d2a:	f001 fc17 	bl	800355c <send_debug_msg>

	if(rd_reply.err_cmd)
 8001d2e:	4b97      	ldr	r3, [pc, #604]	; (8001f8c <Si468x_dab_get_digital_service_list+0x2b0>)
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d003      	beq.n	8001d44 <Si468x_dab_get_digital_service_list+0x68>
	{
		send_debug_msg("Command Error!", CRLF_SEND);
 8001d3c:	2101      	movs	r1, #1
 8001d3e:	4894      	ldr	r0, [pc, #592]	; (8001f90 <Si468x_dab_get_digital_service_list+0x2b4>)
 8001d40:	f001 fc0c 	bl	800355c <send_debug_msg>
	}

	list_size = dab_spi_rx_buffer[0 + LIST_READ_OFFSET] + (dab_spi_rx_buffer[1 + LIST_READ_OFFSET] << 8);
 8001d44:	4b8f      	ldr	r3, [pc, #572]	; (8001f84 <Si468x_dab_get_digital_service_list+0x2a8>)
 8001d46:	791b      	ldrb	r3, [r3, #4]
 8001d48:	b29a      	uxth	r2, r3
 8001d4a:	4b8e      	ldr	r3, [pc, #568]	; (8001f84 <Si468x_dab_get_digital_service_list+0x2a8>)
 8001d4c:	795b      	ldrb	r3, [r3, #5]
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	021b      	lsls	r3, r3, #8
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	4413      	add	r3, r2
 8001d56:	803b      	strh	r3, [r7, #0]
	number_of_services = dab_spi_rx_buffer[4 + LIST_READ_OFFSET];
 8001d58:	4b8a      	ldr	r3, [pc, #552]	; (8001f84 <Si468x_dab_get_digital_service_list+0x2a8>)
 8001d5a:	7a1b      	ldrb	r3, [r3, #8]
 8001d5c:	71fb      	strb	r3, [r7, #7]

	//-----read services info---------------------------------------------------------------------------------------------------------------
	for(uint8_t service_index = 0; service_index < number_of_services; service_index++)
 8001d5e:	2300      	movs	r3, #0
 8001d60:	713b      	strb	r3, [r7, #4]
 8001d62:	e21e      	b.n	80021a2 <Si468x_dab_get_digital_service_list+0x4c6>
	{
		services_list[service_index + actual_services].freq = actual_freq;
 8001d64:	793b      	ldrb	r3, [r7, #4]
 8001d66:	4a8b      	ldr	r2, [pc, #556]	; (8001f94 <Si468x_dab_get_digital_service_list+0x2b8>)
 8001d68:	7812      	ldrb	r2, [r2, #0]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	4a8a      	ldr	r2, [pc, #552]	; (8001f98 <Si468x_dab_get_digital_service_list+0x2bc>)
 8001d6e:	6812      	ldr	r2, [r2, #0]
 8001d70:	498a      	ldr	r1, [pc, #552]	; (8001f9c <Si468x_dab_get_digital_service_list+0x2c0>)
 8001d72:	2034      	movs	r0, #52	; 0x34
 8001d74:	fb00 f303 	mul.w	r3, r0, r3
 8001d78:	440b      	add	r3, r1
 8001d7a:	3324      	adds	r3, #36	; 0x24
 8001d7c:	601a      	str	r2, [r3, #0]
		services_list[service_index + actual_services].freq_id = actual_freq_id;
 8001d7e:	793b      	ldrb	r3, [r7, #4]
 8001d80:	4a84      	ldr	r2, [pc, #528]	; (8001f94 <Si468x_dab_get_digital_service_list+0x2b8>)
 8001d82:	7812      	ldrb	r2, [r2, #0]
 8001d84:	4413      	add	r3, r2
 8001d86:	4a86      	ldr	r2, [pc, #536]	; (8001fa0 <Si468x_dab_get_digital_service_list+0x2c4>)
 8001d88:	7810      	ldrb	r0, [r2, #0]
 8001d8a:	4a84      	ldr	r2, [pc, #528]	; (8001f9c <Si468x_dab_get_digital_service_list+0x2c0>)
 8001d8c:	2134      	movs	r1, #52	; 0x34
 8001d8e:	fb01 f303 	mul.w	r3, r1, r3
 8001d92:	4413      	add	r3, r2
 8001d94:	3328      	adds	r3, #40	; 0x28
 8001d96:	4602      	mov	r2, r0
 8001d98:	701a      	strb	r2, [r3, #0]

		services_list[service_index + actual_services].pd_flag = dab_spi_rx_buffer[12 + LIST_READ_OFFSET + 24 * services_count + 4 * components_count] & 0x01;
 8001d9a:	79ba      	ldrb	r2, [r7, #6]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	4413      	add	r3, r2
 8001da2:	00db      	lsls	r3, r3, #3
 8001da4:	f103 0210 	add.w	r2, r3, #16
 8001da8:	797b      	ldrb	r3, [r7, #5]
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	4413      	add	r3, r2
 8001dae:	4a75      	ldr	r2, [pc, #468]	; (8001f84 <Si468x_dab_get_digital_service_list+0x2a8>)
 8001db0:	5cd2      	ldrb	r2, [r2, r3]
 8001db2:	793b      	ldrb	r3, [r7, #4]
 8001db4:	4977      	ldr	r1, [pc, #476]	; (8001f94 <Si468x_dab_get_digital_service_list+0x2b8>)
 8001db6:	7809      	ldrb	r1, [r1, #0]
 8001db8:	440b      	add	r3, r1
 8001dba:	f002 0201 	and.w	r2, r2, #1
 8001dbe:	b2d0      	uxtb	r0, r2
 8001dc0:	4a76      	ldr	r2, [pc, #472]	; (8001f9c <Si468x_dab_get_digital_service_list+0x2c0>)
 8001dc2:	2134      	movs	r1, #52	; 0x34
 8001dc4:	fb01 f303 	mul.w	r3, r1, r3
 8001dc8:	4413      	add	r3, r2
 8001dca:	3314      	adds	r3, #20
 8001dcc:	4602      	mov	r2, r0
 8001dce:	701a      	strb	r2, [r3, #0]
		services_list[service_index + actual_services].number_of_components = dab_spi_rx_buffer[13 + LIST_READ_OFFSET + 24 * services_count + 4 * components_count] & 0x0F;
 8001dd0:	79ba      	ldrb	r2, [r7, #6]
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	4413      	add	r3, r2
 8001dd8:	00db      	lsls	r3, r3, #3
 8001dda:	f103 0211 	add.w	r2, r3, #17
 8001dde:	797b      	ldrb	r3, [r7, #5]
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	4413      	add	r3, r2
 8001de4:	4a67      	ldr	r2, [pc, #412]	; (8001f84 <Si468x_dab_get_digital_service_list+0x2a8>)
 8001de6:	5cd2      	ldrb	r2, [r2, r3]
 8001de8:	793b      	ldrb	r3, [r7, #4]
 8001dea:	496a      	ldr	r1, [pc, #424]	; (8001f94 <Si468x_dab_get_digital_service_list+0x2b8>)
 8001dec:	7809      	ldrb	r1, [r1, #0]
 8001dee:	440b      	add	r3, r1
 8001df0:	f002 020f 	and.w	r2, r2, #15
 8001df4:	b2d0      	uxtb	r0, r2
 8001df6:	4a69      	ldr	r2, [pc, #420]	; (8001f9c <Si468x_dab_get_digital_service_list+0x2c0>)
 8001df8:	2134      	movs	r1, #52	; 0x34
 8001dfa:	fb01 f303 	mul.w	r3, r1, r3
 8001dfe:	4413      	add	r3, r2
 8001e00:	3329      	adds	r3, #41	; 0x29
 8001e02:	4602      	mov	r2, r0
 8001e04:	701a      	strb	r2, [r3, #0]

		//ignore service with PD Flag = 1 - it's data service, not audio service
		if(services_list[service_index + actual_services].pd_flag)
 8001e06:	793b      	ldrb	r3, [r7, #4]
 8001e08:	4a62      	ldr	r2, [pc, #392]	; (8001f94 <Si468x_dab_get_digital_service_list+0x2b8>)
 8001e0a:	7812      	ldrb	r2, [r2, #0]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	4a63      	ldr	r2, [pc, #396]	; (8001f9c <Si468x_dab_get_digital_service_list+0x2c0>)
 8001e10:	2134      	movs	r1, #52	; 0x34
 8001e12:	fb01 f303 	mul.w	r3, r1, r3
 8001e16:	4413      	add	r3, r2
 8001e18:	3314      	adds	r3, #20
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d017      	beq.n	8001e50 <Si468x_dab_get_digital_service_list+0x174>
		{
			services_count++;
 8001e20:	79bb      	ldrb	r3, [r7, #6]
 8001e22:	3301      	adds	r3, #1
 8001e24:	71bb      	strb	r3, [r7, #6]
			components_count += services_list[service_index + actual_services].number_of_components;
 8001e26:	793b      	ldrb	r3, [r7, #4]
 8001e28:	4a5a      	ldr	r2, [pc, #360]	; (8001f94 <Si468x_dab_get_digital_service_list+0x2b8>)
 8001e2a:	7812      	ldrb	r2, [r2, #0]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	4a5b      	ldr	r2, [pc, #364]	; (8001f9c <Si468x_dab_get_digital_service_list+0x2c0>)
 8001e30:	2134      	movs	r1, #52	; 0x34
 8001e32:	fb01 f303 	mul.w	r3, r1, r3
 8001e36:	4413      	add	r3, r2
 8001e38:	3329      	adds	r3, #41	; 0x29
 8001e3a:	781a      	ldrb	r2, [r3, #0]
 8001e3c:	797b      	ldrb	r3, [r7, #5]
 8001e3e:	4413      	add	r3, r2
 8001e40:	717b      	strb	r3, [r7, #5]
			service_index--;
 8001e42:	793b      	ldrb	r3, [r7, #4]
 8001e44:	3b01      	subs	r3, #1
 8001e46:	713b      	strb	r3, [r7, #4]
			number_of_services--;
 8001e48:	79fb      	ldrb	r3, [r7, #7]
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	71fb      	strb	r3, [r7, #7]
			continue;
 8001e4e:	e1a5      	b.n	800219c <Si468x_dab_get_digital_service_list+0x4c0>
		}

		services_list[service_index + actual_services].p_ty = (dab_spi_rx_buffer[12 + LIST_READ_OFFSET + 24 * services_count + 4 * components_count] & 0x3E) >> 1;
 8001e50:	79ba      	ldrb	r2, [r7, #6]
 8001e52:	4613      	mov	r3, r2
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	4413      	add	r3, r2
 8001e58:	00db      	lsls	r3, r3, #3
 8001e5a:	f103 0210 	add.w	r2, r3, #16
 8001e5e:	797b      	ldrb	r3, [r7, #5]
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	4a47      	ldr	r2, [pc, #284]	; (8001f84 <Si468x_dab_get_digital_service_list+0x2a8>)
 8001e66:	5cd3      	ldrb	r3, [r2, r3]
 8001e68:	105b      	asrs	r3, r3, #1
 8001e6a:	b2da      	uxtb	r2, r3
 8001e6c:	793b      	ldrb	r3, [r7, #4]
 8001e6e:	4949      	ldr	r1, [pc, #292]	; (8001f94 <Si468x_dab_get_digital_service_list+0x2b8>)
 8001e70:	7809      	ldrb	r1, [r1, #0]
 8001e72:	440b      	add	r3, r1
 8001e74:	f002 021f 	and.w	r2, r2, #31
 8001e78:	b2d0      	uxtb	r0, r2
 8001e7a:	4a48      	ldr	r2, [pc, #288]	; (8001f9c <Si468x_dab_get_digital_service_list+0x2c0>)
 8001e7c:	2134      	movs	r1, #52	; 0x34
 8001e7e:	fb01 f303 	mul.w	r3, r1, r3
 8001e82:	4413      	add	r3, r2
 8001e84:	3315      	adds	r3, #21
 8001e86:	4602      	mov	r2, r0
 8001e88:	701a      	strb	r2, [r3, #0]

		//it's not necessary to check pd flag because stations with pd_flag = 1 are ignored now, but it's for future purposes
		switch(services_list[service_index + actual_services].pd_flag)
 8001e8a:	793b      	ldrb	r3, [r7, #4]
 8001e8c:	4a41      	ldr	r2, [pc, #260]	; (8001f94 <Si468x_dab_get_digital_service_list+0x2b8>)
 8001e8e:	7812      	ldrb	r2, [r2, #0]
 8001e90:	4413      	add	r3, r2
 8001e92:	4a42      	ldr	r2, [pc, #264]	; (8001f9c <Si468x_dab_get_digital_service_list+0x2c0>)
 8001e94:	2134      	movs	r1, #52	; 0x34
 8001e96:	fb01 f303 	mul.w	r3, r1, r3
 8001e9a:	4413      	add	r3, r2
 8001e9c:	3314      	adds	r3, #20
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d002      	beq.n	8001eaa <Si468x_dab_get_digital_service_list+0x1ce>
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d07d      	beq.n	8001fa4 <Si468x_dab_get_digital_service_list+0x2c8>
				services_list[service_index + actual_services].country_id = (dab_spi_rx_buffer[10 + LIST_READ_OFFSET + 24 * services_count + 4 * components_count] & 0xF0) >> 4;
				services_list[service_index + actual_services].service_id = (services_list[service_index + actual_services].country_id << 20) + services_list[service_index + actual_services].srv_ref;
				break;

			default:
				break;
 8001ea8:	e0f2      	b.n	8002090 <Si468x_dab_get_digital_service_list+0x3b4>
				services_list[service_index + actual_services].srv_ref = dab_spi_rx_buffer[8 + LIST_READ_OFFSET + 24 * services_count + 4 * components_count] + ((dab_spi_rx_buffer[9 + LIST_READ_OFFSET + 24 * services_count + 4 * components_count] & 0x0F) << 8);
 8001eaa:	79ba      	ldrb	r2, [r7, #6]
 8001eac:	4613      	mov	r3, r2
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	4413      	add	r3, r2
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	f103 020c 	add.w	r2, r3, #12
 8001eb8:	797b      	ldrb	r3, [r7, #5]
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	4413      	add	r3, r2
 8001ebe:	4a31      	ldr	r2, [pc, #196]	; (8001f84 <Si468x_dab_get_digital_service_list+0x2a8>)
 8001ec0:	5cd3      	ldrb	r3, [r2, r3]
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	79ba      	ldrb	r2, [r7, #6]
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	4413      	add	r3, r2
 8001ecc:	00db      	lsls	r3, r3, #3
 8001ece:	f103 020d 	add.w	r2, r3, #13
 8001ed2:	797b      	ldrb	r3, [r7, #5]
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	4413      	add	r3, r2
 8001ed8:	4a2a      	ldr	r2, [pc, #168]	; (8001f84 <Si468x_dab_get_digital_service_list+0x2a8>)
 8001eda:	5cd3      	ldrb	r3, [r2, r3]
 8001edc:	021b      	lsls	r3, r3, #8
 8001ede:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001ee2:	4419      	add	r1, r3
 8001ee4:	793b      	ldrb	r3, [r7, #4]
 8001ee6:	4a2b      	ldr	r2, [pc, #172]	; (8001f94 <Si468x_dab_get_digital_service_list+0x2b8>)
 8001ee8:	7812      	ldrb	r2, [r2, #0]
 8001eea:	4413      	add	r3, r2
 8001eec:	4608      	mov	r0, r1
 8001eee:	4a2b      	ldr	r2, [pc, #172]	; (8001f9c <Si468x_dab_get_digital_service_list+0x2c0>)
 8001ef0:	2134      	movs	r1, #52	; 0x34
 8001ef2:	fb01 f303 	mul.w	r3, r1, r3
 8001ef6:	4413      	add	r3, r2
 8001ef8:	3318      	adds	r3, #24
 8001efa:	6018      	str	r0, [r3, #0]
				services_list[service_index + actual_services].country_id = (dab_spi_rx_buffer[9 + LIST_READ_OFFSET + 24 * services_count + 4 * components_count] & 0xF0) >> 4;
 8001efc:	79ba      	ldrb	r2, [r7, #6]
 8001efe:	4613      	mov	r3, r2
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	4413      	add	r3, r2
 8001f04:	00db      	lsls	r3, r3, #3
 8001f06:	f103 020d 	add.w	r2, r3, #13
 8001f0a:	797b      	ldrb	r3, [r7, #5]
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	4a1c      	ldr	r2, [pc, #112]	; (8001f84 <Si468x_dab_get_digital_service_list+0x2a8>)
 8001f12:	5cd2      	ldrb	r2, [r2, r3]
 8001f14:	793b      	ldrb	r3, [r7, #4]
 8001f16:	491f      	ldr	r1, [pc, #124]	; (8001f94 <Si468x_dab_get_digital_service_list+0x2b8>)
 8001f18:	7809      	ldrb	r1, [r1, #0]
 8001f1a:	440b      	add	r3, r1
 8001f1c:	0912      	lsrs	r2, r2, #4
 8001f1e:	b2d0      	uxtb	r0, r2
 8001f20:	4a1e      	ldr	r2, [pc, #120]	; (8001f9c <Si468x_dab_get_digital_service_list+0x2c0>)
 8001f22:	2134      	movs	r1, #52	; 0x34
 8001f24:	fb01 f303 	mul.w	r3, r1, r3
 8001f28:	4413      	add	r3, r2
 8001f2a:	331c      	adds	r3, #28
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	701a      	strb	r2, [r3, #0]
				services_list[service_index + actual_services].service_id = (services_list[service_index + actual_services].country_id << 12) + services_list[service_index + actual_services].srv_ref;
 8001f30:	793b      	ldrb	r3, [r7, #4]
 8001f32:	4a18      	ldr	r2, [pc, #96]	; (8001f94 <Si468x_dab_get_digital_service_list+0x2b8>)
 8001f34:	7812      	ldrb	r2, [r2, #0]
 8001f36:	4413      	add	r3, r2
 8001f38:	4a18      	ldr	r2, [pc, #96]	; (8001f9c <Si468x_dab_get_digital_service_list+0x2c0>)
 8001f3a:	2134      	movs	r1, #52	; 0x34
 8001f3c:	fb01 f303 	mul.w	r3, r1, r3
 8001f40:	4413      	add	r3, r2
 8001f42:	331c      	adds	r3, #28
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	031b      	lsls	r3, r3, #12
 8001f48:	4618      	mov	r0, r3
 8001f4a:	793b      	ldrb	r3, [r7, #4]
 8001f4c:	4a11      	ldr	r2, [pc, #68]	; (8001f94 <Si468x_dab_get_digital_service_list+0x2b8>)
 8001f4e:	7812      	ldrb	r2, [r2, #0]
 8001f50:	4413      	add	r3, r2
 8001f52:	4a12      	ldr	r2, [pc, #72]	; (8001f9c <Si468x_dab_get_digital_service_list+0x2c0>)
 8001f54:	2134      	movs	r1, #52	; 0x34
 8001f56:	fb01 f303 	mul.w	r3, r1, r3
 8001f5a:	4413      	add	r3, r2
 8001f5c:	3318      	adds	r3, #24
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	793b      	ldrb	r3, [r7, #4]
 8001f62:	490c      	ldr	r1, [pc, #48]	; (8001f94 <Si468x_dab_get_digital_service_list+0x2b8>)
 8001f64:	7809      	ldrb	r1, [r1, #0]
 8001f66:	440b      	add	r3, r1
 8001f68:	4402      	add	r2, r0
 8001f6a:	490c      	ldr	r1, [pc, #48]	; (8001f9c <Si468x_dab_get_digital_service_list+0x2c0>)
 8001f6c:	2034      	movs	r0, #52	; 0x34
 8001f6e:	fb00 f303 	mul.w	r3, r0, r3
 8001f72:	440b      	add	r3, r1
 8001f74:	3320      	adds	r3, #32
 8001f76:	601a      	str	r2, [r3, #0]
				break;
 8001f78:	e08a      	b.n	8002090 <Si468x_dab_get_digital_service_list+0x3b4>
 8001f7a:	bf00      	nop
 8001f7c:	20000100 	.word	0x20000100
 8001f80:	20001940 	.word	0x20001940
 8001f84:	20001100 	.word	0x20001100
 8001f88:	0800c254 	.word	0x0800c254
 8001f8c:	20001a30 	.word	0x20001a30
 8001f90:	0800bd88 	.word	0x0800bd88
 8001f94:	20002fd6 	.word	0x20002fd6
 8001f98:	20002fd8 	.word	0x20002fd8
 8001f9c:	20001b84 	.word	0x20001b84
 8001fa0:	20002fdc 	.word	0x20002fdc
				services_list[service_index + actual_services].srv_ref = dab_spi_rx_buffer[8 + LIST_READ_OFFSET + 24 * services_count + 4 * components_count] + (dab_spi_rx_buffer[9 + LIST_READ_OFFSET + 24 * services_count + 4 * components_count] << 8) + ((dab_spi_rx_buffer[10 + LIST_READ_OFFSET + 24 * services_count + 4 * components_count] & 0x0F) << 16);
 8001fa4:	79ba      	ldrb	r2, [r7, #6]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	4413      	add	r3, r2
 8001fac:	00db      	lsls	r3, r3, #3
 8001fae:	f103 020c 	add.w	r2, r3, #12
 8001fb2:	797b      	ldrb	r3, [r7, #5]
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4413      	add	r3, r2
 8001fb8:	4a85      	ldr	r2, [pc, #532]	; (80021d0 <Si468x_dab_get_digital_service_list+0x4f4>)
 8001fba:	5cd3      	ldrb	r3, [r2, r3]
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	79ba      	ldrb	r2, [r7, #6]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	4413      	add	r3, r2
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	f103 020d 	add.w	r2, r3, #13
 8001fcc:	797b      	ldrb	r3, [r7, #5]
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	4413      	add	r3, r2
 8001fd2:	4a7f      	ldr	r2, [pc, #508]	; (80021d0 <Si468x_dab_get_digital_service_list+0x4f4>)
 8001fd4:	5cd3      	ldrb	r3, [r2, r3]
 8001fd6:	021b      	lsls	r3, r3, #8
 8001fd8:	4419      	add	r1, r3
 8001fda:	79ba      	ldrb	r2, [r7, #6]
 8001fdc:	4613      	mov	r3, r2
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	4413      	add	r3, r2
 8001fe2:	00db      	lsls	r3, r3, #3
 8001fe4:	f103 020e 	add.w	r2, r3, #14
 8001fe8:	797b      	ldrb	r3, [r7, #5]
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	4413      	add	r3, r2
 8001fee:	4a78      	ldr	r2, [pc, #480]	; (80021d0 <Si468x_dab_get_digital_service_list+0x4f4>)
 8001ff0:	5cd3      	ldrb	r3, [r2, r3]
 8001ff2:	041b      	lsls	r3, r3, #16
 8001ff4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001ff8:	4419      	add	r1, r3
 8001ffa:	793b      	ldrb	r3, [r7, #4]
 8001ffc:	4a75      	ldr	r2, [pc, #468]	; (80021d4 <Si468x_dab_get_digital_service_list+0x4f8>)
 8001ffe:	7812      	ldrb	r2, [r2, #0]
 8002000:	4413      	add	r3, r2
 8002002:	4608      	mov	r0, r1
 8002004:	4a74      	ldr	r2, [pc, #464]	; (80021d8 <Si468x_dab_get_digital_service_list+0x4fc>)
 8002006:	2134      	movs	r1, #52	; 0x34
 8002008:	fb01 f303 	mul.w	r3, r1, r3
 800200c:	4413      	add	r3, r2
 800200e:	3318      	adds	r3, #24
 8002010:	6018      	str	r0, [r3, #0]
				services_list[service_index + actual_services].country_id = (dab_spi_rx_buffer[10 + LIST_READ_OFFSET + 24 * services_count + 4 * components_count] & 0xF0) >> 4;
 8002012:	79ba      	ldrb	r2, [r7, #6]
 8002014:	4613      	mov	r3, r2
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	4413      	add	r3, r2
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	f103 020e 	add.w	r2, r3, #14
 8002020:	797b      	ldrb	r3, [r7, #5]
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	4413      	add	r3, r2
 8002026:	4a6a      	ldr	r2, [pc, #424]	; (80021d0 <Si468x_dab_get_digital_service_list+0x4f4>)
 8002028:	5cd2      	ldrb	r2, [r2, r3]
 800202a:	793b      	ldrb	r3, [r7, #4]
 800202c:	4969      	ldr	r1, [pc, #420]	; (80021d4 <Si468x_dab_get_digital_service_list+0x4f8>)
 800202e:	7809      	ldrb	r1, [r1, #0]
 8002030:	440b      	add	r3, r1
 8002032:	0912      	lsrs	r2, r2, #4
 8002034:	b2d0      	uxtb	r0, r2
 8002036:	4a68      	ldr	r2, [pc, #416]	; (80021d8 <Si468x_dab_get_digital_service_list+0x4fc>)
 8002038:	2134      	movs	r1, #52	; 0x34
 800203a:	fb01 f303 	mul.w	r3, r1, r3
 800203e:	4413      	add	r3, r2
 8002040:	331c      	adds	r3, #28
 8002042:	4602      	mov	r2, r0
 8002044:	701a      	strb	r2, [r3, #0]
				services_list[service_index + actual_services].service_id = (services_list[service_index + actual_services].country_id << 20) + services_list[service_index + actual_services].srv_ref;
 8002046:	793b      	ldrb	r3, [r7, #4]
 8002048:	4a62      	ldr	r2, [pc, #392]	; (80021d4 <Si468x_dab_get_digital_service_list+0x4f8>)
 800204a:	7812      	ldrb	r2, [r2, #0]
 800204c:	4413      	add	r3, r2
 800204e:	4a62      	ldr	r2, [pc, #392]	; (80021d8 <Si468x_dab_get_digital_service_list+0x4fc>)
 8002050:	2134      	movs	r1, #52	; 0x34
 8002052:	fb01 f303 	mul.w	r3, r1, r3
 8002056:	4413      	add	r3, r2
 8002058:	331c      	adds	r3, #28
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	051b      	lsls	r3, r3, #20
 800205e:	4618      	mov	r0, r3
 8002060:	793b      	ldrb	r3, [r7, #4]
 8002062:	4a5c      	ldr	r2, [pc, #368]	; (80021d4 <Si468x_dab_get_digital_service_list+0x4f8>)
 8002064:	7812      	ldrb	r2, [r2, #0]
 8002066:	4413      	add	r3, r2
 8002068:	4a5b      	ldr	r2, [pc, #364]	; (80021d8 <Si468x_dab_get_digital_service_list+0x4fc>)
 800206a:	2134      	movs	r1, #52	; 0x34
 800206c:	fb01 f303 	mul.w	r3, r1, r3
 8002070:	4413      	add	r3, r2
 8002072:	3318      	adds	r3, #24
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	793b      	ldrb	r3, [r7, #4]
 8002078:	4956      	ldr	r1, [pc, #344]	; (80021d4 <Si468x_dab_get_digital_service_list+0x4f8>)
 800207a:	7809      	ldrb	r1, [r1, #0]
 800207c:	440b      	add	r3, r1
 800207e:	4402      	add	r2, r0
 8002080:	4955      	ldr	r1, [pc, #340]	; (80021d8 <Si468x_dab_get_digital_service_list+0x4fc>)
 8002082:	2034      	movs	r0, #52	; 0x34
 8002084:	fb00 f303 	mul.w	r3, r0, r3
 8002088:	440b      	add	r3, r1
 800208a:	3320      	adds	r3, #32
 800208c:	601a      	str	r2, [r3, #0]
				break;
 800208e:	bf00      	nop
		}

		for(uint8_t name_index = 0; name_index <= 15; name_index++)
 8002090:	2300      	movs	r3, #0
 8002092:	70fb      	strb	r3, [r7, #3]
 8002094:	e038      	b.n	8002108 <Si468x_dab_get_digital_service_list+0x42c>
		{
			services_list[service_index + actual_services].name[name_index] = dab_spi_rx_buffer[16 + name_index + LIST_READ_OFFSET  + 24 * services_count + 4 * components_count];
 8002096:	78fb      	ldrb	r3, [r7, #3]
 8002098:	f103 0114 	add.w	r1, r3, #20
 800209c:	79ba      	ldrb	r2, [r7, #6]
 800209e:	4613      	mov	r3, r2
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	4413      	add	r3, r2
 80020a4:	00db      	lsls	r3, r3, #3
 80020a6:	18ca      	adds	r2, r1, r3
 80020a8:	797b      	ldrb	r3, [r7, #5]
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	18d1      	adds	r1, r2, r3
 80020ae:	793b      	ldrb	r3, [r7, #4]
 80020b0:	4a48      	ldr	r2, [pc, #288]	; (80021d4 <Si468x_dab_get_digital_service_list+0x4f8>)
 80020b2:	7812      	ldrb	r2, [r2, #0]
 80020b4:	441a      	add	r2, r3
 80020b6:	78fb      	ldrb	r3, [r7, #3]
 80020b8:	4845      	ldr	r0, [pc, #276]	; (80021d0 <Si468x_dab_get_digital_service_list+0x4f4>)
 80020ba:	5c44      	ldrb	r4, [r0, r1]
 80020bc:	4946      	ldr	r1, [pc, #280]	; (80021d8 <Si468x_dab_get_digital_service_list+0x4fc>)
 80020be:	2034      	movs	r0, #52	; 0x34
 80020c0:	fb00 f202 	mul.w	r2, r0, r2
 80020c4:	440a      	add	r2, r1
 80020c6:	4413      	add	r3, r2
 80020c8:	4622      	mov	r2, r4
 80020ca:	701a      	strb	r2, [r3, #0]
			if(services_list[service_index + actual_services].name[name_index] == 0x86)	//Correct "ó" coding: 0x86 -> 0xF3, ó as o: 0x86 -> 0x6F
 80020cc:	793b      	ldrb	r3, [r7, #4]
 80020ce:	4a41      	ldr	r2, [pc, #260]	; (80021d4 <Si468x_dab_get_digital_service_list+0x4f8>)
 80020d0:	7812      	ldrb	r2, [r2, #0]
 80020d2:	441a      	add	r2, r3
 80020d4:	78fb      	ldrb	r3, [r7, #3]
 80020d6:	4940      	ldr	r1, [pc, #256]	; (80021d8 <Si468x_dab_get_digital_service_list+0x4fc>)
 80020d8:	2034      	movs	r0, #52	; 0x34
 80020da:	fb00 f202 	mul.w	r2, r0, r2
 80020de:	440a      	add	r2, r1
 80020e0:	4413      	add	r3, r2
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	2b86      	cmp	r3, #134	; 0x86
 80020e6:	d10c      	bne.n	8002102 <Si468x_dab_get_digital_service_list+0x426>
			{
				services_list[service_index + actual_services].name[name_index] = 0x6F;
 80020e8:	793b      	ldrb	r3, [r7, #4]
 80020ea:	4a3a      	ldr	r2, [pc, #232]	; (80021d4 <Si468x_dab_get_digital_service_list+0x4f8>)
 80020ec:	7812      	ldrb	r2, [r2, #0]
 80020ee:	441a      	add	r2, r3
 80020f0:	78fb      	ldrb	r3, [r7, #3]
 80020f2:	4939      	ldr	r1, [pc, #228]	; (80021d8 <Si468x_dab_get_digital_service_list+0x4fc>)
 80020f4:	2034      	movs	r0, #52	; 0x34
 80020f6:	fb00 f202 	mul.w	r2, r0, r2
 80020fa:	440a      	add	r2, r1
 80020fc:	4413      	add	r3, r2
 80020fe:	226f      	movs	r2, #111	; 0x6f
 8002100:	701a      	strb	r2, [r3, #0]
		for(uint8_t name_index = 0; name_index <= 15; name_index++)
 8002102:	78fb      	ldrb	r3, [r7, #3]
 8002104:	3301      	adds	r3, #1
 8002106:	70fb      	strb	r3, [r7, #3]
 8002108:	78fb      	ldrb	r3, [r7, #3]
 800210a:	2b0f      	cmp	r3, #15
 800210c:	d9c3      	bls.n	8002096 <Si468x_dab_get_digital_service_list+0x3ba>
			}
		}

		//----read component info---------------------------------------------------------------------------------------------
		for(uint8_t component_index = 0; component_index < services_list[service_index + actual_services].number_of_components; component_index++)
 800210e:	2300      	movs	r3, #0
 8002110:	70bb      	strb	r3, [r7, #2]
 8002112:	e032      	b.n	800217a <Si468x_dab_get_digital_service_list+0x49e>
		{
			services_list[service_index + actual_services].components[component_index].tm_id = (dab_spi_rx_buffer[33 + LIST_READ_OFFSET  + 24 * services_count + 4 * components_count] & 0xC0) >> 14;
 8002114:	793b      	ldrb	r3, [r7, #4]
 8002116:	4a2f      	ldr	r2, [pc, #188]	; (80021d4 <Si468x_dab_get_digital_service_list+0x4f8>)
 8002118:	7812      	ldrb	r2, [r2, #0]
 800211a:	441a      	add	r2, r3
 800211c:	78bb      	ldrb	r3, [r7, #2]
 800211e:	492e      	ldr	r1, [pc, #184]	; (80021d8 <Si468x_dab_get_digital_service_list+0x4fc>)
 8002120:	201a      	movs	r0, #26
 8002122:	fb00 f202 	mul.w	r2, r0, r2
 8002126:	4413      	add	r3, r2
 8002128:	3314      	adds	r3, #20
 800212a:	005b      	lsls	r3, r3, #1
 800212c:	440b      	add	r3, r1
 800212e:	2200      	movs	r2, #0
 8002130:	70da      	strb	r2, [r3, #3]
			services_list[service_index + actual_services].components[component_index].subchannel_id = dab_spi_rx_buffer[32 + LIST_READ_OFFSET + 24 * services_count + 4 * components_count] & 0x3F;
 8002132:	79ba      	ldrb	r2, [r7, #6]
 8002134:	4613      	mov	r3, r2
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	4413      	add	r3, r2
 800213a:	00db      	lsls	r3, r3, #3
 800213c:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8002140:	797b      	ldrb	r3, [r7, #5]
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4413      	add	r3, r2
 8002146:	4a22      	ldr	r2, [pc, #136]	; (80021d0 <Si468x_dab_get_digital_service_list+0x4f4>)
 8002148:	5cd1      	ldrb	r1, [r2, r3]
 800214a:	793b      	ldrb	r3, [r7, #4]
 800214c:	4a21      	ldr	r2, [pc, #132]	; (80021d4 <Si468x_dab_get_digital_service_list+0x4f8>)
 800214e:	7812      	ldrb	r2, [r2, #0]
 8002150:	441a      	add	r2, r3
 8002152:	78bb      	ldrb	r3, [r7, #2]
 8002154:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8002158:	b2cc      	uxtb	r4, r1
 800215a:	491f      	ldr	r1, [pc, #124]	; (80021d8 <Si468x_dab_get_digital_service_list+0x4fc>)
 800215c:	201a      	movs	r0, #26
 800215e:	fb00 f202 	mul.w	r2, r0, r2
 8002162:	4413      	add	r3, r2
 8002164:	3314      	adds	r3, #20
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	440b      	add	r3, r1
 800216a:	4622      	mov	r2, r4
 800216c:	709a      	strb	r2, [r3, #2]
			components_count++;
 800216e:	797b      	ldrb	r3, [r7, #5]
 8002170:	3301      	adds	r3, #1
 8002172:	717b      	strb	r3, [r7, #5]
		for(uint8_t component_index = 0; component_index < services_list[service_index + actual_services].number_of_components; component_index++)
 8002174:	78bb      	ldrb	r3, [r7, #2]
 8002176:	3301      	adds	r3, #1
 8002178:	70bb      	strb	r3, [r7, #2]
 800217a:	793b      	ldrb	r3, [r7, #4]
 800217c:	4a15      	ldr	r2, [pc, #84]	; (80021d4 <Si468x_dab_get_digital_service_list+0x4f8>)
 800217e:	7812      	ldrb	r2, [r2, #0]
 8002180:	4413      	add	r3, r2
 8002182:	4a15      	ldr	r2, [pc, #84]	; (80021d8 <Si468x_dab_get_digital_service_list+0x4fc>)
 8002184:	2134      	movs	r1, #52	; 0x34
 8002186:	fb01 f303 	mul.w	r3, r1, r3
 800218a:	4413      	add	r3, r2
 800218c:	3329      	adds	r3, #41	; 0x29
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	78ba      	ldrb	r2, [r7, #2]
 8002192:	429a      	cmp	r2, r3
 8002194:	d3be      	bcc.n	8002114 <Si468x_dab_get_digital_service_list+0x438>
		}
		services_count++;
 8002196:	79bb      	ldrb	r3, [r7, #6]
 8002198:	3301      	adds	r3, #1
 800219a:	71bb      	strb	r3, [r7, #6]
	for(uint8_t service_index = 0; service_index < number_of_services; service_index++)
 800219c:	793b      	ldrb	r3, [r7, #4]
 800219e:	3301      	adds	r3, #1
 80021a0:	713b      	strb	r3, [r7, #4]
 80021a2:	793a      	ldrb	r2, [r7, #4]
 80021a4:	79fb      	ldrb	r3, [r7, #7]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	f4ff addc 	bcc.w	8001d64 <Si468x_dab_get_digital_service_list+0x88>
	}

	total_services += number_of_services;
 80021ac:	4b0b      	ldr	r3, [pc, #44]	; (80021dc <Si468x_dab_get_digital_service_list+0x500>)
 80021ae:	781a      	ldrb	r2, [r3, #0]
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	4413      	add	r3, r2
 80021b4:	b2da      	uxtb	r2, r3
 80021b6:	4b09      	ldr	r3, [pc, #36]	; (80021dc <Si468x_dab_get_digital_service_list+0x500>)
 80021b8:	701a      	strb	r2, [r3, #0]
	actual_services += number_of_services;
 80021ba:	4b06      	ldr	r3, [pc, #24]	; (80021d4 <Si468x_dab_get_digital_service_list+0x4f8>)
 80021bc:	781a      	ldrb	r2, [r3, #0]
 80021be:	79fb      	ldrb	r3, [r7, #7]
 80021c0:	4413      	add	r3, r2
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	4b03      	ldr	r3, [pc, #12]	; (80021d4 <Si468x_dab_get_digital_service_list+0x4f8>)
 80021c6:	701a      	strb	r2, [r3, #0]
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd90      	pop	{r4, r7, pc}
 80021d0:	20001100 	.word	0x20001100
 80021d4:	20002fd6 	.word	0x20002fd6
 80021d8:	20001b84 	.word	0x20001b84
 80021dc:	20002fd4 	.word	0x20002fd4

080021e0 <Si468x_dab_start_digital_service>:

void Si468x_dab_start_digital_service(uint32_t service_id, uint32_t component_id)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
	send_debug_msg("----------------DAB Start Digital Service----------------", CRLF_SEND);
 80021ea:	2101      	movs	r1, #1
 80021ec:	482d      	ldr	r0, [pc, #180]	; (80022a4 <Si468x_dab_start_digital_service+0xc4>)
 80021ee:	f001 f9b5 	bl	800355c <send_debug_msg>

	dab_spi_tx_buffer[0] = SI468X_CMD_START_DIGITAL_SERVICE; 	//Command Code Start Digital Service
 80021f2:	4b2d      	ldr	r3, [pc, #180]	; (80022a8 <Si468x_dab_start_digital_service+0xc8>)
 80021f4:	2281      	movs	r2, #129	; 0x81
 80021f6:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1] = 0x00;								//always 0 - as in documentation
 80021f8:	4b2b      	ldr	r3, [pc, #172]	; (80022a8 <Si468x_dab_start_digital_service+0xc8>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	705a      	strb	r2, [r3, #1]
	dab_spi_tx_buffer[2] = 0x00;								//always 0 - as in documentation
 80021fe:	4b2a      	ldr	r3, [pc, #168]	; (80022a8 <Si468x_dab_start_digital_service+0xc8>)
 8002200:	2200      	movs	r2, #0
 8002202:	709a      	strb	r2, [r3, #2]
	dab_spi_tx_buffer[3] = 0x00;								//always 0 - as in documentation
 8002204:	4b28      	ldr	r3, [pc, #160]	; (80022a8 <Si468x_dab_start_digital_service+0xc8>)
 8002206:	2200      	movs	r2, #0
 8002208:	70da      	strb	r2, [r3, #3]

	dab_spi_tx_buffer[4]  = service_id & 0xFF;					//Service ID [7:0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	b2da      	uxtb	r2, r3
 800220e:	4b26      	ldr	r3, [pc, #152]	; (80022a8 <Si468x_dab_start_digital_service+0xc8>)
 8002210:	711a      	strb	r2, [r3, #4]
	dab_spi_tx_buffer[5]  = service_id >> 8;					//Service ID [15:8]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	0a1b      	lsrs	r3, r3, #8
 8002216:	b2da      	uxtb	r2, r3
 8002218:	4b23      	ldr	r3, [pc, #140]	; (80022a8 <Si468x_dab_start_digital_service+0xc8>)
 800221a:	715a      	strb	r2, [r3, #5]
	dab_spi_tx_buffer[6]  = service_id >> 16;					//Service ID [23:16]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	0c1b      	lsrs	r3, r3, #16
 8002220:	b2da      	uxtb	r2, r3
 8002222:	4b21      	ldr	r3, [pc, #132]	; (80022a8 <Si468x_dab_start_digital_service+0xc8>)
 8002224:	719a      	strb	r2, [r3, #6]
	dab_spi_tx_buffer[7]  = service_id >> 24;					//Service ID [31:24]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	0e1b      	lsrs	r3, r3, #24
 800222a:	b2da      	uxtb	r2, r3
 800222c:	4b1e      	ldr	r3, [pc, #120]	; (80022a8 <Si468x_dab_start_digital_service+0xc8>)
 800222e:	71da      	strb	r2, [r3, #7]

	dab_spi_tx_buffer[8]  = component_id & 0xFF;				//Component ID [7:0]
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	b2da      	uxtb	r2, r3
 8002234:	4b1c      	ldr	r3, [pc, #112]	; (80022a8 <Si468x_dab_start_digital_service+0xc8>)
 8002236:	721a      	strb	r2, [r3, #8]
	dab_spi_tx_buffer[9]  = component_id >> 8;					//Component ID [15:8]
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	0a1b      	lsrs	r3, r3, #8
 800223c:	b2da      	uxtb	r2, r3
 800223e:	4b1a      	ldr	r3, [pc, #104]	; (80022a8 <Si468x_dab_start_digital_service+0xc8>)
 8002240:	725a      	strb	r2, [r3, #9]
	dab_spi_tx_buffer[10]  = component_id >> 16;				//Component ID [23:16]
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	0c1b      	lsrs	r3, r3, #16
 8002246:	b2da      	uxtb	r2, r3
 8002248:	4b17      	ldr	r3, [pc, #92]	; (80022a8 <Si468x_dab_start_digital_service+0xc8>)
 800224a:	729a      	strb	r2, [r3, #10]
	dab_spi_tx_buffer[11]  = component_id >> 24;				//Component ID [31:24]
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	0e1b      	lsrs	r3, r3, #24
 8002250:	b2da      	uxtb	r2, r3
 8002252:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <Si468x_dab_start_digital_service+0xc8>)
 8002254:	72da      	strb	r2, [r3, #11]

	status = Si468x_write_command(12, dab_spi_tx_buffer);
 8002256:	4914      	ldr	r1, [pc, #80]	; (80022a8 <Si468x_dab_start_digital_service+0xc8>)
 8002258:	200c      	movs	r0, #12
 800225a:	f7ff fa0f 	bl	800167c <Si468x_write_command>
 800225e:	4603      	mov	r3, r0
 8002260:	461a      	mov	r2, r3
 8002262:	4b12      	ldr	r3, [pc, #72]	; (80022ac <Si468x_dab_start_digital_service+0xcc>)
 8002264:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8002266:	2001      	movs	r0, #1
 8002268:	f003 fbd4 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(5, dab_spi_rx_buffer);
 800226c:	4910      	ldr	r1, [pc, #64]	; (80022b0 <Si468x_dab_start_digital_service+0xd0>)
 800226e:	2005      	movs	r0, #5
 8002270:	f7ff fa26 	bl	80016c0 <Si468x_read_reply>
 8002274:	4603      	mov	r3, r0
 8002276:	461a      	mov	r2, r3
 8002278:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <Si468x_dab_start_digital_service+0xcc>)
 800227a:	701a      	strb	r2, [r3, #0]
	if(rd_reply.err_cmd)
 800227c:	4b0d      	ldr	r3, [pc, #52]	; (80022b4 <Si468x_dab_start_digital_service+0xd4>)
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002284:	b2db      	uxtb	r3, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	d004      	beq.n	8002294 <Si468x_dab_start_digital_service+0xb4>
	{
		send_debug_msg("Command Error!", CRLF_SEND);
 800228a:	2101      	movs	r1, #1
 800228c:	480a      	ldr	r0, [pc, #40]	; (80022b8 <Si468x_dab_start_digital_service+0xd8>)
 800228e:	f001 f965 	bl	800355c <send_debug_msg>
	}
	else
	{
		send_debug_msg("Service started successfully!", CRLF_SEND);
	}
}
 8002292:	e003      	b.n	800229c <Si468x_dab_start_digital_service+0xbc>
		send_debug_msg("Service started successfully!", CRLF_SEND);
 8002294:	2101      	movs	r1, #1
 8002296:	4809      	ldr	r0, [pc, #36]	; (80022bc <Si468x_dab_start_digital_service+0xdc>)
 8002298:	f001 f960 	bl	800355c <send_debug_msg>
}
 800229c:	bf00      	nop
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	0800c290 	.word	0x0800c290
 80022a8:	20000100 	.word	0x20000100
 80022ac:	20001940 	.word	0x20001940
 80022b0:	20001100 	.word	0x20001100
 80022b4:	20001a30 	.word	0x20001a30
 80022b8:	0800bd88 	.word	0x0800bd88
 80022bc:	0800c2cc 	.word	0x0800c2cc

080022c0 <Si468x_dab_get_ensemble_info>:

uint8_t Si468x_dab_get_ensemble_info()
{
 80022c0:	b590      	push	{r4, r7, lr}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
	uint32_t ensemble_id_temp = 0;
 80022c6:	2300      	movs	r3, #0
 80022c8:	603b      	str	r3, [r7, #0]
	send_debug_msg("------------------DAB Get Ensemble Info------------------", CRLF_SEND);
 80022ca:	2101      	movs	r1, #1
 80022cc:	484a      	ldr	r0, [pc, #296]	; (80023f8 <Si468x_dab_get_ensemble_info+0x138>)
 80022ce:	f001 f945 	bl	800355c <send_debug_msg>

	dab_spi_tx_buffer[0] = SI468X_CMD_DAB_GET_ENSEMBLE_INFO; 	//Command Code DAB Get Ensemble Info
 80022d2:	4b4a      	ldr	r3, [pc, #296]	; (80023fc <Si468x_dab_get_ensemble_info+0x13c>)
 80022d4:	22b4      	movs	r2, #180	; 0xb4
 80022d6:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1] = 0x00;								//always 0 - as in documentation
 80022d8:	4b48      	ldr	r3, [pc, #288]	; (80023fc <Si468x_dab_get_ensemble_info+0x13c>)
 80022da:	2200      	movs	r2, #0
 80022dc:	705a      	strb	r2, [r3, #1]
	status = Si468x_write_command(2, dab_spi_tx_buffer);
 80022de:	4947      	ldr	r1, [pc, #284]	; (80023fc <Si468x_dab_get_ensemble_info+0x13c>)
 80022e0:	2002      	movs	r0, #2
 80022e2:	f7ff f9cb 	bl	800167c <Si468x_write_command>
 80022e6:	4603      	mov	r3, r0
 80022e8:	461a      	mov	r2, r3
 80022ea:	4b45      	ldr	r3, [pc, #276]	; (8002400 <Si468x_dab_get_ensemble_info+0x140>)
 80022ec:	701a      	strb	r2, [r3, #0]
	HAL_Delay(2);
 80022ee:	2002      	movs	r0, #2
 80022f0:	f003 fb90 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(21, dab_spi_rx_buffer);
 80022f4:	4943      	ldr	r1, [pc, #268]	; (8002404 <Si468x_dab_get_ensemble_info+0x144>)
 80022f6:	2015      	movs	r0, #21
 80022f8:	f7ff f9e2 	bl	80016c0 <Si468x_read_reply>
 80022fc:	4603      	mov	r3, r0
 80022fe:	461a      	mov	r2, r3
 8002300:	4b3f      	ldr	r3, [pc, #252]	; (8002400 <Si468x_dab_get_ensemble_info+0x140>)
 8002302:	701a      	strb	r2, [r3, #0]

	//wait for good ensemble name
	while(!dab_spi_rx_buffer[6])
 8002304:	e012      	b.n	800232c <Si468x_dab_get_ensemble_info+0x6c>
	{
		status = Si468x_write_command(2, dab_spi_tx_buffer);
 8002306:	493d      	ldr	r1, [pc, #244]	; (80023fc <Si468x_dab_get_ensemble_info+0x13c>)
 8002308:	2002      	movs	r0, #2
 800230a:	f7ff f9b7 	bl	800167c <Si468x_write_command>
 800230e:	4603      	mov	r3, r0
 8002310:	461a      	mov	r2, r3
 8002312:	4b3b      	ldr	r3, [pc, #236]	; (8002400 <Si468x_dab_get_ensemble_info+0x140>)
 8002314:	701a      	strb	r2, [r3, #0]
		HAL_Delay(2);
 8002316:	2002      	movs	r0, #2
 8002318:	f003 fb7c 	bl	8005a14 <HAL_Delay>
		status = Si468x_read_reply(21, dab_spi_rx_buffer);
 800231c:	4939      	ldr	r1, [pc, #228]	; (8002404 <Si468x_dab_get_ensemble_info+0x144>)
 800231e:	2015      	movs	r0, #21
 8002320:	f7ff f9ce 	bl	80016c0 <Si468x_read_reply>
 8002324:	4603      	mov	r3, r0
 8002326:	461a      	mov	r2, r3
 8002328:	4b35      	ldr	r3, [pc, #212]	; (8002400 <Si468x_dab_get_ensemble_info+0x140>)
 800232a:	701a      	strb	r2, [r3, #0]
	while(!dab_spi_rx_buffer[6])
 800232c:	4b35      	ldr	r3, [pc, #212]	; (8002404 <Si468x_dab_get_ensemble_info+0x144>)
 800232e:	799b      	ldrb	r3, [r3, #6]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0e8      	beq.n	8002306 <Si468x_dab_get_ensemble_info+0x46>
	}

	if(rd_reply.err_cmd)
 8002334:	4b34      	ldr	r3, [pc, #208]	; (8002408 <Si468x_dab_get_ensemble_info+0x148>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800233c:	b2db      	uxtb	r3, r3
 800233e:	2b00      	cmp	r3, #0
 8002340:	d005      	beq.n	800234e <Si468x_dab_get_ensemble_info+0x8e>
	{
		send_debug_msg("Command Error!", CRLF_SEND);
 8002342:	2101      	movs	r1, #1
 8002344:	4831      	ldr	r0, [pc, #196]	; (800240c <Si468x_dab_get_ensemble_info+0x14c>)
 8002346:	f001 f909 	bl	800355c <send_debug_msg>
		return 0;
 800234a:	2300      	movs	r3, #0
 800234c:	e050      	b.n	80023f0 <Si468x_dab_get_ensemble_info+0x130>
	}
	else
	{
		ensemble_id_temp = (dab_spi_rx_buffer[5] << 8) + dab_spi_rx_buffer[4];
 800234e:	4b2d      	ldr	r3, [pc, #180]	; (8002404 <Si468x_dab_get_ensemble_info+0x144>)
 8002350:	795b      	ldrb	r3, [r3, #5]
 8002352:	021b      	lsls	r3, r3, #8
 8002354:	4a2b      	ldr	r2, [pc, #172]	; (8002404 <Si468x_dab_get_ensemble_info+0x144>)
 8002356:	7912      	ldrb	r2, [r2, #4]
 8002358:	4413      	add	r3, r2
 800235a:	603b      	str	r3, [r7, #0]

		if(ensemble_id_temp)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d041      	beq.n	80023e6 <Si468x_dab_get_ensemble_info+0x126>
		{
			send_debug_msg("Ensemble found.", CRLF_SEND);
 8002362:	2101      	movs	r1, #1
 8002364:	482a      	ldr	r0, [pc, #168]	; (8002410 <Si468x_dab_get_ensemble_info+0x150>)
 8002366:	f001 f8f9 	bl	800355c <send_debug_msg>
			ensembles_list[total_ensembles].id = ensemble_id_temp;
 800236a:	4b2a      	ldr	r3, [pc, #168]	; (8002414 <Si468x_dab_get_ensemble_info+0x154>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	683a      	ldr	r2, [r7, #0]
 8002370:	b291      	uxth	r1, r2
 8002372:	4a29      	ldr	r2, [pc, #164]	; (8002418 <Si468x_dab_get_ensemble_info+0x158>)
 8002374:	015b      	lsls	r3, r3, #5
 8002376:	4413      	add	r3, r2
 8002378:	460a      	mov	r2, r1
 800237a:	801a      	strh	r2, [r3, #0]
			ensembles_list[total_ensembles].freq = actual_freq;
 800237c:	4b25      	ldr	r3, [pc, #148]	; (8002414 <Si468x_dab_get_ensemble_info+0x154>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	4618      	mov	r0, r3
 8002382:	4b26      	ldr	r3, [pc, #152]	; (800241c <Si468x_dab_get_ensemble_info+0x15c>)
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	4924      	ldr	r1, [pc, #144]	; (8002418 <Si468x_dab_get_ensemble_info+0x158>)
 8002388:	0143      	lsls	r3, r0, #5
 800238a:	440b      	add	r3, r1
 800238c:	3318      	adds	r3, #24
 800238e:	601a      	str	r2, [r3, #0]
			ensembles_list[total_ensembles].freq_id  =actual_freq_id;
 8002390:	4b20      	ldr	r3, [pc, #128]	; (8002414 <Si468x_dab_get_ensemble_info+0x154>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	4618      	mov	r0, r3
 8002396:	4b22      	ldr	r3, [pc, #136]	; (8002420 <Si468x_dab_get_ensemble_info+0x160>)
 8002398:	7819      	ldrb	r1, [r3, #0]
 800239a:	4a1f      	ldr	r2, [pc, #124]	; (8002418 <Si468x_dab_get_ensemble_info+0x158>)
 800239c:	0143      	lsls	r3, r0, #5
 800239e:	4413      	add	r3, r2
 80023a0:	331c      	adds	r3, #28
 80023a2:	460a      	mov	r2, r1
 80023a4:	701a      	strb	r2, [r3, #0]

			for(uint8_t i = 0; i < 16; i++)
 80023a6:	2300      	movs	r3, #0
 80023a8:	71fb      	strb	r3, [r7, #7]
 80023aa:	e011      	b.n	80023d0 <Si468x_dab_get_ensemble_info+0x110>
			{
				ensembles_list[total_ensembles].label[i] = dab_spi_rx_buffer[6 + i];
 80023ac:	79fb      	ldrb	r3, [r7, #7]
 80023ae:	1d9a      	adds	r2, r3, #6
 80023b0:	4b18      	ldr	r3, [pc, #96]	; (8002414 <Si468x_dab_get_ensemble_info+0x154>)
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	461c      	mov	r4, r3
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	4912      	ldr	r1, [pc, #72]	; (8002404 <Si468x_dab_get_ensemble_info+0x144>)
 80023ba:	5c88      	ldrb	r0, [r1, r2]
 80023bc:	4916      	ldr	r1, [pc, #88]	; (8002418 <Si468x_dab_get_ensemble_info+0x158>)
 80023be:	0162      	lsls	r2, r4, #5
 80023c0:	440a      	add	r2, r1
 80023c2:	4413      	add	r3, r2
 80023c4:	3302      	adds	r3, #2
 80023c6:	4602      	mov	r2, r0
 80023c8:	701a      	strb	r2, [r3, #0]
			for(uint8_t i = 0; i < 16; i++)
 80023ca:	79fb      	ldrb	r3, [r7, #7]
 80023cc:	3301      	adds	r3, #1
 80023ce:	71fb      	strb	r3, [r7, #7]
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	2b0f      	cmp	r3, #15
 80023d4:	d9ea      	bls.n	80023ac <Si468x_dab_get_ensemble_info+0xec>
			}

			total_ensembles++;
 80023d6:	4b0f      	ldr	r3, [pc, #60]	; (8002414 <Si468x_dab_get_ensemble_info+0x154>)
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	3301      	adds	r3, #1
 80023dc:	b2da      	uxtb	r2, r3
 80023de:	4b0d      	ldr	r3, [pc, #52]	; (8002414 <Si468x_dab_get_ensemble_info+0x154>)
 80023e0:	701a      	strb	r2, [r3, #0]
			return 1;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e004      	b.n	80023f0 <Si468x_dab_get_ensemble_info+0x130>
		}
		else
		{
			send_debug_msg("Ensemble not found.", CRLF_SEND);
 80023e6:	2101      	movs	r1, #1
 80023e8:	480e      	ldr	r0, [pc, #56]	; (8002424 <Si468x_dab_get_ensemble_info+0x164>)
 80023ea:	f001 f8b7 	bl	800355c <send_debug_msg>
			return 0;
 80023ee:	2300      	movs	r3, #0
		}
	}
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd90      	pop	{r4, r7, pc}
 80023f8:	0800c2ec 	.word	0x0800c2ec
 80023fc:	20000100 	.word	0x20000100
 8002400:	20001940 	.word	0x20001940
 8002404:	20001100 	.word	0x20001100
 8002408:	20001a30 	.word	0x20001a30
 800240c:	0800bd88 	.word	0x0800bd88
 8002410:	0800c328 	.word	0x0800c328
 8002414:	20002fd5 	.word	0x20002fd5
 8002418:	20001a44 	.word	0x20001a44
 800241c:	20002fd8 	.word	0x20002fd8
 8002420:	20002fdc 	.word	0x20002fdc
 8002424:	0800c338 	.word	0x0800c338

08002428 <Si468x_dab_full_scan>:

void Si468x_dab_full_scan()
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
	send_debug_msg("----------------------DAB Full Scan----------------------", CRLF_SEND);
 800242e:	2101      	movs	r1, #1
 8002430:	48af      	ldr	r0, [pc, #700]	; (80026f0 <Si468x_dab_full_scan+0x2c8>)
 8002432:	f001 f893 	bl	800355c <send_debug_msg>
	total_services = 0;
 8002436:	4baf      	ldr	r3, [pc, #700]	; (80026f4 <Si468x_dab_full_scan+0x2cc>)
 8002438:	2200      	movs	r2, #0
 800243a:	701a      	strb	r2, [r3, #0]
	total_ensembles = 0;
 800243c:	4bae      	ldr	r3, [pc, #696]	; (80026f8 <Si468x_dab_full_scan+0x2d0>)
 800243e:	2200      	movs	r2, #0
 8002440:	701a      	strb	r2, [r3, #0]
	actual_services = 0;
 8002442:	4bae      	ldr	r3, [pc, #696]	; (80026fc <Si468x_dab_full_scan+0x2d4>)
 8002444:	2200      	movs	r2, #0
 8002446:	701a      	strb	r2, [r3, #0]

	uint8_t valid_timeout = 0;
 8002448:	2300      	movs	r3, #0
 800244a:	71fb      	strb	r3, [r7, #7]
	uint8_t fic_q_timeout = 0;
 800244c:	2300      	movs	r3, #0
 800244e:	71bb      	strb	r3, [r7, #6]

	for(uint8_t freq_index = 0; freq_index < freq_cnt; freq_index++)
 8002450:	2300      	movs	r3, #0
 8002452:	717b      	strb	r3, [r7, #5]
 8002454:	e060      	b.n	8002518 <Si468x_dab_full_scan+0xf0>
	{
//		dab_digrad_status.valid = 0;
//		dab_digrad_status.acq = 0;
//		dab_digrad_status.fic_quality = 0;

		valid_timeout = VALID_TIMEOUT;
 8002456:	2304      	movs	r3, #4
 8002458:	71fb      	strb	r3, [r7, #7]
		fic_q_timeout = FIC_Q_TIMEOUT;
 800245a:	2364      	movs	r3, #100	; 0x64
 800245c:	71bb      	strb	r3, [r7, #6]

		Si468x_dab_tune_freq(freq_index, 0);
 800245e:	797b      	ldrb	r3, [r7, #5]
 8002460:	2100      	movs	r1, #0
 8002462:	4618      	mov	r0, r3
 8002464:	f7ff fb26 	bl	8001ab4 <Si468x_dab_tune_freq>

		do
		{
			Si468x_dab_digrad_status();
 8002468:	f7ff fbde 	bl	8001c28 <Si468x_dab_digrad_status>
			valid_timeout--;
 800246c:	79fb      	ldrb	r3, [r7, #7]
 800246e:	3b01      	subs	r3, #1
 8002470:	71fb      	strb	r3, [r7, #7]
			if(!valid_timeout)
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d104      	bne.n	8002482 <Si468x_dab_full_scan+0x5a>
			{
				send_debug_msg("Ensemble not found.", CRLF_SEND);
 8002478:	2101      	movs	r1, #1
 800247a:	48a1      	ldr	r0, [pc, #644]	; (8002700 <Si468x_dab_full_scan+0x2d8>)
 800247c:	f001 f86e 	bl	800355c <send_debug_msg>
				break;
 8002480:	e010      	b.n	80024a4 <Si468x_dab_full_scan+0x7c>
			}
			HAL_Delay(SIGNAL_CHECK_INTERVAL);
 8002482:	2032      	movs	r0, #50	; 0x32
 8002484:	f003 fac6 	bl	8005a14 <HAL_Delay>
		}while(!dab_digrad_status.valid || !dab_digrad_status.acq);
 8002488:	4b9e      	ldr	r3, [pc, #632]	; (8002704 <Si468x_dab_full_scan+0x2dc>)
 800248a:	785b      	ldrb	r3, [r3, #1]
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	b2db      	uxtb	r3, r3
 8002492:	2b00      	cmp	r3, #0
 8002494:	d0e8      	beq.n	8002468 <Si468x_dab_full_scan+0x40>
 8002496:	4b9b      	ldr	r3, [pc, #620]	; (8002704 <Si468x_dab_full_scan+0x2dc>)
 8002498:	785b      	ldrb	r3, [r3, #1]
 800249a:	f003 0304 	and.w	r3, r3, #4
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d0e1      	beq.n	8002468 <Si468x_dab_full_scan+0x40>

		if(valid_timeout)
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d013      	beq.n	80024d2 <Si468x_dab_full_scan+0xaa>
		{
			do
			{
				Si468x_dab_digrad_status();
 80024aa:	f7ff fbbd 	bl	8001c28 <Si468x_dab_digrad_status>
				fic_q_timeout--;
 80024ae:	79bb      	ldrb	r3, [r7, #6]
 80024b0:	3b01      	subs	r3, #1
 80024b2:	71bb      	strb	r3, [r7, #6]
				if(!fic_q_timeout)
 80024b4:	79bb      	ldrb	r3, [r7, #6]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d104      	bne.n	80024c4 <Si468x_dab_full_scan+0x9c>
				{
					send_debug_msg("Ensemble not found.", CRLF_SEND);
 80024ba:	2101      	movs	r1, #1
 80024bc:	4890      	ldr	r0, [pc, #576]	; (8002700 <Si468x_dab_full_scan+0x2d8>)
 80024be:	f001 f84d 	bl	800355c <send_debug_msg>
					break;
 80024c2:	e006      	b.n	80024d2 <Si468x_dab_full_scan+0xaa>
				}
				HAL_Delay(SIGNAL_CHECK_INTERVAL);
 80024c4:	2032      	movs	r0, #50	; 0x32
 80024c6:	f003 faa5 	bl	8005a14 <HAL_Delay>
			}while(dab_digrad_status.fic_quality < 50);
 80024ca:	4b8e      	ldr	r3, [pc, #568]	; (8002704 <Si468x_dab_full_scan+0x2dc>)
 80024cc:	791b      	ldrb	r3, [r3, #4]
 80024ce:	2b31      	cmp	r3, #49	; 0x31
 80024d0:	d9eb      	bls.n	80024aa <Si468x_dab_full_scan+0x82>
		}

		if(valid_timeout && fic_q_timeout)
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d01c      	beq.n	8002512 <Si468x_dab_full_scan+0xea>
 80024d8:	79bb      	ldrb	r3, [r7, #6]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d019      	beq.n	8002512 <Si468x_dab_full_scan+0xea>
		{
			do
			{
				Si468x_dab_get_event_status();
 80024de:	f000 fb1b 	bl	8002b18 <Si468x_dab_get_event_status>
				HAL_Delay(10);
 80024e2:	200a      	movs	r0, #10
 80024e4:	f003 fa96 	bl	8005a14 <HAL_Delay>
			}while(!dab_events.srv_list || dab_events.srv_list_int);
 80024e8:	4b87      	ldr	r3, [pc, #540]	; (8002708 <Si468x_dab_full_scan+0x2e0>)
 80024ea:	785b      	ldrb	r3, [r3, #1]
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d0f3      	beq.n	80024de <Si468x_dab_full_scan+0xb6>
 80024f6:	4b84      	ldr	r3, [pc, #528]	; (8002708 <Si468x_dab_full_scan+0x2e0>)
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	f003 0301 	and.w	r3, r3, #1
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1ec      	bne.n	80024de <Si468x_dab_full_scan+0xb6>

			if(Si468x_dab_get_ensemble_info())
 8002504:	f7ff fedc 	bl	80022c0 <Si468x_dab_get_ensemble_info>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d001      	beq.n	8002512 <Si468x_dab_full_scan+0xea>
			{
				Si468x_dab_get_digital_service_list();
 800250e:	f7ff fbe5 	bl	8001cdc <Si468x_dab_get_digital_service_list>
	for(uint8_t freq_index = 0; freq_index < freq_cnt; freq_index++)
 8002512:	797b      	ldrb	r3, [r7, #5]
 8002514:	3301      	adds	r3, #1
 8002516:	717b      	strb	r3, [r7, #5]
 8002518:	4b7c      	ldr	r3, [pc, #496]	; (800270c <Si468x_dab_full_scan+0x2e4>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	797a      	ldrb	r2, [r7, #5]
 800251e:	429a      	cmp	r2, r3
 8002520:	d399      	bcc.n	8002456 <Si468x_dab_full_scan+0x2e>
			}
		}
	}

	eeprom_clear_scanning_data();
 8002522:	f002 f833 	bl	800458c <eeprom_clear_scanning_data>
	if(total_services)
 8002526:	4b73      	ldr	r3, [pc, #460]	; (80026f4 <Si468x_dab_full_scan+0x2cc>)
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d007      	beq.n	800253e <Si468x_dab_full_scan+0x116>
	{
		eeprom_save_scanning_data(services_list, total_services, ensembles_list, total_ensembles);
 800252e:	4b71      	ldr	r3, [pc, #452]	; (80026f4 <Si468x_dab_full_scan+0x2cc>)
 8002530:	7819      	ldrb	r1, [r3, #0]
 8002532:	4b71      	ldr	r3, [pc, #452]	; (80026f8 <Si468x_dab_full_scan+0x2d0>)
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	4a76      	ldr	r2, [pc, #472]	; (8002710 <Si468x_dab_full_scan+0x2e8>)
 8002538:	4876      	ldr	r0, [pc, #472]	; (8002714 <Si468x_dab_full_scan+0x2ec>)
 800253a:	f002 f883 	bl	8004644 <eeprom_save_scanning_data>
	}

	//display info about  ensembles
	send_debug_msg("Ensembles found: ", CRLF_NO_SEND);
 800253e:	2100      	movs	r1, #0
 8002540:	4875      	ldr	r0, [pc, #468]	; (8002718 <Si468x_dab_full_scan+0x2f0>)
 8002542:	f001 f80b 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(total_ensembles, itoa_buffer, 10), CRLF_SEND);
 8002546:	4b6c      	ldr	r3, [pc, #432]	; (80026f8 <Si468x_dab_full_scan+0x2d0>)
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	220a      	movs	r2, #10
 800254c:	4973      	ldr	r1, [pc, #460]	; (800271c <Si468x_dab_full_scan+0x2f4>)
 800254e:	4618      	mov	r0, r3
 8002550:	f009 fa56 	bl	800ba00 <itoa>
 8002554:	4603      	mov	r3, r0
 8002556:	2101      	movs	r1, #1
 8002558:	4618      	mov	r0, r3
 800255a:	f000 ffff 	bl	800355c <send_debug_msg>

	send_debug_msg("--------------------------------------------------", CRLF_SEND);
 800255e:	2101      	movs	r1, #1
 8002560:	486f      	ldr	r0, [pc, #444]	; (8002720 <Si468x_dab_full_scan+0x2f8>)
 8002562:	f000 fffb 	bl	800355c <send_debug_msg>
	send_debug_msg("| Number", CRLF_NO_SEND);
 8002566:	2100      	movs	r1, #0
 8002568:	486e      	ldr	r0, [pc, #440]	; (8002724 <Si468x_dab_full_scan+0x2fc>)
 800256a:	f000 fff7 	bl	800355c <send_debug_msg>
	send_debug_msg(" | Label          ", CRLF_NO_SEND);
 800256e:	2100      	movs	r1, #0
 8002570:	486d      	ldr	r0, [pc, #436]	; (8002728 <Si468x_dab_full_scan+0x300>)
 8002572:	f000 fff3 	bl	800355c <send_debug_msg>
	send_debug_msg("| Frequency ", CRLF_NO_SEND);
 8002576:	2100      	movs	r1, #0
 8002578:	486c      	ldr	r0, [pc, #432]	; (800272c <Si468x_dab_full_scan+0x304>)
 800257a:	f000 ffef 	bl	800355c <send_debug_msg>
	send_debug_msg(" | Channel |", CRLF_SEND);
 800257e:	2101      	movs	r1, #1
 8002580:	486b      	ldr	r0, [pc, #428]	; (8002730 <Si468x_dab_full_scan+0x308>)
 8002582:	f000 ffeb 	bl	800355c <send_debug_msg>

	for(uint8_t ensembles_index = 0; ensembles_index < total_ensembles; ensembles_index++)
 8002586:	2300      	movs	r3, #0
 8002588:	713b      	strb	r3, [r7, #4]
 800258a:	e054      	b.n	8002636 <Si468x_dab_full_scan+0x20e>
	{
		send_debug_msg("| ", CRLF_NO_SEND);
 800258c:	2100      	movs	r1, #0
 800258e:	4869      	ldr	r0, [pc, #420]	; (8002734 <Si468x_dab_full_scan+0x30c>)
 8002590:	f000 ffe4 	bl	800355c <send_debug_msg>
		send_debug_msg(itoa(ensembles_index, itoa_buffer, 10), CRLF_NO_SEND);
 8002594:	793b      	ldrb	r3, [r7, #4]
 8002596:	220a      	movs	r2, #10
 8002598:	4960      	ldr	r1, [pc, #384]	; (800271c <Si468x_dab_full_scan+0x2f4>)
 800259a:	4618      	mov	r0, r3
 800259c:	f009 fa30 	bl	800ba00 <itoa>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2100      	movs	r1, #0
 80025a4:	4618      	mov	r0, r3
 80025a6:	f000 ffd9 	bl	800355c <send_debug_msg>
		send_debug_msg("      | ", CRLF_NO_SEND);
 80025aa:	2100      	movs	r1, #0
 80025ac:	4862      	ldr	r0, [pc, #392]	; (8002738 <Si468x_dab_full_scan+0x310>)
 80025ae:	f000 ffd5 	bl	800355c <send_debug_msg>

		send_debug_msg(ensembles_list[ensembles_index].label, CRLF_NO_SEND);
 80025b2:	793b      	ldrb	r3, [r7, #4]
 80025b4:	015b      	lsls	r3, r3, #5
 80025b6:	4a56      	ldr	r2, [pc, #344]	; (8002710 <Si468x_dab_full_scan+0x2e8>)
 80025b8:	4413      	add	r3, r2
 80025ba:	3302      	adds	r3, #2
 80025bc:	2100      	movs	r1, #0
 80025be:	4618      	mov	r0, r3
 80025c0:	f000 ffcc 	bl	800355c <send_debug_msg>
		send_debug_msg("| ", CRLF_NO_SEND);
 80025c4:	2100      	movs	r1, #0
 80025c6:	485b      	ldr	r0, [pc, #364]	; (8002734 <Si468x_dab_full_scan+0x30c>)
 80025c8:	f000 ffc8 	bl	800355c <send_debug_msg>

		send_debug_msg(itoa(ensembles_list[ensembles_index].freq, itoa_buffer, 10), CRLF_NO_SEND);
 80025cc:	793b      	ldrb	r3, [r7, #4]
 80025ce:	4a50      	ldr	r2, [pc, #320]	; (8002710 <Si468x_dab_full_scan+0x2e8>)
 80025d0:	015b      	lsls	r3, r3, #5
 80025d2:	4413      	add	r3, r2
 80025d4:	3318      	adds	r3, #24
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	220a      	movs	r2, #10
 80025da:	4950      	ldr	r1, [pc, #320]	; (800271c <Si468x_dab_full_scan+0x2f4>)
 80025dc:	4618      	mov	r0, r3
 80025de:	f009 fa0f 	bl	800ba00 <itoa>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2100      	movs	r1, #0
 80025e6:	4618      	mov	r0, r3
 80025e8:	f000 ffb8 	bl	800355c <send_debug_msg>
		send_debug_msg(" kHz | ", CRLF_NO_SEND);
 80025ec:	2100      	movs	r1, #0
 80025ee:	4853      	ldr	r0, [pc, #332]	; (800273c <Si468x_dab_full_scan+0x314>)
 80025f0:	f000 ffb4 	bl	800355c <send_debug_msg>

		send_debug_msg(dab_channels_names[ensembles_list[ensembles_index].freq_id], CRLF_NO_SEND);
 80025f4:	793b      	ldrb	r3, [r7, #4]
 80025f6:	4a46      	ldr	r2, [pc, #280]	; (8002710 <Si468x_dab_full_scan+0x2e8>)
 80025f8:	015b      	lsls	r3, r3, #5
 80025fa:	4413      	add	r3, r2
 80025fc:	331c      	adds	r3, #28
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	461a      	mov	r2, r3
 8002602:	4b4f      	ldr	r3, [pc, #316]	; (8002740 <Si468x_dab_full_scan+0x318>)
 8002604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002608:	2100      	movs	r1, #0
 800260a:	4618      	mov	r0, r3
 800260c:	f000 ffa6 	bl	800355c <send_debug_msg>
		if(ensembles_list[ensembles_index].freq_id < 20)
 8002610:	793b      	ldrb	r3, [r7, #4]
 8002612:	4a3f      	ldr	r2, [pc, #252]	; (8002710 <Si468x_dab_full_scan+0x2e8>)
 8002614:	015b      	lsls	r3, r3, #5
 8002616:	4413      	add	r3, r2
 8002618:	331c      	adds	r3, #28
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	2b13      	cmp	r3, #19
 800261e:	d803      	bhi.n	8002628 <Si468x_dab_full_scan+0x200>
		{
			send_debug_msg(" ", CRLF_NO_SEND);
 8002620:	2100      	movs	r1, #0
 8002622:	4848      	ldr	r0, [pc, #288]	; (8002744 <Si468x_dab_full_scan+0x31c>)
 8002624:	f000 ff9a 	bl	800355c <send_debug_msg>
		}
		send_debug_msg("  |", CRLF_SEND);
 8002628:	2101      	movs	r1, #1
 800262a:	4847      	ldr	r0, [pc, #284]	; (8002748 <Si468x_dab_full_scan+0x320>)
 800262c:	f000 ff96 	bl	800355c <send_debug_msg>
	for(uint8_t ensembles_index = 0; ensembles_index < total_ensembles; ensembles_index++)
 8002630:	793b      	ldrb	r3, [r7, #4]
 8002632:	3301      	adds	r3, #1
 8002634:	713b      	strb	r3, [r7, #4]
 8002636:	4b30      	ldr	r3, [pc, #192]	; (80026f8 <Si468x_dab_full_scan+0x2d0>)
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	793a      	ldrb	r2, [r7, #4]
 800263c:	429a      	cmp	r2, r3
 800263e:	d3a5      	bcc.n	800258c <Si468x_dab_full_scan+0x164>
	}
	send_debug_msg("--------------------------------------------------", CRLF_SEND);
 8002640:	2101      	movs	r1, #1
 8002642:	4837      	ldr	r0, [pc, #220]	; (8002720 <Si468x_dab_full_scan+0x2f8>)
 8002644:	f000 ff8a 	bl	800355c <send_debug_msg>

	//display info about services
	send_debug_msg("Services found: ", CRLF_NO_SEND);
 8002648:	2100      	movs	r1, #0
 800264a:	4840      	ldr	r0, [pc, #256]	; (800274c <Si468x_dab_full_scan+0x324>)
 800264c:	f000 ff86 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(total_services, itoa_buffer, 10), CRLF_SEND);
 8002650:	4b28      	ldr	r3, [pc, #160]	; (80026f4 <Si468x_dab_full_scan+0x2cc>)
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	220a      	movs	r2, #10
 8002656:	4931      	ldr	r1, [pc, #196]	; (800271c <Si468x_dab_full_scan+0x2f4>)
 8002658:	4618      	mov	r0, r3
 800265a:	f009 f9d1 	bl	800ba00 <itoa>
 800265e:	4603      	mov	r3, r0
 8002660:	2101      	movs	r1, #1
 8002662:	4618      	mov	r0, r3
 8002664:	f000 ff7a 	bl	800355c <send_debug_msg>

	send_debug_msg("--------------------------------------------------------------------------------------------------------", CRLF_SEND);
 8002668:	2101      	movs	r1, #1
 800266a:	4839      	ldr	r0, [pc, #228]	; (8002750 <Si468x_dab_full_scan+0x328>)
 800266c:	f000 ff76 	bl	800355c <send_debug_msg>
	send_debug_msg("| Number | Name             | Ensemble Name   | Frequency  | Channel | PTY | Service ID | Component ID |", CRLF_SEND);
 8002670:	2101      	movs	r1, #1
 8002672:	4838      	ldr	r0, [pc, #224]	; (8002754 <Si468x_dab_full_scan+0x32c>)
 8002674:	f000 ff72 	bl	800355c <send_debug_msg>

	for(uint8_t services_index = 0; services_index < total_services; services_index++)
 8002678:	2300      	movs	r3, #0
 800267a:	70fb      	strb	r3, [r7, #3]
 800267c:	e12b      	b.n	80028d6 <Si468x_dab_full_scan+0x4ae>
	{
		//Number
		send_debug_msg("| ", CRLF_NO_SEND);
 800267e:	2100      	movs	r1, #0
 8002680:	482c      	ldr	r0, [pc, #176]	; (8002734 <Si468x_dab_full_scan+0x30c>)
 8002682:	f000 ff6b 	bl	800355c <send_debug_msg>
		send_debug_msg(itoa(services_index, itoa_buffer, 10), CRLF_NO_SEND);
 8002686:	78fb      	ldrb	r3, [r7, #3]
 8002688:	220a      	movs	r2, #10
 800268a:	4924      	ldr	r1, [pc, #144]	; (800271c <Si468x_dab_full_scan+0x2f4>)
 800268c:	4618      	mov	r0, r3
 800268e:	f009 f9b7 	bl	800ba00 <itoa>
 8002692:	4603      	mov	r3, r0
 8002694:	2100      	movs	r1, #0
 8002696:	4618      	mov	r0, r3
 8002698:	f000 ff60 	bl	800355c <send_debug_msg>
		if(services_index < 10)
 800269c:	78fb      	ldrb	r3, [r7, #3]
 800269e:	2b09      	cmp	r3, #9
 80026a0:	d803      	bhi.n	80026aa <Si468x_dab_full_scan+0x282>
		{
			send_debug_msg(" ", CRLF_NO_SEND);
 80026a2:	2100      	movs	r1, #0
 80026a4:	4827      	ldr	r0, [pc, #156]	; (8002744 <Si468x_dab_full_scan+0x31c>)
 80026a6:	f000 ff59 	bl	800355c <send_debug_msg>
		}
		send_debug_msg("     | ", CRLF_NO_SEND);
 80026aa:	2100      	movs	r1, #0
 80026ac:	482a      	ldr	r0, [pc, #168]	; (8002758 <Si468x_dab_full_scan+0x330>)
 80026ae:	f000 ff55 	bl	800355c <send_debug_msg>

		//Name
		if(services_list[services_index].name[0])
 80026b2:	78fb      	ldrb	r3, [r7, #3]
 80026b4:	4a17      	ldr	r2, [pc, #92]	; (8002714 <Si468x_dab_full_scan+0x2ec>)
 80026b6:	2134      	movs	r1, #52	; 0x34
 80026b8:	fb01 f303 	mul.w	r3, r1, r3
 80026bc:	4413      	add	r3, r2
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d00a      	beq.n	80026da <Si468x_dab_full_scan+0x2b2>
		{
			send_debug_msg(services_list[services_index].name, CRLF_NO_SEND);
 80026c4:	78fb      	ldrb	r3, [r7, #3]
 80026c6:	2234      	movs	r2, #52	; 0x34
 80026c8:	fb02 f303 	mul.w	r3, r2, r3
 80026cc:	4a11      	ldr	r2, [pc, #68]	; (8002714 <Si468x_dab_full_scan+0x2ec>)
 80026ce:	4413      	add	r3, r2
 80026d0:	2100      	movs	r1, #0
 80026d2:	4618      	mov	r0, r3
 80026d4:	f000 ff42 	bl	800355c <send_debug_msg>
 80026d8:	e003      	b.n	80026e2 <Si468x_dab_full_scan+0x2ba>
		}
		else
		{
			send_debug_msg("Unknown name    ", CRLF_NO_SEND);
 80026da:	2100      	movs	r1, #0
 80026dc:	481f      	ldr	r0, [pc, #124]	; (800275c <Si468x_dab_full_scan+0x334>)
 80026de:	f000 ff3d 	bl	800355c <send_debug_msg>
		}
		send_debug_msg(" | ", CRLF_NO_SEND);
 80026e2:	2100      	movs	r1, #0
 80026e4:	481e      	ldr	r0, [pc, #120]	; (8002760 <Si468x_dab_full_scan+0x338>)
 80026e6:	f000 ff39 	bl	800355c <send_debug_msg>

		//Ensemble Name
		for(uint8_t i = 0; i < total_ensembles; i++)
 80026ea:	2300      	movs	r3, #0
 80026ec:	70bb      	strb	r3, [r7, #2]
 80026ee:	e056      	b.n	800279e <Si468x_dab_full_scan+0x376>
 80026f0:	0800c34c 	.word	0x0800c34c
 80026f4:	20002fd4 	.word	0x20002fd4
 80026f8:	20002fd5 	.word	0x20002fd5
 80026fc:	20002fd6 	.word	0x20002fd6
 8002700:	0800c338 	.word	0x0800c338
 8002704:	20001a08 	.word	0x20001a08
 8002708:	20001a34 	.word	0x20001a34
 800270c:	20001a04 	.word	0x20001a04
 8002710:	20001a44 	.word	0x20001a44
 8002714:	20001b84 	.word	0x20001b84
 8002718:	0800c388 	.word	0x0800c388
 800271c:	20001900 	.word	0x20001900
 8002720:	0800c39c 	.word	0x0800c39c
 8002724:	0800c3d0 	.word	0x0800c3d0
 8002728:	0800c3dc 	.word	0x0800c3dc
 800272c:	0800c3f0 	.word	0x0800c3f0
 8002730:	0800c400 	.word	0x0800c400
 8002734:	0800c410 	.word	0x0800c410
 8002738:	0800c414 	.word	0x0800c414
 800273c:	0800c420 	.word	0x0800c420
 8002740:	20000008 	.word	0x20000008
 8002744:	0800c428 	.word	0x0800c428
 8002748:	0800c42c 	.word	0x0800c42c
 800274c:	0800c430 	.word	0x0800c430
 8002750:	0800c444 	.word	0x0800c444
 8002754:	0800c4b0 	.word	0x0800c4b0
 8002758:	0800c51c 	.word	0x0800c51c
 800275c:	0800c524 	.word	0x0800c524
 8002760:	0800c538 	.word	0x0800c538
		{
			if(ensembles_list[i].freq_id == services_list[services_index].freq_id)
 8002764:	78bb      	ldrb	r3, [r7, #2]
 8002766:	4a63      	ldr	r2, [pc, #396]	; (80028f4 <Si468x_dab_full_scan+0x4cc>)
 8002768:	015b      	lsls	r3, r3, #5
 800276a:	4413      	add	r3, r2
 800276c:	331c      	adds	r3, #28
 800276e:	781a      	ldrb	r2, [r3, #0]
 8002770:	78fb      	ldrb	r3, [r7, #3]
 8002772:	4961      	ldr	r1, [pc, #388]	; (80028f8 <Si468x_dab_full_scan+0x4d0>)
 8002774:	2034      	movs	r0, #52	; 0x34
 8002776:	fb00 f303 	mul.w	r3, r0, r3
 800277a:	440b      	add	r3, r1
 800277c:	3328      	adds	r3, #40	; 0x28
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	429a      	cmp	r2, r3
 8002782:	d109      	bne.n	8002798 <Si468x_dab_full_scan+0x370>
			{
				send_debug_msg(ensembles_list[i].label, CRLF_NO_SEND);
 8002784:	78bb      	ldrb	r3, [r7, #2]
 8002786:	015b      	lsls	r3, r3, #5
 8002788:	4a5a      	ldr	r2, [pc, #360]	; (80028f4 <Si468x_dab_full_scan+0x4cc>)
 800278a:	4413      	add	r3, r2
 800278c:	3302      	adds	r3, #2
 800278e:	2100      	movs	r1, #0
 8002790:	4618      	mov	r0, r3
 8002792:	f000 fee3 	bl	800355c <send_debug_msg>
				break;
 8002796:	e007      	b.n	80027a8 <Si468x_dab_full_scan+0x380>
		for(uint8_t i = 0; i < total_ensembles; i++)
 8002798:	78bb      	ldrb	r3, [r7, #2]
 800279a:	3301      	adds	r3, #1
 800279c:	70bb      	strb	r3, [r7, #2]
 800279e:	4b57      	ldr	r3, [pc, #348]	; (80028fc <Si468x_dab_full_scan+0x4d4>)
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	78ba      	ldrb	r2, [r7, #2]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d3dd      	bcc.n	8002764 <Si468x_dab_full_scan+0x33c>
			}
		}
		send_debug_msg(" | ", CRLF_NO_SEND);
 80027a8:	2100      	movs	r1, #0
 80027aa:	4855      	ldr	r0, [pc, #340]	; (8002900 <Si468x_dab_full_scan+0x4d8>)
 80027ac:	f000 fed6 	bl	800355c <send_debug_msg>

		//Frequency
		send_debug_msg(itoa(services_list[services_index].freq, itoa_buffer, 10), CRLF_NO_SEND);
 80027b0:	78fb      	ldrb	r3, [r7, #3]
 80027b2:	4a51      	ldr	r2, [pc, #324]	; (80028f8 <Si468x_dab_full_scan+0x4d0>)
 80027b4:	2134      	movs	r1, #52	; 0x34
 80027b6:	fb01 f303 	mul.w	r3, r1, r3
 80027ba:	4413      	add	r3, r2
 80027bc:	3324      	adds	r3, #36	; 0x24
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	220a      	movs	r2, #10
 80027c2:	4950      	ldr	r1, [pc, #320]	; (8002904 <Si468x_dab_full_scan+0x4dc>)
 80027c4:	4618      	mov	r0, r3
 80027c6:	f009 f91b 	bl	800ba00 <itoa>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2100      	movs	r1, #0
 80027ce:	4618      	mov	r0, r3
 80027d0:	f000 fec4 	bl	800355c <send_debug_msg>
		send_debug_msg(" kHz | ", CRLF_NO_SEND);
 80027d4:	2100      	movs	r1, #0
 80027d6:	484c      	ldr	r0, [pc, #304]	; (8002908 <Si468x_dab_full_scan+0x4e0>)
 80027d8:	f000 fec0 	bl	800355c <send_debug_msg>

		//Channel
		send_debug_msg(dab_channels_names[services_list[services_index].freq_id], CRLF_NO_SEND);
 80027dc:	78fb      	ldrb	r3, [r7, #3]
 80027de:	4a46      	ldr	r2, [pc, #280]	; (80028f8 <Si468x_dab_full_scan+0x4d0>)
 80027e0:	2134      	movs	r1, #52	; 0x34
 80027e2:	fb01 f303 	mul.w	r3, r1, r3
 80027e6:	4413      	add	r3, r2
 80027e8:	3328      	adds	r3, #40	; 0x28
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	461a      	mov	r2, r3
 80027ee:	4b47      	ldr	r3, [pc, #284]	; (800290c <Si468x_dab_full_scan+0x4e4>)
 80027f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027f4:	2100      	movs	r1, #0
 80027f6:	4618      	mov	r0, r3
 80027f8:	f000 feb0 	bl	800355c <send_debug_msg>
		if(services_list[services_index].freq_id < 20)
 80027fc:	78fb      	ldrb	r3, [r7, #3]
 80027fe:	4a3e      	ldr	r2, [pc, #248]	; (80028f8 <Si468x_dab_full_scan+0x4d0>)
 8002800:	2134      	movs	r1, #52	; 0x34
 8002802:	fb01 f303 	mul.w	r3, r1, r3
 8002806:	4413      	add	r3, r2
 8002808:	3328      	adds	r3, #40	; 0x28
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	2b13      	cmp	r3, #19
 800280e:	d803      	bhi.n	8002818 <Si468x_dab_full_scan+0x3f0>
		{
			send_debug_msg(" ", CRLF_NO_SEND);
 8002810:	2100      	movs	r1, #0
 8002812:	483f      	ldr	r0, [pc, #252]	; (8002910 <Si468x_dab_full_scan+0x4e8>)
 8002814:	f000 fea2 	bl	800355c <send_debug_msg>
		}
		send_debug_msg("  | ", CRLF_NO_SEND);
 8002818:	2100      	movs	r1, #0
 800281a:	483e      	ldr	r0, [pc, #248]	; (8002914 <Si468x_dab_full_scan+0x4ec>)
 800281c:	f000 fe9e 	bl	800355c <send_debug_msg>

		//PTY
		send_debug_msg(itoa(services_list[services_index].p_ty, itoa_buffer, 10), CRLF_NO_SEND);
 8002820:	78fb      	ldrb	r3, [r7, #3]
 8002822:	4a35      	ldr	r2, [pc, #212]	; (80028f8 <Si468x_dab_full_scan+0x4d0>)
 8002824:	2134      	movs	r1, #52	; 0x34
 8002826:	fb01 f303 	mul.w	r3, r1, r3
 800282a:	4413      	add	r3, r2
 800282c:	3315      	adds	r3, #21
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	220a      	movs	r2, #10
 8002832:	4934      	ldr	r1, [pc, #208]	; (8002904 <Si468x_dab_full_scan+0x4dc>)
 8002834:	4618      	mov	r0, r3
 8002836:	f009 f8e3 	bl	800ba00 <itoa>
 800283a:	4603      	mov	r3, r0
 800283c:	2100      	movs	r1, #0
 800283e:	4618      	mov	r0, r3
 8002840:	f000 fe8c 	bl	800355c <send_debug_msg>
		if(services_list[services_index].p_ty < 10)
 8002844:	78fb      	ldrb	r3, [r7, #3]
 8002846:	4a2c      	ldr	r2, [pc, #176]	; (80028f8 <Si468x_dab_full_scan+0x4d0>)
 8002848:	2134      	movs	r1, #52	; 0x34
 800284a:	fb01 f303 	mul.w	r3, r1, r3
 800284e:	4413      	add	r3, r2
 8002850:	3315      	adds	r3, #21
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	2b09      	cmp	r3, #9
 8002856:	d803      	bhi.n	8002860 <Si468x_dab_full_scan+0x438>
		{
			send_debug_msg(" ", CRLF_NO_SEND);
 8002858:	2100      	movs	r1, #0
 800285a:	482d      	ldr	r0, [pc, #180]	; (8002910 <Si468x_dab_full_scan+0x4e8>)
 800285c:	f000 fe7e 	bl	800355c <send_debug_msg>
		}
		send_debug_msg("  | ", CRLF_NO_SEND);
 8002860:	2100      	movs	r1, #0
 8002862:	482c      	ldr	r0, [pc, #176]	; (8002914 <Si468x_dab_full_scan+0x4ec>)
 8002864:	f000 fe7a 	bl	800355c <send_debug_msg>

		//Service ID
		send_debug_msg("0x", CRLF_NO_SEND);
 8002868:	2100      	movs	r1, #0
 800286a:	482b      	ldr	r0, [pc, #172]	; (8002918 <Si468x_dab_full_scan+0x4f0>)
 800286c:	f000 fe76 	bl	800355c <send_debug_msg>
		send_debug_msg(itoa(services_list[services_index].service_id, itoa_buffer, 16), CRLF_NO_SEND);
 8002870:	78fb      	ldrb	r3, [r7, #3]
 8002872:	4a21      	ldr	r2, [pc, #132]	; (80028f8 <Si468x_dab_full_scan+0x4d0>)
 8002874:	2134      	movs	r1, #52	; 0x34
 8002876:	fb01 f303 	mul.w	r3, r1, r3
 800287a:	4413      	add	r3, r2
 800287c:	3320      	adds	r3, #32
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2210      	movs	r2, #16
 8002882:	4920      	ldr	r1, [pc, #128]	; (8002904 <Si468x_dab_full_scan+0x4dc>)
 8002884:	4618      	mov	r0, r3
 8002886:	f009 f8bb 	bl	800ba00 <itoa>
 800288a:	4603      	mov	r3, r0
 800288c:	2100      	movs	r1, #0
 800288e:	4618      	mov	r0, r3
 8002890:	f000 fe64 	bl	800355c <send_debug_msg>
		send_debug_msg("     | ", CRLF_NO_SEND);
 8002894:	2100      	movs	r1, #0
 8002896:	4821      	ldr	r0, [pc, #132]	; (800291c <Si468x_dab_full_scan+0x4f4>)
 8002898:	f000 fe60 	bl	800355c <send_debug_msg>

		//Component ID
		send_debug_msg("0x", CRLF_NO_SEND);
 800289c:	2100      	movs	r1, #0
 800289e:	481e      	ldr	r0, [pc, #120]	; (8002918 <Si468x_dab_full_scan+0x4f0>)
 80028a0:	f000 fe5c 	bl	800355c <send_debug_msg>
		send_debug_msg(itoa(services_list[services_index].components[0].subchannel_id, itoa_buffer, 16), CRLF_NO_SEND);
 80028a4:	78fb      	ldrb	r3, [r7, #3]
 80028a6:	4a14      	ldr	r2, [pc, #80]	; (80028f8 <Si468x_dab_full_scan+0x4d0>)
 80028a8:	2134      	movs	r1, #52	; 0x34
 80028aa:	fb01 f303 	mul.w	r3, r1, r3
 80028ae:	4413      	add	r3, r2
 80028b0:	332a      	adds	r3, #42	; 0x2a
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	2210      	movs	r2, #16
 80028b6:	4913      	ldr	r1, [pc, #76]	; (8002904 <Si468x_dab_full_scan+0x4dc>)
 80028b8:	4618      	mov	r0, r3
 80028ba:	f009 f8a1 	bl	800ba00 <itoa>
 80028be:	4603      	mov	r3, r0
 80028c0:	2100      	movs	r1, #0
 80028c2:	4618      	mov	r0, r3
 80028c4:	f000 fe4a 	bl	800355c <send_debug_msg>
		send_debug_msg("          |", CRLF_SEND);
 80028c8:	2101      	movs	r1, #1
 80028ca:	4815      	ldr	r0, [pc, #84]	; (8002920 <Si468x_dab_full_scan+0x4f8>)
 80028cc:	f000 fe46 	bl	800355c <send_debug_msg>
	for(uint8_t services_index = 0; services_index < total_services; services_index++)
 80028d0:	78fb      	ldrb	r3, [r7, #3]
 80028d2:	3301      	adds	r3, #1
 80028d4:	70fb      	strb	r3, [r7, #3]
 80028d6:	4b13      	ldr	r3, [pc, #76]	; (8002924 <Si468x_dab_full_scan+0x4fc>)
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	78fa      	ldrb	r2, [r7, #3]
 80028dc:	429a      	cmp	r2, r3
 80028de:	f4ff aece 	bcc.w	800267e <Si468x_dab_full_scan+0x256>
	}
	send_debug_msg("--------------------------------------------------------------------------------------------------------", CRLF_SEND);
 80028e2:	2101      	movs	r1, #1
 80028e4:	4810      	ldr	r0, [pc, #64]	; (8002928 <Si468x_dab_full_scan+0x500>)
 80028e6:	f000 fe39 	bl	800355c <send_debug_msg>

	//to check if everything is ok in eeprom
	//  eeprom_show();


}
 80028ea:	bf00      	nop
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	20001a44 	.word	0x20001a44
 80028f8:	20001b84 	.word	0x20001b84
 80028fc:	20002fd5 	.word	0x20002fd5
 8002900:	0800c538 	.word	0x0800c538
 8002904:	20001900 	.word	0x20001900
 8002908:	0800c420 	.word	0x0800c420
 800290c:	20000008 	.word	0x20000008
 8002910:	0800c428 	.word	0x0800c428
 8002914:	0800c53c 	.word	0x0800c53c
 8002918:	0800c544 	.word	0x0800c544
 800291c:	0800c51c 	.word	0x0800c51c
 8002920:	0800c548 	.word	0x0800c548
 8002924:	20002fd4 	.word	0x20002fd4
 8002928:	0800c444 	.word	0x0800c444

0800292c <Si468x_dab_get_audio_info>:

void Si468x_dab_get_audio_info()
{
 800292c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800292e:	b089      	sub	sp, #36	; 0x24
 8002930:	af06      	add	r7, sp, #24
	uint16_t bit_rate, sample_rate;
	uint8_t xpad_indicator, ps_flag, sbr_flag, audio_mode;

	send_debug_msg("--------------Getting audio info from Si468x-------------", CRLF_SEND);
 8002932:	2101      	movs	r1, #1
 8002934:	486c      	ldr	r0, [pc, #432]	; (8002ae8 <Si468x_dab_get_audio_info+0x1bc>)
 8002936:	f000 fe11 	bl	800355c <send_debug_msg>
	dab_spi_tx_buffer[0] = SI468X_CMD_DAB_GET_AUDIO_INFO;
 800293a:	4b6c      	ldr	r3, [pc, #432]	; (8002aec <Si468x_dab_get_audio_info+0x1c0>)
 800293c:	22bd      	movs	r2, #189	; 0xbd
 800293e:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1] = 0x03; 	//	ber_option: 1 = long_term, 0 = short_term, ber_ack: 2 = reset counters, 0 = don't reset counters
 8002940:	4b6a      	ldr	r3, [pc, #424]	; (8002aec <Si468x_dab_get_audio_info+0x1c0>)
 8002942:	2203      	movs	r2, #3
 8002944:	705a      	strb	r2, [r3, #1]

	status = Si468x_write_command(2, dab_spi_tx_buffer);
 8002946:	4969      	ldr	r1, [pc, #420]	; (8002aec <Si468x_dab_get_audio_info+0x1c0>)
 8002948:	2002      	movs	r0, #2
 800294a:	f7fe fe97 	bl	800167c <Si468x_write_command>
 800294e:	4603      	mov	r3, r0
 8002950:	461a      	mov	r2, r3
 8002952:	4b67      	ldr	r3, [pc, #412]	; (8002af0 <Si468x_dab_get_audio_info+0x1c4>)
 8002954:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8002956:	2001      	movs	r0, #1
 8002958:	f003 f85c 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(20, dab_spi_rx_buffer);
 800295c:	4965      	ldr	r1, [pc, #404]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 800295e:	2014      	movs	r0, #20
 8002960:	f7fe feae 	bl	80016c0 <Si468x_read_reply>
 8002964:	4603      	mov	r3, r0
 8002966:	461a      	mov	r2, r3
 8002968:	4b61      	ldr	r3, [pc, #388]	; (8002af0 <Si468x_dab_get_audio_info+0x1c4>)
 800296a:	701a      	strb	r2, [r3, #0]

	bit_rate = (dab_spi_rx_buffer[5] << 8) + dab_spi_rx_buffer[4];
 800296c:	4b61      	ldr	r3, [pc, #388]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 800296e:	795b      	ldrb	r3, [r3, #5]
 8002970:	b29b      	uxth	r3, r3
 8002972:	021b      	lsls	r3, r3, #8
 8002974:	b29a      	uxth	r2, r3
 8002976:	4b5f      	ldr	r3, [pc, #380]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 8002978:	791b      	ldrb	r3, [r3, #4]
 800297a:	b29b      	uxth	r3, r3
 800297c:	4413      	add	r3, r2
 800297e:	80fb      	strh	r3, [r7, #6]
	sample_rate = (dab_spi_rx_buffer[7] << 8) + dab_spi_rx_buffer[6];
 8002980:	4b5c      	ldr	r3, [pc, #368]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 8002982:	79db      	ldrb	r3, [r3, #7]
 8002984:	b29b      	uxth	r3, r3
 8002986:	021b      	lsls	r3, r3, #8
 8002988:	b29a      	uxth	r2, r3
 800298a:	4b5a      	ldr	r3, [pc, #360]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 800298c:	799b      	ldrb	r3, [r3, #6]
 800298e:	b29b      	uxth	r3, r3
 8002990:	4413      	add	r3, r2
 8002992:	80bb      	strh	r3, [r7, #4]

	xpad_indicator = (dab_spi_rx_buffer[8] & 0x30) >> 4;
 8002994:	4b57      	ldr	r3, [pc, #348]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 8002996:	7a1b      	ldrb	r3, [r3, #8]
 8002998:	111b      	asrs	r3, r3, #4
 800299a:	b2db      	uxtb	r3, r3
 800299c:	f003 0303 	and.w	r3, r3, #3
 80029a0:	70fb      	strb	r3, [r7, #3]
	ps_flag = (dab_spi_rx_buffer[8] & 0x08) >> 3;
 80029a2:	4b54      	ldr	r3, [pc, #336]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 80029a4:	7a1b      	ldrb	r3, [r3, #8]
 80029a6:	10db      	asrs	r3, r3, #3
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	70bb      	strb	r3, [r7, #2]
	sbr_flag = (dab_spi_rx_buffer[8] & 0x04) >> 2;
 80029b0:	4b50      	ldr	r3, [pc, #320]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 80029b2:	7a1b      	ldrb	r3, [r3, #8]
 80029b4:	109b      	asrs	r3, r3, #2
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	707b      	strb	r3, [r7, #1]
	audio_mode = dab_spi_rx_buffer[8] & 0x03;
 80029be:	4b4d      	ldr	r3, [pc, #308]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 80029c0:	7a1b      	ldrb	r3, [r3, #8]
 80029c2:	f003 0303 	and.w	r3, r3, #3
 80029c6:	703b      	strb	r3, [r7, #0]

	dab_digrad_status.fic_bit_cnt = dab_spi_rx_buffer[12] + (dab_spi_rx_buffer[13] << 8) + (dab_spi_rx_buffer[14] << 16) + (dab_spi_rx_buffer[15] << 24);
 80029c8:	4b4a      	ldr	r3, [pc, #296]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 80029ca:	7b1b      	ldrb	r3, [r3, #12]
 80029cc:	461a      	mov	r2, r3
 80029ce:	4b49      	ldr	r3, [pc, #292]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 80029d0:	7b5b      	ldrb	r3, [r3, #13]
 80029d2:	021b      	lsls	r3, r3, #8
 80029d4:	441a      	add	r2, r3
 80029d6:	4b47      	ldr	r3, [pc, #284]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 80029d8:	7b9b      	ldrb	r3, [r3, #14]
 80029da:	041b      	lsls	r3, r3, #16
 80029dc:	441a      	add	r2, r3
 80029de:	4b45      	ldr	r3, [pc, #276]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 80029e0:	7bdb      	ldrb	r3, [r3, #15]
 80029e2:	061b      	lsls	r3, r3, #24
 80029e4:	4413      	add	r3, r2
 80029e6:	461a      	mov	r2, r3
 80029e8:	4b43      	ldr	r3, [pc, #268]	; (8002af8 <Si468x_dab_get_audio_info+0x1cc>)
 80029ea:	621a      	str	r2, [r3, #32]
	dab_digrad_status.fic_err_cnt = dab_spi_rx_buffer[16] + (dab_spi_rx_buffer[17] << 8) + (dab_spi_rx_buffer[18] << 16) + (dab_spi_rx_buffer[19] << 24);
 80029ec:	4b41      	ldr	r3, [pc, #260]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 80029ee:	7c1b      	ldrb	r3, [r3, #16]
 80029f0:	461a      	mov	r2, r3
 80029f2:	4b40      	ldr	r3, [pc, #256]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 80029f4:	7c5b      	ldrb	r3, [r3, #17]
 80029f6:	021b      	lsls	r3, r3, #8
 80029f8:	441a      	add	r2, r3
 80029fa:	4b3e      	ldr	r3, [pc, #248]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 80029fc:	7c9b      	ldrb	r3, [r3, #18]
 80029fe:	041b      	lsls	r3, r3, #16
 8002a00:	441a      	add	r2, r3
 8002a02:	4b3c      	ldr	r3, [pc, #240]	; (8002af4 <Si468x_dab_get_audio_info+0x1c8>)
 8002a04:	7cdb      	ldrb	r3, [r3, #19]
 8002a06:	061b      	lsls	r3, r3, #24
 8002a08:	4413      	add	r3, r2
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	4b3a      	ldr	r3, [pc, #232]	; (8002af8 <Si468x_dab_get_audio_info+0x1cc>)
 8002a0e:	625a      	str	r2, [r3, #36]	; 0x24

	Display_dab_digrad_status_data(dab_digrad_status);
 8002a10:	4e39      	ldr	r6, [pc, #228]	; (8002af8 <Si468x_dab_get_audio_info+0x1cc>)
 8002a12:	466d      	mov	r5, sp
 8002a14:	f106 0410 	add.w	r4, r6, #16
 8002a18:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a1c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a20:	e885 0003 	stmia.w	r5, {r0, r1}
 8002a24:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002a28:	f000 ff68 	bl	80038fc <Display_dab_digrad_status_data>

	send_debug_msg("Bitrate: ", CRLF_NO_SEND);
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	4833      	ldr	r0, [pc, #204]	; (8002afc <Si468x_dab_get_audio_info+0x1d0>)
 8002a30:	f000 fd94 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(bit_rate, itoa_buffer, 10), CRLF_SEND);
 8002a34:	88fb      	ldrh	r3, [r7, #6]
 8002a36:	220a      	movs	r2, #10
 8002a38:	4931      	ldr	r1, [pc, #196]	; (8002b00 <Si468x_dab_get_audio_info+0x1d4>)
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f008 ffe0 	bl	800ba00 <itoa>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2101      	movs	r1, #1
 8002a44:	4618      	mov	r0, r3
 8002a46:	f000 fd89 	bl	800355c <send_debug_msg>

	send_debug_msg("Sample rate: ", CRLF_NO_SEND);
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	482d      	ldr	r0, [pc, #180]	; (8002b04 <Si468x_dab_get_audio_info+0x1d8>)
 8002a4e:	f000 fd85 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(sample_rate, itoa_buffer, 10), CRLF_SEND);
 8002a52:	88bb      	ldrh	r3, [r7, #4]
 8002a54:	220a      	movs	r2, #10
 8002a56:	492a      	ldr	r1, [pc, #168]	; (8002b00 <Si468x_dab_get_audio_info+0x1d4>)
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f008 ffd1 	bl	800ba00 <itoa>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2101      	movs	r1, #1
 8002a62:	4618      	mov	r0, r3
 8002a64:	f000 fd7a 	bl	800355c <send_debug_msg>

	send_debug_msg("XPAD Indicator: ", CRLF_NO_SEND);
 8002a68:	2100      	movs	r1, #0
 8002a6a:	4827      	ldr	r0, [pc, #156]	; (8002b08 <Si468x_dab_get_audio_info+0x1dc>)
 8002a6c:	f000 fd76 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(xpad_indicator, itoa_buffer, 10), CRLF_SEND);
 8002a70:	78fb      	ldrb	r3, [r7, #3]
 8002a72:	220a      	movs	r2, #10
 8002a74:	4922      	ldr	r1, [pc, #136]	; (8002b00 <Si468x_dab_get_audio_info+0x1d4>)
 8002a76:	4618      	mov	r0, r3
 8002a78:	f008 ffc2 	bl	800ba00 <itoa>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2101      	movs	r1, #1
 8002a80:	4618      	mov	r0, r3
 8002a82:	f000 fd6b 	bl	800355c <send_debug_msg>

	send_debug_msg("PS Flag: ", CRLF_NO_SEND);
 8002a86:	2100      	movs	r1, #0
 8002a88:	4820      	ldr	r0, [pc, #128]	; (8002b0c <Si468x_dab_get_audio_info+0x1e0>)
 8002a8a:	f000 fd67 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(ps_flag, itoa_buffer, 10), CRLF_SEND);
 8002a8e:	78bb      	ldrb	r3, [r7, #2]
 8002a90:	220a      	movs	r2, #10
 8002a92:	491b      	ldr	r1, [pc, #108]	; (8002b00 <Si468x_dab_get_audio_info+0x1d4>)
 8002a94:	4618      	mov	r0, r3
 8002a96:	f008 ffb3 	bl	800ba00 <itoa>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f000 fd5c 	bl	800355c <send_debug_msg>

	send_debug_msg("SBR Flag: ", CRLF_NO_SEND);
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	481a      	ldr	r0, [pc, #104]	; (8002b10 <Si468x_dab_get_audio_info+0x1e4>)
 8002aa8:	f000 fd58 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(sbr_flag, itoa_buffer, 10), CRLF_SEND);
 8002aac:	787b      	ldrb	r3, [r7, #1]
 8002aae:	220a      	movs	r2, #10
 8002ab0:	4913      	ldr	r1, [pc, #76]	; (8002b00 <Si468x_dab_get_audio_info+0x1d4>)
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f008 ffa4 	bl	800ba00 <itoa>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2101      	movs	r1, #1
 8002abc:	4618      	mov	r0, r3
 8002abe:	f000 fd4d 	bl	800355c <send_debug_msg>

	send_debug_msg("Audio Mode: ", CRLF_NO_SEND);
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	4813      	ldr	r0, [pc, #76]	; (8002b14 <Si468x_dab_get_audio_info+0x1e8>)
 8002ac6:	f000 fd49 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(audio_mode, itoa_buffer, 10), CRLF_SEND);
 8002aca:	783b      	ldrb	r3, [r7, #0]
 8002acc:	220a      	movs	r2, #10
 8002ace:	490c      	ldr	r1, [pc, #48]	; (8002b00 <Si468x_dab_get_audio_info+0x1d4>)
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f008 ff95 	bl	800ba00 <itoa>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2101      	movs	r1, #1
 8002ada:	4618      	mov	r0, r3
 8002adc:	f000 fd3e 	bl	800355c <send_debug_msg>

}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ae8:	0800c554 	.word	0x0800c554
 8002aec:	20000100 	.word	0x20000100
 8002af0:	20001940 	.word	0x20001940
 8002af4:	20001100 	.word	0x20001100
 8002af8:	20001a08 	.word	0x20001a08
 8002afc:	0800c590 	.word	0x0800c590
 8002b00:	20001900 	.word	0x20001900
 8002b04:	0800c59c 	.word	0x0800c59c
 8002b08:	0800c5ac 	.word	0x0800c5ac
 8002b0c:	0800c5c0 	.word	0x0800c5c0
 8002b10:	0800c5cc 	.word	0x0800c5cc
 8002b14:	0800c5d8 	.word	0x0800c5d8

08002b18 <Si468x_dab_get_event_status>:

void Si468x_dab_get_event_status()
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
	send_debug_msg("-----------Getting DAB Event Status from Si468x-------------", CRLF_SEND);
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	4811      	ldr	r0, [pc, #68]	; (8002b64 <Si468x_dab_get_event_status+0x4c>)
 8002b20:	f000 fd1c 	bl	800355c <send_debug_msg>
	dab_spi_tx_buffer[0] = SI468X_CMD_DAB_GET_EVENT_STATUS;
 8002b24:	4b10      	ldr	r3, [pc, #64]	; (8002b68 <Si468x_dab_get_event_status+0x50>)
 8002b26:	22b3      	movs	r2, #179	; 0xb3
 8002b28:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1] = 0x03;	//+2 = Clears the AUDIO_STATUS error indicators BLK_ERROR and BLK_LOSS of this command, +1 = Clears all pending DAB event interrupt bits
 8002b2a:	4b0f      	ldr	r3, [pc, #60]	; (8002b68 <Si468x_dab_get_event_status+0x50>)
 8002b2c:	2203      	movs	r2, #3
 8002b2e:	705a      	strb	r2, [r3, #1]

	status = Si468x_write_command(2, dab_spi_tx_buffer);
 8002b30:	490d      	ldr	r1, [pc, #52]	; (8002b68 <Si468x_dab_get_event_status+0x50>)
 8002b32:	2002      	movs	r0, #2
 8002b34:	f7fe fda2 	bl	800167c <Si468x_write_command>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	4b0b      	ldr	r3, [pc, #44]	; (8002b6c <Si468x_dab_get_event_status+0x54>)
 8002b3e:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8002b40:	2001      	movs	r0, #1
 8002b42:	f002 ff67 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(9, dab_spi_rx_buffer);
 8002b46:	490a      	ldr	r1, [pc, #40]	; (8002b70 <Si468x_dab_get_event_status+0x58>)
 8002b48:	2009      	movs	r0, #9
 8002b4a:	f7fe fdb9 	bl	80016c0 <Si468x_read_reply>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	461a      	mov	r2, r3
 8002b52:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <Si468x_dab_get_event_status+0x54>)
 8002b54:	701a      	strb	r2, [r3, #0]
 8002b56:	4b06      	ldr	r3, [pc, #24]	; (8002b70 <Si468x_dab_get_event_status+0x58>)
 8002b58:	685b      	ldr	r3, [r3, #4]

	memcpy((uint8_t*)&dab_events, (uint8_t*)&dab_spi_rx_buffer[4], sizeof(rd_reply_t));
 8002b5a:	4a06      	ldr	r2, [pc, #24]	; (8002b74 <Si468x_dab_get_event_status+0x5c>)
 8002b5c:	6013      	str	r3, [r2, #0]
}
 8002b5e:	bf00      	nop
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	0800c5e8 	.word	0x0800c5e8
 8002b68:	20000100 	.word	0x20000100
 8002b6c:	20001940 	.word	0x20001940
 8002b70:	20001100 	.word	0x20001100
 8002b74:	20001a34 	.word	0x20001a34

08002b78 <Si468x_dab_get_component_info>:

void Si468x_dab_get_component_info(uint32_t service_id, uint8_t component_id)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b088      	sub	sp, #32
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	460b      	mov	r3, r1
 8002b82:	70fb      	strb	r3, [r7, #3]
	send_debug_msg("-----------Getting DAB Component Info-------------", CRLF_SEND);
 8002b84:	2101      	movs	r1, #1
 8002b86:	484a      	ldr	r0, [pc, #296]	; (8002cb0 <Si468x_dab_get_component_info+0x138>)
 8002b88:	f000 fce8 	bl	800355c <send_debug_msg>

	dab_spi_tx_buffer[0] = SI468X_CMD_DAB_GET_COMPONENT_INFO;
 8002b8c:	4b49      	ldr	r3, [pc, #292]	; (8002cb4 <Si468x_dab_get_component_info+0x13c>)
 8002b8e:	22bb      	movs	r2, #187	; 0xbb
 8002b90:	701a      	strb	r2, [r3, #0]
	dab_spi_tx_buffer[1] = 0x00;	//always 0 as in documentation
 8002b92:	4b48      	ldr	r3, [pc, #288]	; (8002cb4 <Si468x_dab_get_component_info+0x13c>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	705a      	strb	r2, [r3, #1]
	dab_spi_tx_buffer[2] = 0x00;	//always 0 as in documentation
 8002b98:	4b46      	ldr	r3, [pc, #280]	; (8002cb4 <Si468x_dab_get_component_info+0x13c>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	709a      	strb	r2, [r3, #2]
	dab_spi_tx_buffer[3] = 0x00;	//always 0 as in documentation
 8002b9e:	4b45      	ldr	r3, [pc, #276]	; (8002cb4 <Si468x_dab_get_component_info+0x13c>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	70da      	strb	r2, [r3, #3]

	dab_spi_tx_buffer[4]  = service_id & 0xFF;					//Service ID [7:0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	b2da      	uxtb	r2, r3
 8002ba8:	4b42      	ldr	r3, [pc, #264]	; (8002cb4 <Si468x_dab_get_component_info+0x13c>)
 8002baa:	711a      	strb	r2, [r3, #4]
	dab_spi_tx_buffer[5]  = service_id >> 8;					//Service ID [15:8]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	0a1b      	lsrs	r3, r3, #8
 8002bb0:	b2da      	uxtb	r2, r3
 8002bb2:	4b40      	ldr	r3, [pc, #256]	; (8002cb4 <Si468x_dab_get_component_info+0x13c>)
 8002bb4:	715a      	strb	r2, [r3, #5]
	dab_spi_tx_buffer[6]  = service_id >> 16;					//Service ID [23:16]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	0c1b      	lsrs	r3, r3, #16
 8002bba:	b2da      	uxtb	r2, r3
 8002bbc:	4b3d      	ldr	r3, [pc, #244]	; (8002cb4 <Si468x_dab_get_component_info+0x13c>)
 8002bbe:	719a      	strb	r2, [r3, #6]
	dab_spi_tx_buffer[7]  = service_id >> 24;					//Service ID [31:24]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	0e1b      	lsrs	r3, r3, #24
 8002bc4:	b2da      	uxtb	r2, r3
 8002bc6:	4b3b      	ldr	r3, [pc, #236]	; (8002cb4 <Si468x_dab_get_component_info+0x13c>)
 8002bc8:	71da      	strb	r2, [r3, #7]

	dab_spi_tx_buffer[8]  = component_id & 0xFF;				//Component ID [7:0]
 8002bca:	4a3a      	ldr	r2, [pc, #232]	; (8002cb4 <Si468x_dab_get_component_info+0x13c>)
 8002bcc:	78fb      	ldrb	r3, [r7, #3]
 8002bce:	7213      	strb	r3, [r2, #8]
	dab_spi_tx_buffer[9]  = component_id >> 8;					//Component ID [15:8]
 8002bd0:	78fb      	ldrb	r3, [r7, #3]
 8002bd2:	121b      	asrs	r3, r3, #8
 8002bd4:	b2da      	uxtb	r2, r3
 8002bd6:	4b37      	ldr	r3, [pc, #220]	; (8002cb4 <Si468x_dab_get_component_info+0x13c>)
 8002bd8:	725a      	strb	r2, [r3, #9]
	dab_spi_tx_buffer[10]  = component_id >> 16;				//Component ID [23:16]
 8002bda:	78fb      	ldrb	r3, [r7, #3]
 8002bdc:	141b      	asrs	r3, r3, #16
 8002bde:	b2da      	uxtb	r2, r3
 8002be0:	4b34      	ldr	r3, [pc, #208]	; (8002cb4 <Si468x_dab_get_component_info+0x13c>)
 8002be2:	729a      	strb	r2, [r3, #10]
	dab_spi_tx_buffer[11]  = component_id >> 24;				//Component ID [31:24]
 8002be4:	78fb      	ldrb	r3, [r7, #3]
 8002be6:	161b      	asrs	r3, r3, #24
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	4b32      	ldr	r3, [pc, #200]	; (8002cb4 <Si468x_dab_get_component_info+0x13c>)
 8002bec:	72da      	strb	r2, [r3, #11]


	status = Si468x_write_command(12, dab_spi_tx_buffer);
 8002bee:	4931      	ldr	r1, [pc, #196]	; (8002cb4 <Si468x_dab_get_component_info+0x13c>)
 8002bf0:	200c      	movs	r0, #12
 8002bf2:	f7fe fd43 	bl	800167c <Si468x_write_command>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	4b2f      	ldr	r3, [pc, #188]	; (8002cb8 <Si468x_dab_get_component_info+0x140>)
 8002bfc:	701a      	strb	r2, [r3, #0]
	HAL_Delay(5);
 8002bfe:	2005      	movs	r0, #5
 8002c00:	f002 ff08 	bl	8005a14 <HAL_Delay>
	status = Si468x_read_reply(26, dab_spi_rx_buffer);
 8002c04:	492d      	ldr	r1, [pc, #180]	; (8002cbc <Si468x_dab_get_component_info+0x144>)
 8002c06:	201a      	movs	r0, #26
 8002c08:	f7fe fd5a 	bl	80016c0 <Si468x_read_reply>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	461a      	mov	r2, r3
 8002c10:	4b29      	ldr	r3, [pc, #164]	; (8002cb8 <Si468x_dab_get_component_info+0x140>)
 8002c12:	701a      	strb	r2, [r3, #0]
	uint8_t global_id;
	uint8_t language;
	uint8_t label[16];
	uint16_t char_abbrev;

	language = dab_spi_rx_buffer[6] & 0x3F;
 8002c14:	4b29      	ldr	r3, [pc, #164]	; (8002cbc <Si468x_dab_get_component_info+0x144>)
 8002c16:	799b      	ldrb	r3, [r3, #6]
 8002c18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c1c:	77bb      	strb	r3, [r7, #30]

	for(uint8_t idx = 0; idx < 16; idx++)
 8002c1e:	2300      	movs	r3, #0
 8002c20:	77fb      	strb	r3, [r7, #31]
 8002c22:	e00c      	b.n	8002c3e <Si468x_dab_get_component_info+0xc6>
	{
		label[idx] = dab_spi_rx_buffer[8 + idx];
 8002c24:	7ffb      	ldrb	r3, [r7, #31]
 8002c26:	f103 0208 	add.w	r2, r3, #8
 8002c2a:	7ffb      	ldrb	r3, [r7, #31]
 8002c2c:	4923      	ldr	r1, [pc, #140]	; (8002cbc <Si468x_dab_get_component_info+0x144>)
 8002c2e:	5c8a      	ldrb	r2, [r1, r2]
 8002c30:	3320      	adds	r3, #32
 8002c32:	443b      	add	r3, r7
 8002c34:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(uint8_t idx = 0; idx < 16; idx++)
 8002c38:	7ffb      	ldrb	r3, [r7, #31]
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	77fb      	strb	r3, [r7, #31]
 8002c3e:	7ffb      	ldrb	r3, [r7, #31]
 8002c40:	2b0f      	cmp	r3, #15
 8002c42:	d9ef      	bls.n	8002c24 <Si468x_dab_get_component_info+0xac>
	}

	char_abbrev = dab_spi_rx_buffer[24] + (dab_spi_rx_buffer[25] << 8);
 8002c44:	4b1d      	ldr	r3, [pc, #116]	; (8002cbc <Si468x_dab_get_component_info+0x144>)
 8002c46:	7e1b      	ldrb	r3, [r3, #24]
 8002c48:	b29a      	uxth	r2, r3
 8002c4a:	4b1c      	ldr	r3, [pc, #112]	; (8002cbc <Si468x_dab_get_component_info+0x144>)
 8002c4c:	7e5b      	ldrb	r3, [r3, #25]
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	021b      	lsls	r3, r3, #8
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	4413      	add	r3, r2
 8002c56:	83bb      	strh	r3, [r7, #28]

	send_debug_msg("Language: ", CRLF_NO_SEND);
 8002c58:	2100      	movs	r1, #0
 8002c5a:	4819      	ldr	r0, [pc, #100]	; (8002cc0 <Si468x_dab_get_component_info+0x148>)
 8002c5c:	f000 fc7e 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(language, itoa_buffer, 10), CRLF_SEND);
 8002c60:	7fbb      	ldrb	r3, [r7, #30]
 8002c62:	220a      	movs	r2, #10
 8002c64:	4917      	ldr	r1, [pc, #92]	; (8002cc4 <Si468x_dab_get_component_info+0x14c>)
 8002c66:	4618      	mov	r0, r3
 8002c68:	f008 feca 	bl	800ba00 <itoa>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2101      	movs	r1, #1
 8002c70:	4618      	mov	r0, r3
 8002c72:	f000 fc73 	bl	800355c <send_debug_msg>

	send_debug_msg("Label:            ", CRLF_NO_SEND);
 8002c76:	2100      	movs	r1, #0
 8002c78:	4813      	ldr	r0, [pc, #76]	; (8002cc8 <Si468x_dab_get_component_info+0x150>)
 8002c7a:	f000 fc6f 	bl	800355c <send_debug_msg>
	send_debug_msg((char*)label, CRLF_SEND);
 8002c7e:	f107 030c 	add.w	r3, r7, #12
 8002c82:	2101      	movs	r1, #1
 8002c84:	4618      	mov	r0, r3
 8002c86:	f000 fc69 	bl	800355c <send_debug_msg>

	send_debug_msg("Char abbrev mask: ", CRLF_NO_SEND);
 8002c8a:	2100      	movs	r1, #0
 8002c8c:	480f      	ldr	r0, [pc, #60]	; (8002ccc <Si468x_dab_get_component_info+0x154>)
 8002c8e:	f000 fc65 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(char_abbrev, itoa_buffer, 2), CRLF_SEND);
 8002c92:	8bbb      	ldrh	r3, [r7, #28]
 8002c94:	2202      	movs	r2, #2
 8002c96:	490b      	ldr	r1, [pc, #44]	; (8002cc4 <Si468x_dab_get_component_info+0x14c>)
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f008 feb1 	bl	800ba00 <itoa>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f000 fc5a 	bl	800355c <send_debug_msg>

}
 8002ca8:	bf00      	nop
 8002caa:	3720      	adds	r7, #32
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	0800c628 	.word	0x0800c628
 8002cb4:	20000100 	.word	0x20000100
 8002cb8:	20001940 	.word	0x20001940
 8002cbc:	20001100 	.word	0x20001100
 8002cc0:	0800c65c 	.word	0x0800c65c
 8002cc4:	20001900 	.word	0x20001900
 8002cc8:	0800c668 	.word	0x0800c668
 8002ccc:	0800c67c 	.word	0x0800c67c

08002cd0 <Si468x_dab_get_time>:

		DisplayDabStatus(dab_digrad_status);
}

void Si468x_dab_get_time()
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
//	{
//		Si468x_dab_get_event_status();
//		HAL_Delay(10);
//	}while(!dab_events.srv_list || dab_events.srv_list_int);

	if(dab_digrad_status.acq && dab_digrad_status.valid && dab_digrad_status.fic_quality > 90)
 8002cd4:	4b1c      	ldr	r3, [pc, #112]	; (8002d48 <Si468x_dab_get_time+0x78>)
 8002cd6:	785b      	ldrb	r3, [r3, #1]
 8002cd8:	f003 0304 	and.w	r3, r3, #4
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d02f      	beq.n	8002d42 <Si468x_dab_get_time+0x72>
 8002ce2:	4b19      	ldr	r3, [pc, #100]	; (8002d48 <Si468x_dab_get_time+0x78>)
 8002ce4:	785b      	ldrb	r3, [r3, #1]
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d028      	beq.n	8002d42 <Si468x_dab_get_time+0x72>
 8002cf0:	4b15      	ldr	r3, [pc, #84]	; (8002d48 <Si468x_dab_get_time+0x78>)
 8002cf2:	791b      	ldrb	r3, [r3, #4]
 8002cf4:	2b5a      	cmp	r3, #90	; 0x5a
 8002cf6:	d924      	bls.n	8002d42 <Si468x_dab_get_time+0x72>
	{
		dab_spi_tx_buffer[0] = SI468X_CMD_DAB_GET_TIME;
 8002cf8:	4b14      	ldr	r3, [pc, #80]	; (8002d4c <Si468x_dab_get_time+0x7c>)
 8002cfa:	22bc      	movs	r2, #188	; 0xbc
 8002cfc:	701a      	strb	r2, [r3, #0]
		dab_spi_tx_buffer[1] = 0x00; 	//0 - local time, 1 - UTC
 8002cfe:	4b13      	ldr	r3, [pc, #76]	; (8002d4c <Si468x_dab_get_time+0x7c>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	705a      	strb	r2, [r3, #1]

		status = Si468x_write_command(2, dab_spi_tx_buffer);
 8002d04:	4911      	ldr	r1, [pc, #68]	; (8002d4c <Si468x_dab_get_time+0x7c>)
 8002d06:	2002      	movs	r0, #2
 8002d08:	f7fe fcb8 	bl	800167c <Si468x_write_command>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	461a      	mov	r2, r3
 8002d10:	4b0f      	ldr	r3, [pc, #60]	; (8002d50 <Si468x_dab_get_time+0x80>)
 8002d12:	701a      	strb	r2, [r3, #0]
		HAL_Delay(1);
 8002d14:	2001      	movs	r0, #1
 8002d16:	f002 fe7d 	bl	8005a14 <HAL_Delay>
		status = Si468x_read_reply(11, dab_spi_rx_buffer);
 8002d1a:	490e      	ldr	r1, [pc, #56]	; (8002d54 <Si468x_dab_get_time+0x84>)
 8002d1c:	200b      	movs	r0, #11
 8002d1e:	f7fe fccf 	bl	80016c0 <Si468x_read_reply>
 8002d22:	4603      	mov	r3, r0
 8002d24:	461a      	mov	r2, r3
 8002d26:	4b0a      	ldr	r3, [pc, #40]	; (8002d50 <Si468x_dab_get_time+0x80>)
 8002d28:	701a      	strb	r2, [r3, #0]

		memcpy((uint8_t*)&time, (uint8_t*)&dab_spi_rx_buffer[4], sizeof(time));
 8002d2a:	4a0b      	ldr	r2, [pc, #44]	; (8002d58 <Si468x_dab_get_time+0x88>)
 8002d2c:	4b09      	ldr	r3, [pc, #36]	; (8002d54 <Si468x_dab_get_time+0x84>)
 8002d2e:	3304      	adds	r3, #4
 8002d30:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002d34:	e882 0003 	stmia.w	r2, {r0, r1}
		Display_time(time);
 8002d38:	4b07      	ldr	r3, [pc, #28]	; (8002d58 <Si468x_dab_get_time+0x88>)
 8002d3a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002d3e:	f001 f94f 	bl	8003fe0 <Display_time>
//		send_debug_msg(".", CRLF_NO_SEND);
//		send_debug_msg(itoa(time.month, itoa_buffer, 10), CRLF_NO_SEND);
//		send_debug_msg(".", CRLF_NO_SEND);
//		send_debug_msg(itoa(time.year, itoa_buffer, 10), CRLF_SEND);
	}
}
 8002d42:	bf00      	nop
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	20001a08 	.word	0x20001a08
 8002d4c:	20000100 	.word	0x20000100
 8002d50:	20001940 	.word	0x20001940
 8002d54:	20001100 	.word	0x20001100
 8002d58:	20001a3c 	.word	0x20001a3c

08002d5c <play_station>:

void play_station(uint8_t direction)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	71fb      	strb	r3, [r7, #7]
	if(direction)
 8002d66:	79fb      	ldrb	r3, [r7, #7]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00f      	beq.n	8002d8c <play_station+0x30>
	{
		actual_station++;
 8002d6c:	4b7b      	ldr	r3, [pc, #492]	; (8002f5c <play_station+0x200>)
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	3301      	adds	r3, #1
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	4b79      	ldr	r3, [pc, #484]	; (8002f5c <play_station+0x200>)
 8002d76:	701a      	strb	r2, [r3, #0]
		if(actual_station == total_services)
 8002d78:	4b78      	ldr	r3, [pc, #480]	; (8002f5c <play_station+0x200>)
 8002d7a:	781a      	ldrb	r2, [r3, #0]
 8002d7c:	4b78      	ldr	r3, [pc, #480]	; (8002f60 <play_station+0x204>)
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d109      	bne.n	8002d98 <play_station+0x3c>
		{
		  actual_station = 0;
 8002d84:	4b75      	ldr	r3, [pc, #468]	; (8002f5c <play_station+0x200>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	701a      	strb	r2, [r3, #0]
 8002d8a:	e005      	b.n	8002d98 <play_station+0x3c>
		}
	}
	else
	{
		actual_station--;
 8002d8c:	4b73      	ldr	r3, [pc, #460]	; (8002f5c <play_station+0x200>)
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	3b01      	subs	r3, #1
 8002d92:	b2da      	uxtb	r2, r3
 8002d94:	4b71      	ldr	r3, [pc, #452]	; (8002f5c <play_station+0x200>)
 8002d96:	701a      	strb	r2, [r3, #0]
		{
		  actual_station = total_services;
		}
	}

	last_station_index = actual_station;
 8002d98:	4b70      	ldr	r3, [pc, #448]	; (8002f5c <play_station+0x200>)
 8002d9a:	781a      	ldrb	r2, [r3, #0]
 8002d9c:	4b71      	ldr	r3, [pc, #452]	; (8002f64 <play_station+0x208>)
 8002d9e:	701a      	strb	r2, [r3, #0]

	eeprom_write(LAST_STATION_INDEX_ADDR, &last_station_index, sizeof(last_station_index));
 8002da0:	2201      	movs	r2, #1
 8002da2:	4970      	ldr	r1, [pc, #448]	; (8002f64 <play_station+0x208>)
 8002da4:	f240 1007 	movw	r0, #263	; 0x107
 8002da8:	f001 fbc8 	bl	800453c <eeprom_write>


	Display_show_next_station(services_list, actual_station, total_services);
 8002dac:	4b6b      	ldr	r3, [pc, #428]	; (8002f5c <play_station+0x200>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	4619      	mov	r1, r3
 8002db2:	4b6b      	ldr	r3, [pc, #428]	; (8002f60 <play_station+0x204>)
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	461a      	mov	r2, r3
 8002db8:	486b      	ldr	r0, [pc, #428]	; (8002f68 <play_station+0x20c>)
 8002dba:	f001 fa07 	bl	80041cc <Display_show_next_station>

	send_debug_msg("---------------------------------", CRLF_SEND);
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	486a      	ldr	r0, [pc, #424]	; (8002f6c <play_station+0x210>)
 8002dc2:	f000 fbcb 	bl	800355c <send_debug_msg>
	send_debug_msg("Playing Station ", CRLF_NO_SEND);
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	4869      	ldr	r0, [pc, #420]	; (8002f70 <play_station+0x214>)
 8002dca:	f000 fbc7 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(actual_station, itoa_buffer, 10), CRLF_SEND);
 8002dce:	4b63      	ldr	r3, [pc, #396]	; (8002f5c <play_station+0x200>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	220a      	movs	r2, #10
 8002dd4:	4967      	ldr	r1, [pc, #412]	; (8002f74 <play_station+0x218>)
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f008 fe12 	bl	800ba00 <itoa>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2101      	movs	r1, #1
 8002de0:	4618      	mov	r0, r3
 8002de2:	f000 fbbb 	bl	800355c <send_debug_msg>
	send_debug_msg("Name: ", CRLF_NO_SEND);
 8002de6:	2100      	movs	r1, #0
 8002de8:	4863      	ldr	r0, [pc, #396]	; (8002f78 <play_station+0x21c>)
 8002dea:	f000 fbb7 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(services_list[actual_station].name, itoa_buffer, 10), CRLF_SEND);
 8002dee:	4b5b      	ldr	r3, [pc, #364]	; (8002f5c <play_station+0x200>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	461a      	mov	r2, r3
 8002df4:	2334      	movs	r3, #52	; 0x34
 8002df6:	fb02 f303 	mul.w	r3, r2, r3
 8002dfa:	4a5b      	ldr	r2, [pc, #364]	; (8002f68 <play_station+0x20c>)
 8002dfc:	4413      	add	r3, r2
 8002dfe:	220a      	movs	r2, #10
 8002e00:	495c      	ldr	r1, [pc, #368]	; (8002f74 <play_station+0x218>)
 8002e02:	4618      	mov	r0, r3
 8002e04:	f008 fdfc 	bl	800ba00 <itoa>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2101      	movs	r1, #1
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f000 fba5 	bl	800355c <send_debug_msg>
	Si468x_dab_tune_freq(services_list[actual_station].freq_id, 0); //CH_11B - PR Kraków, CH_9C - DABCOM Tarnów, CH_10D - PR Kielce,
 8002e12:	4b52      	ldr	r3, [pc, #328]	; (8002f5c <play_station+0x200>)
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	4619      	mov	r1, r3
 8002e18:	4a53      	ldr	r2, [pc, #332]	; (8002f68 <play_station+0x20c>)
 8002e1a:	2334      	movs	r3, #52	; 0x34
 8002e1c:	fb01 f303 	mul.w	r3, r1, r3
 8002e20:	4413      	add	r3, r2
 8002e22:	3328      	adds	r3, #40	; 0x28
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	2100      	movs	r1, #0
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7fe fe43 	bl	8001ab4 <Si468x_dab_tune_freq>
	Si468x_dab_get_component_info(services_list[actual_station].service_id, services_list[actual_station].components[0].subchannel_id);
 8002e2e:	4b4b      	ldr	r3, [pc, #300]	; (8002f5c <play_station+0x200>)
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	4619      	mov	r1, r3
 8002e34:	4a4c      	ldr	r2, [pc, #304]	; (8002f68 <play_station+0x20c>)
 8002e36:	2334      	movs	r3, #52	; 0x34
 8002e38:	fb01 f303 	mul.w	r3, r1, r3
 8002e3c:	4413      	add	r3, r2
 8002e3e:	3320      	adds	r3, #32
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	4b46      	ldr	r3, [pc, #280]	; (8002f5c <play_station+0x200>)
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	4618      	mov	r0, r3
 8002e48:	4947      	ldr	r1, [pc, #284]	; (8002f68 <play_station+0x20c>)
 8002e4a:	2334      	movs	r3, #52	; 0x34
 8002e4c:	fb00 f303 	mul.w	r3, r0, r3
 8002e50:	440b      	add	r3, r1
 8002e52:	332a      	adds	r3, #42	; 0x2a
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	4619      	mov	r1, r3
 8002e58:	4610      	mov	r0, r2
 8002e5a:	f7ff fe8d 	bl	8002b78 <Si468x_dab_get_component_info>
	Si468x_dab_start_digital_service(services_list[actual_station].service_id, services_list[actual_station].components[0].subchannel_id);
 8002e5e:	4b3f      	ldr	r3, [pc, #252]	; (8002f5c <play_station+0x200>)
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	4619      	mov	r1, r3
 8002e64:	4a40      	ldr	r2, [pc, #256]	; (8002f68 <play_station+0x20c>)
 8002e66:	2334      	movs	r3, #52	; 0x34
 8002e68:	fb01 f303 	mul.w	r3, r1, r3
 8002e6c:	4413      	add	r3, r2
 8002e6e:	3320      	adds	r3, #32
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	4b3a      	ldr	r3, [pc, #232]	; (8002f5c <play_station+0x200>)
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	4618      	mov	r0, r3
 8002e78:	493b      	ldr	r1, [pc, #236]	; (8002f68 <play_station+0x20c>)
 8002e7a:	2334      	movs	r3, #52	; 0x34
 8002e7c:	fb00 f303 	mul.w	r3, r0, r3
 8002e80:	440b      	add	r3, r1
 8002e82:	332a      	adds	r3, #42	; 0x2a
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	4619      	mov	r1, r3
 8002e88:	4610      	mov	r0, r2
 8002e8a:	f7ff f9a9 	bl	80021e0 <Si468x_dab_start_digital_service>

	Si468x_dab_digrad_status();
 8002e8e:	f7fe fecb 	bl	8001c28 <Si468x_dab_digrad_status>
	Si468x_dab_get_audio_info();
 8002e92:	f7ff fd4b 	bl	800292c <Si468x_dab_get_audio_info>

	Display_hide_next_station();
 8002e96:	f001 fa11 	bl	80042bc <Display_hide_next_station>


	for (uint8_t i = 0; i < 3; i++)
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	73fb      	strb	r3, [r7, #15]
 8002e9e:	e015      	b.n	8002ecc <play_station+0x170>
	{
		eeprom_read(FREQ_TABLE_START_ADDR + PAGE_SIZE * i, &freq_table + i * (PAGE_SIZE / 4), PAGE_SIZE);
 8002ea0:	7bfb      	ldrb	r3, [r7, #15]
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	019b      	lsls	r3, r3, #6
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	7bfa      	ldrb	r2, [r7, #15]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	4413      	add	r3, r2
 8002eb0:	029b      	lsls	r3, r3, #10
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	4b31      	ldr	r3, [pc, #196]	; (8002f7c <play_station+0x220>)
 8002eb6:	4413      	add	r3, r2
 8002eb8:	2240      	movs	r2, #64	; 0x40
 8002eba:	4619      	mov	r1, r3
 8002ebc:	f001 fb20 	bl	8004500 <eeprom_read>
		HAL_Delay(5);
 8002ec0:	2005      	movs	r0, #5
 8002ec2:	f002 fda7 	bl	8005a14 <HAL_Delay>
	for (uint8_t i = 0; i < 3; i++)
 8002ec6:	7bfb      	ldrb	r3, [r7, #15]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	73fb      	strb	r3, [r7, #15]
 8002ecc:	7bfb      	ldrb	r3, [r7, #15]
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d9e6      	bls.n	8002ea0 <play_station+0x144>
	}

	//display freq table
	send_debug_msg("Found ", CRLF_NO_SEND);
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	482a      	ldr	r0, [pc, #168]	; (8002f80 <play_station+0x224>)
 8002ed6:	f000 fb41 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(freq_cnt, itoa_buffer, 10), CRLF_NO_SEND);
 8002eda:	4b2a      	ldr	r3, [pc, #168]	; (8002f84 <play_station+0x228>)
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	220a      	movs	r2, #10
 8002ee0:	4924      	ldr	r1, [pc, #144]	; (8002f74 <play_station+0x218>)
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f008 fd8c 	bl	800ba00 <itoa>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2100      	movs	r1, #0
 8002eec:	4618      	mov	r0, r3
 8002eee:	f000 fb35 	bl	800355c <send_debug_msg>
	send_debug_msg(" frequencies in list.", CRLF_SEND);
 8002ef2:	2101      	movs	r1, #1
 8002ef4:	4824      	ldr	r0, [pc, #144]	; (8002f88 <play_station+0x22c>)
 8002ef6:	f000 fb31 	bl	800355c <send_debug_msg>
	for(int i = 0; i < freq_cnt; i++)
 8002efa:	2300      	movs	r3, #0
 8002efc:	60bb      	str	r3, [r7, #8]
 8002efe:	e022      	b.n	8002f46 <play_station+0x1ea>
	{
		send_debug_msg(itoa(i, itoa_buffer, 10), CRLF_NO_SEND);
 8002f00:	220a      	movs	r2, #10
 8002f02:	491c      	ldr	r1, [pc, #112]	; (8002f74 <play_station+0x218>)
 8002f04:	68b8      	ldr	r0, [r7, #8]
 8002f06:	f008 fd7b 	bl	800ba00 <itoa>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2100      	movs	r1, #0
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f000 fb24 	bl	800355c <send_debug_msg>
		send_debug_msg(": ", CRLF_NO_SEND);
 8002f14:	2100      	movs	r1, #0
 8002f16:	481d      	ldr	r0, [pc, #116]	; (8002f8c <play_station+0x230>)
 8002f18:	f000 fb20 	bl	800355c <send_debug_msg>
		send_debug_msg(itoa(freq_table[i], itoa_buffer, 10), CRLF_NO_SEND);
 8002f1c:	4a17      	ldr	r2, [pc, #92]	; (8002f7c <play_station+0x220>)
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f24:	220a      	movs	r2, #10
 8002f26:	4913      	ldr	r1, [pc, #76]	; (8002f74 <play_station+0x218>)
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f008 fd69 	bl	800ba00 <itoa>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2100      	movs	r1, #0
 8002f32:	4618      	mov	r0, r3
 8002f34:	f000 fb12 	bl	800355c <send_debug_msg>
		send_debug_msg(" kHz", CRLF_SEND);
 8002f38:	2101      	movs	r1, #1
 8002f3a:	4815      	ldr	r0, [pc, #84]	; (8002f90 <play_station+0x234>)
 8002f3c:	f000 fb0e 	bl	800355c <send_debug_msg>
	for(int i = 0; i < freq_cnt; i++)
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	3301      	adds	r3, #1
 8002f44:	60bb      	str	r3, [r7, #8]
 8002f46:	4b0f      	ldr	r3, [pc, #60]	; (8002f84 <play_station+0x228>)
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	dbd6      	blt.n	8002f00 <play_station+0x1a4>
	}


}
 8002f52:	bf00      	nop
 8002f54:	bf00      	nop
 8002f56:	3710      	adds	r7, #16
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	20002fdd 	.word	0x20002fdd
 8002f60:	20002fd4 	.word	0x20002fd4
 8002f64:	20002fde 	.word	0x20002fde
 8002f68:	20001b84 	.word	0x20001b84
 8002f6c:	0800c6cc 	.word	0x0800c6cc
 8002f70:	0800c6f0 	.word	0x0800c6f0
 8002f74:	20001900 	.word	0x20001900
 8002f78:	0800c704 	.word	0x0800c704
 8002f7c:	20001944 	.word	0x20001944
 8002f80:	0800c120 	.word	0x0800c120
 8002f84:	20001a04 	.word	0x20001a04
 8002f88:	0800c128 	.word	0x0800c128
 8002f8c:	0800c140 	.word	0x0800c140
 8002f90:	0800c144 	.word	0x0800c144

08002f94 <restore_from_eeprom>:

void restore_from_eeprom()
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
	send_debug_msg("--------------Restore from EEPROM memory-------------------", CRLF_SEND);
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	48ac      	ldr	r0, [pc, #688]	; (8003250 <restore_from_eeprom+0x2bc>)
 8002f9e:	f000 fadd 	bl	800355c <send_debug_msg>
	eeprom_read(FREQ_TABLE_SIZE_ADDR, &freq_cnt, sizeof(freq_cnt));
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	49ab      	ldr	r1, [pc, #684]	; (8003254 <restore_from_eeprom+0x2c0>)
 8002fa6:	203f      	movs	r0, #63	; 0x3f
 8002fa8:	f001 faaa 	bl	8004500 <eeprom_read>


	for (uint8_t i = 0; i < 3; i++)
 8002fac:	2300      	movs	r3, #0
 8002fae:	73fb      	strb	r3, [r7, #15]
 8002fb0:	e012      	b.n	8002fd8 <restore_from_eeprom+0x44>
	{
		eeprom_read(FREQ_TABLE_START_ADDR + PAGE_SIZE * i, &freq_table[i * PAGE_SIZE / 4], PAGE_SIZE);
 8002fb2:	7bfb      	ldrb	r3, [r7, #15]
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	019b      	lsls	r3, r3, #6
 8002fb8:	4618      	mov	r0, r3
 8002fba:	7bfb      	ldrb	r3, [r7, #15]
 8002fbc:	011b      	lsls	r3, r3, #4
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	4aa5      	ldr	r2, [pc, #660]	; (8003258 <restore_from_eeprom+0x2c4>)
 8002fc2:	4413      	add	r3, r2
 8002fc4:	2240      	movs	r2, #64	; 0x40
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	f001 fa9a 	bl	8004500 <eeprom_read>
		HAL_Delay(5);
 8002fcc:	2005      	movs	r0, #5
 8002fce:	f002 fd21 	bl	8005a14 <HAL_Delay>
	for (uint8_t i = 0; i < 3; i++)
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	73fb      	strb	r3, [r7, #15]
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d9e9      	bls.n	8002fb2 <restore_from_eeprom+0x1e>
	}

	eeprom_read(LAST_FREQUENCY_ADDR, &actual_freq, sizeof(actual_freq));
 8002fde:	2204      	movs	r2, #4
 8002fe0:	499e      	ldr	r1, [pc, #632]	; (800325c <restore_from_eeprom+0x2c8>)
 8002fe2:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002fe6:	f001 fa8b 	bl	8004500 <eeprom_read>
	eeprom_read(LAST_FREQ_ID_ADDR, &actual_freq_id, sizeof(actual_freq_id));
 8002fea:	2201      	movs	r2, #1
 8002fec:	499c      	ldr	r1, [pc, #624]	; (8003260 <restore_from_eeprom+0x2cc>)
 8002fee:	f44f 7082 	mov.w	r0, #260	; 0x104
 8002ff2:	f001 fa85 	bl	8004500 <eeprom_read>

	eeprom_read(TOTAL_ENSEMBLES_ADDR, &total_ensembles, sizeof(total_ensembles));
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	499a      	ldr	r1, [pc, #616]	; (8003264 <restore_from_eeprom+0x2d0>)
 8002ffa:	f240 1005 	movw	r0, #261	; 0x105
 8002ffe:	f001 fa7f 	bl	8004500 <eeprom_read>
	eeprom_read(TOTAL_SERVICES_ADDR, &total_services, sizeof(total_services));
 8003002:	2201      	movs	r2, #1
 8003004:	4998      	ldr	r1, [pc, #608]	; (8003268 <restore_from_eeprom+0x2d4>)
 8003006:	f44f 7083 	mov.w	r0, #262	; 0x106
 800300a:	f001 fa79 	bl	8004500 <eeprom_read>

	eeprom_read(LAST_STATION_INDEX_ADDR, &last_station_index, sizeof(last_station_index));
 800300e:	2201      	movs	r2, #1
 8003010:	4996      	ldr	r1, [pc, #600]	; (800326c <restore_from_eeprom+0x2d8>)
 8003012:	f240 1007 	movw	r0, #263	; 0x107
 8003016:	f001 fa73 	bl	8004500 <eeprom_read>
	if(last_station_index == 0xFF)
 800301a:	4b94      	ldr	r3, [pc, #592]	; (800326c <restore_from_eeprom+0x2d8>)
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	2bff      	cmp	r3, #255	; 0xff
 8003020:	d102      	bne.n	8003028 <restore_from_eeprom+0x94>
	{
		last_station_index = 0;
 8003022:	4b92      	ldr	r3, [pc, #584]	; (800326c <restore_from_eeprom+0x2d8>)
 8003024:	2200      	movs	r2, #0
 8003026:	701a      	strb	r2, [r3, #0]
	}
	actual_station = last_station_index;
 8003028:	4b90      	ldr	r3, [pc, #576]	; (800326c <restore_from_eeprom+0x2d8>)
 800302a:	781a      	ldrb	r2, [r3, #0]
 800302c:	4b90      	ldr	r3, [pc, #576]	; (8003270 <restore_from_eeprom+0x2dc>)
 800302e:	701a      	strb	r2, [r3, #0]

	for(uint8_t i = 0; i < total_ensembles; i++)
 8003030:	2300      	movs	r3, #0
 8003032:	73bb      	strb	r3, [r7, #14]
 8003034:	e00e      	b.n	8003054 <restore_from_eeprom+0xc0>
	{
		eeprom_read(ENSEMBLES_TABLE_START_ADDR + PAGE_SIZE * i, &ensembles_list[i], sizeof(dab_ensemble_t));
 8003036:	7bbb      	ldrb	r3, [r7, #14]
 8003038:	3305      	adds	r3, #5
 800303a:	019b      	lsls	r3, r3, #6
 800303c:	4618      	mov	r0, r3
 800303e:	7bbb      	ldrb	r3, [r7, #14]
 8003040:	015b      	lsls	r3, r3, #5
 8003042:	4a8c      	ldr	r2, [pc, #560]	; (8003274 <restore_from_eeprom+0x2e0>)
 8003044:	4413      	add	r3, r2
 8003046:	2220      	movs	r2, #32
 8003048:	4619      	mov	r1, r3
 800304a:	f001 fa59 	bl	8004500 <eeprom_read>
	for(uint8_t i = 0; i < total_ensembles; i++)
 800304e:	7bbb      	ldrb	r3, [r7, #14]
 8003050:	3301      	adds	r3, #1
 8003052:	73bb      	strb	r3, [r7, #14]
 8003054:	4b83      	ldr	r3, [pc, #524]	; (8003264 <restore_from_eeprom+0x2d0>)
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	7bba      	ldrb	r2, [r7, #14]
 800305a:	429a      	cmp	r2, r3
 800305c:	d3eb      	bcc.n	8003036 <restore_from_eeprom+0xa2>
	}

	for(uint8_t i = 0; i < total_services; i++)
 800305e:	2300      	movs	r3, #0
 8003060:	737b      	strb	r3, [r7, #13]
 8003062:	e010      	b.n	8003086 <restore_from_eeprom+0xf2>
	{
		eeprom_read(SERVICES_TABLE_START_ADDR + PAGE_SIZE * i, &services_list[i], sizeof(dab_service_t));
 8003064:	7b7b      	ldrb	r3, [r7, #13]
 8003066:	330f      	adds	r3, #15
 8003068:	019b      	lsls	r3, r3, #6
 800306a:	4618      	mov	r0, r3
 800306c:	7b7b      	ldrb	r3, [r7, #13]
 800306e:	2234      	movs	r2, #52	; 0x34
 8003070:	fb02 f303 	mul.w	r3, r2, r3
 8003074:	4a80      	ldr	r2, [pc, #512]	; (8003278 <restore_from_eeprom+0x2e4>)
 8003076:	4413      	add	r3, r2
 8003078:	2234      	movs	r2, #52	; 0x34
 800307a:	4619      	mov	r1, r3
 800307c:	f001 fa40 	bl	8004500 <eeprom_read>
	for(uint8_t i = 0; i < total_services; i++)
 8003080:	7b7b      	ldrb	r3, [r7, #13]
 8003082:	3301      	adds	r3, #1
 8003084:	737b      	strb	r3, [r7, #13]
 8003086:	4b78      	ldr	r3, [pc, #480]	; (8003268 <restore_from_eeprom+0x2d4>)
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	7b7a      	ldrb	r2, [r7, #13]
 800308c:	429a      	cmp	r2, r3
 800308e:	d3e9      	bcc.n	8003064 <restore_from_eeprom+0xd0>
	}

	//check if everything is ok

	//display freq table
	send_debug_msg("Found ", CRLF_NO_SEND);
 8003090:	2100      	movs	r1, #0
 8003092:	487a      	ldr	r0, [pc, #488]	; (800327c <restore_from_eeprom+0x2e8>)
 8003094:	f000 fa62 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(freq_cnt, itoa_buffer, 10), CRLF_NO_SEND);
 8003098:	4b6e      	ldr	r3, [pc, #440]	; (8003254 <restore_from_eeprom+0x2c0>)
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	220a      	movs	r2, #10
 800309e:	4978      	ldr	r1, [pc, #480]	; (8003280 <restore_from_eeprom+0x2ec>)
 80030a0:	4618      	mov	r0, r3
 80030a2:	f008 fcad 	bl	800ba00 <itoa>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2100      	movs	r1, #0
 80030aa:	4618      	mov	r0, r3
 80030ac:	f000 fa56 	bl	800355c <send_debug_msg>
	send_debug_msg(" frequencies in list.", CRLF_SEND);
 80030b0:	2101      	movs	r1, #1
 80030b2:	4874      	ldr	r0, [pc, #464]	; (8003284 <restore_from_eeprom+0x2f0>)
 80030b4:	f000 fa52 	bl	800355c <send_debug_msg>
	for(int i = 0; i < freq_cnt; i++)
 80030b8:	2300      	movs	r3, #0
 80030ba:	60bb      	str	r3, [r7, #8]
 80030bc:	e022      	b.n	8003104 <restore_from_eeprom+0x170>
	{
		send_debug_msg(itoa(i, itoa_buffer, 10), CRLF_NO_SEND);
 80030be:	220a      	movs	r2, #10
 80030c0:	496f      	ldr	r1, [pc, #444]	; (8003280 <restore_from_eeprom+0x2ec>)
 80030c2:	68b8      	ldr	r0, [r7, #8]
 80030c4:	f008 fc9c 	bl	800ba00 <itoa>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2100      	movs	r1, #0
 80030cc:	4618      	mov	r0, r3
 80030ce:	f000 fa45 	bl	800355c <send_debug_msg>
		send_debug_msg(": ", CRLF_NO_SEND);
 80030d2:	2100      	movs	r1, #0
 80030d4:	486c      	ldr	r0, [pc, #432]	; (8003288 <restore_from_eeprom+0x2f4>)
 80030d6:	f000 fa41 	bl	800355c <send_debug_msg>
		send_debug_msg(itoa(freq_table[i], itoa_buffer, 10), CRLF_NO_SEND);
 80030da:	4a5f      	ldr	r2, [pc, #380]	; (8003258 <restore_from_eeprom+0x2c4>)
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030e2:	220a      	movs	r2, #10
 80030e4:	4966      	ldr	r1, [pc, #408]	; (8003280 <restore_from_eeprom+0x2ec>)
 80030e6:	4618      	mov	r0, r3
 80030e8:	f008 fc8a 	bl	800ba00 <itoa>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2100      	movs	r1, #0
 80030f0:	4618      	mov	r0, r3
 80030f2:	f000 fa33 	bl	800355c <send_debug_msg>
		send_debug_msg(" kHz", CRLF_SEND);
 80030f6:	2101      	movs	r1, #1
 80030f8:	4864      	ldr	r0, [pc, #400]	; (800328c <restore_from_eeprom+0x2f8>)
 80030fa:	f000 fa2f 	bl	800355c <send_debug_msg>
	for(int i = 0; i < freq_cnt; i++)
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	3301      	adds	r3, #1
 8003102:	60bb      	str	r3, [r7, #8]
 8003104:	4b53      	ldr	r3, [pc, #332]	; (8003254 <restore_from_eeprom+0x2c0>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	461a      	mov	r2, r3
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	4293      	cmp	r3, r2
 800310e:	dbd6      	blt.n	80030be <restore_from_eeprom+0x12a>
	}



	//display info about  ensembles
	send_debug_msg("Ensembles found: ", CRLF_NO_SEND);
 8003110:	2100      	movs	r1, #0
 8003112:	485f      	ldr	r0, [pc, #380]	; (8003290 <restore_from_eeprom+0x2fc>)
 8003114:	f000 fa22 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(total_ensembles, itoa_buffer, 10), CRLF_SEND);
 8003118:	4b52      	ldr	r3, [pc, #328]	; (8003264 <restore_from_eeprom+0x2d0>)
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	220a      	movs	r2, #10
 800311e:	4958      	ldr	r1, [pc, #352]	; (8003280 <restore_from_eeprom+0x2ec>)
 8003120:	4618      	mov	r0, r3
 8003122:	f008 fc6d 	bl	800ba00 <itoa>
 8003126:	4603      	mov	r3, r0
 8003128:	2101      	movs	r1, #1
 800312a:	4618      	mov	r0, r3
 800312c:	f000 fa16 	bl	800355c <send_debug_msg>

	send_debug_msg("--------------------------------------------------", CRLF_SEND);
 8003130:	2101      	movs	r1, #1
 8003132:	4858      	ldr	r0, [pc, #352]	; (8003294 <restore_from_eeprom+0x300>)
 8003134:	f000 fa12 	bl	800355c <send_debug_msg>
	send_debug_msg("| Number", CRLF_NO_SEND);
 8003138:	2100      	movs	r1, #0
 800313a:	4857      	ldr	r0, [pc, #348]	; (8003298 <restore_from_eeprom+0x304>)
 800313c:	f000 fa0e 	bl	800355c <send_debug_msg>
	send_debug_msg(" | Label          ", CRLF_NO_SEND);
 8003140:	2100      	movs	r1, #0
 8003142:	4856      	ldr	r0, [pc, #344]	; (800329c <restore_from_eeprom+0x308>)
 8003144:	f000 fa0a 	bl	800355c <send_debug_msg>
	send_debug_msg("| Frequency ", CRLF_NO_SEND);
 8003148:	2100      	movs	r1, #0
 800314a:	4855      	ldr	r0, [pc, #340]	; (80032a0 <restore_from_eeprom+0x30c>)
 800314c:	f000 fa06 	bl	800355c <send_debug_msg>
	send_debug_msg(" | Channel |", CRLF_SEND);
 8003150:	2101      	movs	r1, #1
 8003152:	4854      	ldr	r0, [pc, #336]	; (80032a4 <restore_from_eeprom+0x310>)
 8003154:	f000 fa02 	bl	800355c <send_debug_msg>

	for(uint8_t ensembles_index = 0; ensembles_index < total_ensembles; ensembles_index++)
 8003158:	2300      	movs	r3, #0
 800315a:	71fb      	strb	r3, [r7, #7]
 800315c:	e054      	b.n	8003208 <restore_from_eeprom+0x274>
	{
		send_debug_msg("| ", CRLF_NO_SEND);
 800315e:	2100      	movs	r1, #0
 8003160:	4851      	ldr	r0, [pc, #324]	; (80032a8 <restore_from_eeprom+0x314>)
 8003162:	f000 f9fb 	bl	800355c <send_debug_msg>
		send_debug_msg(itoa(ensembles_index, itoa_buffer, 10), CRLF_NO_SEND);
 8003166:	79fb      	ldrb	r3, [r7, #7]
 8003168:	220a      	movs	r2, #10
 800316a:	4945      	ldr	r1, [pc, #276]	; (8003280 <restore_from_eeprom+0x2ec>)
 800316c:	4618      	mov	r0, r3
 800316e:	f008 fc47 	bl	800ba00 <itoa>
 8003172:	4603      	mov	r3, r0
 8003174:	2100      	movs	r1, #0
 8003176:	4618      	mov	r0, r3
 8003178:	f000 f9f0 	bl	800355c <send_debug_msg>
		send_debug_msg("      | ", CRLF_NO_SEND);
 800317c:	2100      	movs	r1, #0
 800317e:	484b      	ldr	r0, [pc, #300]	; (80032ac <restore_from_eeprom+0x318>)
 8003180:	f000 f9ec 	bl	800355c <send_debug_msg>

		send_debug_msg(ensembles_list[ensembles_index].label, CRLF_NO_SEND);
 8003184:	79fb      	ldrb	r3, [r7, #7]
 8003186:	015b      	lsls	r3, r3, #5
 8003188:	4a3a      	ldr	r2, [pc, #232]	; (8003274 <restore_from_eeprom+0x2e0>)
 800318a:	4413      	add	r3, r2
 800318c:	3302      	adds	r3, #2
 800318e:	2100      	movs	r1, #0
 8003190:	4618      	mov	r0, r3
 8003192:	f000 f9e3 	bl	800355c <send_debug_msg>
		send_debug_msg("| ", CRLF_NO_SEND);
 8003196:	2100      	movs	r1, #0
 8003198:	4843      	ldr	r0, [pc, #268]	; (80032a8 <restore_from_eeprom+0x314>)
 800319a:	f000 f9df 	bl	800355c <send_debug_msg>

		send_debug_msg(itoa(ensembles_list[ensembles_index].freq, itoa_buffer, 10), CRLF_NO_SEND);
 800319e:	79fb      	ldrb	r3, [r7, #7]
 80031a0:	4a34      	ldr	r2, [pc, #208]	; (8003274 <restore_from_eeprom+0x2e0>)
 80031a2:	015b      	lsls	r3, r3, #5
 80031a4:	4413      	add	r3, r2
 80031a6:	3318      	adds	r3, #24
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	220a      	movs	r2, #10
 80031ac:	4934      	ldr	r1, [pc, #208]	; (8003280 <restore_from_eeprom+0x2ec>)
 80031ae:	4618      	mov	r0, r3
 80031b0:	f008 fc26 	bl	800ba00 <itoa>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2100      	movs	r1, #0
 80031b8:	4618      	mov	r0, r3
 80031ba:	f000 f9cf 	bl	800355c <send_debug_msg>
		send_debug_msg(" kHz | ", CRLF_NO_SEND);
 80031be:	2100      	movs	r1, #0
 80031c0:	483b      	ldr	r0, [pc, #236]	; (80032b0 <restore_from_eeprom+0x31c>)
 80031c2:	f000 f9cb 	bl	800355c <send_debug_msg>

		send_debug_msg(dab_channels_names[ensembles_list[ensembles_index].freq_id], CRLF_NO_SEND);
 80031c6:	79fb      	ldrb	r3, [r7, #7]
 80031c8:	4a2a      	ldr	r2, [pc, #168]	; (8003274 <restore_from_eeprom+0x2e0>)
 80031ca:	015b      	lsls	r3, r3, #5
 80031cc:	4413      	add	r3, r2
 80031ce:	331c      	adds	r3, #28
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	461a      	mov	r2, r3
 80031d4:	4b37      	ldr	r3, [pc, #220]	; (80032b4 <restore_from_eeprom+0x320>)
 80031d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031da:	2100      	movs	r1, #0
 80031dc:	4618      	mov	r0, r3
 80031de:	f000 f9bd 	bl	800355c <send_debug_msg>
		if(ensembles_list[ensembles_index].freq_id < 20)
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	4a23      	ldr	r2, [pc, #140]	; (8003274 <restore_from_eeprom+0x2e0>)
 80031e6:	015b      	lsls	r3, r3, #5
 80031e8:	4413      	add	r3, r2
 80031ea:	331c      	adds	r3, #28
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	2b13      	cmp	r3, #19
 80031f0:	d803      	bhi.n	80031fa <restore_from_eeprom+0x266>
		{
			send_debug_msg(" ", CRLF_NO_SEND);
 80031f2:	2100      	movs	r1, #0
 80031f4:	4830      	ldr	r0, [pc, #192]	; (80032b8 <restore_from_eeprom+0x324>)
 80031f6:	f000 f9b1 	bl	800355c <send_debug_msg>
		}
		send_debug_msg("  |", CRLF_SEND);
 80031fa:	2101      	movs	r1, #1
 80031fc:	482f      	ldr	r0, [pc, #188]	; (80032bc <restore_from_eeprom+0x328>)
 80031fe:	f000 f9ad 	bl	800355c <send_debug_msg>
	for(uint8_t ensembles_index = 0; ensembles_index < total_ensembles; ensembles_index++)
 8003202:	79fb      	ldrb	r3, [r7, #7]
 8003204:	3301      	adds	r3, #1
 8003206:	71fb      	strb	r3, [r7, #7]
 8003208:	4b16      	ldr	r3, [pc, #88]	; (8003264 <restore_from_eeprom+0x2d0>)
 800320a:	781b      	ldrb	r3, [r3, #0]
 800320c:	79fa      	ldrb	r2, [r7, #7]
 800320e:	429a      	cmp	r2, r3
 8003210:	d3a5      	bcc.n	800315e <restore_from_eeprom+0x1ca>
	}
	send_debug_msg("--------------------------------------------------", CRLF_SEND);
 8003212:	2101      	movs	r1, #1
 8003214:	481f      	ldr	r0, [pc, #124]	; (8003294 <restore_from_eeprom+0x300>)
 8003216:	f000 f9a1 	bl	800355c <send_debug_msg>

	//display info about services
	send_debug_msg("Services found: ", CRLF_NO_SEND);
 800321a:	2100      	movs	r1, #0
 800321c:	4828      	ldr	r0, [pc, #160]	; (80032c0 <restore_from_eeprom+0x32c>)
 800321e:	f000 f99d 	bl	800355c <send_debug_msg>
	send_debug_msg(itoa(total_services, itoa_buffer, 10), CRLF_SEND);
 8003222:	4b11      	ldr	r3, [pc, #68]	; (8003268 <restore_from_eeprom+0x2d4>)
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	220a      	movs	r2, #10
 8003228:	4915      	ldr	r1, [pc, #84]	; (8003280 <restore_from_eeprom+0x2ec>)
 800322a:	4618      	mov	r0, r3
 800322c:	f008 fbe8 	bl	800ba00 <itoa>
 8003230:	4603      	mov	r3, r0
 8003232:	2101      	movs	r1, #1
 8003234:	4618      	mov	r0, r3
 8003236:	f000 f991 	bl	800355c <send_debug_msg>

	send_debug_msg("--------------------------------------------------------------------------------------------------------", CRLF_SEND);
 800323a:	2101      	movs	r1, #1
 800323c:	4821      	ldr	r0, [pc, #132]	; (80032c4 <restore_from_eeprom+0x330>)
 800323e:	f000 f98d 	bl	800355c <send_debug_msg>
	send_debug_msg("| Number | Name             | Ensemble Name   | Frequency  | Channel | PTY | Service ID | Component ID |", CRLF_SEND);
 8003242:	2101      	movs	r1, #1
 8003244:	4820      	ldr	r0, [pc, #128]	; (80032c8 <restore_from_eeprom+0x334>)
 8003246:	f000 f989 	bl	800355c <send_debug_msg>

	for(uint8_t services_index = 0; services_index < total_services; services_index++)
 800324a:	2300      	movs	r3, #0
 800324c:	71bb      	strb	r3, [r7, #6]
 800324e:	e12f      	b.n	80034b0 <restore_from_eeprom+0x51c>
 8003250:	0800c70c 	.word	0x0800c70c
 8003254:	20001a04 	.word	0x20001a04
 8003258:	20001944 	.word	0x20001944
 800325c:	20002fd8 	.word	0x20002fd8
 8003260:	20002fdc 	.word	0x20002fdc
 8003264:	20002fd5 	.word	0x20002fd5
 8003268:	20002fd4 	.word	0x20002fd4
 800326c:	20002fde 	.word	0x20002fde
 8003270:	20002fdd 	.word	0x20002fdd
 8003274:	20001a44 	.word	0x20001a44
 8003278:	20001b84 	.word	0x20001b84
 800327c:	0800c120 	.word	0x0800c120
 8003280:	20001900 	.word	0x20001900
 8003284:	0800c128 	.word	0x0800c128
 8003288:	0800c140 	.word	0x0800c140
 800328c:	0800c144 	.word	0x0800c144
 8003290:	0800c388 	.word	0x0800c388
 8003294:	0800c39c 	.word	0x0800c39c
 8003298:	0800c3d0 	.word	0x0800c3d0
 800329c:	0800c3dc 	.word	0x0800c3dc
 80032a0:	0800c3f0 	.word	0x0800c3f0
 80032a4:	0800c400 	.word	0x0800c400
 80032a8:	0800c410 	.word	0x0800c410
 80032ac:	0800c414 	.word	0x0800c414
 80032b0:	0800c420 	.word	0x0800c420
 80032b4:	20000008 	.word	0x20000008
 80032b8:	0800c428 	.word	0x0800c428
 80032bc:	0800c42c 	.word	0x0800c42c
 80032c0:	0800c430 	.word	0x0800c430
 80032c4:	0800c444 	.word	0x0800c444
 80032c8:	0800c4b0 	.word	0x0800c4b0
	{
		//Number
		send_debug_msg("| ", CRLF_NO_SEND);
 80032cc:	2100      	movs	r1, #0
 80032ce:	4892      	ldr	r0, [pc, #584]	; (8003518 <restore_from_eeprom+0x584>)
 80032d0:	f000 f944 	bl	800355c <send_debug_msg>
		send_debug_msg(itoa(services_index, itoa_buffer, 10), CRLF_NO_SEND);
 80032d4:	79bb      	ldrb	r3, [r7, #6]
 80032d6:	220a      	movs	r2, #10
 80032d8:	4990      	ldr	r1, [pc, #576]	; (800351c <restore_from_eeprom+0x588>)
 80032da:	4618      	mov	r0, r3
 80032dc:	f008 fb90 	bl	800ba00 <itoa>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2100      	movs	r1, #0
 80032e4:	4618      	mov	r0, r3
 80032e6:	f000 f939 	bl	800355c <send_debug_msg>
		if(services_index < 10)
 80032ea:	79bb      	ldrb	r3, [r7, #6]
 80032ec:	2b09      	cmp	r3, #9
 80032ee:	d803      	bhi.n	80032f8 <restore_from_eeprom+0x364>
		{
			send_debug_msg(" ", CRLF_NO_SEND);
 80032f0:	2100      	movs	r1, #0
 80032f2:	488b      	ldr	r0, [pc, #556]	; (8003520 <restore_from_eeprom+0x58c>)
 80032f4:	f000 f932 	bl	800355c <send_debug_msg>
		}
		send_debug_msg("     | ", CRLF_NO_SEND);
 80032f8:	2100      	movs	r1, #0
 80032fa:	488a      	ldr	r0, [pc, #552]	; (8003524 <restore_from_eeprom+0x590>)
 80032fc:	f000 f92e 	bl	800355c <send_debug_msg>

		//Name
		if(services_list[services_index].name[0])
 8003300:	79bb      	ldrb	r3, [r7, #6]
 8003302:	4a89      	ldr	r2, [pc, #548]	; (8003528 <restore_from_eeprom+0x594>)
 8003304:	2134      	movs	r1, #52	; 0x34
 8003306:	fb01 f303 	mul.w	r3, r1, r3
 800330a:	4413      	add	r3, r2
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00a      	beq.n	8003328 <restore_from_eeprom+0x394>
		{
			send_debug_msg(services_list[services_index].name, CRLF_NO_SEND);
 8003312:	79bb      	ldrb	r3, [r7, #6]
 8003314:	2234      	movs	r2, #52	; 0x34
 8003316:	fb02 f303 	mul.w	r3, r2, r3
 800331a:	4a83      	ldr	r2, [pc, #524]	; (8003528 <restore_from_eeprom+0x594>)
 800331c:	4413      	add	r3, r2
 800331e:	2100      	movs	r1, #0
 8003320:	4618      	mov	r0, r3
 8003322:	f000 f91b 	bl	800355c <send_debug_msg>
 8003326:	e003      	b.n	8003330 <restore_from_eeprom+0x39c>
		}
		else
		{
			send_debug_msg("Unknown name    ", CRLF_NO_SEND);
 8003328:	2100      	movs	r1, #0
 800332a:	4880      	ldr	r0, [pc, #512]	; (800352c <restore_from_eeprom+0x598>)
 800332c:	f000 f916 	bl	800355c <send_debug_msg>
		}
		send_debug_msg(" | ", CRLF_NO_SEND);
 8003330:	2100      	movs	r1, #0
 8003332:	487f      	ldr	r0, [pc, #508]	; (8003530 <restore_from_eeprom+0x59c>)
 8003334:	f000 f912 	bl	800355c <send_debug_msg>

		//Ensemble Name
		for(uint8_t i = 0; i < total_ensembles; i++)
 8003338:	2300      	movs	r3, #0
 800333a:	717b      	strb	r3, [r7, #5]
 800333c:	e01c      	b.n	8003378 <restore_from_eeprom+0x3e4>
		{
			if(ensembles_list[i].freq_id == services_list[services_index].freq_id)
 800333e:	797b      	ldrb	r3, [r7, #5]
 8003340:	4a7c      	ldr	r2, [pc, #496]	; (8003534 <restore_from_eeprom+0x5a0>)
 8003342:	015b      	lsls	r3, r3, #5
 8003344:	4413      	add	r3, r2
 8003346:	331c      	adds	r3, #28
 8003348:	781a      	ldrb	r2, [r3, #0]
 800334a:	79bb      	ldrb	r3, [r7, #6]
 800334c:	4976      	ldr	r1, [pc, #472]	; (8003528 <restore_from_eeprom+0x594>)
 800334e:	2034      	movs	r0, #52	; 0x34
 8003350:	fb00 f303 	mul.w	r3, r0, r3
 8003354:	440b      	add	r3, r1
 8003356:	3328      	adds	r3, #40	; 0x28
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	429a      	cmp	r2, r3
 800335c:	d109      	bne.n	8003372 <restore_from_eeprom+0x3de>
			{
				send_debug_msg(ensembles_list[i].label, CRLF_NO_SEND);
 800335e:	797b      	ldrb	r3, [r7, #5]
 8003360:	015b      	lsls	r3, r3, #5
 8003362:	4a74      	ldr	r2, [pc, #464]	; (8003534 <restore_from_eeprom+0x5a0>)
 8003364:	4413      	add	r3, r2
 8003366:	3302      	adds	r3, #2
 8003368:	2100      	movs	r1, #0
 800336a:	4618      	mov	r0, r3
 800336c:	f000 f8f6 	bl	800355c <send_debug_msg>
				break;
 8003370:	e007      	b.n	8003382 <restore_from_eeprom+0x3ee>
		for(uint8_t i = 0; i < total_ensembles; i++)
 8003372:	797b      	ldrb	r3, [r7, #5]
 8003374:	3301      	adds	r3, #1
 8003376:	717b      	strb	r3, [r7, #5]
 8003378:	4b6f      	ldr	r3, [pc, #444]	; (8003538 <restore_from_eeprom+0x5a4>)
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	797a      	ldrb	r2, [r7, #5]
 800337e:	429a      	cmp	r2, r3
 8003380:	d3dd      	bcc.n	800333e <restore_from_eeprom+0x3aa>
			}
		}
		send_debug_msg(" | ", CRLF_NO_SEND);
 8003382:	2100      	movs	r1, #0
 8003384:	486a      	ldr	r0, [pc, #424]	; (8003530 <restore_from_eeprom+0x59c>)
 8003386:	f000 f8e9 	bl	800355c <send_debug_msg>

		//Frequency
		send_debug_msg(itoa(services_list[services_index].freq, itoa_buffer, 10), CRLF_NO_SEND);
 800338a:	79bb      	ldrb	r3, [r7, #6]
 800338c:	4a66      	ldr	r2, [pc, #408]	; (8003528 <restore_from_eeprom+0x594>)
 800338e:	2134      	movs	r1, #52	; 0x34
 8003390:	fb01 f303 	mul.w	r3, r1, r3
 8003394:	4413      	add	r3, r2
 8003396:	3324      	adds	r3, #36	; 0x24
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	220a      	movs	r2, #10
 800339c:	495f      	ldr	r1, [pc, #380]	; (800351c <restore_from_eeprom+0x588>)
 800339e:	4618      	mov	r0, r3
 80033a0:	f008 fb2e 	bl	800ba00 <itoa>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2100      	movs	r1, #0
 80033a8:	4618      	mov	r0, r3
 80033aa:	f000 f8d7 	bl	800355c <send_debug_msg>
		send_debug_msg(" kHz | ", CRLF_NO_SEND);
 80033ae:	2100      	movs	r1, #0
 80033b0:	4862      	ldr	r0, [pc, #392]	; (800353c <restore_from_eeprom+0x5a8>)
 80033b2:	f000 f8d3 	bl	800355c <send_debug_msg>

		//Channel
		send_debug_msg(dab_channels_names[services_list[services_index].freq_id], CRLF_NO_SEND);
 80033b6:	79bb      	ldrb	r3, [r7, #6]
 80033b8:	4a5b      	ldr	r2, [pc, #364]	; (8003528 <restore_from_eeprom+0x594>)
 80033ba:	2134      	movs	r1, #52	; 0x34
 80033bc:	fb01 f303 	mul.w	r3, r1, r3
 80033c0:	4413      	add	r3, r2
 80033c2:	3328      	adds	r3, #40	; 0x28
 80033c4:	781b      	ldrb	r3, [r3, #0]
 80033c6:	461a      	mov	r2, r3
 80033c8:	4b5d      	ldr	r3, [pc, #372]	; (8003540 <restore_from_eeprom+0x5ac>)
 80033ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033ce:	2100      	movs	r1, #0
 80033d0:	4618      	mov	r0, r3
 80033d2:	f000 f8c3 	bl	800355c <send_debug_msg>
		if(services_list[services_index].freq_id < 20)
 80033d6:	79bb      	ldrb	r3, [r7, #6]
 80033d8:	4a53      	ldr	r2, [pc, #332]	; (8003528 <restore_from_eeprom+0x594>)
 80033da:	2134      	movs	r1, #52	; 0x34
 80033dc:	fb01 f303 	mul.w	r3, r1, r3
 80033e0:	4413      	add	r3, r2
 80033e2:	3328      	adds	r3, #40	; 0x28
 80033e4:	781b      	ldrb	r3, [r3, #0]
 80033e6:	2b13      	cmp	r3, #19
 80033e8:	d803      	bhi.n	80033f2 <restore_from_eeprom+0x45e>
		{
			send_debug_msg(" ", CRLF_NO_SEND);
 80033ea:	2100      	movs	r1, #0
 80033ec:	484c      	ldr	r0, [pc, #304]	; (8003520 <restore_from_eeprom+0x58c>)
 80033ee:	f000 f8b5 	bl	800355c <send_debug_msg>
		}
		send_debug_msg("  | ", CRLF_NO_SEND);
 80033f2:	2100      	movs	r1, #0
 80033f4:	4853      	ldr	r0, [pc, #332]	; (8003544 <restore_from_eeprom+0x5b0>)
 80033f6:	f000 f8b1 	bl	800355c <send_debug_msg>

		//PTY
		send_debug_msg(itoa(services_list[services_index].p_ty, itoa_buffer, 10), CRLF_NO_SEND);
 80033fa:	79bb      	ldrb	r3, [r7, #6]
 80033fc:	4a4a      	ldr	r2, [pc, #296]	; (8003528 <restore_from_eeprom+0x594>)
 80033fe:	2134      	movs	r1, #52	; 0x34
 8003400:	fb01 f303 	mul.w	r3, r1, r3
 8003404:	4413      	add	r3, r2
 8003406:	3315      	adds	r3, #21
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	220a      	movs	r2, #10
 800340c:	4943      	ldr	r1, [pc, #268]	; (800351c <restore_from_eeprom+0x588>)
 800340e:	4618      	mov	r0, r3
 8003410:	f008 faf6 	bl	800ba00 <itoa>
 8003414:	4603      	mov	r3, r0
 8003416:	2100      	movs	r1, #0
 8003418:	4618      	mov	r0, r3
 800341a:	f000 f89f 	bl	800355c <send_debug_msg>
		if(services_list[services_index].p_ty < 10)
 800341e:	79bb      	ldrb	r3, [r7, #6]
 8003420:	4a41      	ldr	r2, [pc, #260]	; (8003528 <restore_from_eeprom+0x594>)
 8003422:	2134      	movs	r1, #52	; 0x34
 8003424:	fb01 f303 	mul.w	r3, r1, r3
 8003428:	4413      	add	r3, r2
 800342a:	3315      	adds	r3, #21
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	2b09      	cmp	r3, #9
 8003430:	d803      	bhi.n	800343a <restore_from_eeprom+0x4a6>
		{
			send_debug_msg(" ", CRLF_NO_SEND);
 8003432:	2100      	movs	r1, #0
 8003434:	483a      	ldr	r0, [pc, #232]	; (8003520 <restore_from_eeprom+0x58c>)
 8003436:	f000 f891 	bl	800355c <send_debug_msg>
		}
		send_debug_msg("  | ", CRLF_NO_SEND);
 800343a:	2100      	movs	r1, #0
 800343c:	4841      	ldr	r0, [pc, #260]	; (8003544 <restore_from_eeprom+0x5b0>)
 800343e:	f000 f88d 	bl	800355c <send_debug_msg>

		//Service ID
		send_debug_msg("0x", CRLF_NO_SEND);
 8003442:	2100      	movs	r1, #0
 8003444:	4840      	ldr	r0, [pc, #256]	; (8003548 <restore_from_eeprom+0x5b4>)
 8003446:	f000 f889 	bl	800355c <send_debug_msg>
		send_debug_msg(itoa(services_list[services_index].service_id, itoa_buffer, 16), CRLF_NO_SEND);
 800344a:	79bb      	ldrb	r3, [r7, #6]
 800344c:	4a36      	ldr	r2, [pc, #216]	; (8003528 <restore_from_eeprom+0x594>)
 800344e:	2134      	movs	r1, #52	; 0x34
 8003450:	fb01 f303 	mul.w	r3, r1, r3
 8003454:	4413      	add	r3, r2
 8003456:	3320      	adds	r3, #32
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2210      	movs	r2, #16
 800345c:	492f      	ldr	r1, [pc, #188]	; (800351c <restore_from_eeprom+0x588>)
 800345e:	4618      	mov	r0, r3
 8003460:	f008 face 	bl	800ba00 <itoa>
 8003464:	4603      	mov	r3, r0
 8003466:	2100      	movs	r1, #0
 8003468:	4618      	mov	r0, r3
 800346a:	f000 f877 	bl	800355c <send_debug_msg>
		send_debug_msg("     | ", CRLF_NO_SEND);
 800346e:	2100      	movs	r1, #0
 8003470:	482c      	ldr	r0, [pc, #176]	; (8003524 <restore_from_eeprom+0x590>)
 8003472:	f000 f873 	bl	800355c <send_debug_msg>

		//Component ID
		send_debug_msg("0x", CRLF_NO_SEND);
 8003476:	2100      	movs	r1, #0
 8003478:	4833      	ldr	r0, [pc, #204]	; (8003548 <restore_from_eeprom+0x5b4>)
 800347a:	f000 f86f 	bl	800355c <send_debug_msg>
		send_debug_msg(itoa(services_list[services_index].components[0].subchannel_id, itoa_buffer, 16), CRLF_NO_SEND);
 800347e:	79bb      	ldrb	r3, [r7, #6]
 8003480:	4a29      	ldr	r2, [pc, #164]	; (8003528 <restore_from_eeprom+0x594>)
 8003482:	2134      	movs	r1, #52	; 0x34
 8003484:	fb01 f303 	mul.w	r3, r1, r3
 8003488:	4413      	add	r3, r2
 800348a:	332a      	adds	r3, #42	; 0x2a
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	2210      	movs	r2, #16
 8003490:	4922      	ldr	r1, [pc, #136]	; (800351c <restore_from_eeprom+0x588>)
 8003492:	4618      	mov	r0, r3
 8003494:	f008 fab4 	bl	800ba00 <itoa>
 8003498:	4603      	mov	r3, r0
 800349a:	2100      	movs	r1, #0
 800349c:	4618      	mov	r0, r3
 800349e:	f000 f85d 	bl	800355c <send_debug_msg>
		send_debug_msg("          |", CRLF_SEND);
 80034a2:	2101      	movs	r1, #1
 80034a4:	4829      	ldr	r0, [pc, #164]	; (800354c <restore_from_eeprom+0x5b8>)
 80034a6:	f000 f859 	bl	800355c <send_debug_msg>
	for(uint8_t services_index = 0; services_index < total_services; services_index++)
 80034aa:	79bb      	ldrb	r3, [r7, #6]
 80034ac:	3301      	adds	r3, #1
 80034ae:	71bb      	strb	r3, [r7, #6]
 80034b0:	4b27      	ldr	r3, [pc, #156]	; (8003550 <restore_from_eeprom+0x5bc>)
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	79ba      	ldrb	r2, [r7, #6]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	f4ff af08 	bcc.w	80032cc <restore_from_eeprom+0x338>
	}
	send_debug_msg("--------------------------------------------------------------------------------------------------------", CRLF_SEND);
 80034bc:	2101      	movs	r1, #1
 80034be:	4825      	ldr	r0, [pc, #148]	; (8003554 <restore_from_eeprom+0x5c0>)
 80034c0:	f000 f84c 	bl	800355c <send_debug_msg>



	Si468x_dab_tune_freq(services_list[actual_station].freq_id, 0);
 80034c4:	4b24      	ldr	r3, [pc, #144]	; (8003558 <restore_from_eeprom+0x5c4>)
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	4619      	mov	r1, r3
 80034ca:	4a17      	ldr	r2, [pc, #92]	; (8003528 <restore_from_eeprom+0x594>)
 80034cc:	2334      	movs	r3, #52	; 0x34
 80034ce:	fb01 f303 	mul.w	r3, r1, r3
 80034d2:	4413      	add	r3, r2
 80034d4:	3328      	adds	r3, #40	; 0x28
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	2100      	movs	r1, #0
 80034da:	4618      	mov	r0, r3
 80034dc:	f7fe faea 	bl	8001ab4 <Si468x_dab_tune_freq>
	Si468x_dab_start_digital_service(services_list[actual_station].service_id, services_list[actual_station].components[0].subchannel_id);
 80034e0:	4b1d      	ldr	r3, [pc, #116]	; (8003558 <restore_from_eeprom+0x5c4>)
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	4619      	mov	r1, r3
 80034e6:	4a10      	ldr	r2, [pc, #64]	; (8003528 <restore_from_eeprom+0x594>)
 80034e8:	2334      	movs	r3, #52	; 0x34
 80034ea:	fb01 f303 	mul.w	r3, r1, r3
 80034ee:	4413      	add	r3, r2
 80034f0:	3320      	adds	r3, #32
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	4b18      	ldr	r3, [pc, #96]	; (8003558 <restore_from_eeprom+0x5c4>)
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	4618      	mov	r0, r3
 80034fa:	490b      	ldr	r1, [pc, #44]	; (8003528 <restore_from_eeprom+0x594>)
 80034fc:	2334      	movs	r3, #52	; 0x34
 80034fe:	fb00 f303 	mul.w	r3, r0, r3
 8003502:	440b      	add	r3, r1
 8003504:	332a      	adds	r3, #42	; 0x2a
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	4619      	mov	r1, r3
 800350a:	4610      	mov	r0, r2
 800350c:	f7fe fe68 	bl	80021e0 <Si468x_dab_start_digital_service>

}
 8003510:	bf00      	nop
 8003512:	3710      	adds	r7, #16
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	0800c410 	.word	0x0800c410
 800351c:	20001900 	.word	0x20001900
 8003520:	0800c428 	.word	0x0800c428
 8003524:	0800c51c 	.word	0x0800c51c
 8003528:	20001b84 	.word	0x20001b84
 800352c:	0800c524 	.word	0x0800c524
 8003530:	0800c538 	.word	0x0800c538
 8003534:	20001a44 	.word	0x20001a44
 8003538:	20002fd5 	.word	0x20002fd5
 800353c:	0800c420 	.word	0x0800c420
 8003540:	20000008 	.word	0x20000008
 8003544:	0800c53c 	.word	0x0800c53c
 8003548:	0800c544 	.word	0x0800c544
 800354c:	0800c548 	.word	0x0800c548
 8003550:	20002fd4 	.word	0x20002fd4
 8003554:	0800c444 	.word	0x0800c444
 8003558:	20002fdd 	.word	0x20002fdd

0800355c <send_debug_msg>:
#include "debug_uart.h"
#include <string.h>


void send_debug_msg(char* msg, uint8_t is_crlf)//void send_debug_msg(char msg[], uint8_t is_crlf)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	460b      	mov	r3, r1
 8003566:	70fb      	strb	r3, [r7, #3]
	uint8_t msg_size = strlen(msg);
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f7fc fe2d 	bl	80001c8 <strlen>
 800356e:	4603      	mov	r3, r0
 8003570:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart3, (uint8_t*)msg, msg_size, 100);
 8003572:	7bfb      	ldrb	r3, [r7, #15]
 8003574:	b29a      	uxth	r2, r3
 8003576:	2364      	movs	r3, #100	; 0x64
 8003578:	6879      	ldr	r1, [r7, #4]
 800357a:	480a      	ldr	r0, [pc, #40]	; (80035a4 <send_debug_msg+0x48>)
 800357c:	f007 fe8f 	bl	800b29e <HAL_UART_Transmit>

	if(is_crlf)
 8003580:	78fb      	ldrb	r3, [r7, #3]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d009      	beq.n	800359a <send_debug_msg+0x3e>
	{
		uint8_t crlf[] = {13, 10};
 8003586:	f640 230d 	movw	r3, #2573	; 0xa0d
 800358a:	81bb      	strh	r3, [r7, #12]
		HAL_UART_Transmit(&huart3, crlf, 2, 100);
 800358c:	f107 010c 	add.w	r1, r7, #12
 8003590:	2364      	movs	r3, #100	; 0x64
 8003592:	2202      	movs	r2, #2
 8003594:	4803      	ldr	r0, [pc, #12]	; (80035a4 <send_debug_msg+0x48>)
 8003596:	f007 fe82 	bl	800b29e <HAL_UART_Transmit>
	}
}
 800359a:	bf00      	nop
 800359c:	3710      	adds	r7, #16
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	200032e4 	.word	0x200032e4

080035a8 <Display_clear_screen>:
char char_buffer[32];

uint8_t display_freeze = 0;

void Display_clear_screen()
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af02      	add	r7, sp, #8
	ILI9341_Fill_Screen(BLACK);
 80035ae:	2000      	movs	r0, #0
 80035b0:	f7fd f97e 	bl	80008b0 <ILI9341_Fill_Screen>
	ILI9341_Draw_Line(YELLOW, 0, 17, 320, 17);
 80035b4:	2311      	movs	r3, #17
 80035b6:	9300      	str	r3, [sp, #0]
 80035b8:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80035bc:	2211      	movs	r2, #17
 80035be:	2100      	movs	r1, #0
 80035c0:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 80035c4:	f7fd f9ff 	bl	80009c6 <ILI9341_Draw_Line>
}
 80035c8:	bf00      	nop
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
	...

080035d0 <Display_dab_digrad_status_background>:
	CS_OFF;
}


void Display_dab_digrad_status_background()
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af02      	add	r7, sp, #8
//	Display_clear_screen();

	ILI9341_Draw_String(5, 1, WHITE, BLACK, "DAB RECEIVE STATUS", 2); //Naglowek
 80035d6:	2302      	movs	r3, #2
 80035d8:	9301      	str	r3, [sp, #4]
 80035da:	4bb4      	ldr	r3, [pc, #720]	; (80038ac <Display_dab_digrad_status_background+0x2dc>)
 80035dc:	9300      	str	r3, [sp, #0]
 80035de:	2300      	movs	r3, #0
 80035e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035e4:	2101      	movs	r1, #1
 80035e6:	2005      	movs	r0, #5
 80035e8:	f7fd fa6e 	bl	8000ac8 <ILI9341_Draw_String>

	//Valid Flag Background
	ILI9341_Draw_Filled_Rectangle(DARKGREY, 5, 20, 105, 40);
 80035ec:	2328      	movs	r3, #40	; 0x28
 80035ee:	9300      	str	r3, [sp, #0]
 80035f0:	2369      	movs	r3, #105	; 0x69
 80035f2:	2214      	movs	r2, #20
 80035f4:	2105      	movs	r1, #5
 80035f6:	f647 30ef 	movw	r0, #31727	; 0x7bef
 80035fa:	f7fd f9c3 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	//Acquire Flag Background
	ILI9341_Draw_Filled_Rectangle(DARKGREY, 110, 20, 210, 40);
 80035fe:	2328      	movs	r3, #40	; 0x28
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	23d2      	movs	r3, #210	; 0xd2
 8003604:	2214      	movs	r2, #20
 8003606:	216e      	movs	r1, #110	; 0x6e
 8003608:	f647 30ef 	movw	r0, #31727	; 0x7bef
 800360c:	f7fd f9ba 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	//FIC Error Flag Background
	ILI9341_Draw_Filled_Rectangle(DARKGREY, 215, 20, 315, 40);
 8003610:	2328      	movs	r3, #40	; 0x28
 8003612:	9300      	str	r3, [sp, #0]
 8003614:	f240 133b 	movw	r3, #315	; 0x13b
 8003618:	2214      	movs	r2, #20
 800361a:	21d7      	movs	r1, #215	; 0xd7
 800361c:	f647 30ef 	movw	r0, #31727	; 0x7bef
 8003620:	f7fd f9b0 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	//RSSI Background
	ILI9341_Draw_Filled_Rectangle(DARKGREY, 5, 45, 315, 65);
 8003624:	2341      	movs	r3, #65	; 0x41
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	f240 133b 	movw	r3, #315	; 0x13b
 800362c:	222d      	movs	r2, #45	; 0x2d
 800362e:	2105      	movs	r1, #5
 8003630:	f647 30ef 	movw	r0, #31727	; 0x7bef
 8003634:	f7fd f9a6 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	ILI9341_Draw_String(10, 48, WHITE, DARKGREY, "RSSI", 2);
 8003638:	2302      	movs	r3, #2
 800363a:	9301      	str	r3, [sp, #4]
 800363c:	4b9c      	ldr	r3, [pc, #624]	; (80038b0 <Display_dab_digrad_status_background+0x2e0>)
 800363e:	9300      	str	r3, [sp, #0]
 8003640:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003644:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003648:	2130      	movs	r1, #48	; 0x30
 800364a:	200a      	movs	r0, #10
 800364c:	f7fd fa3c 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(90, 48, WHITE, DARKGREY, "dBuV", 2);
 8003650:	2302      	movs	r3, #2
 8003652:	9301      	str	r3, [sp, #4]
 8003654:	4b97      	ldr	r3, [pc, #604]	; (80038b4 <Display_dab_digrad_status_background+0x2e4>)
 8003656:	9300      	str	r3, [sp, #0]
 8003658:	f647 33ef 	movw	r3, #31727	; 0x7bef
 800365c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003660:	2130      	movs	r1, #48	; 0x30
 8003662:	205a      	movs	r0, #90	; 0x5a
 8003664:	f7fd fa30 	bl	8000ac8 <ILI9341_Draw_String>
	//SNR Background
	ILI9341_Draw_Filled_Rectangle(DARKGREY, 5, 70, 315, 90);
 8003668:	235a      	movs	r3, #90	; 0x5a
 800366a:	9300      	str	r3, [sp, #0]
 800366c:	f240 133b 	movw	r3, #315	; 0x13b
 8003670:	2246      	movs	r2, #70	; 0x46
 8003672:	2105      	movs	r1, #5
 8003674:	f647 30ef 	movw	r0, #31727	; 0x7bef
 8003678:	f7fd f984 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	ILI9341_Draw_String(10, 73, WHITE, DARKGREY, "SNR", 2);
 800367c:	2302      	movs	r3, #2
 800367e:	9301      	str	r3, [sp, #4]
 8003680:	4b8d      	ldr	r3, [pc, #564]	; (80038b8 <Display_dab_digrad_status_background+0x2e8>)
 8003682:	9300      	str	r3, [sp, #0]
 8003684:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003688:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800368c:	2149      	movs	r1, #73	; 0x49
 800368e:	200a      	movs	r0, #10
 8003690:	f7fd fa1a 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(105, 73, WHITE, DARKGREY, "dB", 2);
 8003694:	2302      	movs	r3, #2
 8003696:	9301      	str	r3, [sp, #4]
 8003698:	4b88      	ldr	r3, [pc, #544]	; (80038bc <Display_dab_digrad_status_background+0x2ec>)
 800369a:	9300      	str	r3, [sp, #0]
 800369c:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80036a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80036a4:	2149      	movs	r1, #73	; 0x49
 80036a6:	2069      	movs	r0, #105	; 0x69
 80036a8:	f7fd fa0e 	bl	8000ac8 <ILI9341_Draw_String>
	//CNR Background
	ILI9341_Draw_Filled_Rectangle(DARKGREY, 5, 95, 315, 115);
 80036ac:	2373      	movs	r3, #115	; 0x73
 80036ae:	9300      	str	r3, [sp, #0]
 80036b0:	f240 133b 	movw	r3, #315	; 0x13b
 80036b4:	225f      	movs	r2, #95	; 0x5f
 80036b6:	2105      	movs	r1, #5
 80036b8:	f647 30ef 	movw	r0, #31727	; 0x7bef
 80036bc:	f7fd f962 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	ILI9341_Draw_String(10, 98, WHITE, DARKGREY, "CNR", 2);
 80036c0:	2302      	movs	r3, #2
 80036c2:	9301      	str	r3, [sp, #4]
 80036c4:	4b7e      	ldr	r3, [pc, #504]	; (80038c0 <Display_dab_digrad_status_background+0x2f0>)
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80036cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80036d0:	2162      	movs	r1, #98	; 0x62
 80036d2:	200a      	movs	r0, #10
 80036d4:	f7fd f9f8 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(105, 98, WHITE, DARKGREY, "dB", 2);
 80036d8:	2302      	movs	r3, #2
 80036da:	9301      	str	r3, [sp, #4]
 80036dc:	4b77      	ldr	r3, [pc, #476]	; (80038bc <Display_dab_digrad_status_background+0x2ec>)
 80036de:	9300      	str	r3, [sp, #0]
 80036e0:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80036e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80036e8:	2162      	movs	r1, #98	; 0x62
 80036ea:	2069      	movs	r0, #105	; 0x69
 80036ec:	f7fd f9ec 	bl	8000ac8 <ILI9341_Draw_String>
	//FIC Quality Background
	ILI9341_Draw_Filled_Rectangle(DARKGREY, 5, 120, 315, 140);
 80036f0:	238c      	movs	r3, #140	; 0x8c
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	f240 133b 	movw	r3, #315	; 0x13b
 80036f8:	2278      	movs	r2, #120	; 0x78
 80036fa:	2105      	movs	r1, #5
 80036fc:	f647 30ef 	movw	r0, #31727	; 0x7bef
 8003700:	f7fd f940 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	ILI9341_Draw_String(10, 123, WHITE, DARKGREY, "QUALITY", 2);
 8003704:	2302      	movs	r3, #2
 8003706:	9301      	str	r3, [sp, #4]
 8003708:	4b6e      	ldr	r3, [pc, #440]	; (80038c4 <Display_dab_digrad_status_background+0x2f4>)
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003710:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003714:	217b      	movs	r1, #123	; 0x7b
 8003716:	200a      	movs	r0, #10
 8003718:	f7fd f9d6 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(110, 123, WHITE, DARKGREY, "%", 2);
 800371c:	2302      	movs	r3, #2
 800371e:	9301      	str	r3, [sp, #4]
 8003720:	4b69      	ldr	r3, [pc, #420]	; (80038c8 <Display_dab_digrad_status_background+0x2f8>)
 8003722:	9300      	str	r3, [sp, #0]
 8003724:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003728:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800372c:	217b      	movs	r1, #123	; 0x7b
 800372e:	206e      	movs	r0, #110	; 0x6e
 8003730:	f7fd f9ca 	bl	8000ac8 <ILI9341_Draw_String>
	//Frequency info background
	ILI9341_Draw_Filled_Rectangle(DARKGREY, 5, 145, 315, 165);
 8003734:	23a5      	movs	r3, #165	; 0xa5
 8003736:	9300      	str	r3, [sp, #0]
 8003738:	f240 133b 	movw	r3, #315	; 0x13b
 800373c:	2291      	movs	r2, #145	; 0x91
 800373e:	2105      	movs	r1, #5
 8003740:	f647 30ef 	movw	r0, #31727	; 0x7bef
 8003744:	f7fd f91e 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	ILI9341_Draw_String(10, 148, WHITE, DARKGREY, "FREQUENCY", 2);
 8003748:	2302      	movs	r3, #2
 800374a:	9301      	str	r3, [sp, #4]
 800374c:	4b5f      	ldr	r3, [pc, #380]	; (80038cc <Display_dab_digrad_status_background+0x2fc>)
 800374e:	9300      	str	r3, [sp, #0]
 8003750:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003754:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003758:	2194      	movs	r1, #148	; 0x94
 800375a:	200a      	movs	r0, #10
 800375c:	f7fd f9b4 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(113, 148, WHITE, DARKGREY, ".", 2);
 8003760:	2302      	movs	r3, #2
 8003762:	9301      	str	r3, [sp, #4]
 8003764:	4b5a      	ldr	r3, [pc, #360]	; (80038d0 <Display_dab_digrad_status_background+0x300>)
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	f647 33ef 	movw	r3, #31727	; 0x7bef
 800376c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003770:	2194      	movs	r1, #148	; 0x94
 8003772:	2071      	movs	r0, #113	; 0x71
 8003774:	f7fd f9a8 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(148, 148, WHITE, DARKGREY, "MHz", 2);
 8003778:	2302      	movs	r3, #2
 800377a:	9301      	str	r3, [sp, #4]
 800377c:	4b55      	ldr	r3, [pc, #340]	; (80038d4 <Display_dab_digrad_status_background+0x304>)
 800377e:	9300      	str	r3, [sp, #0]
 8003780:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003784:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003788:	2194      	movs	r1, #148	; 0x94
 800378a:	2094      	movs	r0, #148	; 0x94
 800378c:	f7fd f99c 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(183, 148, WHITE, DARKGREY, "FREQ", 2);
 8003790:	2302      	movs	r3, #2
 8003792:	9301      	str	r3, [sp, #4]
 8003794:	4b50      	ldr	r3, [pc, #320]	; (80038d8 <Display_dab_digrad_status_background+0x308>)
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	f647 33ef 	movw	r3, #31727	; 0x7bef
 800379c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037a0:	2194      	movs	r1, #148	; 0x94
 80037a2:	20b7      	movs	r0, #183	; 0xb7
 80037a4:	f7fd f990 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(219, 148, WHITE, DARKGREY, "INDEX", 2);
 80037a8:	2302      	movs	r3, #2
 80037aa:	9301      	str	r3, [sp, #4]
 80037ac:	4b4b      	ldr	r3, [pc, #300]	; (80038dc <Display_dab_digrad_status_background+0x30c>)
 80037ae:	9300      	str	r3, [sp, #0]
 80037b0:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80037b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037b8:	2194      	movs	r1, #148	; 0x94
 80037ba:	20db      	movs	r0, #219	; 0xdb
 80037bc:	f7fd f984 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(283, 148, WHITE, DARKGREY, "/", 2);
 80037c0:	2302      	movs	r3, #2
 80037c2:	9301      	str	r3, [sp, #4]
 80037c4:	4b46      	ldr	r3, [pc, #280]	; (80038e0 <Display_dab_digrad_status_background+0x310>)
 80037c6:	9300      	str	r3, [sp, #0]
 80037c8:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80037cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037d0:	2194      	movs	r1, #148	; 0x94
 80037d2:	f240 101b 	movw	r0, #283	; 0x11b
 80037d6:	f7fd f977 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(293, 148, WHITE, DARKGREY, "40", 2);
 80037da:	2302      	movs	r3, #2
 80037dc:	9301      	str	r3, [sp, #4]
 80037de:	4b41      	ldr	r3, [pc, #260]	; (80038e4 <Display_dab_digrad_status_background+0x314>)
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80037e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80037ea:	2194      	movs	r1, #148	; 0x94
 80037ec:	f240 1025 	movw	r0, #293	; 0x125
 80037f0:	f7fd f96a 	bl	8000ac8 <ILI9341_Draw_String>
	//Other info background
	ILI9341_Draw_Filled_Rectangle(DARKGREY, 5, 170, 315, 190);
 80037f4:	23be      	movs	r3, #190	; 0xbe
 80037f6:	9300      	str	r3, [sp, #0]
 80037f8:	f240 133b 	movw	r3, #315	; 0x13b
 80037fc:	22aa      	movs	r2, #170	; 0xaa
 80037fe:	2105      	movs	r1, #5
 8003800:	f647 30ef 	movw	r0, #31727	; 0x7bef
 8003804:	f7fd f8be 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	ILI9341_Draw_String(10, 173, WHITE, DARKGREY, "TRIM CAP", 2);
 8003808:	2302      	movs	r3, #2
 800380a:	9301      	str	r3, [sp, #4]
 800380c:	4b36      	ldr	r3, [pc, #216]	; (80038e8 <Display_dab_digrad_status_background+0x318>)
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003814:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003818:	21ad      	movs	r1, #173	; 0xad
 800381a:	200a      	movs	r0, #10
 800381c:	f7fd f954 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(125, 173, WHITE, DARKGREY, "pF", 2);
 8003820:	2302      	movs	r3, #2
 8003822:	9301      	str	r3, [sp, #4]
 8003824:	4b31      	ldr	r3, [pc, #196]	; (80038ec <Display_dab_digrad_status_background+0x31c>)
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	f647 33ef 	movw	r3, #31727	; 0x7bef
 800382c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003830:	21ad      	movs	r1, #173	; 0xad
 8003832:	207d      	movs	r0, #125	; 0x7d
 8003834:	f7fd f948 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(180, 173, WHITE, DARKGREY, "BER", 2);
 8003838:	2302      	movs	r3, #2
 800383a:	9301      	str	r3, [sp, #4]
 800383c:	4b2c      	ldr	r3, [pc, #176]	; (80038f0 <Display_dab_digrad_status_background+0x320>)
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003844:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003848:	21ad      	movs	r1, #173	; 0xad
 800384a:	20b4      	movs	r0, #180	; 0xb4
 800384c:	f7fd f93c 	bl	8000ac8 <ILI9341_Draw_String>
	//buttons to other menus
	ILI9341_Draw_Filled_Rectangle(ORANGE, 5, 195, 157, 235);
 8003850:	23eb      	movs	r3, #235	; 0xeb
 8003852:	9300      	str	r3, [sp, #0]
 8003854:	239d      	movs	r3, #157	; 0x9d
 8003856:	22c3      	movs	r2, #195	; 0xc3
 8003858:	2105      	movs	r1, #5
 800385a:	f64f 5020 	movw	r0, #64800	; 0xfd20
 800385e:	f7fd f891 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	ILI9341_Draw_Filled_Rectangle(ORANGE, 163, 195, 315, 235);
 8003862:	23eb      	movs	r3, #235	; 0xeb
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	f240 133b 	movw	r3, #315	; 0x13b
 800386a:	22c3      	movs	r2, #195	; 0xc3
 800386c:	21a3      	movs	r1, #163	; 0xa3
 800386e:	f64f 5020 	movw	r0, #64800	; 0xfd20
 8003872:	f7fd f887 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	ILI9341_Draw_String(60, 207, WHITE, ORANGE, "MENU L", 2);
 8003876:	2302      	movs	r3, #2
 8003878:	9301      	str	r3, [sp, #4]
 800387a:	4b1e      	ldr	r3, [pc, #120]	; (80038f4 <Display_dab_digrad_status_background+0x324>)
 800387c:	9300      	str	r3, [sp, #0]
 800387e:	f64f 5320 	movw	r3, #64800	; 0xfd20
 8003882:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003886:	21cf      	movs	r1, #207	; 0xcf
 8003888:	203c      	movs	r0, #60	; 0x3c
 800388a:	f7fd f91d 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(217, 207, WHITE, ORANGE, "MENU R", 2);
 800388e:	2302      	movs	r3, #2
 8003890:	9301      	str	r3, [sp, #4]
 8003892:	4b19      	ldr	r3, [pc, #100]	; (80038f8 <Display_dab_digrad_status_background+0x328>)
 8003894:	9300      	str	r3, [sp, #0]
 8003896:	f64f 5320 	movw	r3, #64800	; 0xfd20
 800389a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800389e:	21cf      	movs	r1, #207	; 0xcf
 80038a0:	20d9      	movs	r0, #217	; 0xd9
 80038a2:	f7fd f911 	bl	8000ac8 <ILI9341_Draw_String>
}
 80038a6:	bf00      	nop
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	0800c798 	.word	0x0800c798
 80038b0:	0800c7ac 	.word	0x0800c7ac
 80038b4:	0800c7b4 	.word	0x0800c7b4
 80038b8:	0800c7bc 	.word	0x0800c7bc
 80038bc:	0800c7c0 	.word	0x0800c7c0
 80038c0:	0800c7c4 	.word	0x0800c7c4
 80038c4:	0800c7c8 	.word	0x0800c7c8
 80038c8:	0800c7d0 	.word	0x0800c7d0
 80038cc:	0800c7d4 	.word	0x0800c7d4
 80038d0:	0800c7e0 	.word	0x0800c7e0
 80038d4:	0800c7e4 	.word	0x0800c7e4
 80038d8:	0800c7e8 	.word	0x0800c7e8
 80038dc:	0800c7f0 	.word	0x0800c7f0
 80038e0:	0800c7f8 	.word	0x0800c7f8
 80038e4:	0800c7fc 	.word	0x0800c7fc
 80038e8:	0800c800 	.word	0x0800c800
 80038ec:	0800c80c 	.word	0x0800c80c
 80038f0:	0800c810 	.word	0x0800c810
 80038f4:	0800c814 	.word	0x0800c814
 80038f8:	0800c81c 	.word	0x0800c81c

080038fc <Display_dab_digrad_status_data>:

void Display_dab_digrad_status_data(dab_digrad_status_t digrad_status)
{
 80038fc:	b084      	sub	sp, #16
 80038fe:	b580      	push	{r7, lr}
 8003900:	b086      	sub	sp, #24
 8003902:	af02      	add	r7, sp, #8
 8003904:	f107 0c18 	add.w	ip, r7, #24
 8003908:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint32_t color;
	uint32_t cap_val_ff = digrad_status.read_ant_cap * 250;
 800390c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800390e:	461a      	mov	r2, r3
 8003910:	23fa      	movs	r3, #250	; 0xfa
 8003912:	fb02 f303 	mul.w	r3, r2, r3
 8003916:	60bb      	str	r3, [r7, #8]
	uint8_t cap_val_pf_int = cap_val_ff / 1000;
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	4a33      	ldr	r2, [pc, #204]	; (80039e8 <Display_dab_digrad_status_data+0xec>)
 800391c:	fba2 2303 	umull	r2, r3, r2, r3
 8003920:	099b      	lsrs	r3, r3, #6
 8003922:	71fb      	strb	r3, [r7, #7]
	uint16_t cap_val_pf_frac = cap_val_ff % 1000;
 8003924:	68ba      	ldr	r2, [r7, #8]
 8003926:	4b30      	ldr	r3, [pc, #192]	; (80039e8 <Display_dab_digrad_status_data+0xec>)
 8003928:	fba3 1302 	umull	r1, r3, r3, r2
 800392c:	099b      	lsrs	r3, r3, #6
 800392e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003932:	fb01 f303 	mul.w	r3, r1, r3
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	80bb      	strh	r3, [r7, #4]

	if(!display_freeze)
 800393a:	4b2c      	ldr	r3, [pc, #176]	; (80039ec <Display_dab_digrad_status_data+0xf0>)
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	2b00      	cmp	r3, #0
 8003940:	f040 8331 	bne.w	8003fa6 <Display_dab_digrad_status_data+0x6aa>
	{

		//Valid
		if(digrad_status.valid)
 8003944:	7e7b      	ldrb	r3, [r7, #25]
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	b2db      	uxtb	r3, r3
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00c      	beq.n	800396a <Display_dab_digrad_status_data+0x6e>
		{
			ILI9341_Draw_String(35, 23, GREEN, DARKGREY, "VALID", 2);
 8003950:	2302      	movs	r3, #2
 8003952:	9301      	str	r3, [sp, #4]
 8003954:	4b26      	ldr	r3, [pc, #152]	; (80039f0 <Display_dab_digrad_status_data+0xf4>)
 8003956:	9300      	str	r3, [sp, #0]
 8003958:	f647 33ef 	movw	r3, #31727	; 0x7bef
 800395c:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8003960:	2117      	movs	r1, #23
 8003962:	2023      	movs	r0, #35	; 0x23
 8003964:	f7fd f8b0 	bl	8000ac8 <ILI9341_Draw_String>
 8003968:	e00b      	b.n	8003982 <Display_dab_digrad_status_data+0x86>
		}
		else ILI9341_Draw_String(35, 23, RED, DARKGREY, "VALID", 2);
 800396a:	2302      	movs	r3, #2
 800396c:	9301      	str	r3, [sp, #4]
 800396e:	4b20      	ldr	r3, [pc, #128]	; (80039f0 <Display_dab_digrad_status_data+0xf4>)
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003976:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800397a:	2117      	movs	r1, #23
 800397c:	2023      	movs	r0, #35	; 0x23
 800397e:	f7fd f8a3 	bl	8000ac8 <ILI9341_Draw_String>
		//ACQ
		if(digrad_status.acq)
 8003982:	7e7b      	ldrb	r3, [r7, #25]
 8003984:	f003 0304 	and.w	r3, r3, #4
 8003988:	b2db      	uxtb	r3, r3
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00c      	beq.n	80039a8 <Display_dab_digrad_status_data+0xac>
		{
			ILI9341_Draw_String(133, 23, GREEN, DARKGREY, "ACQUIRE", 2);
 800398e:	2302      	movs	r3, #2
 8003990:	9301      	str	r3, [sp, #4]
 8003992:	4b18      	ldr	r3, [pc, #96]	; (80039f4 <Display_dab_digrad_status_data+0xf8>)
 8003994:	9300      	str	r3, [sp, #0]
 8003996:	f647 33ef 	movw	r3, #31727	; 0x7bef
 800399a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800399e:	2117      	movs	r1, #23
 80039a0:	2085      	movs	r0, #133	; 0x85
 80039a2:	f7fd f891 	bl	8000ac8 <ILI9341_Draw_String>
 80039a6:	e00b      	b.n	80039c0 <Display_dab_digrad_status_data+0xc4>
		}
		else ILI9341_Draw_String(133, 23, RED, DARKGREY, "ACQUIRE", 2);
 80039a8:	2302      	movs	r3, #2
 80039aa:	9301      	str	r3, [sp, #4]
 80039ac:	4b11      	ldr	r3, [pc, #68]	; (80039f4 <Display_dab_digrad_status_data+0xf8>)
 80039ae:	9300      	str	r3, [sp, #0]
 80039b0:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80039b4:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80039b8:	2117      	movs	r1, #23
 80039ba:	2085      	movs	r0, #133	; 0x85
 80039bc:	f7fd f884 	bl	8000ac8 <ILI9341_Draw_String>
		//FIC_ERROR
		if(digrad_status.fic_err)
 80039c0:	7e7b      	ldrb	r3, [r7, #25]
 80039c2:	f003 0308 	and.w	r3, r3, #8
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d017      	beq.n	80039fc <Display_dab_digrad_status_data+0x100>
		{
			ILI9341_Draw_String(228, 23, RED, DARKGREY, "FIC ERROR", 2);
 80039cc:	2302      	movs	r3, #2
 80039ce:	9301      	str	r3, [sp, #4]
 80039d0:	4b09      	ldr	r3, [pc, #36]	; (80039f8 <Display_dab_digrad_status_data+0xfc>)
 80039d2:	9300      	str	r3, [sp, #0]
 80039d4:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80039d8:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80039dc:	2117      	movs	r1, #23
 80039de:	20e4      	movs	r0, #228	; 0xe4
 80039e0:	f7fd f872 	bl	8000ac8 <ILI9341_Draw_String>
 80039e4:	e016      	b.n	8003a14 <Display_dab_digrad_status_data+0x118>
 80039e6:	bf00      	nop
 80039e8:	10624dd3 	.word	0x10624dd3
 80039ec:	20003000 	.word	0x20003000
 80039f0:	0800c824 	.word	0x0800c824
 80039f4:	0800c82c 	.word	0x0800c82c
 80039f8:	0800c834 	.word	0x0800c834
		}
		else ILI9341_Draw_String(228, 23, GREEN, DARKGREY, "FIC ERROR", 2);
 80039fc:	2302      	movs	r3, #2
 80039fe:	9301      	str	r3, [sp, #4]
 8003a00:	4bb6      	ldr	r3, [pc, #728]	; (8003cdc <Display_dab_digrad_status_data+0x3e0>)
 8003a02:	9300      	str	r3, [sp, #0]
 8003a04:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003a08:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8003a0c:	2117      	movs	r1, #23
 8003a0e:	20e4      	movs	r0, #228	; 0xe4
 8003a10:	f7fd f85a 	bl	8000ac8 <ILI9341_Draw_String>


		//RSSI
		if(digrad_status.rssi <= 13) 								color = RED;
 8003a14:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003a18:	2b0d      	cmp	r3, #13
 8003a1a:	dc02      	bgt.n	8003a22 <Display_dab_digrad_status_data+0x126>
 8003a1c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003a20:	60fb      	str	r3, [r7, #12]
		if((digrad_status.rssi <= 26) && (digrad_status.rssi > 13)) color = ORANGE;
 8003a22:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003a26:	2b1a      	cmp	r3, #26
 8003a28:	dc06      	bgt.n	8003a38 <Display_dab_digrad_status_data+0x13c>
 8003a2a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003a2e:	2b0d      	cmp	r3, #13
 8003a30:	dd02      	ble.n	8003a38 <Display_dab_digrad_status_data+0x13c>
 8003a32:	f64f 5320 	movw	r3, #64800	; 0xfd20
 8003a36:	60fb      	str	r3, [r7, #12]
		if((digrad_status.rssi <= 39) && (digrad_status.rssi > 26)) color = YELLOW;
 8003a38:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003a3c:	2b27      	cmp	r3, #39	; 0x27
 8003a3e:	dc06      	bgt.n	8003a4e <Display_dab_digrad_status_data+0x152>
 8003a40:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003a44:	2b1a      	cmp	r3, #26
 8003a46:	dd02      	ble.n	8003a4e <Display_dab_digrad_status_data+0x152>
 8003a48:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003a4c:	60fb      	str	r3, [r7, #12]
		if((digrad_status.rssi <= 52) && (digrad_status.rssi > 39)) color = GREENYELLOW;
 8003a4e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003a52:	2b34      	cmp	r3, #52	; 0x34
 8003a54:	dc06      	bgt.n	8003a64 <Display_dab_digrad_status_data+0x168>
 8003a56:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003a5a:	2b27      	cmp	r3, #39	; 0x27
 8003a5c:	dd02      	ble.n	8003a64 <Display_dab_digrad_status_data+0x168>
 8003a5e:	f64a 73e5 	movw	r3, #45029	; 0xafe5
 8003a62:	60fb      	str	r3, [r7, #12]
		if(digrad_status.rssi > 52) 								color = GREEN;
 8003a64:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003a68:	2b34      	cmp	r3, #52	; 0x34
 8003a6a:	dd02      	ble.n	8003a72 <Display_dab_digrad_status_data+0x176>
 8003a6c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8003a70:	60fb      	str	r3, [r7, #12]
		ILI9341_Draw_String(50, 48, WHITE, DARKGREY, "   ", 2);
 8003a72:	2302      	movs	r3, #2
 8003a74:	9301      	str	r3, [sp, #4]
 8003a76:	4b9a      	ldr	r3, [pc, #616]	; (8003ce0 <Display_dab_digrad_status_data+0x3e4>)
 8003a78:	9300      	str	r3, [sp, #0]
 8003a7a:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003a7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a82:	2130      	movs	r1, #48	; 0x30
 8003a84:	2032      	movs	r0, #50	; 0x32
 8003a86:	f7fd f81f 	bl	8000ac8 <ILI9341_Draw_String>
		ILI9341_Draw_String(50, 48, WHITE, DARKGREY, itoa(digrad_status.rssi, char_buffer, 10), 2);
 8003a8a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003a8e:	220a      	movs	r2, #10
 8003a90:	4994      	ldr	r1, [pc, #592]	; (8003ce4 <Display_dab_digrad_status_data+0x3e8>)
 8003a92:	4618      	mov	r0, r3
 8003a94:	f007 ffb4 	bl	800ba00 <itoa>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2202      	movs	r2, #2
 8003a9c:	9201      	str	r2, [sp, #4]
 8003a9e:	9300      	str	r3, [sp, #0]
 8003aa0:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003aa4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003aa8:	2130      	movs	r1, #48	; 0x30
 8003aaa:	2032      	movs	r0, #50	; 0x32
 8003aac:	f7fd f80c 	bl	8000ac8 <ILI9341_Draw_String>
		ILI9341_Draw_Filled_Rectangle(color, 130, 50, 130 + (digrad_status.rssi * 180)/64, 60);
 8003ab0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	23b4      	movs	r3, #180	; 0xb4
 8003ab8:	fb02 f303 	mul.w	r3, r2, r3
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	da00      	bge.n	8003ac2 <Display_dab_digrad_status_data+0x1c6>
 8003ac0:	333f      	adds	r3, #63	; 0x3f
 8003ac2:	119b      	asrs	r3, r3, #6
 8003ac4:	3382      	adds	r3, #130	; 0x82
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	233c      	movs	r3, #60	; 0x3c
 8003aca:	9300      	str	r3, [sp, #0]
 8003acc:	4613      	mov	r3, r2
 8003ace:	2232      	movs	r2, #50	; 0x32
 8003ad0:	2182      	movs	r1, #130	; 0x82
 8003ad2:	68f8      	ldr	r0, [r7, #12]
 8003ad4:	f7fc ff56 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
		ILI9341_Draw_Filled_Rectangle(WHITE, 130 + (digrad_status.rssi * 180)/64, 50, 310, 60);
 8003ad8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8003adc:	461a      	mov	r2, r3
 8003ade:	23b4      	movs	r3, #180	; 0xb4
 8003ae0:	fb02 f303 	mul.w	r3, r2, r3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	da00      	bge.n	8003aea <Display_dab_digrad_status_data+0x1ee>
 8003ae8:	333f      	adds	r3, #63	; 0x3f
 8003aea:	119b      	asrs	r3, r3, #6
 8003aec:	3382      	adds	r3, #130	; 0x82
 8003aee:	4619      	mov	r1, r3
 8003af0:	233c      	movs	r3, #60	; 0x3c
 8003af2:	9300      	str	r3, [sp, #0]
 8003af4:	f44f 739b 	mov.w	r3, #310	; 0x136
 8003af8:	2232      	movs	r2, #50	; 0x32
 8003afa:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003afe:	f7fc ff41 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>

		//SNR
		if(digrad_status.snr <= 4) 									color = RED;
 8003b02:	7efb      	ldrb	r3, [r7, #27]
 8003b04:	2b04      	cmp	r3, #4
 8003b06:	d802      	bhi.n	8003b0e <Display_dab_digrad_status_data+0x212>
 8003b08:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003b0c:	60fb      	str	r3, [r7, #12]
		if((digrad_status.snr <= 8) && (digrad_status.snr > 4)) 	color = ORANGE;
 8003b0e:	7efb      	ldrb	r3, [r7, #27]
 8003b10:	2b08      	cmp	r3, #8
 8003b12:	d805      	bhi.n	8003b20 <Display_dab_digrad_status_data+0x224>
 8003b14:	7efb      	ldrb	r3, [r7, #27]
 8003b16:	2b04      	cmp	r3, #4
 8003b18:	d902      	bls.n	8003b20 <Display_dab_digrad_status_data+0x224>
 8003b1a:	f64f 5320 	movw	r3, #64800	; 0xfd20
 8003b1e:	60fb      	str	r3, [r7, #12]
		if((digrad_status.snr <= 12) && (digrad_status.snr > 8)) 	color = YELLOW;
 8003b20:	7efb      	ldrb	r3, [r7, #27]
 8003b22:	2b0c      	cmp	r3, #12
 8003b24:	d805      	bhi.n	8003b32 <Display_dab_digrad_status_data+0x236>
 8003b26:	7efb      	ldrb	r3, [r7, #27]
 8003b28:	2b08      	cmp	r3, #8
 8003b2a:	d902      	bls.n	8003b32 <Display_dab_digrad_status_data+0x236>
 8003b2c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003b30:	60fb      	str	r3, [r7, #12]
		if((digrad_status.snr <= 16) && (digrad_status.snr > 12)) 	color = GREENYELLOW;
 8003b32:	7efb      	ldrb	r3, [r7, #27]
 8003b34:	2b10      	cmp	r3, #16
 8003b36:	d805      	bhi.n	8003b44 <Display_dab_digrad_status_data+0x248>
 8003b38:	7efb      	ldrb	r3, [r7, #27]
 8003b3a:	2b0c      	cmp	r3, #12
 8003b3c:	d902      	bls.n	8003b44 <Display_dab_digrad_status_data+0x248>
 8003b3e:	f64a 73e5 	movw	r3, #45029	; 0xafe5
 8003b42:	60fb      	str	r3, [r7, #12]
		if(digrad_status.snr > 16) 									color = GREEN;
 8003b44:	7efb      	ldrb	r3, [r7, #27]
 8003b46:	2b10      	cmp	r3, #16
 8003b48:	d902      	bls.n	8003b50 <Display_dab_digrad_status_data+0x254>
 8003b4a:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8003b4e:	60fb      	str	r3, [r7, #12]
		ILI9341_Draw_String(50, 73, WHITE, DARKGREY, "   ", 2);
 8003b50:	2302      	movs	r3, #2
 8003b52:	9301      	str	r3, [sp, #4]
 8003b54:	4b62      	ldr	r3, [pc, #392]	; (8003ce0 <Display_dab_digrad_status_data+0x3e4>)
 8003b56:	9300      	str	r3, [sp, #0]
 8003b58:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003b5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003b60:	2149      	movs	r1, #73	; 0x49
 8003b62:	2032      	movs	r0, #50	; 0x32
 8003b64:	f7fc ffb0 	bl	8000ac8 <ILI9341_Draw_String>
		ILI9341_Draw_String(50, 73, WHITE, DARKGREY, itoa(digrad_status.snr, char_buffer, 10), 2);
 8003b68:	7efb      	ldrb	r3, [r7, #27]
 8003b6a:	220a      	movs	r2, #10
 8003b6c:	495d      	ldr	r1, [pc, #372]	; (8003ce4 <Display_dab_digrad_status_data+0x3e8>)
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f007 ff46 	bl	800ba00 <itoa>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2202      	movs	r2, #2
 8003b78:	9201      	str	r2, [sp, #4]
 8003b7a:	9300      	str	r3, [sp, #0]
 8003b7c:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003b80:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003b84:	2149      	movs	r1, #73	; 0x49
 8003b86:	2032      	movs	r0, #50	; 0x32
 8003b88:	f7fc ff9e 	bl	8000ac8 <ILI9341_Draw_String>
		ILI9341_Draw_Filled_Rectangle(color, 130, 75, 130 + (digrad_status.snr * 180)/20, 85);
 8003b8c:	7efb      	ldrb	r3, [r7, #27]
 8003b8e:	461a      	mov	r2, r3
 8003b90:	4613      	mov	r3, r2
 8003b92:	00db      	lsls	r3, r3, #3
 8003b94:	4413      	add	r3, r2
 8003b96:	3382      	adds	r3, #130	; 0x82
 8003b98:	461a      	mov	r2, r3
 8003b9a:	2355      	movs	r3, #85	; 0x55
 8003b9c:	9300      	str	r3, [sp, #0]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	224b      	movs	r2, #75	; 0x4b
 8003ba2:	2182      	movs	r1, #130	; 0x82
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	f7fc feed 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
		ILI9341_Draw_Filled_Rectangle(WHITE, 130 + (digrad_status.snr * 180)/20, 75, 310, 85);
 8003baa:	7efb      	ldrb	r3, [r7, #27]
 8003bac:	461a      	mov	r2, r3
 8003bae:	4613      	mov	r3, r2
 8003bb0:	00db      	lsls	r3, r3, #3
 8003bb2:	4413      	add	r3, r2
 8003bb4:	3382      	adds	r3, #130	; 0x82
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	2355      	movs	r3, #85	; 0x55
 8003bba:	9300      	str	r3, [sp, #0]
 8003bbc:	f44f 739b 	mov.w	r3, #310	; 0x136
 8003bc0:	224b      	movs	r2, #75	; 0x4b
 8003bc2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003bc6:	f7fc fedd 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>

		//CNR
		if(digrad_status.cnr <= 11) 								color = RED;
 8003bca:	7f7b      	ldrb	r3, [r7, #29]
 8003bcc:	2b0b      	cmp	r3, #11
 8003bce:	d802      	bhi.n	8003bd6 <Display_dab_digrad_status_data+0x2da>
 8003bd0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003bd4:	60fb      	str	r3, [r7, #12]
		if((digrad_status.cnr <= 22) && (digrad_status.cnr > 11)) 	color = ORANGE;
 8003bd6:	7f7b      	ldrb	r3, [r7, #29]
 8003bd8:	2b16      	cmp	r3, #22
 8003bda:	d805      	bhi.n	8003be8 <Display_dab_digrad_status_data+0x2ec>
 8003bdc:	7f7b      	ldrb	r3, [r7, #29]
 8003bde:	2b0b      	cmp	r3, #11
 8003be0:	d902      	bls.n	8003be8 <Display_dab_digrad_status_data+0x2ec>
 8003be2:	f64f 5320 	movw	r3, #64800	; 0xfd20
 8003be6:	60fb      	str	r3, [r7, #12]
		if((digrad_status.cnr <= 33) && (digrad_status.cnr > 22)) 	color = YELLOW;
 8003be8:	7f7b      	ldrb	r3, [r7, #29]
 8003bea:	2b21      	cmp	r3, #33	; 0x21
 8003bec:	d805      	bhi.n	8003bfa <Display_dab_digrad_status_data+0x2fe>
 8003bee:	7f7b      	ldrb	r3, [r7, #29]
 8003bf0:	2b16      	cmp	r3, #22
 8003bf2:	d902      	bls.n	8003bfa <Display_dab_digrad_status_data+0x2fe>
 8003bf4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003bf8:	60fb      	str	r3, [r7, #12]
		if((digrad_status.cnr <= 44) && (digrad_status.cnr > 33)) 	color = GREENYELLOW;
 8003bfa:	7f7b      	ldrb	r3, [r7, #29]
 8003bfc:	2b2c      	cmp	r3, #44	; 0x2c
 8003bfe:	d805      	bhi.n	8003c0c <Display_dab_digrad_status_data+0x310>
 8003c00:	7f7b      	ldrb	r3, [r7, #29]
 8003c02:	2b21      	cmp	r3, #33	; 0x21
 8003c04:	d902      	bls.n	8003c0c <Display_dab_digrad_status_data+0x310>
 8003c06:	f64a 73e5 	movw	r3, #45029	; 0xafe5
 8003c0a:	60fb      	str	r3, [r7, #12]
		if(digrad_status.cnr > 44) 									color = GREEN;
 8003c0c:	7f7b      	ldrb	r3, [r7, #29]
 8003c0e:	2b2c      	cmp	r3, #44	; 0x2c
 8003c10:	d902      	bls.n	8003c18 <Display_dab_digrad_status_data+0x31c>
 8003c12:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8003c16:	60fb      	str	r3, [r7, #12]
		ILI9341_Draw_String(50, 98, WHITE, DARKGREY, "   ", 2);
 8003c18:	2302      	movs	r3, #2
 8003c1a:	9301      	str	r3, [sp, #4]
 8003c1c:	4b30      	ldr	r3, [pc, #192]	; (8003ce0 <Display_dab_digrad_status_data+0x3e4>)
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003c24:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003c28:	2162      	movs	r1, #98	; 0x62
 8003c2a:	2032      	movs	r0, #50	; 0x32
 8003c2c:	f7fc ff4c 	bl	8000ac8 <ILI9341_Draw_String>
		ILI9341_Draw_String(50, 98, WHITE, DARKGREY, itoa(digrad_status.cnr, char_buffer, 10), 2);
 8003c30:	7f7b      	ldrb	r3, [r7, #29]
 8003c32:	220a      	movs	r2, #10
 8003c34:	492b      	ldr	r1, [pc, #172]	; (8003ce4 <Display_dab_digrad_status_data+0x3e8>)
 8003c36:	4618      	mov	r0, r3
 8003c38:	f007 fee2 	bl	800ba00 <itoa>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2202      	movs	r2, #2
 8003c40:	9201      	str	r2, [sp, #4]
 8003c42:	9300      	str	r3, [sp, #0]
 8003c44:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003c48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003c4c:	2162      	movs	r1, #98	; 0x62
 8003c4e:	2032      	movs	r0, #50	; 0x32
 8003c50:	f7fc ff3a 	bl	8000ac8 <ILI9341_Draw_String>
		ILI9341_Draw_Filled_Rectangle(color, 130, 100, 130 + (digrad_status.cnr * 180)/54, 110);
 8003c54:	7f7b      	ldrb	r3, [r7, #29]
 8003c56:	461a      	mov	r2, r3
 8003c58:	23b4      	movs	r3, #180	; 0xb4
 8003c5a:	fb02 f303 	mul.w	r3, r2, r3
 8003c5e:	4a22      	ldr	r2, [pc, #136]	; (8003ce8 <Display_dab_digrad_status_data+0x3ec>)
 8003c60:	fb82 1203 	smull	r1, r2, r2, r3
 8003c64:	1112      	asrs	r2, r2, #4
 8003c66:	17db      	asrs	r3, r3, #31
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	3382      	adds	r3, #130	; 0x82
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	236e      	movs	r3, #110	; 0x6e
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	4613      	mov	r3, r2
 8003c74:	2264      	movs	r2, #100	; 0x64
 8003c76:	2182      	movs	r1, #130	; 0x82
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f7fc fe83 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
		ILI9341_Draw_Filled_Rectangle(WHITE, 130 + (digrad_status.cnr * 180)/54, 100, 310, 110);
 8003c7e:	7f7b      	ldrb	r3, [r7, #29]
 8003c80:	461a      	mov	r2, r3
 8003c82:	23b4      	movs	r3, #180	; 0xb4
 8003c84:	fb02 f303 	mul.w	r3, r2, r3
 8003c88:	4a17      	ldr	r2, [pc, #92]	; (8003ce8 <Display_dab_digrad_status_data+0x3ec>)
 8003c8a:	fb82 1203 	smull	r1, r2, r2, r3
 8003c8e:	1112      	asrs	r2, r2, #4
 8003c90:	17db      	asrs	r3, r3, #31
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	3382      	adds	r3, #130	; 0x82
 8003c96:	4619      	mov	r1, r3
 8003c98:	236e      	movs	r3, #110	; 0x6e
 8003c9a:	9300      	str	r3, [sp, #0]
 8003c9c:	f44f 739b 	mov.w	r3, #310	; 0x136
 8003ca0:	2264      	movs	r2, #100	; 0x64
 8003ca2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003ca6:	f7fc fe6d 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>

		//FIC QUALITY
		if(digrad_status.fic_quality <= 20) 										color = RED;
 8003caa:	7f3b      	ldrb	r3, [r7, #28]
 8003cac:	2b14      	cmp	r3, #20
 8003cae:	d802      	bhi.n	8003cb6 <Display_dab_digrad_status_data+0x3ba>
 8003cb0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003cb4:	60fb      	str	r3, [r7, #12]
		if((digrad_status.fic_quality <= 40) && (digrad_status.fic_quality > 20)) 	color = ORANGE;
 8003cb6:	7f3b      	ldrb	r3, [r7, #28]
 8003cb8:	2b28      	cmp	r3, #40	; 0x28
 8003cba:	d805      	bhi.n	8003cc8 <Display_dab_digrad_status_data+0x3cc>
 8003cbc:	7f3b      	ldrb	r3, [r7, #28]
 8003cbe:	2b14      	cmp	r3, #20
 8003cc0:	d902      	bls.n	8003cc8 <Display_dab_digrad_status_data+0x3cc>
 8003cc2:	f64f 5320 	movw	r3, #64800	; 0xfd20
 8003cc6:	60fb      	str	r3, [r7, #12]
		if((digrad_status.fic_quality <= 60) && (digrad_status.fic_quality > 40)) 	color = YELLOW;
 8003cc8:	7f3b      	ldrb	r3, [r7, #28]
 8003cca:	2b3c      	cmp	r3, #60	; 0x3c
 8003ccc:	d80e      	bhi.n	8003cec <Display_dab_digrad_status_data+0x3f0>
 8003cce:	7f3b      	ldrb	r3, [r7, #28]
 8003cd0:	2b28      	cmp	r3, #40	; 0x28
 8003cd2:	d90b      	bls.n	8003cec <Display_dab_digrad_status_data+0x3f0>
 8003cd4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003cd8:	60fb      	str	r3, [r7, #12]
 8003cda:	e007      	b.n	8003cec <Display_dab_digrad_status_data+0x3f0>
 8003cdc:	0800c834 	.word	0x0800c834
 8003ce0:	0800c840 	.word	0x0800c840
 8003ce4:	20002fe0 	.word	0x20002fe0
 8003ce8:	4bda12f7 	.word	0x4bda12f7
		if((digrad_status.fic_quality <= 80) && (digrad_status.fic_quality > 60)) 	color = GREENYELLOW;
 8003cec:	7f3b      	ldrb	r3, [r7, #28]
 8003cee:	2b50      	cmp	r3, #80	; 0x50
 8003cf0:	d805      	bhi.n	8003cfe <Display_dab_digrad_status_data+0x402>
 8003cf2:	7f3b      	ldrb	r3, [r7, #28]
 8003cf4:	2b3c      	cmp	r3, #60	; 0x3c
 8003cf6:	d902      	bls.n	8003cfe <Display_dab_digrad_status_data+0x402>
 8003cf8:	f64a 73e5 	movw	r3, #45029	; 0xafe5
 8003cfc:	60fb      	str	r3, [r7, #12]
		if(digrad_status.fic_quality > 80) 											color = GREEN;
 8003cfe:	7f3b      	ldrb	r3, [r7, #28]
 8003d00:	2b50      	cmp	r3, #80	; 0x50
 8003d02:	d902      	bls.n	8003d0a <Display_dab_digrad_status_data+0x40e>
 8003d04:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8003d08:	60fb      	str	r3, [r7, #12]
		ILI9341_Draw_String(75, 123, WHITE, DARKGREY, "   ", 2);
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	9301      	str	r3, [sp, #4]
 8003d0e:	4ba9      	ldr	r3, [pc, #676]	; (8003fb4 <Display_dab_digrad_status_data+0x6b8>)
 8003d10:	9300      	str	r3, [sp, #0]
 8003d12:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003d16:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d1a:	217b      	movs	r1, #123	; 0x7b
 8003d1c:	204b      	movs	r0, #75	; 0x4b
 8003d1e:	f7fc fed3 	bl	8000ac8 <ILI9341_Draw_String>
		ILI9341_Draw_String(75, 123, WHITE, DARKGREY, itoa(digrad_status.fic_quality, char_buffer, 10), 2);
 8003d22:	7f3b      	ldrb	r3, [r7, #28]
 8003d24:	220a      	movs	r2, #10
 8003d26:	49a4      	ldr	r1, [pc, #656]	; (8003fb8 <Display_dab_digrad_status_data+0x6bc>)
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f007 fe69 	bl	800ba00 <itoa>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2202      	movs	r2, #2
 8003d32:	9201      	str	r2, [sp, #4]
 8003d34:	9300      	str	r3, [sp, #0]
 8003d36:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003d3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003d3e:	217b      	movs	r1, #123	; 0x7b
 8003d40:	204b      	movs	r0, #75	; 0x4b
 8003d42:	f7fc fec1 	bl	8000ac8 <ILI9341_Draw_String>
		ILI9341_Draw_Filled_Rectangle(color, 130, 125, 130 + (digrad_status.fic_quality * 180)/100, 135);
 8003d46:	7f3b      	ldrb	r3, [r7, #28]
 8003d48:	461a      	mov	r2, r3
 8003d4a:	23b4      	movs	r3, #180	; 0xb4
 8003d4c:	fb02 f303 	mul.w	r3, r2, r3
 8003d50:	4a9a      	ldr	r2, [pc, #616]	; (8003fbc <Display_dab_digrad_status_data+0x6c0>)
 8003d52:	fb82 1203 	smull	r1, r2, r2, r3
 8003d56:	1152      	asrs	r2, r2, #5
 8003d58:	17db      	asrs	r3, r3, #31
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	3382      	adds	r3, #130	; 0x82
 8003d5e:	461a      	mov	r2, r3
 8003d60:	2387      	movs	r3, #135	; 0x87
 8003d62:	9300      	str	r3, [sp, #0]
 8003d64:	4613      	mov	r3, r2
 8003d66:	227d      	movs	r2, #125	; 0x7d
 8003d68:	2182      	movs	r1, #130	; 0x82
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f7fc fe0a 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
		ILI9341_Draw_Filled_Rectangle(WHITE, 130 + (digrad_status.fic_quality * 180)/100, 125, 310, 135);
 8003d70:	7f3b      	ldrb	r3, [r7, #28]
 8003d72:	461a      	mov	r2, r3
 8003d74:	23b4      	movs	r3, #180	; 0xb4
 8003d76:	fb02 f303 	mul.w	r3, r2, r3
 8003d7a:	4a90      	ldr	r2, [pc, #576]	; (8003fbc <Display_dab_digrad_status_data+0x6c0>)
 8003d7c:	fb82 1203 	smull	r1, r2, r2, r3
 8003d80:	1152      	asrs	r2, r2, #5
 8003d82:	17db      	asrs	r3, r3, #31
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	3382      	adds	r3, #130	; 0x82
 8003d88:	4619      	mov	r1, r3
 8003d8a:	2387      	movs	r3, #135	; 0x87
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	f44f 739b 	mov.w	r3, #310	; 0x136
 8003d92:	227d      	movs	r2, #125	; 0x7d
 8003d94:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003d98:	f7fc fdf4 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>

		//TUNE FREQ
		ILI9341_Draw_String(91, 148, WHITE, DARKGREY, itoa(digrad_status.tune_freq / 1000, char_buffer, 10), 2);
 8003d9c:	6a3b      	ldr	r3, [r7, #32]
 8003d9e:	4a88      	ldr	r2, [pc, #544]	; (8003fc0 <Display_dab_digrad_status_data+0x6c4>)
 8003da0:	fba2 2303 	umull	r2, r3, r2, r3
 8003da4:	099b      	lsrs	r3, r3, #6
 8003da6:	220a      	movs	r2, #10
 8003da8:	4983      	ldr	r1, [pc, #524]	; (8003fb8 <Display_dab_digrad_status_data+0x6bc>)
 8003daa:	4618      	mov	r0, r3
 8003dac:	f007 fe28 	bl	800ba00 <itoa>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2202      	movs	r2, #2
 8003db4:	9201      	str	r2, [sp, #4]
 8003db6:	9300      	str	r3, [sp, #0]
 8003db8:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003dbc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003dc0:	2194      	movs	r1, #148	; 0x94
 8003dc2:	205b      	movs	r0, #91	; 0x5b
 8003dc4:	f7fc fe80 	bl	8000ac8 <ILI9341_Draw_String>
		ILI9341_Draw_String(120, 148, WHITE, DARKGREY, itoa(digrad_status.tune_freq % 1000, char_buffer, 10), 2);
 8003dc8:	6a3a      	ldr	r2, [r7, #32]
 8003dca:	4b7d      	ldr	r3, [pc, #500]	; (8003fc0 <Display_dab_digrad_status_data+0x6c4>)
 8003dcc:	fba3 1302 	umull	r1, r3, r3, r2
 8003dd0:	099b      	lsrs	r3, r3, #6
 8003dd2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003dd6:	fb01 f303 	mul.w	r3, r1, r3
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	220a      	movs	r2, #10
 8003dde:	4976      	ldr	r1, [pc, #472]	; (8003fb8 <Display_dab_digrad_status_data+0x6bc>)
 8003de0:	4618      	mov	r0, r3
 8003de2:	f007 fe0d 	bl	800ba00 <itoa>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2202      	movs	r2, #2
 8003dea:	9201      	str	r2, [sp, #4]
 8003dec:	9300      	str	r3, [sp, #0]
 8003dee:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003df2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003df6:	2194      	movs	r1, #148	; 0x94
 8003df8:	2078      	movs	r0, #120	; 0x78
 8003dfa:	f7fc fe65 	bl	8000ac8 <ILI9341_Draw_String>

		//TUNE INDEX
		if(digrad_status.tune_index < 10)
 8003dfe:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003e02:	2b09      	cmp	r3, #9
 8003e04:	d821      	bhi.n	8003e4a <Display_dab_digrad_status_data+0x54e>
		{
			ILI9341_Draw_String(264, 148, WHITE, DARKGREY, "0", 2);
 8003e06:	2302      	movs	r3, #2
 8003e08:	9301      	str	r3, [sp, #4]
 8003e0a:	4b6e      	ldr	r3, [pc, #440]	; (8003fc4 <Display_dab_digrad_status_data+0x6c8>)
 8003e0c:	9300      	str	r3, [sp, #0]
 8003e0e:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003e12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e16:	2194      	movs	r1, #148	; 0x94
 8003e18:	f44f 7084 	mov.w	r0, #264	; 0x108
 8003e1c:	f7fc fe54 	bl	8000ac8 <ILI9341_Draw_String>
			ILI9341_Draw_String(273, 148, WHITE, DARKGREY, itoa(digrad_status.tune_index, char_buffer, 10), 2);
 8003e20:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003e24:	220a      	movs	r2, #10
 8003e26:	4964      	ldr	r1, [pc, #400]	; (8003fb8 <Display_dab_digrad_status_data+0x6bc>)
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f007 fde9 	bl	800ba00 <itoa>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2202      	movs	r2, #2
 8003e32:	9201      	str	r2, [sp, #4]
 8003e34:	9300      	str	r3, [sp, #0]
 8003e36:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003e3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e3e:	2194      	movs	r1, #148	; 0x94
 8003e40:	f240 1011 	movw	r0, #273	; 0x111
 8003e44:	f7fc fe40 	bl	8000ac8 <ILI9341_Draw_String>
 8003e48:	e013      	b.n	8003e72 <Display_dab_digrad_status_data+0x576>
		}
		else ILI9341_Draw_String(264, 148, WHITE, DARKGREY, itoa(digrad_status.tune_index, char_buffer, 10), 2);
 8003e4a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003e4e:	220a      	movs	r2, #10
 8003e50:	4959      	ldr	r1, [pc, #356]	; (8003fb8 <Display_dab_digrad_status_data+0x6bc>)
 8003e52:	4618      	mov	r0, r3
 8003e54:	f007 fdd4 	bl	800ba00 <itoa>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	2202      	movs	r2, #2
 8003e5c:	9201      	str	r2, [sp, #4]
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003e64:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e68:	2194      	movs	r1, #148	; 0x94
 8003e6a:	f44f 7084 	mov.w	r0, #264	; 0x108
 8003e6e:	f7fc fe2b 	bl	8000ac8 <ILI9341_Draw_String>

		//ANT CAP TRIM
		if(cap_val_pf_int < 10)
 8003e72:	79fb      	ldrb	r3, [r7, #7]
 8003e74:	2b09      	cmp	r3, #9
 8003e76:	d81d      	bhi.n	8003eb4 <Display_dab_digrad_status_data+0x5b8>
		{
			ILI9341_Draw_String(79, 173, WHITE, DARKGREY, " ", 2);
 8003e78:	2302      	movs	r3, #2
 8003e7a:	9301      	str	r3, [sp, #4]
 8003e7c:	4b52      	ldr	r3, [pc, #328]	; (8003fc8 <Display_dab_digrad_status_data+0x6cc>)
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003e84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e88:	21ad      	movs	r1, #173	; 0xad
 8003e8a:	204f      	movs	r0, #79	; 0x4f
 8003e8c:	f7fc fe1c 	bl	8000ac8 <ILI9341_Draw_String>
			ILI9341_Draw_String(87, 173, WHITE, DARKGREY, itoa(cap_val_pf_int, char_buffer, 10), 2);
 8003e90:	79fb      	ldrb	r3, [r7, #7]
 8003e92:	220a      	movs	r2, #10
 8003e94:	4948      	ldr	r1, [pc, #288]	; (8003fb8 <Display_dab_digrad_status_data+0x6bc>)
 8003e96:	4618      	mov	r0, r3
 8003e98:	f007 fdb2 	bl	800ba00 <itoa>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2202      	movs	r2, #2
 8003ea0:	9201      	str	r2, [sp, #4]
 8003ea2:	9300      	str	r3, [sp, #0]
 8003ea4:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003ea8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003eac:	21ad      	movs	r1, #173	; 0xad
 8003eae:	2057      	movs	r0, #87	; 0x57
 8003eb0:	f7fc fe0a 	bl	8000ac8 <ILI9341_Draw_String>
		}
		if(cap_val_pf_int >= 10)
 8003eb4:	79fb      	ldrb	r3, [r7, #7]
 8003eb6:	2b09      	cmp	r3, #9
 8003eb8:	d911      	bls.n	8003ede <Display_dab_digrad_status_data+0x5e2>
		{
			ILI9341_Draw_String(79, 173, WHITE, DARKGREY, itoa(cap_val_pf_int, char_buffer, 10), 2);
 8003eba:	79fb      	ldrb	r3, [r7, #7]
 8003ebc:	220a      	movs	r2, #10
 8003ebe:	493e      	ldr	r1, [pc, #248]	; (8003fb8 <Display_dab_digrad_status_data+0x6bc>)
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f007 fd9d 	bl	800ba00 <itoa>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2202      	movs	r2, #2
 8003eca:	9201      	str	r2, [sp, #4]
 8003ecc:	9300      	str	r3, [sp, #0]
 8003ece:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003ed2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ed6:	21ad      	movs	r1, #173	; 0xad
 8003ed8:	204f      	movs	r0, #79	; 0x4f
 8003eda:	f7fc fdf5 	bl	8000ac8 <ILI9341_Draw_String>
		}
		ILI9341_Draw_String(95, 173, WHITE, DARKGREY, ".", 2);
 8003ede:	2302      	movs	r3, #2
 8003ee0:	9301      	str	r3, [sp, #4]
 8003ee2:	4b3a      	ldr	r3, [pc, #232]	; (8003fcc <Display_dab_digrad_status_data+0x6d0>)
 8003ee4:	9300      	str	r3, [sp, #0]
 8003ee6:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003eea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003eee:	21ad      	movs	r1, #173	; 0xad
 8003ef0:	205f      	movs	r0, #95	; 0x5f
 8003ef2:	f7fc fde9 	bl	8000ac8 <ILI9341_Draw_String>
		switch(cap_val_pf_frac)
 8003ef6:	88bb      	ldrh	r3, [r7, #4]
 8003ef8:	f240 22ee 	movw	r2, #750	; 0x2ee
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d023      	beq.n	8003f48 <Display_dab_digrad_status_data+0x64c>
 8003f00:	f240 22ee 	movw	r2, #750	; 0x2ee
 8003f04:	4293      	cmp	r3, r2
 8003f06:	dc2c      	bgt.n	8003f62 <Display_dab_digrad_status_data+0x666>
 8003f08:	2bfa      	cmp	r3, #250	; 0xfa
 8003f0a:	d003      	beq.n	8003f14 <Display_dab_digrad_status_data+0x618>
 8003f0c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003f10:	d00d      	beq.n	8003f2e <Display_dab_digrad_status_data+0x632>
 8003f12:	e026      	b.n	8003f62 <Display_dab_digrad_status_data+0x666>
		{
		case 250:
			ILI9341_Draw_String(103, 173, WHITE, DARKGREY, "25", 2);
 8003f14:	2302      	movs	r3, #2
 8003f16:	9301      	str	r3, [sp, #4]
 8003f18:	4b2d      	ldr	r3, [pc, #180]	; (8003fd0 <Display_dab_digrad_status_data+0x6d4>)
 8003f1a:	9300      	str	r3, [sp, #0]
 8003f1c:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003f20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f24:	21ad      	movs	r1, #173	; 0xad
 8003f26:	2067      	movs	r0, #103	; 0x67
 8003f28:	f7fc fdce 	bl	8000ac8 <ILI9341_Draw_String>
			break;
 8003f2c:	e026      	b.n	8003f7c <Display_dab_digrad_status_data+0x680>
		case 500:
			ILI9341_Draw_String(103, 173, WHITE, DARKGREY, "50", 2);
 8003f2e:	2302      	movs	r3, #2
 8003f30:	9301      	str	r3, [sp, #4]
 8003f32:	4b28      	ldr	r3, [pc, #160]	; (8003fd4 <Display_dab_digrad_status_data+0x6d8>)
 8003f34:	9300      	str	r3, [sp, #0]
 8003f36:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003f3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f3e:	21ad      	movs	r1, #173	; 0xad
 8003f40:	2067      	movs	r0, #103	; 0x67
 8003f42:	f7fc fdc1 	bl	8000ac8 <ILI9341_Draw_String>
			break;
 8003f46:	e019      	b.n	8003f7c <Display_dab_digrad_status_data+0x680>
		case 750:
			ILI9341_Draw_String(103, 173, WHITE, DARKGREY, "75", 2);
 8003f48:	2302      	movs	r3, #2
 8003f4a:	9301      	str	r3, [sp, #4]
 8003f4c:	4b22      	ldr	r3, [pc, #136]	; (8003fd8 <Display_dab_digrad_status_data+0x6dc>)
 8003f4e:	9300      	str	r3, [sp, #0]
 8003f50:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003f54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f58:	21ad      	movs	r1, #173	; 0xad
 8003f5a:	2067      	movs	r0, #103	; 0x67
 8003f5c:	f7fc fdb4 	bl	8000ac8 <ILI9341_Draw_String>
			break;
 8003f60:	e00c      	b.n	8003f7c <Display_dab_digrad_status_data+0x680>
		default:
			ILI9341_Draw_String(103, 173, WHITE, DARKGREY, "00", 2);
 8003f62:	2302      	movs	r3, #2
 8003f64:	9301      	str	r3, [sp, #4]
 8003f66:	4b1d      	ldr	r3, [pc, #116]	; (8003fdc <Display_dab_digrad_status_data+0x6e0>)
 8003f68:	9300      	str	r3, [sp, #0]
 8003f6a:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003f6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f72:	21ad      	movs	r1, #173	; 0xad
 8003f74:	2067      	movs	r0, #103	; 0x67
 8003f76:	f7fc fda7 	bl	8000ac8 <ILI9341_Draw_String>
			break;
 8003f7a:	bf00      	nop
		}

		//BER
		ILI9341_Draw_String(215, 173, WHITE, DARKGREY, itoa((digrad_status.fic_err_cnt / digrad_status.fic_bit_cnt), char_buffer, 10), 2);
 8003f7c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f84:	220a      	movs	r2, #10
 8003f86:	490c      	ldr	r1, [pc, #48]	; (8003fb8 <Display_dab_digrad_status_data+0x6bc>)
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f007 fd39 	bl	800ba00 <itoa>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2202      	movs	r2, #2
 8003f92:	9201      	str	r2, [sp, #4]
 8003f94:	9300      	str	r3, [sp, #0]
 8003f96:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8003f9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003f9e:	21ad      	movs	r1, #173	; 0xad
 8003fa0:	20d7      	movs	r0, #215	; 0xd7
 8003fa2:	f7fc fd91 	bl	8000ac8 <ILI9341_Draw_String>
	}
}
 8003fa6:	bf00      	nop
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003fb0:	b004      	add	sp, #16
 8003fb2:	4770      	bx	lr
 8003fb4:	0800c840 	.word	0x0800c840
 8003fb8:	20002fe0 	.word	0x20002fe0
 8003fbc:	51eb851f 	.word	0x51eb851f
 8003fc0:	10624dd3 	.word	0x10624dd3
 8003fc4:	0800c844 	.word	0x0800c844
 8003fc8:	0800c848 	.word	0x0800c848
 8003fcc:	0800c7e0 	.word	0x0800c7e0
 8003fd0:	0800c84c 	.word	0x0800c84c
 8003fd4:	0800c850 	.word	0x0800c850
 8003fd8:	0800c854 	.word	0x0800c854
 8003fdc:	0800c858 	.word	0x0800c858

08003fe0 <Display_time>:

void Display_time(time_t time_val)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af02      	add	r7, sp, #8
 8003fe6:	463b      	mov	r3, r7
 8003fe8:	e883 0003 	stmia.w	r3, {r0, r1}
	//hour and minute
	if(time_val.hour < 10)
 8003fec:	793b      	ldrb	r3, [r7, #4]
 8003fee:	2b09      	cmp	r3, #9
 8003ff0:	d81e      	bhi.n	8004030 <Display_time+0x50>
	{
		ILI9341_Draw_String(271, 1, WHITE, BLACK, "0", 2);
 8003ff2:	2302      	movs	r3, #2
 8003ff4:	9301      	str	r3, [sp, #4]
 8003ff6:	4b39      	ldr	r3, [pc, #228]	; (80040dc <Display_time+0xfc>)
 8003ff8:	9300      	str	r3, [sp, #0]
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004000:	2101      	movs	r1, #1
 8004002:	f240 100f 	movw	r0, #271	; 0x10f
 8004006:	f7fc fd5f 	bl	8000ac8 <ILI9341_Draw_String>
		ILI9341_Draw_String(280, 1, WHITE, BLACK, itoa(time_val.hour, char_buffer, 10), 2);
 800400a:	793b      	ldrb	r3, [r7, #4]
 800400c:	220a      	movs	r2, #10
 800400e:	4934      	ldr	r1, [pc, #208]	; (80040e0 <Display_time+0x100>)
 8004010:	4618      	mov	r0, r3
 8004012:	f007 fcf5 	bl	800ba00 <itoa>
 8004016:	4603      	mov	r3, r0
 8004018:	2202      	movs	r2, #2
 800401a:	9201      	str	r2, [sp, #4]
 800401c:	9300      	str	r3, [sp, #0]
 800401e:	2300      	movs	r3, #0
 8004020:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004024:	2101      	movs	r1, #1
 8004026:	f44f 708c 	mov.w	r0, #280	; 0x118
 800402a:	f7fc fd4d 	bl	8000ac8 <ILI9341_Draw_String>
 800402e:	e011      	b.n	8004054 <Display_time+0x74>
	}
	else
	{
		ILI9341_Draw_String(271, 1, WHITE, BLACK, itoa(time_val.hour, char_buffer, 10), 2);
 8004030:	793b      	ldrb	r3, [r7, #4]
 8004032:	220a      	movs	r2, #10
 8004034:	492a      	ldr	r1, [pc, #168]	; (80040e0 <Display_time+0x100>)
 8004036:	4618      	mov	r0, r3
 8004038:	f007 fce2 	bl	800ba00 <itoa>
 800403c:	4603      	mov	r3, r0
 800403e:	2202      	movs	r2, #2
 8004040:	9201      	str	r2, [sp, #4]
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	2300      	movs	r3, #0
 8004046:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800404a:	2101      	movs	r1, #1
 800404c:	f240 100f 	movw	r0, #271	; 0x10f
 8004050:	f7fc fd3a 	bl	8000ac8 <ILI9341_Draw_String>
	}

	ILI9341_Draw_String(287, 1, WHITE, BLACK, ":", 2);
 8004054:	2302      	movs	r3, #2
 8004056:	9301      	str	r3, [sp, #4]
 8004058:	4b22      	ldr	r3, [pc, #136]	; (80040e4 <Display_time+0x104>)
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	2300      	movs	r3, #0
 800405e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004062:	2101      	movs	r1, #1
 8004064:	f240 101f 	movw	r0, #287	; 0x11f
 8004068:	f7fc fd2e 	bl	8000ac8 <ILI9341_Draw_String>

	if(time_val.minute < 10)
 800406c:	797b      	ldrb	r3, [r7, #5]
 800406e:	2b09      	cmp	r3, #9
 8004070:	d81e      	bhi.n	80040b0 <Display_time+0xd0>
	{
		ILI9341_Draw_String(295, 1, WHITE, BLACK, "0", 2);
 8004072:	2302      	movs	r3, #2
 8004074:	9301      	str	r3, [sp, #4]
 8004076:	4b19      	ldr	r3, [pc, #100]	; (80040dc <Display_time+0xfc>)
 8004078:	9300      	str	r3, [sp, #0]
 800407a:	2300      	movs	r3, #0
 800407c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004080:	2101      	movs	r1, #1
 8004082:	f240 1027 	movw	r0, #295	; 0x127
 8004086:	f7fc fd1f 	bl	8000ac8 <ILI9341_Draw_String>
		ILI9341_Draw_String(304, 1, WHITE, BLACK, itoa(time_val.minute, char_buffer, 10), 2);
 800408a:	797b      	ldrb	r3, [r7, #5]
 800408c:	220a      	movs	r2, #10
 800408e:	4914      	ldr	r1, [pc, #80]	; (80040e0 <Display_time+0x100>)
 8004090:	4618      	mov	r0, r3
 8004092:	f007 fcb5 	bl	800ba00 <itoa>
 8004096:	4603      	mov	r3, r0
 8004098:	2202      	movs	r2, #2
 800409a:	9201      	str	r2, [sp, #4]
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	2300      	movs	r3, #0
 80040a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80040a4:	2101      	movs	r1, #1
 80040a6:	f44f 7098 	mov.w	r0, #304	; 0x130
 80040aa:	f7fc fd0d 	bl	8000ac8 <ILI9341_Draw_String>
	{
		ILI9341_Draw_String(295, 1, WHITE, BLACK, itoa(time_val.minute, char_buffer, 10), 2);
	}
	//date
	//todo
}
 80040ae:	e011      	b.n	80040d4 <Display_time+0xf4>
		ILI9341_Draw_String(295, 1, WHITE, BLACK, itoa(time_val.minute, char_buffer, 10), 2);
 80040b0:	797b      	ldrb	r3, [r7, #5]
 80040b2:	220a      	movs	r2, #10
 80040b4:	490a      	ldr	r1, [pc, #40]	; (80040e0 <Display_time+0x100>)
 80040b6:	4618      	mov	r0, r3
 80040b8:	f007 fca2 	bl	800ba00 <itoa>
 80040bc:	4603      	mov	r3, r0
 80040be:	2202      	movs	r2, #2
 80040c0:	9201      	str	r2, [sp, #4]
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	2300      	movs	r3, #0
 80040c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80040ca:	2101      	movs	r1, #1
 80040cc:	f240 1027 	movw	r0, #295	; 0x127
 80040d0:	f7fc fcfa 	bl	8000ac8 <ILI9341_Draw_String>
}
 80040d4:	bf00      	nop
 80040d6:	3708      	adds	r7, #8
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	0800c844 	.word	0x0800c844
 80040e0:	20002fe0 	.word	0x20002fe0
 80040e4:	0800c85c 	.word	0x0800c85c

080040e8 <Display_init_screen>:

void Display_init_screen()
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af02      	add	r7, sp, #8
	ILI9341_Fill_Screen(BLACK);
 80040ee:	2000      	movs	r0, #0
 80040f0:	f7fc fbde 	bl	80008b0 <ILI9341_Fill_Screen>
	ILI9341_Draw_String(95, 40, WHITE, BLACK, "MASTER'S THESIS", 2);
 80040f4:	2302      	movs	r3, #2
 80040f6:	9301      	str	r3, [sp, #4]
 80040f8:	4b2c      	ldr	r3, [pc, #176]	; (80041ac <Display_init_screen+0xc4>)
 80040fa:	9300      	str	r3, [sp, #0]
 80040fc:	2300      	movs	r3, #0
 80040fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004102:	2128      	movs	r1, #40	; 0x28
 8004104:	205f      	movs	r0, #95	; 0x5f
 8004106:	f7fc fcdf 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(70, 60, WHITE, BLACK, "DAB+ DEVELOPMENT BOARD", 2);
 800410a:	2302      	movs	r3, #2
 800410c:	9301      	str	r3, [sp, #4]
 800410e:	4b28      	ldr	r3, [pc, #160]	; (80041b0 <Display_init_screen+0xc8>)
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	2300      	movs	r3, #0
 8004114:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004118:	213c      	movs	r1, #60	; 0x3c
 800411a:	2046      	movs	r0, #70	; 0x46
 800411c:	f7fc fcd4 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(130, 80, WHITE, BLACK, "AUTHOR:", 2);
 8004120:	2302      	movs	r3, #2
 8004122:	9301      	str	r3, [sp, #4]
 8004124:	4b23      	ldr	r3, [pc, #140]	; (80041b4 <Display_init_screen+0xcc>)
 8004126:	9300      	str	r3, [sp, #0]
 8004128:	2300      	movs	r3, #0
 800412a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800412e:	2150      	movs	r1, #80	; 0x50
 8004130:	2082      	movs	r0, #130	; 0x82
 8004132:	f7fc fcc9 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(100, 100, WHITE, BLACK, "MARCIN GOSTEK", 2);
 8004136:	2302      	movs	r3, #2
 8004138:	9301      	str	r3, [sp, #4]
 800413a:	4b1f      	ldr	r3, [pc, #124]	; (80041b8 <Display_init_screen+0xd0>)
 800413c:	9300      	str	r3, [sp, #0]
 800413e:	2300      	movs	r3, #0
 8004140:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004144:	2164      	movs	r1, #100	; 0x64
 8004146:	2064      	movs	r0, #100	; 0x64
 8004148:	f7fc fcbe 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(90, 120, WHITE, BLACK, "THESIS SUPERVISOR:", 2);
 800414c:	2302      	movs	r3, #2
 800414e:	9301      	str	r3, [sp, #4]
 8004150:	4b1a      	ldr	r3, [pc, #104]	; (80041bc <Display_init_screen+0xd4>)
 8004152:	9300      	str	r3, [sp, #0]
 8004154:	2300      	movs	r3, #0
 8004156:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800415a:	2178      	movs	r1, #120	; 0x78
 800415c:	205a      	movs	r0, #90	; 0x5a
 800415e:	f7fc fcb3 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(50, 140, WHITE, BLACK, "JACEK KOLODZIEJ, Beng, PhD", 2);
 8004162:	2302      	movs	r3, #2
 8004164:	9301      	str	r3, [sp, #4]
 8004166:	4b16      	ldr	r3, [pc, #88]	; (80041c0 <Display_init_screen+0xd8>)
 8004168:	9300      	str	r3, [sp, #0]
 800416a:	2300      	movs	r3, #0
 800416c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004170:	218c      	movs	r1, #140	; 0x8c
 8004172:	2032      	movs	r0, #50	; 0x32
 8004174:	f7fc fca8 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(90, 160, WHITE, BLACK, "AGH KRAKOW, 2022", 2);
 8004178:	2302      	movs	r3, #2
 800417a:	9301      	str	r3, [sp, #4]
 800417c:	4b11      	ldr	r3, [pc, #68]	; (80041c4 <Display_init_screen+0xdc>)
 800417e:	9300      	str	r3, [sp, #0]
 8004180:	2300      	movs	r3, #0
 8004182:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004186:	21a0      	movs	r1, #160	; 0xa0
 8004188:	205a      	movs	r0, #90	; 0x5a
 800418a:	f7fc fc9d 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(120, 180, WHITE, BLACK, "Booting...", 2);
 800418e:	2302      	movs	r3, #2
 8004190:	9301      	str	r3, [sp, #4]
 8004192:	4b0d      	ldr	r3, [pc, #52]	; (80041c8 <Display_init_screen+0xe0>)
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	2300      	movs	r3, #0
 8004198:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800419c:	21b4      	movs	r1, #180	; 0xb4
 800419e:	2078      	movs	r0, #120	; 0x78
 80041a0:	f7fc fc92 	bl	8000ac8 <ILI9341_Draw_String>
}
 80041a4:	bf00      	nop
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	0800c860 	.word	0x0800c860
 80041b0:	0800c870 	.word	0x0800c870
 80041b4:	0800c888 	.word	0x0800c888
 80041b8:	0800c890 	.word	0x0800c890
 80041bc:	0800c8a0 	.word	0x0800c8a0
 80041c0:	0800c8b4 	.word	0x0800c8b4
 80041c4:	0800c8d0 	.word	0x0800c8d0
 80041c8:	0800c8e4 	.word	0x0800c8e4

080041cc <Display_show_next_station>:

void Display_show_next_station(dab_service_t _services_list[], uint8_t _actual_station, uint8_t _total_services)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af02      	add	r7, sp, #8
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	460b      	mov	r3, r1
 80041d6:	70fb      	strb	r3, [r7, #3]
 80041d8:	4613      	mov	r3, r2
 80041da:	70bb      	strb	r3, [r7, #2]
	display_freeze = 1;
 80041dc:	4b32      	ldr	r3, [pc, #200]	; (80042a8 <Display_show_next_station+0xdc>)
 80041de:	2201      	movs	r2, #1
 80041e0:	701a      	strb	r2, [r3, #0]

	ILI9341_Draw_Filled_Rectangle(BLACK, 50, 90, 270, 150);
 80041e2:	2396      	movs	r3, #150	; 0x96
 80041e4:	9300      	str	r3, [sp, #0]
 80041e6:	f44f 7387 	mov.w	r3, #270	; 0x10e
 80041ea:	225a      	movs	r2, #90	; 0x5a
 80041ec:	2132      	movs	r1, #50	; 0x32
 80041ee:	2000      	movs	r0, #0
 80041f0:	f7fc fbc8 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	ILI9341_Draw_String(55, 95, WHITE, BLACK, "Number:", 2);
 80041f4:	2302      	movs	r3, #2
 80041f6:	9301      	str	r3, [sp, #4]
 80041f8:	4b2c      	ldr	r3, [pc, #176]	; (80042ac <Display_show_next_station+0xe0>)
 80041fa:	9300      	str	r3, [sp, #0]
 80041fc:	2300      	movs	r3, #0
 80041fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004202:	215f      	movs	r1, #95	; 0x5f
 8004204:	2037      	movs	r0, #55	; 0x37
 8004206:	f7fc fc5f 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(120, 95, WHITE, BLACK, itoa(_actual_station + 1, char_buffer, 10), 2);
 800420a:	78fb      	ldrb	r3, [r7, #3]
 800420c:	3301      	adds	r3, #1
 800420e:	220a      	movs	r2, #10
 8004210:	4927      	ldr	r1, [pc, #156]	; (80042b0 <Display_show_next_station+0xe4>)
 8004212:	4618      	mov	r0, r3
 8004214:	f007 fbf4 	bl	800ba00 <itoa>
 8004218:	4603      	mov	r3, r0
 800421a:	2202      	movs	r2, #2
 800421c:	9201      	str	r2, [sp, #4]
 800421e:	9300      	str	r3, [sp, #0]
 8004220:	2300      	movs	r3, #0
 8004222:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004226:	215f      	movs	r1, #95	; 0x5f
 8004228:	2078      	movs	r0, #120	; 0x78
 800422a:	f7fc fc4d 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(140, 95, WHITE, BLACK, "/", 2);
 800422e:	2302      	movs	r3, #2
 8004230:	9301      	str	r3, [sp, #4]
 8004232:	4b20      	ldr	r3, [pc, #128]	; (80042b4 <Display_show_next_station+0xe8>)
 8004234:	9300      	str	r3, [sp, #0]
 8004236:	2300      	movs	r3, #0
 8004238:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800423c:	215f      	movs	r1, #95	; 0x5f
 800423e:	208c      	movs	r0, #140	; 0x8c
 8004240:	f7fc fc42 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(148, 95, WHITE, BLACK, itoa(_total_services, char_buffer, 10), 2);
 8004244:	78bb      	ldrb	r3, [r7, #2]
 8004246:	220a      	movs	r2, #10
 8004248:	4919      	ldr	r1, [pc, #100]	; (80042b0 <Display_show_next_station+0xe4>)
 800424a:	4618      	mov	r0, r3
 800424c:	f007 fbd8 	bl	800ba00 <itoa>
 8004250:	4603      	mov	r3, r0
 8004252:	2202      	movs	r2, #2
 8004254:	9201      	str	r2, [sp, #4]
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	2300      	movs	r3, #0
 800425a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800425e:	215f      	movs	r1, #95	; 0x5f
 8004260:	2094      	movs	r0, #148	; 0x94
 8004262:	f7fc fc31 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(55, 110, WHITE, BLACK, "Name:", 2);
 8004266:	2302      	movs	r3, #2
 8004268:	9301      	str	r3, [sp, #4]
 800426a:	4b13      	ldr	r3, [pc, #76]	; (80042b8 <Display_show_next_station+0xec>)
 800426c:	9300      	str	r3, [sp, #0]
 800426e:	2300      	movs	r3, #0
 8004270:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004274:	216e      	movs	r1, #110	; 0x6e
 8004276:	2037      	movs	r0, #55	; 0x37
 8004278:	f7fc fc26 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(100, 110, WHITE, BLACK, _services_list[_actual_station].name, 2);
 800427c:	78fb      	ldrb	r3, [r7, #3]
 800427e:	2234      	movs	r2, #52	; 0x34
 8004280:	fb02 f303 	mul.w	r3, r2, r3
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	4413      	add	r3, r2
 8004288:	461a      	mov	r2, r3
 800428a:	2302      	movs	r3, #2
 800428c:	9301      	str	r3, [sp, #4]
 800428e:	9200      	str	r2, [sp, #0]
 8004290:	2300      	movs	r3, #0
 8004292:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004296:	216e      	movs	r1, #110	; 0x6e
 8004298:	2064      	movs	r0, #100	; 0x64
 800429a:	f7fc fc15 	bl	8000ac8 <ILI9341_Draw_String>
}
 800429e:	bf00      	nop
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	20003000 	.word	0x20003000
 80042ac:	0800c8f0 	.word	0x0800c8f0
 80042b0:	20002fe0 	.word	0x20002fe0
 80042b4:	0800c7f8 	.word	0x0800c7f8
 80042b8:	0800c8f8 	.word	0x0800c8f8

080042bc <Display_hide_next_station>:

void Display_hide_next_station()
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af02      	add	r7, sp, #8
	display_freeze = 0;
 80042c2:	4b6a      	ldr	r3, [pc, #424]	; (800446c <Display_hide_next_station+0x1b0>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	701a      	strb	r2, [r3, #0]

	ILI9341_Draw_Filled_Rectangle(BLACK, 50, 90, 270, 150);
 80042c8:	2396      	movs	r3, #150	; 0x96
 80042ca:	9300      	str	r3, [sp, #0]
 80042cc:	f44f 7387 	mov.w	r3, #270	; 0x10e
 80042d0:	225a      	movs	r2, #90	; 0x5a
 80042d2:	2132      	movs	r1, #50	; 0x32
 80042d4:	2000      	movs	r0, #0
 80042d6:	f7fc fb55 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>

	//wyswietlanie ponownie tylko tego, co wyskakujace okno zaslonilo

	//SNR Background
	ILI9341_Draw_Filled_Rectangle(DARKGREY, 5, 70, 315, 90);
 80042da:	235a      	movs	r3, #90	; 0x5a
 80042dc:	9300      	str	r3, [sp, #0]
 80042de:	f240 133b 	movw	r3, #315	; 0x13b
 80042e2:	2246      	movs	r2, #70	; 0x46
 80042e4:	2105      	movs	r1, #5
 80042e6:	f647 30ef 	movw	r0, #31727	; 0x7bef
 80042ea:	f7fc fb4b 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	ILI9341_Draw_String(10, 73, WHITE, DARKGREY, "SNR", 2);
 80042ee:	2302      	movs	r3, #2
 80042f0:	9301      	str	r3, [sp, #4]
 80042f2:	4b5f      	ldr	r3, [pc, #380]	; (8004470 <Display_hide_next_station+0x1b4>)
 80042f4:	9300      	str	r3, [sp, #0]
 80042f6:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80042fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80042fe:	2149      	movs	r1, #73	; 0x49
 8004300:	200a      	movs	r0, #10
 8004302:	f7fc fbe1 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(105, 73, WHITE, DARKGREY, "dB", 2);
 8004306:	2302      	movs	r3, #2
 8004308:	9301      	str	r3, [sp, #4]
 800430a:	4b5a      	ldr	r3, [pc, #360]	; (8004474 <Display_hide_next_station+0x1b8>)
 800430c:	9300      	str	r3, [sp, #0]
 800430e:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8004312:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004316:	2149      	movs	r1, #73	; 0x49
 8004318:	2069      	movs	r0, #105	; 0x69
 800431a:	f7fc fbd5 	bl	8000ac8 <ILI9341_Draw_String>
	//CNR Background
	ILI9341_Draw_Filled_Rectangle(DARKGREY, 5, 95, 315, 115);
 800431e:	2373      	movs	r3, #115	; 0x73
 8004320:	9300      	str	r3, [sp, #0]
 8004322:	f240 133b 	movw	r3, #315	; 0x13b
 8004326:	225f      	movs	r2, #95	; 0x5f
 8004328:	2105      	movs	r1, #5
 800432a:	f647 30ef 	movw	r0, #31727	; 0x7bef
 800432e:	f7fc fb29 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	ILI9341_Draw_String(10, 98, WHITE, DARKGREY, "CNR", 2);
 8004332:	2302      	movs	r3, #2
 8004334:	9301      	str	r3, [sp, #4]
 8004336:	4b50      	ldr	r3, [pc, #320]	; (8004478 <Display_hide_next_station+0x1bc>)
 8004338:	9300      	str	r3, [sp, #0]
 800433a:	f647 33ef 	movw	r3, #31727	; 0x7bef
 800433e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004342:	2162      	movs	r1, #98	; 0x62
 8004344:	200a      	movs	r0, #10
 8004346:	f7fc fbbf 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(105, 98, WHITE, DARKGREY, "dB", 2);
 800434a:	2302      	movs	r3, #2
 800434c:	9301      	str	r3, [sp, #4]
 800434e:	4b49      	ldr	r3, [pc, #292]	; (8004474 <Display_hide_next_station+0x1b8>)
 8004350:	9300      	str	r3, [sp, #0]
 8004352:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8004356:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800435a:	2162      	movs	r1, #98	; 0x62
 800435c:	2069      	movs	r0, #105	; 0x69
 800435e:	f7fc fbb3 	bl	8000ac8 <ILI9341_Draw_String>
	//FIC Quality Background
	ILI9341_Draw_Filled_Rectangle(DARKGREY, 5, 120, 315, 140);
 8004362:	238c      	movs	r3, #140	; 0x8c
 8004364:	9300      	str	r3, [sp, #0]
 8004366:	f240 133b 	movw	r3, #315	; 0x13b
 800436a:	2278      	movs	r2, #120	; 0x78
 800436c:	2105      	movs	r1, #5
 800436e:	f647 30ef 	movw	r0, #31727	; 0x7bef
 8004372:	f7fc fb07 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	ILI9341_Draw_String(10, 123, WHITE, DARKGREY, "QUALITY", 2);
 8004376:	2302      	movs	r3, #2
 8004378:	9301      	str	r3, [sp, #4]
 800437a:	4b40      	ldr	r3, [pc, #256]	; (800447c <Display_hide_next_station+0x1c0>)
 800437c:	9300      	str	r3, [sp, #0]
 800437e:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8004382:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004386:	217b      	movs	r1, #123	; 0x7b
 8004388:	200a      	movs	r0, #10
 800438a:	f7fc fb9d 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(110, 123, WHITE, DARKGREY, "%", 2);
 800438e:	2302      	movs	r3, #2
 8004390:	9301      	str	r3, [sp, #4]
 8004392:	4b3b      	ldr	r3, [pc, #236]	; (8004480 <Display_hide_next_station+0x1c4>)
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	f647 33ef 	movw	r3, #31727	; 0x7bef
 800439a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800439e:	217b      	movs	r1, #123	; 0x7b
 80043a0:	206e      	movs	r0, #110	; 0x6e
 80043a2:	f7fc fb91 	bl	8000ac8 <ILI9341_Draw_String>
	//Frequency info background
	ILI9341_Draw_Filled_Rectangle(DARKGREY, 5, 145, 315, 165);
 80043a6:	23a5      	movs	r3, #165	; 0xa5
 80043a8:	9300      	str	r3, [sp, #0]
 80043aa:	f240 133b 	movw	r3, #315	; 0x13b
 80043ae:	2291      	movs	r2, #145	; 0x91
 80043b0:	2105      	movs	r1, #5
 80043b2:	f647 30ef 	movw	r0, #31727	; 0x7bef
 80043b6:	f7fc fae5 	bl	8000984 <ILI9341_Draw_Filled_Rectangle>
	ILI9341_Draw_String(10, 148, WHITE, DARKGREY, "FREQUENCY", 2);
 80043ba:	2302      	movs	r3, #2
 80043bc:	9301      	str	r3, [sp, #4]
 80043be:	4b31      	ldr	r3, [pc, #196]	; (8004484 <Display_hide_next_station+0x1c8>)
 80043c0:	9300      	str	r3, [sp, #0]
 80043c2:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80043c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043ca:	2194      	movs	r1, #148	; 0x94
 80043cc:	200a      	movs	r0, #10
 80043ce:	f7fc fb7b 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(113, 148, WHITE, DARKGREY, ".", 2);
 80043d2:	2302      	movs	r3, #2
 80043d4:	9301      	str	r3, [sp, #4]
 80043d6:	4b2c      	ldr	r3, [pc, #176]	; (8004488 <Display_hide_next_station+0x1cc>)
 80043d8:	9300      	str	r3, [sp, #0]
 80043da:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80043de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043e2:	2194      	movs	r1, #148	; 0x94
 80043e4:	2071      	movs	r0, #113	; 0x71
 80043e6:	f7fc fb6f 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(148, 148, WHITE, DARKGREY, "MHz", 2);
 80043ea:	2302      	movs	r3, #2
 80043ec:	9301      	str	r3, [sp, #4]
 80043ee:	4b27      	ldr	r3, [pc, #156]	; (800448c <Display_hide_next_station+0x1d0>)
 80043f0:	9300      	str	r3, [sp, #0]
 80043f2:	f647 33ef 	movw	r3, #31727	; 0x7bef
 80043f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80043fa:	2194      	movs	r1, #148	; 0x94
 80043fc:	2094      	movs	r0, #148	; 0x94
 80043fe:	f7fc fb63 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(183, 148, WHITE, DARKGREY, "FREQ", 2);
 8004402:	2302      	movs	r3, #2
 8004404:	9301      	str	r3, [sp, #4]
 8004406:	4b22      	ldr	r3, [pc, #136]	; (8004490 <Display_hide_next_station+0x1d4>)
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	f647 33ef 	movw	r3, #31727	; 0x7bef
 800440e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004412:	2194      	movs	r1, #148	; 0x94
 8004414:	20b7      	movs	r0, #183	; 0xb7
 8004416:	f7fc fb57 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(219, 148, WHITE, DARKGREY, "INDEX", 2);
 800441a:	2302      	movs	r3, #2
 800441c:	9301      	str	r3, [sp, #4]
 800441e:	4b1d      	ldr	r3, [pc, #116]	; (8004494 <Display_hide_next_station+0x1d8>)
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8004426:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800442a:	2194      	movs	r1, #148	; 0x94
 800442c:	20db      	movs	r0, #219	; 0xdb
 800442e:	f7fc fb4b 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(283, 148, WHITE, DARKGREY, "/", 2);
 8004432:	2302      	movs	r3, #2
 8004434:	9301      	str	r3, [sp, #4]
 8004436:	4b18      	ldr	r3, [pc, #96]	; (8004498 <Display_hide_next_station+0x1dc>)
 8004438:	9300      	str	r3, [sp, #0]
 800443a:	f647 33ef 	movw	r3, #31727	; 0x7bef
 800443e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004442:	2194      	movs	r1, #148	; 0x94
 8004444:	f240 101b 	movw	r0, #283	; 0x11b
 8004448:	f7fc fb3e 	bl	8000ac8 <ILI9341_Draw_String>
	ILI9341_Draw_String(293, 148, WHITE, DARKGREY, "40", 2);
 800444c:	2302      	movs	r3, #2
 800444e:	9301      	str	r3, [sp, #4]
 8004450:	4b12      	ldr	r3, [pc, #72]	; (800449c <Display_hide_next_station+0x1e0>)
 8004452:	9300      	str	r3, [sp, #0]
 8004454:	f647 33ef 	movw	r3, #31727	; 0x7bef
 8004458:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800445c:	2194      	movs	r1, #148	; 0x94
 800445e:	f240 1025 	movw	r0, #293	; 0x125
 8004462:	f7fc fb31 	bl	8000ac8 <ILI9341_Draw_String>

}
 8004466:	bf00      	nop
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	20003000 	.word	0x20003000
 8004470:	0800c7bc 	.word	0x0800c7bc
 8004474:	0800c7c0 	.word	0x0800c7c0
 8004478:	0800c7c4 	.word	0x0800c7c4
 800447c:	0800c7c8 	.word	0x0800c7c8
 8004480:	0800c7d0 	.word	0x0800c7d0
 8004484:	0800c7d4 	.word	0x0800c7d4
 8004488:	0800c7e0 	.word	0x0800c7e0
 800448c:	0800c7e4 	.word	0x0800c7e4
 8004490:	0800c7e8 	.word	0x0800c7e8
 8004494:	0800c7f0 	.word	0x0800c7f0
 8004498:	0800c7f8 	.word	0x0800c7f8
 800449c:	0800c7fc 	.word	0x0800c7fc

080044a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b082      	sub	sp, #8
 80044a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80044a6:	2300      	movs	r3, #0
 80044a8:	607b      	str	r3, [r7, #4]
 80044aa:	4b0c      	ldr	r3, [pc, #48]	; (80044dc <MX_DMA_Init+0x3c>)
 80044ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ae:	4a0b      	ldr	r2, [pc, #44]	; (80044dc <MX_DMA_Init+0x3c>)
 80044b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80044b4:	6313      	str	r3, [r2, #48]	; 0x30
 80044b6:	4b09      	ldr	r3, [pc, #36]	; (80044dc <MX_DMA_Init+0x3c>)
 80044b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044be:	607b      	str	r3, [r7, #4]
 80044c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80044c2:	2200      	movs	r2, #0
 80044c4:	2100      	movs	r1, #0
 80044c6:	200f      	movs	r0, #15
 80044c8:	f001 fba3 	bl	8005c12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80044cc:	200f      	movs	r0, #15
 80044ce:	f001 fbbc 	bl	8005c4a <HAL_NVIC_EnableIRQ>

}
 80044d2:	bf00      	nop
 80044d4:	3708      	adds	r7, #8
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	40023800 	.word	0x40023800

080044e0 <eeprom_wait>:
#define ADDR_SIZE 2	//dla 24c08 chodzi na 1, dla 24c256 na 2 bo wieksza pamiec i trzeba 2 bajty na adres

static uint32_t last_write;

void eeprom_wait(void)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	af00      	add	r7, sp, #0
    while (HAL_GetTick() - last_write <= WRITE_TIMEOUT);
 80044e4:	bf00      	nop
 80044e6:	f001 fa89 	bl	80059fc <HAL_GetTick>
 80044ea:	4602      	mov	r2, r0
 80044ec:	4b03      	ldr	r3, [pc, #12]	; (80044fc <eeprom_wait+0x1c>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	2b14      	cmp	r3, #20
 80044f4:	d9f7      	bls.n	80044e6 <eeprom_wait+0x6>
}
 80044f6:	bf00      	nop
 80044f8:	bf00      	nop
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	20003004 	.word	0x20003004

08004500 <eeprom_read>:

HAL_StatusTypeDef eeprom_read(uint32_t addr, void* data, uint32_t size) //max 64B naraz z uwagi na stronicowanie (dla AT24C256)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b088      	sub	sp, #32
 8004504:	af04      	add	r7, sp, #16
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	60b9      	str	r1, [r7, #8]
 800450a:	607a      	str	r2, [r7, #4]
    eeprom_wait();
 800450c:	f7ff ffe8 	bl	80044e0 <eeprom_wait>
    return HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDR, addr, 2, data, size, 500);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	b29a      	uxth	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	b29b      	uxth	r3, r3
 8004518:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800451c:	9102      	str	r1, [sp, #8]
 800451e:	9301      	str	r3, [sp, #4]
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	9300      	str	r3, [sp, #0]
 8004524:	2302      	movs	r3, #2
 8004526:	21a0      	movs	r1, #160	; 0xa0
 8004528:	4803      	ldr	r0, [pc, #12]	; (8004538 <eeprom_read+0x38>)
 800452a:	f002 facf 	bl	8006acc <HAL_I2C_Mem_Read>
 800452e:	4603      	mov	r3, r0
}
 8004530:	4618      	mov	r0, r3
 8004532:	3710      	adds	r7, #16
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	20003008 	.word	0x20003008

0800453c <eeprom_write>:

HAL_StatusTypeDef eeprom_write(uint32_t addr, const void* data, uint32_t size) //max 64B naraz z uwagi na stronicowanie (dla AT24C256)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b08a      	sub	sp, #40	; 0x28
 8004540:	af04      	add	r7, sp, #16
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef rc;

    eeprom_wait();
 8004548:	f7ff ffca 	bl	80044e0 <eeprom_wait>
    rc = HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDR, addr, 2, (void*)data, size, 500);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	b29a      	uxth	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	b29b      	uxth	r3, r3
 8004554:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004558:	9102      	str	r1, [sp, #8]
 800455a:	9301      	str	r3, [sp, #4]
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	9300      	str	r3, [sp, #0]
 8004560:	2302      	movs	r3, #2
 8004562:	21a0      	movs	r1, #160	; 0xa0
 8004564:	4807      	ldr	r0, [pc, #28]	; (8004584 <eeprom_write+0x48>)
 8004566:	f002 f9b7 	bl	80068d8 <HAL_I2C_Mem_Write>
 800456a:	4603      	mov	r3, r0
 800456c:	75fb      	strb	r3, [r7, #23]
    last_write = HAL_GetTick();
 800456e:	f001 fa45 	bl	80059fc <HAL_GetTick>
 8004572:	4603      	mov	r3, r0
 8004574:	4a04      	ldr	r2, [pc, #16]	; (8004588 <eeprom_write+0x4c>)
 8004576:	6013      	str	r3, [r2, #0]

    return rc;
 8004578:	7dfb      	ldrb	r3, [r7, #23]
}
 800457a:	4618      	mov	r0, r3
 800457c:	3718      	adds	r7, #24
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	20003008 	.word	0x20003008
 8004588:	20003004 	.word	0x20003004

0800458c <eeprom_clear_scanning_data>:

void eeprom_clear_scanning_data()
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b092      	sub	sp, #72	; 0x48
 8004590:	af00      	add	r7, sp, #0
	send_debug_msg("Clear scan data from EEPROM...", CRLF_SEND);
 8004592:	2101      	movs	r1, #1
 8004594:	4829      	ldr	r0, [pc, #164]	; (800463c <eeprom_clear_scanning_data+0xb0>)
 8004596:	f7fe ffe1 	bl	800355c <send_debug_msg>

	 uint8_t clear_page_sequence[64];

	 for (uint8_t i = 0; i < 64; i++)
 800459a:	2300      	movs	r3, #0
 800459c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80045a0:	e00b      	b.n	80045ba <eeprom_clear_scanning_data+0x2e>
	 {
		 clear_page_sequence[i] = 0xFF;
 80045a2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80045a6:	3348      	adds	r3, #72	; 0x48
 80045a8:	443b      	add	r3, r7
 80045aa:	22ff      	movs	r2, #255	; 0xff
 80045ac:	f803 2c44 	strb.w	r2, [r3, #-68]
	 for (uint8_t i = 0; i < 64; i++)
 80045b0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80045b4:	3301      	adds	r3, #1
 80045b6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80045ba:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80045be:	2b3f      	cmp	r3, #63	; 0x3f
 80045c0:	d9ef      	bls.n	80045a2 <eeprom_clear_scanning_data+0x16>
	 }


	//clear various data connected with scanning

	eeprom_write(PAGE_SIZE * SCAN_RELATED_DATA_PAGE, &clear_page_sequence, sizeof(clear_page_sequence));
 80045c2:	1d3b      	adds	r3, r7, #4
 80045c4:	2240      	movs	r2, #64	; 0x40
 80045c6:	4619      	mov	r1, r3
 80045c8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80045cc:	f7ff ffb6 	bl	800453c <eeprom_write>

	//clear ensembles list
	for(uint8_t i = 0; i < MAX_ENSEMBLES; i++)
 80045d0:	2300      	movs	r3, #0
 80045d2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80045d6:	e00e      	b.n	80045f6 <eeprom_clear_scanning_data+0x6a>
	{
		eeprom_write(ENSEMBLES_TABLE_START_ADDR + PAGE_SIZE * i, &clear_page_sequence, sizeof(clear_page_sequence));
 80045d8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80045dc:	3305      	adds	r3, #5
 80045de:	019b      	lsls	r3, r3, #6
 80045e0:	4618      	mov	r0, r3
 80045e2:	1d3b      	adds	r3, r7, #4
 80045e4:	2240      	movs	r2, #64	; 0x40
 80045e6:	4619      	mov	r1, r3
 80045e8:	f7ff ffa8 	bl	800453c <eeprom_write>
	for(uint8_t i = 0; i < MAX_ENSEMBLES; i++)
 80045ec:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80045f0:	3301      	adds	r3, #1
 80045f2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80045f6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80045fa:	2b09      	cmp	r3, #9
 80045fc:	d9ec      	bls.n	80045d8 <eeprom_clear_scanning_data+0x4c>
	}

	//clear services list
	for(uint8_t i = 0; i < MAX_SERVICES; i++)
 80045fe:	2300      	movs	r3, #0
 8004600:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8004604:	e00e      	b.n	8004624 <eeprom_clear_scanning_data+0x98>
	{
		eeprom_write(SERVICES_TABLE_START_ADDR + PAGE_SIZE * i, &clear_page_sequence, sizeof(clear_page_sequence));
 8004606:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800460a:	330f      	adds	r3, #15
 800460c:	019b      	lsls	r3, r3, #6
 800460e:	4618      	mov	r0, r3
 8004610:	1d3b      	adds	r3, r7, #4
 8004612:	2240      	movs	r2, #64	; 0x40
 8004614:	4619      	mov	r1, r3
 8004616:	f7ff ff91 	bl	800453c <eeprom_write>
	for(uint8_t i = 0; i < MAX_SERVICES; i++)
 800461a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800461e:	3301      	adds	r3, #1
 8004620:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8004624:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8004628:	2b63      	cmp	r3, #99	; 0x63
 800462a:	d9ec      	bls.n	8004606 <eeprom_clear_scanning_data+0x7a>
	}
	send_debug_msg("Cleared OK.", CRLF_SEND);
 800462c:	2101      	movs	r1, #1
 800462e:	4804      	ldr	r0, [pc, #16]	; (8004640 <eeprom_clear_scanning_data+0xb4>)
 8004630:	f7fe ff94 	bl	800355c <send_debug_msg>
}
 8004634:	bf00      	nop
 8004636:	3748      	adds	r7, #72	; 0x48
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	0800ca54 	.word	0x0800ca54
 8004640:	0800ca74 	.word	0x0800ca74

08004644 <eeprom_save_scanning_data>:

void eeprom_save_scanning_data(dab_service_t _services_list[], uint8_t _total_services, dab_ensemble_t _ensembles_list[], uint8_t _total_ensembles)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b086      	sub	sp, #24
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	607a      	str	r2, [r7, #4]
 800464e:	461a      	mov	r2, r3
 8004650:	460b      	mov	r3, r1
 8004652:	72fb      	strb	r3, [r7, #11]
 8004654:	4613      	mov	r3, r2
 8004656:	72bb      	strb	r3, [r7, #10]
	send_debug_msg("Save scan data to EEPROM...", CRLF_SEND);
 8004658:	2101      	movs	r1, #1
 800465a:	4824      	ldr	r0, [pc, #144]	; (80046ec <eeprom_save_scanning_data+0xa8>)
 800465c:	f7fe ff7e 	bl	800355c <send_debug_msg>
	//save total ensembles & total services values
	eeprom_write(TOTAL_ENSEMBLES_ADDR, &_total_ensembles, sizeof(_total_ensembles));
 8004660:	f107 030a 	add.w	r3, r7, #10
 8004664:	2201      	movs	r2, #1
 8004666:	4619      	mov	r1, r3
 8004668:	f240 1005 	movw	r0, #261	; 0x105
 800466c:	f7ff ff66 	bl	800453c <eeprom_write>
	eeprom_write(TOTAL_SERVICES_ADDR, &_total_services, sizeof(_total_services));
 8004670:	f107 030b 	add.w	r3, r7, #11
 8004674:	2201      	movs	r2, #1
 8004676:	4619      	mov	r1, r3
 8004678:	f44f 7083 	mov.w	r0, #262	; 0x106
 800467c:	f7ff ff5e 	bl	800453c <eeprom_write>

	//save ensembles
	for(uint8_t ensembles_index = 0; ensembles_index < _total_ensembles; ensembles_index++)
 8004680:	2300      	movs	r3, #0
 8004682:	75fb      	strb	r3, [r7, #23]
 8004684:	e00e      	b.n	80046a4 <eeprom_save_scanning_data+0x60>
	{
		eeprom_write(ENSEMBLES_TABLE_START_ADDR + ensembles_index * PAGE_SIZE, &_ensembles_list[ensembles_index], sizeof(dab_ensemble_t));
 8004686:	7dfb      	ldrb	r3, [r7, #23]
 8004688:	3305      	adds	r3, #5
 800468a:	019b      	lsls	r3, r3, #6
 800468c:	4618      	mov	r0, r3
 800468e:	7dfb      	ldrb	r3, [r7, #23]
 8004690:	015b      	lsls	r3, r3, #5
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	4413      	add	r3, r2
 8004696:	2220      	movs	r2, #32
 8004698:	4619      	mov	r1, r3
 800469a:	f7ff ff4f 	bl	800453c <eeprom_write>
	for(uint8_t ensembles_index = 0; ensembles_index < _total_ensembles; ensembles_index++)
 800469e:	7dfb      	ldrb	r3, [r7, #23]
 80046a0:	3301      	adds	r3, #1
 80046a2:	75fb      	strb	r3, [r7, #23]
 80046a4:	7abb      	ldrb	r3, [r7, #10]
 80046a6:	7dfa      	ldrb	r2, [r7, #23]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d3ec      	bcc.n	8004686 <eeprom_save_scanning_data+0x42>
	}

	//save services
	for(uint8_t services_index = 0; services_index < _total_services; services_index++)
 80046ac:	2300      	movs	r3, #0
 80046ae:	75bb      	strb	r3, [r7, #22]
 80046b0:	e010      	b.n	80046d4 <eeprom_save_scanning_data+0x90>
	{
		eeprom_write(SERVICES_TABLE_START_ADDR + services_index * PAGE_SIZE, &_services_list[services_index], sizeof(dab_service_t));
 80046b2:	7dbb      	ldrb	r3, [r7, #22]
 80046b4:	330f      	adds	r3, #15
 80046b6:	019b      	lsls	r3, r3, #6
 80046b8:	4618      	mov	r0, r3
 80046ba:	7dbb      	ldrb	r3, [r7, #22]
 80046bc:	2234      	movs	r2, #52	; 0x34
 80046be:	fb02 f303 	mul.w	r3, r2, r3
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	4413      	add	r3, r2
 80046c6:	2234      	movs	r2, #52	; 0x34
 80046c8:	4619      	mov	r1, r3
 80046ca:	f7ff ff37 	bl	800453c <eeprom_write>
	for(uint8_t services_index = 0; services_index < _total_services; services_index++)
 80046ce:	7dbb      	ldrb	r3, [r7, #22]
 80046d0:	3301      	adds	r3, #1
 80046d2:	75bb      	strb	r3, [r7, #22]
 80046d4:	7afb      	ldrb	r3, [r7, #11]
 80046d6:	7dba      	ldrb	r2, [r7, #22]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d3ea      	bcc.n	80046b2 <eeprom_save_scanning_data+0x6e>
	}

	send_debug_msg("Saved OK.", CRLF_SEND);
 80046dc:	2101      	movs	r1, #1
 80046de:	4804      	ldr	r0, [pc, #16]	; (80046f0 <eeprom_save_scanning_data+0xac>)
 80046e0:	f7fe ff3c 	bl	800355c <send_debug_msg>
}
 80046e4:	bf00      	nop
 80046e6:	3718      	adds	r7, #24
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	0800ca80 	.word	0x0800ca80
 80046f0:	0800ca9c 	.word	0x0800ca9c

080046f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b08c      	sub	sp, #48	; 0x30
 80046f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046fa:	f107 031c 	add.w	r3, r7, #28
 80046fe:	2200      	movs	r2, #0
 8004700:	601a      	str	r2, [r3, #0]
 8004702:	605a      	str	r2, [r3, #4]
 8004704:	609a      	str	r2, [r3, #8]
 8004706:	60da      	str	r2, [r3, #12]
 8004708:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800470a:	2300      	movs	r3, #0
 800470c:	61bb      	str	r3, [r7, #24]
 800470e:	4b6c      	ldr	r3, [pc, #432]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 8004710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004712:	4a6b      	ldr	r2, [pc, #428]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 8004714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004718:	6313      	str	r3, [r2, #48]	; 0x30
 800471a:	4b69      	ldr	r3, [pc, #420]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 800471c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004722:	61bb      	str	r3, [r7, #24]
 8004724:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004726:	2300      	movs	r3, #0
 8004728:	617b      	str	r3, [r7, #20]
 800472a:	4b65      	ldr	r3, [pc, #404]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 800472c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472e:	4a64      	ldr	r2, [pc, #400]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 8004730:	f043 0301 	orr.w	r3, r3, #1
 8004734:	6313      	str	r3, [r2, #48]	; 0x30
 8004736:	4b62      	ldr	r3, [pc, #392]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 8004738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	617b      	str	r3, [r7, #20]
 8004740:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004742:	2300      	movs	r3, #0
 8004744:	613b      	str	r3, [r7, #16]
 8004746:	4b5e      	ldr	r3, [pc, #376]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 8004748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474a:	4a5d      	ldr	r2, [pc, #372]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 800474c:	f043 0304 	orr.w	r3, r3, #4
 8004750:	6313      	str	r3, [r2, #48]	; 0x30
 8004752:	4b5b      	ldr	r3, [pc, #364]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 8004754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004756:	f003 0304 	and.w	r3, r3, #4
 800475a:	613b      	str	r3, [r7, #16]
 800475c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800475e:	2300      	movs	r3, #0
 8004760:	60fb      	str	r3, [r7, #12]
 8004762:	4b57      	ldr	r3, [pc, #348]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 8004764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004766:	4a56      	ldr	r2, [pc, #344]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 8004768:	f043 0302 	orr.w	r3, r3, #2
 800476c:	6313      	str	r3, [r2, #48]	; 0x30
 800476e:	4b54      	ldr	r3, [pc, #336]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 8004770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800477a:	2300      	movs	r3, #0
 800477c:	60bb      	str	r3, [r7, #8]
 800477e:	4b50      	ldr	r3, [pc, #320]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 8004780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004782:	4a4f      	ldr	r2, [pc, #316]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 8004784:	f043 0310 	orr.w	r3, r3, #16
 8004788:	6313      	str	r3, [r2, #48]	; 0x30
 800478a:	4b4d      	ldr	r3, [pc, #308]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 800478c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478e:	f003 0310 	and.w	r3, r3, #16
 8004792:	60bb      	str	r3, [r7, #8]
 8004794:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004796:	2300      	movs	r3, #0
 8004798:	607b      	str	r3, [r7, #4]
 800479a:	4b49      	ldr	r3, [pc, #292]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 800479c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800479e:	4a48      	ldr	r2, [pc, #288]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 80047a0:	f043 0308 	orr.w	r3, r3, #8
 80047a4:	6313      	str	r3, [r2, #48]	; 0x30
 80047a6:	4b46      	ldr	r3, [pc, #280]	; (80048c0 <MX_GPIO_Init+0x1cc>)
 80047a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047aa:	f003 0308 	and.w	r3, r3, #8
 80047ae:	607b      	str	r3, [r7, #4]
 80047b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DAB_GPIO_CS_Pin|DAB_GPIO_RESET_Pin, GPIO_PIN_RESET);
 80047b2:	2200      	movs	r2, #0
 80047b4:	2130      	movs	r1, #48	; 0x30
 80047b6:	4843      	ldr	r0, [pc, #268]	; (80048c4 <MX_GPIO_Init+0x1d0>)
 80047b8:	f001 ff30 	bl	800661c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_OUT_GPIO_Port, TEST_OUT_Pin, GPIO_PIN_RESET);
 80047bc:	2200      	movs	r2, #0
 80047be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80047c2:	4841      	ldr	r0, [pc, #260]	; (80048c8 <MX_GPIO_Init+0x1d4>)
 80047c4:	f001 ff2a 	bl	800661c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD_CS_Pin|LCD_RST_Pin|LCD_DC_Pin|LED_GREEN_Pin
 80047c8:	2200      	movs	r2, #0
 80047ca:	f24f 7180 	movw	r1, #63360	; 0xf780
 80047ce:	483f      	ldr	r0, [pc, #252]	; (80048cc <MX_GPIO_Init+0x1d8>)
 80047d0:	f001 ff24 	bl	800661c <HAL_GPIO_WritePin>
                          |LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin|TOUCH_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TOUCH_CLK_Pin|TOUCH_DIN_Pin, GPIO_PIN_RESET);
 80047d4:	2200      	movs	r2, #0
 80047d6:	2128      	movs	r1, #40	; 0x28
 80047d8:	483d      	ldr	r0, [pc, #244]	; (80048d0 <MX_GPIO_Init+0x1dc>)
 80047da:	f001 ff1f 	bl	800661c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DAB_GPIO_INTB_Pin;
 80047de:	2310      	movs	r3, #16
 80047e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047e2:	2300      	movs	r3, #0
 80047e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047e6:	2300      	movs	r3, #0
 80047e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DAB_GPIO_INTB_GPIO_Port, &GPIO_InitStruct);
 80047ea:	f107 031c 	add.w	r3, r7, #28
 80047ee:	4619      	mov	r1, r3
 80047f0:	4838      	ldr	r0, [pc, #224]	; (80048d4 <MX_GPIO_Init+0x1e0>)
 80047f2:	f001 fd5f 	bl	80062b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = DAB_GPIO_CS_Pin|DAB_GPIO_RESET_Pin;
 80047f6:	2330      	movs	r3, #48	; 0x30
 80047f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80047fa:	2301      	movs	r3, #1
 80047fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047fe:	2300      	movs	r3, #0
 8004800:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004802:	2302      	movs	r3, #2
 8004804:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004806:	f107 031c 	add.w	r3, r7, #28
 800480a:	4619      	mov	r1, r3
 800480c:	482d      	ldr	r0, [pc, #180]	; (80048c4 <MX_GPIO_Init+0x1d0>)
 800480e:	f001 fd51 	bl	80062b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin|TOUCH_DO_Pin;
 8004812:	2311      	movs	r3, #17
 8004814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004816:	2300      	movs	r3, #0
 8004818:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800481a:	2300      	movs	r3, #0
 800481c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800481e:	f107 031c 	add.w	r3, r7, #28
 8004822:	4619      	mov	r1, r3
 8004824:	482a      	ldr	r0, [pc, #168]	; (80048d0 <MX_GPIO_Init+0x1dc>)
 8004826:	f001 fd45 	bl	80062b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TEST_OUT_Pin;
 800482a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800482e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004830:	2301      	movs	r3, #1
 8004832:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004834:	2300      	movs	r3, #0
 8004836:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004838:	2300      	movs	r3, #0
 800483a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(TEST_OUT_GPIO_Port, &GPIO_InitStruct);
 800483c:	f107 031c 	add.w	r3, r7, #28
 8004840:	4619      	mov	r1, r3
 8004842:	4821      	ldr	r0, [pc, #132]	; (80048c8 <MX_GPIO_Init+0x1d4>)
 8004844:	f001 fd36 	bl	80062b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_RST_Pin|LCD_DC_Pin|TOUCH_CS_Pin;
 8004848:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 800484c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800484e:	2301      	movs	r3, #1
 8004850:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004852:	2300      	movs	r3, #0
 8004854:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004856:	2302      	movs	r3, #2
 8004858:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800485a:	f107 031c 	add.w	r3, r7, #28
 800485e:	4619      	mov	r1, r3
 8004860:	481a      	ldr	r0, [pc, #104]	; (80048cc <MX_GPIO_Init+0x1d8>)
 8004862:	f001 fd27 	bl	80062b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin;
 8004866:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800486a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800486c:	2301      	movs	r3, #1
 800486e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004870:	2300      	movs	r3, #0
 8004872:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004874:	2300      	movs	r3, #0
 8004876:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004878:	f107 031c 	add.w	r3, r7, #28
 800487c:	4619      	mov	r1, r3
 800487e:	4813      	ldr	r0, [pc, #76]	; (80048cc <MX_GPIO_Init+0x1d8>)
 8004880:	f001 fd18 	bl	80062b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_IRQ_Pin;
 8004884:	2340      	movs	r3, #64	; 0x40
 8004886:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004888:	2300      	movs	r3, #0
 800488a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800488c:	2300      	movs	r3, #0
 800488e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(TOUCH_IRQ_GPIO_Port, &GPIO_InitStruct);
 8004890:	f107 031c 	add.w	r3, r7, #28
 8004894:	4619      	mov	r1, r3
 8004896:	480d      	ldr	r0, [pc, #52]	; (80048cc <MX_GPIO_Init+0x1d8>)
 8004898:	f001 fd0c 	bl	80062b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = TOUCH_CLK_Pin|TOUCH_DIN_Pin;
 800489c:	2328      	movs	r3, #40	; 0x28
 800489e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048a0:	2301      	movs	r3, #1
 80048a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a4:	2300      	movs	r3, #0
 80048a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80048a8:	2302      	movs	r3, #2
 80048aa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048ac:	f107 031c 	add.w	r3, r7, #28
 80048b0:	4619      	mov	r1, r3
 80048b2:	4807      	ldr	r0, [pc, #28]	; (80048d0 <MX_GPIO_Init+0x1dc>)
 80048b4:	f001 fcfe 	bl	80062b4 <HAL_GPIO_Init>

}
 80048b8:	bf00      	nop
 80048ba:	3730      	adds	r7, #48	; 0x30
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	40023800 	.word	0x40023800
 80048c4:	40020800 	.word	0x40020800
 80048c8:	40021000 	.word	0x40021000
 80048cc:	40020c00 	.word	0x40020c00
 80048d0:	40020400 	.word	0x40020400
 80048d4:	40020000 	.word	0x40020000

080048d8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80048dc:	4b12      	ldr	r3, [pc, #72]	; (8004928 <MX_I2C1_Init+0x50>)
 80048de:	4a13      	ldr	r2, [pc, #76]	; (800492c <MX_I2C1_Init+0x54>)
 80048e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80048e2:	4b11      	ldr	r3, [pc, #68]	; (8004928 <MX_I2C1_Init+0x50>)
 80048e4:	4a12      	ldr	r2, [pc, #72]	; (8004930 <MX_I2C1_Init+0x58>)
 80048e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80048e8:	4b0f      	ldr	r3, [pc, #60]	; (8004928 <MX_I2C1_Init+0x50>)
 80048ea:	2200      	movs	r2, #0
 80048ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80048ee:	4b0e      	ldr	r3, [pc, #56]	; (8004928 <MX_I2C1_Init+0x50>)
 80048f0:	2200      	movs	r2, #0
 80048f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80048f4:	4b0c      	ldr	r3, [pc, #48]	; (8004928 <MX_I2C1_Init+0x50>)
 80048f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80048fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80048fc:	4b0a      	ldr	r3, [pc, #40]	; (8004928 <MX_I2C1_Init+0x50>)
 80048fe:	2200      	movs	r2, #0
 8004900:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004902:	4b09      	ldr	r3, [pc, #36]	; (8004928 <MX_I2C1_Init+0x50>)
 8004904:	2200      	movs	r2, #0
 8004906:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004908:	4b07      	ldr	r3, [pc, #28]	; (8004928 <MX_I2C1_Init+0x50>)
 800490a:	2200      	movs	r2, #0
 800490c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800490e:	4b06      	ldr	r3, [pc, #24]	; (8004928 <MX_I2C1_Init+0x50>)
 8004910:	2200      	movs	r2, #0
 8004912:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004914:	4804      	ldr	r0, [pc, #16]	; (8004928 <MX_I2C1_Init+0x50>)
 8004916:	f001 fe9b 	bl	8006650 <HAL_I2C_Init>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d001      	beq.n	8004924 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004920:	f000 f996 	bl	8004c50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004924:	bf00      	nop
 8004926:	bd80      	pop	{r7, pc}
 8004928:	20003008 	.word	0x20003008
 800492c:	40005400 	.word	0x40005400
 8004930:	000186a0 	.word	0x000186a0

08004934 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8004938:	4b12      	ldr	r3, [pc, #72]	; (8004984 <MX_I2C3_Init+0x50>)
 800493a:	4a13      	ldr	r2, [pc, #76]	; (8004988 <MX_I2C3_Init+0x54>)
 800493c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800493e:	4b11      	ldr	r3, [pc, #68]	; (8004984 <MX_I2C3_Init+0x50>)
 8004940:	4a12      	ldr	r2, [pc, #72]	; (800498c <MX_I2C3_Init+0x58>)
 8004942:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004944:	4b0f      	ldr	r3, [pc, #60]	; (8004984 <MX_I2C3_Init+0x50>)
 8004946:	2200      	movs	r2, #0
 8004948:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800494a:	4b0e      	ldr	r3, [pc, #56]	; (8004984 <MX_I2C3_Init+0x50>)
 800494c:	2200      	movs	r2, #0
 800494e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004950:	4b0c      	ldr	r3, [pc, #48]	; (8004984 <MX_I2C3_Init+0x50>)
 8004952:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004956:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004958:	4b0a      	ldr	r3, [pc, #40]	; (8004984 <MX_I2C3_Init+0x50>)
 800495a:	2200      	movs	r2, #0
 800495c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800495e:	4b09      	ldr	r3, [pc, #36]	; (8004984 <MX_I2C3_Init+0x50>)
 8004960:	2200      	movs	r2, #0
 8004962:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004964:	4b07      	ldr	r3, [pc, #28]	; (8004984 <MX_I2C3_Init+0x50>)
 8004966:	2200      	movs	r2, #0
 8004968:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800496a:	4b06      	ldr	r3, [pc, #24]	; (8004984 <MX_I2C3_Init+0x50>)
 800496c:	2200      	movs	r2, #0
 800496e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8004970:	4804      	ldr	r0, [pc, #16]	; (8004984 <MX_I2C3_Init+0x50>)
 8004972:	f001 fe6d 	bl	8006650 <HAL_I2C_Init>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d001      	beq.n	8004980 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800497c:	f000 f968 	bl	8004c50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8004980:	bf00      	nop
 8004982:	bd80      	pop	{r7, pc}
 8004984:	2000305c 	.word	0x2000305c
 8004988:	40005c00 	.word	0x40005c00
 800498c:	000186a0 	.word	0x000186a0

08004990 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b08c      	sub	sp, #48	; 0x30
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004998:	f107 031c 	add.w	r3, r7, #28
 800499c:	2200      	movs	r2, #0
 800499e:	601a      	str	r2, [r3, #0]
 80049a0:	605a      	str	r2, [r3, #4]
 80049a2:	609a      	str	r2, [r3, #8]
 80049a4:	60da      	str	r2, [r3, #12]
 80049a6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a4a      	ldr	r2, [pc, #296]	; (8004ad8 <HAL_I2C_MspInit+0x148>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d12c      	bne.n	8004a0c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049b2:	2300      	movs	r3, #0
 80049b4:	61bb      	str	r3, [r7, #24]
 80049b6:	4b49      	ldr	r3, [pc, #292]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 80049b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ba:	4a48      	ldr	r2, [pc, #288]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 80049bc:	f043 0302 	orr.w	r3, r3, #2
 80049c0:	6313      	str	r3, [r2, #48]	; 0x30
 80049c2:	4b46      	ldr	r3, [pc, #280]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 80049c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	61bb      	str	r3, [r7, #24]
 80049cc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = EEPROM_SCL_Pin|EEPROM_SDA_Pin;
 80049ce:	23c0      	movs	r3, #192	; 0xc0
 80049d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80049d2:	2312      	movs	r3, #18
 80049d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049d6:	2300      	movs	r3, #0
 80049d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049da:	2303      	movs	r3, #3
 80049dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80049de:	2304      	movs	r3, #4
 80049e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049e2:	f107 031c 	add.w	r3, r7, #28
 80049e6:	4619      	mov	r1, r3
 80049e8:	483d      	ldr	r0, [pc, #244]	; (8004ae0 <HAL_I2C_MspInit+0x150>)
 80049ea:	f001 fc63 	bl	80062b4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80049ee:	2300      	movs	r3, #0
 80049f0:	617b      	str	r3, [r7, #20]
 80049f2:	4b3a      	ldr	r3, [pc, #232]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 80049f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f6:	4a39      	ldr	r2, [pc, #228]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 80049f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80049fc:	6413      	str	r3, [r2, #64]	; 0x40
 80049fe:	4b37      	ldr	r3, [pc, #220]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 8004a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a06:	617b      	str	r3, [r7, #20]
 8004a08:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8004a0a:	e060      	b.n	8004ace <HAL_I2C_MspInit+0x13e>
  else if(i2cHandle->Instance==I2C3)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a34      	ldr	r2, [pc, #208]	; (8004ae4 <HAL_I2C_MspInit+0x154>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d15b      	bne.n	8004ace <HAL_I2C_MspInit+0x13e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a16:	2300      	movs	r3, #0
 8004a18:	613b      	str	r3, [r7, #16]
 8004a1a:	4b30      	ldr	r3, [pc, #192]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 8004a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a1e:	4a2f      	ldr	r2, [pc, #188]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 8004a20:	f043 0304 	orr.w	r3, r3, #4
 8004a24:	6313      	str	r3, [r2, #48]	; 0x30
 8004a26:	4b2d      	ldr	r3, [pc, #180]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 8004a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2a:	f003 0304 	and.w	r3, r3, #4
 8004a2e:	613b      	str	r3, [r7, #16]
 8004a30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a32:	2300      	movs	r3, #0
 8004a34:	60fb      	str	r3, [r7, #12]
 8004a36:	4b29      	ldr	r3, [pc, #164]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 8004a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3a:	4a28      	ldr	r2, [pc, #160]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 8004a3c:	f043 0301 	orr.w	r3, r3, #1
 8004a40:	6313      	str	r3, [r2, #48]	; 0x30
 8004a42:	4b26      	ldr	r3, [pc, #152]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 8004a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	60fb      	str	r3, [r7, #12]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DAB_GPIO_SDA_Pin;
 8004a4e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a54:	2312      	movs	r3, #18
 8004a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004a60:	2304      	movs	r3, #4
 8004a62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DAB_GPIO_SDA_GPIO_Port, &GPIO_InitStruct);
 8004a64:	f107 031c 	add.w	r3, r7, #28
 8004a68:	4619      	mov	r1, r3
 8004a6a:	481f      	ldr	r0, [pc, #124]	; (8004ae8 <HAL_I2C_MspInit+0x158>)
 8004a6c:	f001 fc22 	bl	80062b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DAB_GPIO_SCL_Pin;
 8004a70:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004a74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a76:	2312      	movs	r3, #18
 8004a78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004a82:	2304      	movs	r3, #4
 8004a84:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DAB_GPIO_SCL_GPIO_Port, &GPIO_InitStruct);
 8004a86:	f107 031c 	add.w	r3, r7, #28
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	4817      	ldr	r0, [pc, #92]	; (8004aec <HAL_I2C_MspInit+0x15c>)
 8004a8e:	f001 fc11 	bl	80062b4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004a92:	2300      	movs	r3, #0
 8004a94:	60bb      	str	r3, [r7, #8]
 8004a96:	4b11      	ldr	r3, [pc, #68]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 8004a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9a:	4a10      	ldr	r2, [pc, #64]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 8004a9c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004aa0:	6413      	str	r3, [r2, #64]	; 0x40
 8004aa2:	4b0e      	ldr	r3, [pc, #56]	; (8004adc <HAL_I2C_MspInit+0x14c>)
 8004aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004aaa:	60bb      	str	r3, [r7, #8]
 8004aac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 8004aae:	2200      	movs	r2, #0
 8004ab0:	2100      	movs	r1, #0
 8004ab2:	2048      	movs	r0, #72	; 0x48
 8004ab4:	f001 f8ad 	bl	8005c12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8004ab8:	2048      	movs	r0, #72	; 0x48
 8004aba:	f001 f8c6 	bl	8005c4a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 8004abe:	2200      	movs	r2, #0
 8004ac0:	2100      	movs	r1, #0
 8004ac2:	2049      	movs	r0, #73	; 0x49
 8004ac4:	f001 f8a5 	bl	8005c12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8004ac8:	2049      	movs	r0, #73	; 0x49
 8004aca:	f001 f8be 	bl	8005c4a <HAL_NVIC_EnableIRQ>
}
 8004ace:	bf00      	nop
 8004ad0:	3730      	adds	r7, #48	; 0x30
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	40005400 	.word	0x40005400
 8004adc:	40023800 	.word	0x40023800
 8004ae0:	40020400 	.word	0x40020400
 8004ae4:	40005c00 	.word	0x40005c00
 8004ae8:	40020800 	.word	0x40020800
 8004aec:	40020000 	.word	0x40020000

08004af0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004af4:	f000 ff1c 	bl	8005930 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004af8:	f000 f840 	bl	8004b7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004afc:	f7ff fdfa 	bl	80046f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8004b00:	f7ff fcce 	bl	80044a0 <MX_DMA_Init>
  MX_I2C1_Init();
 8004b04:	f7ff fee8 	bl	80048d8 <MX_I2C1_Init>
  MX_I2C3_Init();
 8004b08:	f7ff ff14 	bl	8004934 <MX_I2C3_Init>
  MX_SPI1_Init();
 8004b0c:	f000 f8a6 	bl	8004c5c <MX_SPI1_Init>
  MX_SPI2_Init();
 8004b10:	f000 f8da 	bl	8004cc8 <MX_SPI2_Init>
  MX_TIM3_Init();
 8004b14:	f000 fa70 	bl	8004ff8 <MX_TIM3_Init>
  MX_UART5_Init();
 8004b18:	f000 fdec 	bl	80056f4 <MX_UART5_Init>
  MX_USART3_UART_Init();
 8004b1c:	f000 fe14 	bl	8005748 <MX_USART3_UART_Init>
  MX_TIM10_Init();
 8004b20:	f000 fac4 	bl	80050ac <MX_TIM10_Init>
  MX_TIM11_Init();
 8004b24:	f000 fae6 	bl	80050f4 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  send_debug_msg("STM32 is ready.", CRLF_SEND);
 8004b28:	2101      	movs	r1, #1
 8004b2a:	4811      	ldr	r0, [pc, #68]	; (8004b70 <main+0x80>)
 8004b2c:	f7fe fd16 	bl	800355c <send_debug_msg>

  HAL_TIM_Base_Start_IT(&htim11);
 8004b30:	4810      	ldr	r0, [pc, #64]	; (8004b74 <main+0x84>)
 8004b32:	f005 fdd5 	bl	800a6e0 <HAL_TIM_Base_Start_IT>

  ILI9341_Init();
 8004b36:	f7fb fcd1 	bl	80004dc <ILI9341_Init>
  Display_init_screen();
 8004b3a:	f7ff fad5 	bl	80040e8 <Display_init_screen>

  Si468x_dab_init();
 8004b3e:	f7fc fa8d 	bl	800105c <Si468x_dab_init>

  Display_clear_screen();
 8004b42:	f7fe fd31 	bl	80035a8 <Display_clear_screen>
  Display_dab_digrad_status_background();
 8004b46:	f7fe fd43 	bl	80035d0 <Display_dab_digrad_status_background>

  restore_from_eeprom();
 8004b4a:	f7fe fa23 	bl	8002f94 <restore_from_eeprom>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  Si468x_dab_digrad_status();
 8004b4e:	f7fd f86b 	bl	8001c28 <Si468x_dab_digrad_status>
	  Si468x_dab_get_time();
 8004b52:	f7fe f8bd 	bl	8002cd0 <Si468x_dab_get_time>
	  Touch_Read(0);
 8004b56:	2000      	movs	r0, #0
 8004b58:	f000 fb92 	bl	8005280 <Touch_Read>

	  if(!HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin))
 8004b5c:	2101      	movs	r1, #1
 8004b5e:	4806      	ldr	r0, [pc, #24]	; (8004b78 <main+0x88>)
 8004b60:	f001 fd44 	bl	80065ec <HAL_GPIO_ReadPin>
 8004b64:	4603      	mov	r3, r0
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d1f1      	bne.n	8004b4e <main+0x5e>
	  {
		  Si468x_dab_full_scan();
 8004b6a:	f7fd fc5d 	bl	8002428 <Si468x_dab_full_scan>
	  Si468x_dab_digrad_status();
 8004b6e:	e7ee      	b.n	8004b4e <main+0x5e>
 8004b70:	0800ccc4 	.word	0x0800ccc4
 8004b74:	20003250 	.word	0x20003250
 8004b78:	40020400 	.word	0x40020400

08004b7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b094      	sub	sp, #80	; 0x50
 8004b80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004b82:	f107 0320 	add.w	r3, r7, #32
 8004b86:	2230      	movs	r2, #48	; 0x30
 8004b88:	2100      	movs	r1, #0
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f006 ff3a 	bl	800ba04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004b90:	f107 030c 	add.w	r3, r7, #12
 8004b94:	2200      	movs	r2, #0
 8004b96:	601a      	str	r2, [r3, #0]
 8004b98:	605a      	str	r2, [r3, #4]
 8004b9a:	609a      	str	r2, [r3, #8]
 8004b9c:	60da      	str	r2, [r3, #12]
 8004b9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	60bb      	str	r3, [r7, #8]
 8004ba4:	4b28      	ldr	r3, [pc, #160]	; (8004c48 <SystemClock_Config+0xcc>)
 8004ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba8:	4a27      	ldr	r2, [pc, #156]	; (8004c48 <SystemClock_Config+0xcc>)
 8004baa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bae:	6413      	str	r3, [r2, #64]	; 0x40
 8004bb0:	4b25      	ldr	r3, [pc, #148]	; (8004c48 <SystemClock_Config+0xcc>)
 8004bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bb8:	60bb      	str	r3, [r7, #8]
 8004bba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	607b      	str	r3, [r7, #4]
 8004bc0:	4b22      	ldr	r3, [pc, #136]	; (8004c4c <SystemClock_Config+0xd0>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a21      	ldr	r2, [pc, #132]	; (8004c4c <SystemClock_Config+0xd0>)
 8004bc6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004bca:	6013      	str	r3, [r2, #0]
 8004bcc:	4b1f      	ldr	r3, [pc, #124]	; (8004c4c <SystemClock_Config+0xd0>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bd4:	607b      	str	r3, [r7, #4]
 8004bd6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004bdc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004be0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004be2:	2302      	movs	r3, #2
 8004be4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004be6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004bea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004bec:	2304      	movs	r3, #4
 8004bee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004bf0:	23a8      	movs	r3, #168	; 0xa8
 8004bf2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004bf4:	2302      	movs	r3, #2
 8004bf6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004bf8:	2304      	movs	r3, #4
 8004bfa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004bfc:	f107 0320 	add.w	r3, r7, #32
 8004c00:	4618      	mov	r0, r3
 8004c02:	f004 f9bf 	bl	8008f84 <HAL_RCC_OscConfig>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004c0c:	f000 f820 	bl	8004c50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004c10:	230f      	movs	r3, #15
 8004c12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004c14:	2302      	movs	r3, #2
 8004c16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004c1c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004c20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004c22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c26:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004c28:	f107 030c 	add.w	r3, r7, #12
 8004c2c:	2105      	movs	r1, #5
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f004 fc20 	bl	8009474 <HAL_RCC_ClockConfig>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d001      	beq.n	8004c3e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8004c3a:	f000 f809 	bl	8004c50 <Error_Handler>
  }
}
 8004c3e:	bf00      	nop
 8004c40:	3750      	adds	r7, #80	; 0x50
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	40023800 	.word	0x40023800
 8004c4c:	40007000 	.word	0x40007000

08004c50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c50:	b480      	push	{r7}
 8004c52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004c54:	b672      	cpsid	i
}
 8004c56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004c58:	e7fe      	b.n	8004c58 <Error_Handler+0x8>
	...

08004c5c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8004c60:	4b17      	ldr	r3, [pc, #92]	; (8004cc0 <MX_SPI1_Init+0x64>)
 8004c62:	4a18      	ldr	r2, [pc, #96]	; (8004cc4 <MX_SPI1_Init+0x68>)
 8004c64:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004c66:	4b16      	ldr	r3, [pc, #88]	; (8004cc0 <MX_SPI1_Init+0x64>)
 8004c68:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004c6c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004c6e:	4b14      	ldr	r3, [pc, #80]	; (8004cc0 <MX_SPI1_Init+0x64>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004c74:	4b12      	ldr	r3, [pc, #72]	; (8004cc0 <MX_SPI1_Init+0x64>)
 8004c76:	2200      	movs	r2, #0
 8004c78:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c7a:	4b11      	ldr	r3, [pc, #68]	; (8004cc0 <MX_SPI1_Init+0x64>)
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004c80:	4b0f      	ldr	r3, [pc, #60]	; (8004cc0 <MX_SPI1_Init+0x64>)
 8004c82:	2200      	movs	r2, #0
 8004c84:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004c86:	4b0e      	ldr	r3, [pc, #56]	; (8004cc0 <MX_SPI1_Init+0x64>)
 8004c88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c8c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004c8e:	4b0c      	ldr	r3, [pc, #48]	; (8004cc0 <MX_SPI1_Init+0x64>)
 8004c90:	2220      	movs	r2, #32
 8004c92:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004c94:	4b0a      	ldr	r3, [pc, #40]	; (8004cc0 <MX_SPI1_Init+0x64>)
 8004c96:	2200      	movs	r2, #0
 8004c98:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004c9a:	4b09      	ldr	r3, [pc, #36]	; (8004cc0 <MX_SPI1_Init+0x64>)
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ca0:	4b07      	ldr	r3, [pc, #28]	; (8004cc0 <MX_SPI1_Init+0x64>)
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004ca6:	4b06      	ldr	r3, [pc, #24]	; (8004cc0 <MX_SPI1_Init+0x64>)
 8004ca8:	220a      	movs	r2, #10
 8004caa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004cac:	4804      	ldr	r0, [pc, #16]	; (8004cc0 <MX_SPI1_Init+0x64>)
 8004cae:	f004 fe01 	bl	80098b4 <HAL_SPI_Init>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d001      	beq.n	8004cbc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004cb8:	f7ff ffca 	bl	8004c50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004cbc:	bf00      	nop
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	200030b0 	.word	0x200030b0
 8004cc4:	40013000 	.word	0x40013000

08004cc8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004ccc:	4b17      	ldr	r3, [pc, #92]	; (8004d2c <MX_SPI2_Init+0x64>)
 8004cce:	4a18      	ldr	r2, [pc, #96]	; (8004d30 <MX_SPI2_Init+0x68>)
 8004cd0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004cd2:	4b16      	ldr	r3, [pc, #88]	; (8004d2c <MX_SPI2_Init+0x64>)
 8004cd4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004cd8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004cda:	4b14      	ldr	r3, [pc, #80]	; (8004d2c <MX_SPI2_Init+0x64>)
 8004cdc:	2200      	movs	r2, #0
 8004cde:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004ce0:	4b12      	ldr	r3, [pc, #72]	; (8004d2c <MX_SPI2_Init+0x64>)
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004ce6:	4b11      	ldr	r3, [pc, #68]	; (8004d2c <MX_SPI2_Init+0x64>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004cec:	4b0f      	ldr	r3, [pc, #60]	; (8004d2c <MX_SPI2_Init+0x64>)
 8004cee:	2200      	movs	r2, #0
 8004cf0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004cf2:	4b0e      	ldr	r3, [pc, #56]	; (8004d2c <MX_SPI2_Init+0x64>)
 8004cf4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004cf8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004cfa:	4b0c      	ldr	r3, [pc, #48]	; (8004d2c <MX_SPI2_Init+0x64>)
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004d00:	4b0a      	ldr	r3, [pc, #40]	; (8004d2c <MX_SPI2_Init+0x64>)
 8004d02:	2200      	movs	r2, #0
 8004d04:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004d06:	4b09      	ldr	r3, [pc, #36]	; (8004d2c <MX_SPI2_Init+0x64>)
 8004d08:	2200      	movs	r2, #0
 8004d0a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d0c:	4b07      	ldr	r3, [pc, #28]	; (8004d2c <MX_SPI2_Init+0x64>)
 8004d0e:	2200      	movs	r2, #0
 8004d10:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004d12:	4b06      	ldr	r3, [pc, #24]	; (8004d2c <MX_SPI2_Init+0x64>)
 8004d14:	220a      	movs	r2, #10
 8004d16:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004d18:	4804      	ldr	r0, [pc, #16]	; (8004d2c <MX_SPI2_Init+0x64>)
 8004d1a:	f004 fdcb 	bl	80098b4 <HAL_SPI_Init>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004d24:	f7ff ff94 	bl	8004c50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004d28:	bf00      	nop
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	20003108 	.word	0x20003108
 8004d30:	40003800 	.word	0x40003800

08004d34 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b08c      	sub	sp, #48	; 0x30
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d3c:	f107 031c 	add.w	r3, r7, #28
 8004d40:	2200      	movs	r2, #0
 8004d42:	601a      	str	r2, [r3, #0]
 8004d44:	605a      	str	r2, [r3, #4]
 8004d46:	609a      	str	r2, [r3, #8]
 8004d48:	60da      	str	r2, [r3, #12]
 8004d4a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a4d      	ldr	r2, [pc, #308]	; (8004e88 <HAL_SPI_MspInit+0x154>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d12c      	bne.n	8004db0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004d56:	2300      	movs	r3, #0
 8004d58:	61bb      	str	r3, [r7, #24]
 8004d5a:	4b4c      	ldr	r3, [pc, #304]	; (8004e8c <HAL_SPI_MspInit+0x158>)
 8004d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d5e:	4a4b      	ldr	r2, [pc, #300]	; (8004e8c <HAL_SPI_MspInit+0x158>)
 8004d60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d64:	6453      	str	r3, [r2, #68]	; 0x44
 8004d66:	4b49      	ldr	r3, [pc, #292]	; (8004e8c <HAL_SPI_MspInit+0x158>)
 8004d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d6e:	61bb      	str	r3, [r7, #24]
 8004d70:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d72:	2300      	movs	r3, #0
 8004d74:	617b      	str	r3, [r7, #20]
 8004d76:	4b45      	ldr	r3, [pc, #276]	; (8004e8c <HAL_SPI_MspInit+0x158>)
 8004d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d7a:	4a44      	ldr	r2, [pc, #272]	; (8004e8c <HAL_SPI_MspInit+0x158>)
 8004d7c:	f043 0301 	orr.w	r3, r3, #1
 8004d80:	6313      	str	r3, [r2, #48]	; 0x30
 8004d82:	4b42      	ldr	r3, [pc, #264]	; (8004e8c <HAL_SPI_MspInit+0x158>)
 8004d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	617b      	str	r3, [r7, #20]
 8004d8c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = DAB_GPIO_SCK_Pin|DAB_GPIO_MISO_Pin|DAB_GPIO_MOSI_Pin;
 8004d8e:	23e0      	movs	r3, #224	; 0xe0
 8004d90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d92:	2302      	movs	r3, #2
 8004d94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d96:	2300      	movs	r3, #0
 8004d98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004d9e:	2305      	movs	r3, #5
 8004da0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004da2:	f107 031c 	add.w	r3, r7, #28
 8004da6:	4619      	mov	r1, r3
 8004da8:	4839      	ldr	r0, [pc, #228]	; (8004e90 <HAL_SPI_MspInit+0x15c>)
 8004daa:	f001 fa83 	bl	80062b4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8004dae:	e066      	b.n	8004e7e <HAL_SPI_MspInit+0x14a>
  else if(spiHandle->Instance==SPI2)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a37      	ldr	r2, [pc, #220]	; (8004e94 <HAL_SPI_MspInit+0x160>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d161      	bne.n	8004e7e <HAL_SPI_MspInit+0x14a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004dba:	2300      	movs	r3, #0
 8004dbc:	613b      	str	r3, [r7, #16]
 8004dbe:	4b33      	ldr	r3, [pc, #204]	; (8004e8c <HAL_SPI_MspInit+0x158>)
 8004dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc2:	4a32      	ldr	r2, [pc, #200]	; (8004e8c <HAL_SPI_MspInit+0x158>)
 8004dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004dc8:	6413      	str	r3, [r2, #64]	; 0x40
 8004dca:	4b30      	ldr	r3, [pc, #192]	; (8004e8c <HAL_SPI_MspInit+0x158>)
 8004dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004dd2:	613b      	str	r3, [r7, #16]
 8004dd4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	60fb      	str	r3, [r7, #12]
 8004dda:	4b2c      	ldr	r3, [pc, #176]	; (8004e8c <HAL_SPI_MspInit+0x158>)
 8004ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dde:	4a2b      	ldr	r2, [pc, #172]	; (8004e8c <HAL_SPI_MspInit+0x158>)
 8004de0:	f043 0302 	orr.w	r3, r3, #2
 8004de4:	6313      	str	r3, [r2, #48]	; 0x30
 8004de6:	4b29      	ldr	r3, [pc, #164]	; (8004e8c <HAL_SPI_MspInit+0x158>)
 8004de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dea:	f003 0302 	and.w	r3, r3, #2
 8004dee:	60fb      	str	r3, [r7, #12]
 8004df0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 8004df2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004df6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004df8:	2302      	movs	r3, #2
 8004dfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e00:	2303      	movs	r3, #3
 8004e02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004e04:	2305      	movs	r3, #5
 8004e06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e08:	f107 031c 	add.w	r3, r7, #28
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	4822      	ldr	r0, [pc, #136]	; (8004e98 <HAL_SPI_MspInit+0x164>)
 8004e10:	f001 fa50 	bl	80062b4 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8004e14:	4b21      	ldr	r3, [pc, #132]	; (8004e9c <HAL_SPI_MspInit+0x168>)
 8004e16:	4a22      	ldr	r2, [pc, #136]	; (8004ea0 <HAL_SPI_MspInit+0x16c>)
 8004e18:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8004e1a:	4b20      	ldr	r3, [pc, #128]	; (8004e9c <HAL_SPI_MspInit+0x168>)
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004e20:	4b1e      	ldr	r3, [pc, #120]	; (8004e9c <HAL_SPI_MspInit+0x168>)
 8004e22:	2240      	movs	r2, #64	; 0x40
 8004e24:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e26:	4b1d      	ldr	r3, [pc, #116]	; (8004e9c <HAL_SPI_MspInit+0x168>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004e2c:	4b1b      	ldr	r3, [pc, #108]	; (8004e9c <HAL_SPI_MspInit+0x168>)
 8004e2e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e32:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004e34:	4b19      	ldr	r3, [pc, #100]	; (8004e9c <HAL_SPI_MspInit+0x168>)
 8004e36:	2200      	movs	r2, #0
 8004e38:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004e3a:	4b18      	ldr	r3, [pc, #96]	; (8004e9c <HAL_SPI_MspInit+0x168>)
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004e40:	4b16      	ldr	r3, [pc, #88]	; (8004e9c <HAL_SPI_MspInit+0x168>)
 8004e42:	2200      	movs	r2, #0
 8004e44:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004e46:	4b15      	ldr	r3, [pc, #84]	; (8004e9c <HAL_SPI_MspInit+0x168>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e4c:	4b13      	ldr	r3, [pc, #76]	; (8004e9c <HAL_SPI_MspInit+0x168>)
 8004e4e:	2200      	movs	r2, #0
 8004e50:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004e52:	4812      	ldr	r0, [pc, #72]	; (8004e9c <HAL_SPI_MspInit+0x168>)
 8004e54:	f000 ff14 	bl	8005c80 <HAL_DMA_Init>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d001      	beq.n	8004e62 <HAL_SPI_MspInit+0x12e>
      Error_Handler();
 8004e5e:	f7ff fef7 	bl	8004c50 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a0d      	ldr	r2, [pc, #52]	; (8004e9c <HAL_SPI_MspInit+0x168>)
 8004e66:	649a      	str	r2, [r3, #72]	; 0x48
 8004e68:	4a0c      	ldr	r2, [pc, #48]	; (8004e9c <HAL_SPI_MspInit+0x168>)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8004e6e:	2200      	movs	r2, #0
 8004e70:	2100      	movs	r1, #0
 8004e72:	2024      	movs	r0, #36	; 0x24
 8004e74:	f000 fecd 	bl	8005c12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004e78:	2024      	movs	r0, #36	; 0x24
 8004e7a:	f000 fee6 	bl	8005c4a <HAL_NVIC_EnableIRQ>
}
 8004e7e:	bf00      	nop
 8004e80:	3730      	adds	r7, #48	; 0x30
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	bf00      	nop
 8004e88:	40013000 	.word	0x40013000
 8004e8c:	40023800 	.word	0x40023800
 8004e90:	40020000 	.word	0x40020000
 8004e94:	40003800 	.word	0x40003800
 8004e98:	40020400 	.word	0x40020400
 8004e9c:	20003160 	.word	0x20003160
 8004ea0:	40026070 	.word	0x40026070

08004ea4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004eaa:	2300      	movs	r3, #0
 8004eac:	607b      	str	r3, [r7, #4]
 8004eae:	4b10      	ldr	r3, [pc, #64]	; (8004ef0 <HAL_MspInit+0x4c>)
 8004eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eb2:	4a0f      	ldr	r2, [pc, #60]	; (8004ef0 <HAL_MspInit+0x4c>)
 8004eb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004eb8:	6453      	str	r3, [r2, #68]	; 0x44
 8004eba:	4b0d      	ldr	r3, [pc, #52]	; (8004ef0 <HAL_MspInit+0x4c>)
 8004ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ebe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ec2:	607b      	str	r3, [r7, #4]
 8004ec4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	603b      	str	r3, [r7, #0]
 8004eca:	4b09      	ldr	r3, [pc, #36]	; (8004ef0 <HAL_MspInit+0x4c>)
 8004ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ece:	4a08      	ldr	r2, [pc, #32]	; (8004ef0 <HAL_MspInit+0x4c>)
 8004ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ed4:	6413      	str	r3, [r2, #64]	; 0x40
 8004ed6:	4b06      	ldr	r3, [pc, #24]	; (8004ef0 <HAL_MspInit+0x4c>)
 8004ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ede:	603b      	str	r3, [r7, #0]
 8004ee0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004ee2:	bf00      	nop
 8004ee4:	370c      	adds	r7, #12
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr
 8004eee:	bf00      	nop
 8004ef0:	40023800 	.word	0x40023800

08004ef4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004ef8:	e7fe      	b.n	8004ef8 <NMI_Handler+0x4>

08004efa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004efa:	b480      	push	{r7}
 8004efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004efe:	e7fe      	b.n	8004efe <HardFault_Handler+0x4>

08004f00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f00:	b480      	push	{r7}
 8004f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f04:	e7fe      	b.n	8004f04 <MemManage_Handler+0x4>

08004f06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f06:	b480      	push	{r7}
 8004f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f0a:	e7fe      	b.n	8004f0a <BusFault_Handler+0x4>

08004f0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f10:	e7fe      	b.n	8004f10 <UsageFault_Handler+0x4>

08004f12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004f12:	b480      	push	{r7}
 8004f14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f16:	bf00      	nop
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr

08004f20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f20:	b480      	push	{r7}
 8004f22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f24:	bf00      	nop
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr

08004f2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f32:	bf00      	nop
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr

08004f3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */



  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f40:	f000 fd48 	bl	80059d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f44:	bf00      	nop
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004f4c:	4802      	ldr	r0, [pc, #8]	; (8004f58 <DMA1_Stream4_IRQHandler+0x10>)
 8004f4e:	f000 ff67 	bl	8005e20 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004f52:	bf00      	nop
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	20003160 	.word	0x20003160

08004f5c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8004f60:	4802      	ldr	r0, [pc, #8]	; (8004f6c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004f62:	f005 fc7c 	bl	800a85e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004f66:	bf00      	nop
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	bf00      	nop
 8004f6c:	20003208 	.word	0x20003208

08004f70 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8004f74:	4802      	ldr	r0, [pc, #8]	; (8004f80 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8004f76:	f005 fc72 	bl	800a85e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004f7a:	bf00      	nop
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	20003250 	.word	0x20003250

08004f84 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004f88:	4802      	ldr	r0, [pc, #8]	; (8004f94 <SPI2_IRQHandler+0x10>)
 8004f8a:	f005 f90b 	bl	800a1a4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8004f8e:	bf00      	nop
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	20003108 	.word	0x20003108

08004f98 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8004f9c:	4802      	ldr	r0, [pc, #8]	; (8004fa8 <I2C3_EV_IRQHandler+0x10>)
 8004f9e:	f001 ffbb 	bl	8006f18 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8004fa2:	bf00      	nop
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	2000305c 	.word	0x2000305c

08004fac <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8004fb0:	4802      	ldr	r0, [pc, #8]	; (8004fbc <I2C3_ER_IRQHandler+0x10>)
 8004fb2:	f002 f922 	bl	80071fa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8004fb6:	bf00      	nop
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	2000305c 	.word	0x2000305c

08004fc0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM11)
	{
//		Leds_Control_Blink();

	}
}
 8004fc8:	bf00      	nop
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004fd8:	4b06      	ldr	r3, [pc, #24]	; (8004ff4 <SystemInit+0x20>)
 8004fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fde:	4a05      	ldr	r2, [pc, #20]	; (8004ff4 <SystemInit+0x20>)
 8004fe0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004fe4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004fe8:	bf00      	nop
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	e000ed00 	.word	0xe000ed00

08004ff8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim10;
TIM_HandleTypeDef htim11;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b08a      	sub	sp, #40	; 0x28
 8004ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ffe:	f107 0320 	add.w	r3, r7, #32
 8005002:	2200      	movs	r2, #0
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005008:	1d3b      	adds	r3, r7, #4
 800500a:	2200      	movs	r2, #0
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	605a      	str	r2, [r3, #4]
 8005010:	609a      	str	r2, [r3, #8]
 8005012:	60da      	str	r2, [r3, #12]
 8005014:	611a      	str	r2, [r3, #16]
 8005016:	615a      	str	r2, [r3, #20]
 8005018:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800501a:	4b22      	ldr	r3, [pc, #136]	; (80050a4 <MX_TIM3_Init+0xac>)
 800501c:	4a22      	ldr	r2, [pc, #136]	; (80050a8 <MX_TIM3_Init+0xb0>)
 800501e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005020:	4b20      	ldr	r3, [pc, #128]	; (80050a4 <MX_TIM3_Init+0xac>)
 8005022:	2200      	movs	r2, #0
 8005024:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005026:	4b1f      	ldr	r3, [pc, #124]	; (80050a4 <MX_TIM3_Init+0xac>)
 8005028:	2200      	movs	r2, #0
 800502a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800502c:	4b1d      	ldr	r3, [pc, #116]	; (80050a4 <MX_TIM3_Init+0xac>)
 800502e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005032:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005034:	4b1b      	ldr	r3, [pc, #108]	; (80050a4 <MX_TIM3_Init+0xac>)
 8005036:	2200      	movs	r2, #0
 8005038:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800503a:	4b1a      	ldr	r3, [pc, #104]	; (80050a4 <MX_TIM3_Init+0xac>)
 800503c:	2200      	movs	r2, #0
 800503e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005040:	4818      	ldr	r0, [pc, #96]	; (80050a4 <MX_TIM3_Init+0xac>)
 8005042:	f005 fbbd 	bl	800a7c0 <HAL_TIM_PWM_Init>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d001      	beq.n	8005050 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800504c:	f7ff fe00 	bl	8004c50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005050:	2300      	movs	r3, #0
 8005052:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005054:	2300      	movs	r3, #0
 8005056:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005058:	f107 0320 	add.w	r3, r7, #32
 800505c:	4619      	mov	r1, r3
 800505e:	4811      	ldr	r0, [pc, #68]	; (80050a4 <MX_TIM3_Init+0xac>)
 8005060:	f006 f840 	bl	800b0e4 <HAL_TIMEx_MasterConfigSynchronization>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d001      	beq.n	800506e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800506a:	f7ff fdf1 	bl	8004c50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800506e:	2360      	movs	r3, #96	; 0x60
 8005070:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005072:	2300      	movs	r3, #0
 8005074:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005076:	2300      	movs	r3, #0
 8005078:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800507a:	2300      	movs	r3, #0
 800507c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800507e:	1d3b      	adds	r3, r7, #4
 8005080:	2208      	movs	r2, #8
 8005082:	4619      	mov	r1, r3
 8005084:	4807      	ldr	r0, [pc, #28]	; (80050a4 <MX_TIM3_Init+0xac>)
 8005086:	f005 fcf3 	bl	800aa70 <HAL_TIM_PWM_ConfigChannel>
 800508a:	4603      	mov	r3, r0
 800508c:	2b00      	cmp	r3, #0
 800508e:	d001      	beq.n	8005094 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8005090:	f7ff fdde 	bl	8004c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005094:	4803      	ldr	r0, [pc, #12]	; (80050a4 <MX_TIM3_Init+0xac>)
 8005096:	f000 f8b9 	bl	800520c <HAL_TIM_MspPostInit>

}
 800509a:	bf00      	nop
 800509c:	3728      	adds	r7, #40	; 0x28
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	200031c0 	.word	0x200031c0
 80050a8:	40000400 	.word	0x40000400

080050ac <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80050b0:	4b0e      	ldr	r3, [pc, #56]	; (80050ec <MX_TIM10_Init+0x40>)
 80050b2:	4a0f      	ldr	r2, [pc, #60]	; (80050f0 <MX_TIM10_Init+0x44>)
 80050b4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 14999;
 80050b6:	4b0d      	ldr	r3, [pc, #52]	; (80050ec <MX_TIM10_Init+0x40>)
 80050b8:	f643 2297 	movw	r2, #14999	; 0x3a97
 80050bc:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050be:	4b0b      	ldr	r3, [pc, #44]	; (80050ec <MX_TIM10_Init+0x40>)
 80050c0:	2200      	movs	r2, #0
 80050c2:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 599;
 80050c4:	4b09      	ldr	r3, [pc, #36]	; (80050ec <MX_TIM10_Init+0x40>)
 80050c6:	f240 2257 	movw	r2, #599	; 0x257
 80050ca:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050cc:	4b07      	ldr	r3, [pc, #28]	; (80050ec <MX_TIM10_Init+0x40>)
 80050ce:	2200      	movs	r2, #0
 80050d0:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050d2:	4b06      	ldr	r3, [pc, #24]	; (80050ec <MX_TIM10_Init+0x40>)
 80050d4:	2200      	movs	r2, #0
 80050d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80050d8:	4804      	ldr	r0, [pc, #16]	; (80050ec <MX_TIM10_Init+0x40>)
 80050da:	f005 fab1 	bl	800a640 <HAL_TIM_Base_Init>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d001      	beq.n	80050e8 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 80050e4:	f7ff fdb4 	bl	8004c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80050e8:	bf00      	nop
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	20003208 	.word	0x20003208
 80050f0:	40014400 	.word	0x40014400

080050f4 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80050f8:	4b0e      	ldr	r3, [pc, #56]	; (8005134 <MX_TIM11_Init+0x40>)
 80050fa:	4a0f      	ldr	r2, [pc, #60]	; (8005138 <MX_TIM11_Init+0x44>)
 80050fc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 14999;
 80050fe:	4b0d      	ldr	r3, [pc, #52]	; (8005134 <MX_TIM11_Init+0x40>)
 8005100:	f643 2297 	movw	r2, #14999	; 0x3a97
 8005104:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005106:	4b0b      	ldr	r3, [pc, #44]	; (8005134 <MX_TIM11_Init+0x40>)
 8005108:	2200      	movs	r2, #0
 800510a:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1299;
 800510c:	4b09      	ldr	r3, [pc, #36]	; (8005134 <MX_TIM11_Init+0x40>)
 800510e:	f240 5213 	movw	r2, #1299	; 0x513
 8005112:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005114:	4b07      	ldr	r3, [pc, #28]	; (8005134 <MX_TIM11_Init+0x40>)
 8005116:	2200      	movs	r2, #0
 8005118:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800511a:	4b06      	ldr	r3, [pc, #24]	; (8005134 <MX_TIM11_Init+0x40>)
 800511c:	2200      	movs	r2, #0
 800511e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8005120:	4804      	ldr	r0, [pc, #16]	; (8005134 <MX_TIM11_Init+0x40>)
 8005122:	f005 fa8d 	bl	800a640 <HAL_TIM_Base_Init>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d001      	beq.n	8005130 <MX_TIM11_Init+0x3c>
  {
    Error_Handler();
 800512c:	f7ff fd90 	bl	8004c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8005130:	bf00      	nop
 8005132:	bd80      	pop	{r7, pc}
 8005134:	20003250 	.word	0x20003250
 8005138:	40014800 	.word	0x40014800

0800513c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a0b      	ldr	r2, [pc, #44]	; (8005178 <HAL_TIM_PWM_MspInit+0x3c>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d10d      	bne.n	800516a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800514e:	2300      	movs	r3, #0
 8005150:	60fb      	str	r3, [r7, #12]
 8005152:	4b0a      	ldr	r3, [pc, #40]	; (800517c <HAL_TIM_PWM_MspInit+0x40>)
 8005154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005156:	4a09      	ldr	r2, [pc, #36]	; (800517c <HAL_TIM_PWM_MspInit+0x40>)
 8005158:	f043 0302 	orr.w	r3, r3, #2
 800515c:	6413      	str	r3, [r2, #64]	; 0x40
 800515e:	4b07      	ldr	r3, [pc, #28]	; (800517c <HAL_TIM_PWM_MspInit+0x40>)
 8005160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	60fb      	str	r3, [r7, #12]
 8005168:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800516a:	bf00      	nop
 800516c:	3714      	adds	r7, #20
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr
 8005176:	bf00      	nop
 8005178:	40000400 	.word	0x40000400
 800517c:	40023800 	.word	0x40023800

08005180 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b084      	sub	sp, #16
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a1c      	ldr	r2, [pc, #112]	; (8005200 <HAL_TIM_Base_MspInit+0x80>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d116      	bne.n	80051c0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005192:	2300      	movs	r3, #0
 8005194:	60fb      	str	r3, [r7, #12]
 8005196:	4b1b      	ldr	r3, [pc, #108]	; (8005204 <HAL_TIM_Base_MspInit+0x84>)
 8005198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800519a:	4a1a      	ldr	r2, [pc, #104]	; (8005204 <HAL_TIM_Base_MspInit+0x84>)
 800519c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051a0:	6453      	str	r3, [r2, #68]	; 0x44
 80051a2:	4b18      	ldr	r3, [pc, #96]	; (8005204 <HAL_TIM_Base_MspInit+0x84>)
 80051a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051aa:	60fb      	str	r3, [r7, #12]
 80051ac:	68fb      	ldr	r3, [r7, #12]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80051ae:	2200      	movs	r2, #0
 80051b0:	2100      	movs	r1, #0
 80051b2:	2019      	movs	r0, #25
 80051b4:	f000 fd2d 	bl	8005c12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80051b8:	2019      	movs	r0, #25
 80051ba:	f000 fd46 	bl	8005c4a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80051be:	e01a      	b.n	80051f6 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM11)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a10      	ldr	r2, [pc, #64]	; (8005208 <HAL_TIM_Base_MspInit+0x88>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d115      	bne.n	80051f6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80051ca:	2300      	movs	r3, #0
 80051cc:	60bb      	str	r3, [r7, #8]
 80051ce:	4b0d      	ldr	r3, [pc, #52]	; (8005204 <HAL_TIM_Base_MspInit+0x84>)
 80051d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d2:	4a0c      	ldr	r2, [pc, #48]	; (8005204 <HAL_TIM_Base_MspInit+0x84>)
 80051d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051d8:	6453      	str	r3, [r2, #68]	; 0x44
 80051da:	4b0a      	ldr	r3, [pc, #40]	; (8005204 <HAL_TIM_Base_MspInit+0x84>)
 80051dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051e2:	60bb      	str	r3, [r7, #8]
 80051e4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80051e6:	2200      	movs	r2, #0
 80051e8:	2100      	movs	r1, #0
 80051ea:	201a      	movs	r0, #26
 80051ec:	f000 fd11 	bl	8005c12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80051f0:	201a      	movs	r0, #26
 80051f2:	f000 fd2a 	bl	8005c4a <HAL_NVIC_EnableIRQ>
}
 80051f6:	bf00      	nop
 80051f8:	3710      	adds	r7, #16
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	40014400 	.word	0x40014400
 8005204:	40023800 	.word	0x40023800
 8005208:	40014800 	.word	0x40014800

0800520c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b088      	sub	sp, #32
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005214:	f107 030c 	add.w	r3, r7, #12
 8005218:	2200      	movs	r2, #0
 800521a:	601a      	str	r2, [r3, #0]
 800521c:	605a      	str	r2, [r3, #4]
 800521e:	609a      	str	r2, [r3, #8]
 8005220:	60da      	str	r2, [r3, #12]
 8005222:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a12      	ldr	r2, [pc, #72]	; (8005274 <HAL_TIM_MspPostInit+0x68>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d11e      	bne.n	800526c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800522e:	2300      	movs	r3, #0
 8005230:	60bb      	str	r3, [r7, #8]
 8005232:	4b11      	ldr	r3, [pc, #68]	; (8005278 <HAL_TIM_MspPostInit+0x6c>)
 8005234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005236:	4a10      	ldr	r2, [pc, #64]	; (8005278 <HAL_TIM_MspPostInit+0x6c>)
 8005238:	f043 0304 	orr.w	r3, r3, #4
 800523c:	6313      	str	r3, [r2, #48]	; 0x30
 800523e:	4b0e      	ldr	r3, [pc, #56]	; (8005278 <HAL_TIM_MspPostInit+0x6c>)
 8005240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005242:	f003 0304 	and.w	r3, r3, #4
 8005246:	60bb      	str	r3, [r7, #8]
 8005248:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = BACKLIGHT_PWM_OUT_Pin;
 800524a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800524e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005250:	2302      	movs	r3, #2
 8005252:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005254:	2300      	movs	r3, #0
 8005256:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005258:	2300      	movs	r3, #0
 800525a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800525c:	2302      	movs	r3, #2
 800525e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BACKLIGHT_PWM_OUT_GPIO_Port, &GPIO_InitStruct);
 8005260:	f107 030c 	add.w	r3, r7, #12
 8005264:	4619      	mov	r1, r3
 8005266:	4805      	ldr	r0, [pc, #20]	; (800527c <HAL_TIM_MspPostInit+0x70>)
 8005268:	f001 f824 	bl	80062b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800526c:	bf00      	nop
 800526e:	3720      	adds	r7, #32
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	40000400 	.word	0x40000400
 8005278:	40023800 	.word	0x40023800
 800527c:	40020800 	.word	0x40020800

08005280 <Touch_Read>:
uint8_t state=0;

char touch_itoa_buffer[64];

void Touch_Read(uint8_t state)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b082      	sub	sp, #8
 8005284:	af00      	add	r7, sp, #0
 8005286:	4603      	mov	r3, r0
 8005288:	71fb      	strb	r3, [r7, #7]
	tp_dev.scan(0);
 800528a:	4b34      	ldr	r3, [pc, #208]	; (800535c <Touch_Read+0xdc>)
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	2000      	movs	r0, #0
 8005290:	4798      	blx	r3

	if(tp_dev.sta & TP_PRES_DOWN)
 8005292:	4b32      	ldr	r3, [pc, #200]	; (800535c <Touch_Read+0xdc>)
 8005294:	7c1b      	ldrb	r3, [r3, #16]
 8005296:	b25b      	sxtb	r3, r3
 8005298:	2b00      	cmp	r3, #0
 800529a:	da5a      	bge.n	8005352 <Touch_Read+0xd2>
	{
		xtemp = TP_Read_XOY(0xD0);
 800529c:	20d0      	movs	r0, #208	; 0xd0
 800529e:	f000 f909 	bl	80054b4 <TP_Read_XOY>
 80052a2:	4603      	mov	r3, r0
 80052a4:	461a      	mov	r2, r3
 80052a6:	4b2e      	ldr	r3, [pc, #184]	; (8005360 <Touch_Read+0xe0>)
 80052a8:	801a      	strh	r2, [r3, #0]
		ytemp = TP_Read_XOY(0x90);
 80052aa:	2090      	movs	r0, #144	; 0x90
 80052ac:	f000 f902 	bl	80054b4 <TP_Read_XOY>
 80052b0:	4603      	mov	r3, r0
 80052b2:	461a      	mov	r2, r3
 80052b4:	4b2b      	ldr	r3, [pc, #172]	; (8005364 <Touch_Read+0xe4>)
 80052b6:	801a      	strh	r2, [r3, #0]

		x_pixel_val = 320 - 320 * (ytemp - 350) / (3900-350);
 80052b8:	4b2a      	ldr	r3, [pc, #168]	; (8005364 <Touch_Read+0xe4>)
 80052ba:	881b      	ldrh	r3, [r3, #0]
 80052bc:	f5a3 72af 	sub.w	r2, r3, #350	; 0x15e
 80052c0:	4613      	mov	r3, r2
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	4413      	add	r3, r2
 80052c6:	019b      	lsls	r3, r3, #6
 80052c8:	4a27      	ldr	r2, [pc, #156]	; (8005368 <Touch_Read+0xe8>)
 80052ca:	fb82 1203 	smull	r1, r2, r2, r3
 80052ce:	441a      	add	r2, r3
 80052d0:	12d2      	asrs	r2, r2, #11
 80052d2:	17db      	asrs	r3, r3, #31
 80052d4:	1a9b      	subs	r3, r3, r2
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80052dc:	b29a      	uxth	r2, r3
 80052de:	4b23      	ldr	r3, [pc, #140]	; (800536c <Touch_Read+0xec>)
 80052e0:	801a      	strh	r2, [r3, #0]

		y_pixel_val = 240 - 230 * (xtemp - 240) / (3800-230);
 80052e2:	4b1f      	ldr	r3, [pc, #124]	; (8005360 <Touch_Read+0xe0>)
 80052e4:	881b      	ldrh	r3, [r3, #0]
 80052e6:	3bf0      	subs	r3, #240	; 0xf0
 80052e8:	22e6      	movs	r2, #230	; 0xe6
 80052ea:	fb02 f303 	mul.w	r3, r2, r3
 80052ee:	4a20      	ldr	r2, [pc, #128]	; (8005370 <Touch_Read+0xf0>)
 80052f0:	fb82 1203 	smull	r1, r2, r2, r3
 80052f4:	1252      	asrs	r2, r2, #9
 80052f6:	17db      	asrs	r3, r3, #31
 80052f8:	1a9b      	subs	r3, r3, r2
 80052fa:	b29b      	uxth	r3, r3
 80052fc:	33f0      	adds	r3, #240	; 0xf0
 80052fe:	b29a      	uxth	r2, r3
 8005300:	4b1c      	ldr	r3, [pc, #112]	; (8005374 <Touch_Read+0xf4>)
 8005302:	801a      	strh	r2, [r3, #0]
//		send_debug_msg("x: ", CRLF_NO_SEND);
//		send_debug_msg(itoa(x_pixel_val, touch_itoa_buffer, 10), CRLF_NO_SEND);
//		send_debug_msg(", y: ", CRLF_NO_SEND);
//		send_debug_msg(itoa(y_pixel_val, touch_itoa_buffer, 10), CRLF_SEND);

		if(x_pixel_val > 5 && x_pixel_val < 157 && y_pixel_val > 195 && x_pixel_val < 235)
 8005304:	4b19      	ldr	r3, [pc, #100]	; (800536c <Touch_Read+0xec>)
 8005306:	881b      	ldrh	r3, [r3, #0]
 8005308:	2b05      	cmp	r3, #5
 800530a:	d90e      	bls.n	800532a <Touch_Read+0xaa>
 800530c:	4b17      	ldr	r3, [pc, #92]	; (800536c <Touch_Read+0xec>)
 800530e:	881b      	ldrh	r3, [r3, #0]
 8005310:	2b9c      	cmp	r3, #156	; 0x9c
 8005312:	d80a      	bhi.n	800532a <Touch_Read+0xaa>
 8005314:	4b17      	ldr	r3, [pc, #92]	; (8005374 <Touch_Read+0xf4>)
 8005316:	881b      	ldrh	r3, [r3, #0]
 8005318:	2bc3      	cmp	r3, #195	; 0xc3
 800531a:	d906      	bls.n	800532a <Touch_Read+0xaa>
 800531c:	4b13      	ldr	r3, [pc, #76]	; (800536c <Touch_Read+0xec>)
 800531e:	881b      	ldrh	r3, [r3, #0]
 8005320:	2bea      	cmp	r3, #234	; 0xea
 8005322:	d802      	bhi.n	800532a <Touch_Read+0xaa>
		{
			play_station(0);
 8005324:	2000      	movs	r0, #0
 8005326:	f7fd fd19 	bl	8002d5c <play_station>
		}

		if(x_pixel_val > 162 && x_pixel_val < 315 && y_pixel_val > 195 && x_pixel_val < 235)
 800532a:	4b10      	ldr	r3, [pc, #64]	; (800536c <Touch_Read+0xec>)
 800532c:	881b      	ldrh	r3, [r3, #0]
 800532e:	2ba2      	cmp	r3, #162	; 0xa2
 8005330:	d90f      	bls.n	8005352 <Touch_Read+0xd2>
 8005332:	4b0e      	ldr	r3, [pc, #56]	; (800536c <Touch_Read+0xec>)
 8005334:	881b      	ldrh	r3, [r3, #0]
 8005336:	f5b3 7f9d 	cmp.w	r3, #314	; 0x13a
 800533a:	d80a      	bhi.n	8005352 <Touch_Read+0xd2>
 800533c:	4b0d      	ldr	r3, [pc, #52]	; (8005374 <Touch_Read+0xf4>)
 800533e:	881b      	ldrh	r3, [r3, #0]
 8005340:	2bc3      	cmp	r3, #195	; 0xc3
 8005342:	d906      	bls.n	8005352 <Touch_Read+0xd2>
 8005344:	4b09      	ldr	r3, [pc, #36]	; (800536c <Touch_Read+0xec>)
 8005346:	881b      	ldrh	r3, [r3, #0]
 8005348:	2bea      	cmp	r3, #234	; 0xea
 800534a:	d802      	bhi.n	8005352 <Touch_Read+0xd2>
		{
			play_station(1);
 800534c:	2001      	movs	r0, #1
 800534e:	f7fd fd05 	bl	8002d5c <play_station>
		}
	}
}
 8005352:	bf00      	nop
 8005354:	3708      	adds	r7, #8
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	200000b0 	.word	0x200000b0
 8005360:	20003298 	.word	0x20003298
 8005364:	2000329a 	.word	0x2000329a
 8005368:	93afcf8b 	.word	0x93afcf8b
 800536c:	2000329c 	.word	0x2000329c
 8005370:	24b70025 	.word	0x24b70025
 8005374:	2000329e 	.word	0x2000329e

08005378 <TP_Write_Byte>:
 * @function   :Write a byte data to the touch screen IC with SPI bus
 * @parameters :num:Data to be written
 * @retvalue   :None
******************************************************************************/
void TP_Write_Byte(uint8_t num)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	4603      	mov	r3, r0
 8005380:	71fb      	strb	r3, [r7, #7]
	uint8_t count = 0;
 8005382:	2300      	movs	r3, #0
 8005384:	73fb      	strb	r3, [r7, #15]
	for(count = 0; count < 8; count++)
 8005386:	2300      	movs	r3, #0
 8005388:	73fb      	strb	r3, [r7, #15]
 800538a:	e021      	b.n	80053d0 <TP_Write_Byte+0x58>
	{
		if(num & 0x80)
 800538c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005390:	2b00      	cmp	r3, #0
 8005392:	da05      	bge.n	80053a0 <TP_Write_Byte+0x28>
			T_DIN_ON;
 8005394:	2201      	movs	r2, #1
 8005396:	2120      	movs	r1, #32
 8005398:	4811      	ldr	r0, [pc, #68]	; (80053e0 <TP_Write_Byte+0x68>)
 800539a:	f001 f93f 	bl	800661c <HAL_GPIO_WritePin>
 800539e:	e004      	b.n	80053aa <TP_Write_Byte+0x32>
		else
			T_DIN_OFF;
 80053a0:	2200      	movs	r2, #0
 80053a2:	2120      	movs	r1, #32
 80053a4:	480e      	ldr	r0, [pc, #56]	; (80053e0 <TP_Write_Byte+0x68>)
 80053a6:	f001 f939 	bl	800661c <HAL_GPIO_WritePin>

		num <<= 1;
 80053aa:	79fb      	ldrb	r3, [r7, #7]
 80053ac:	005b      	lsls	r3, r3, #1
 80053ae:	71fb      	strb	r3, [r7, #7]
		T_CLK_OFF;
 80053b0:	2200      	movs	r2, #0
 80053b2:	2108      	movs	r1, #8
 80053b4:	480a      	ldr	r0, [pc, #40]	; (80053e0 <TP_Write_Byte+0x68>)
 80053b6:	f001 f931 	bl	800661c <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80053ba:	2001      	movs	r0, #1
 80053bc:	f000 fb2a 	bl	8005a14 <HAL_Delay>
		T_CLK_ON;
 80053c0:	2201      	movs	r2, #1
 80053c2:	2108      	movs	r1, #8
 80053c4:	4806      	ldr	r0, [pc, #24]	; (80053e0 <TP_Write_Byte+0x68>)
 80053c6:	f001 f929 	bl	800661c <HAL_GPIO_WritePin>
	for(count = 0; count < 8; count++)
 80053ca:	7bfb      	ldrb	r3, [r7, #15]
 80053cc:	3301      	adds	r3, #1
 80053ce:	73fb      	strb	r3, [r7, #15]
 80053d0:	7bfb      	ldrb	r3, [r7, #15]
 80053d2:	2b07      	cmp	r3, #7
 80053d4:	d9da      	bls.n	800538c <TP_Write_Byte+0x14>
	}
}
 80053d6:	bf00      	nop
 80053d8:	bf00      	nop
 80053da:	3710      	adds	r7, #16
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	40020400 	.word	0x40020400

080053e4 <TP_Read_AD>:
	return(Num);

}
*/
uint16_t TP_Read_AD(uint8_t CMD)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	4603      	mov	r3, r0
 80053ec:	71fb      	strb	r3, [r7, #7]
	uint8_t count = 0;
 80053ee:	2300      	movs	r3, #0
 80053f0:	73fb      	strb	r3, [r7, #15]
	uint16_t Num = 0;
 80053f2:	2300      	movs	r3, #0
 80053f4:	81bb      	strh	r3, [r7, #12]
	T_CLK_OFF;
 80053f6:	2200      	movs	r2, #0
 80053f8:	2108      	movs	r1, #8
 80053fa:	482c      	ldr	r0, [pc, #176]	; (80054ac <TP_Read_AD+0xc8>)
 80053fc:	f001 f90e 	bl	800661c <HAL_GPIO_WritePin>
	T_DIN_OFF;
 8005400:	2200      	movs	r2, #0
 8005402:	2120      	movs	r1, #32
 8005404:	4829      	ldr	r0, [pc, #164]	; (80054ac <TP_Read_AD+0xc8>)
 8005406:	f001 f909 	bl	800661c <HAL_GPIO_WritePin>
	T_CS_OFF;
 800540a:	2200      	movs	r2, #0
 800540c:	2180      	movs	r1, #128	; 0x80
 800540e:	4828      	ldr	r0, [pc, #160]	; (80054b0 <TP_Read_AD+0xcc>)
 8005410:	f001 f904 	bl	800661c <HAL_GPIO_WritePin>
	TP_Write_Byte(CMD);
 8005414:	79fb      	ldrb	r3, [r7, #7]
 8005416:	4618      	mov	r0, r3
 8005418:	f7ff ffae 	bl	8005378 <TP_Write_Byte>
	HAL_Delay(1);
 800541c:	2001      	movs	r0, #1
 800541e:	f000 faf9 	bl	8005a14 <HAL_Delay>
	T_CLK_OFF;
 8005422:	2200      	movs	r2, #0
 8005424:	2108      	movs	r1, #8
 8005426:	4821      	ldr	r0, [pc, #132]	; (80054ac <TP_Read_AD+0xc8>)
 8005428:	f001 f8f8 	bl	800661c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800542c:	2001      	movs	r0, #1
 800542e:	f000 faf1 	bl	8005a14 <HAL_Delay>
	T_CLK_ON;
 8005432:	2201      	movs	r2, #1
 8005434:	2108      	movs	r1, #8
 8005436:	481d      	ldr	r0, [pc, #116]	; (80054ac <TP_Read_AD+0xc8>)
 8005438:	f001 f8f0 	bl	800661c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800543c:	2001      	movs	r0, #1
 800543e:	f000 fae9 	bl	8005a14 <HAL_Delay>
	T_CLK_OFF;
 8005442:	2200      	movs	r2, #0
 8005444:	2108      	movs	r1, #8
 8005446:	4819      	ldr	r0, [pc, #100]	; (80054ac <TP_Read_AD+0xc8>)
 8005448:	f001 f8e8 	bl	800661c <HAL_GPIO_WritePin>
	for(count = 0; count < 16; count++)
 800544c:	2300      	movs	r3, #0
 800544e:	73fb      	strb	r3, [r7, #15]
 8005450:	e01c      	b.n	800548c <TP_Read_AD+0xa8>
	{
		Num <<= 1;
 8005452:	89bb      	ldrh	r3, [r7, #12]
 8005454:	005b      	lsls	r3, r3, #1
 8005456:	81bb      	strh	r3, [r7, #12]
		T_CLK_OFF;
 8005458:	2200      	movs	r2, #0
 800545a:	2108      	movs	r1, #8
 800545c:	4813      	ldr	r0, [pc, #76]	; (80054ac <TP_Read_AD+0xc8>)
 800545e:	f001 f8dd 	bl	800661c <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8005462:	2001      	movs	r0, #1
 8005464:	f000 fad6 	bl	8005a14 <HAL_Delay>
		T_CLK_ON;
 8005468:	2201      	movs	r2, #1
 800546a:	2108      	movs	r1, #8
 800546c:	480f      	ldr	r0, [pc, #60]	; (80054ac <TP_Read_AD+0xc8>)
 800546e:	f001 f8d5 	bl	800661c <HAL_GPIO_WritePin>
		if(T_DO) Num++;
 8005472:	2110      	movs	r1, #16
 8005474:	480d      	ldr	r0, [pc, #52]	; (80054ac <TP_Read_AD+0xc8>)
 8005476:	f001 f8b9 	bl	80065ec <HAL_GPIO_ReadPin>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d002      	beq.n	8005486 <TP_Read_AD+0xa2>
 8005480:	89bb      	ldrh	r3, [r7, #12]
 8005482:	3301      	adds	r3, #1
 8005484:	81bb      	strh	r3, [r7, #12]
	for(count = 0; count < 16; count++)
 8005486:	7bfb      	ldrb	r3, [r7, #15]
 8005488:	3301      	adds	r3, #1
 800548a:	73fb      	strb	r3, [r7, #15]
 800548c:	7bfb      	ldrb	r3, [r7, #15]
 800548e:	2b0f      	cmp	r3, #15
 8005490:	d9df      	bls.n	8005452 <TP_Read_AD+0x6e>
	}
	Num >>= 4;
 8005492:	89bb      	ldrh	r3, [r7, #12]
 8005494:	091b      	lsrs	r3, r3, #4
 8005496:	81bb      	strh	r3, [r7, #12]
	T_CS_ON;
 8005498:	2201      	movs	r2, #1
 800549a:	2180      	movs	r1, #128	; 0x80
 800549c:	4804      	ldr	r0, [pc, #16]	; (80054b0 <TP_Read_AD+0xcc>)
 800549e:	f001 f8bd 	bl	800661c <HAL_GPIO_WritePin>
	return(Num);
 80054a2:	89bb      	ldrh	r3, [r7, #12]

}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}
 80054ac:	40020400 	.word	0x40020400
 80054b0:	40020c00 	.word	0x40020c00

080054b4 <TP_Read_XOY>:
								and take the average
 * @parameters :xy:Read command(CMD_RDX/CMD_RDY)
 * @retvalue   :Read data
******************************************************************************/
uint16_t TP_Read_XOY(uint8_t xy)
{/*
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b082      	sub	sp, #8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	4603      	mov	r3, r0
 80054bc:	71fb      	strb	r3, [r7, #7]
	}
	sum = 0;
	for(i = LOST_VAL; i < READ_TIMES - LOST_VAL; i++) sum += buf[i];
	temp = sum / (READ_TIMES - 0 * LOST_VAL);
	return temp;*/
	TP_Read_AD(xy);
 80054be:	79fb      	ldrb	r3, [r7, #7]
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7ff ff8f 	bl	80053e4 <TP_Read_AD>
}
 80054c6:	bf00      	nop
 80054c8:	4618      	mov	r0, r3
 80054ca:	3708      	adds	r7, #8
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <TP_Read_XY>:
 * @parameters :x:Read x coordinate of the touch screen
								y:Read y coordinate of the touch screen
 * @retvalue   :0-fail,1-success
******************************************************************************/
uint8_t TP_Read_XY(uint16_t *x,uint16_t *y)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b084      	sub	sp, #16
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
	uint16_t xtemp,ytemp;
	xtemp = TP_Read_XOY(CMD_RDX);
 80054da:	4b0c      	ldr	r3, [pc, #48]	; (800550c <TP_Read_XY+0x3c>)
 80054dc:	781b      	ldrb	r3, [r3, #0]
 80054de:	4618      	mov	r0, r3
 80054e0:	f7ff ffe8 	bl	80054b4 <TP_Read_XOY>
 80054e4:	4603      	mov	r3, r0
 80054e6:	81fb      	strh	r3, [r7, #14]
	ytemp = TP_Read_XOY(CMD_RDY);
 80054e8:	4b09      	ldr	r3, [pc, #36]	; (8005510 <TP_Read_XY+0x40>)
 80054ea:	781b      	ldrb	r3, [r3, #0]
 80054ec:	4618      	mov	r0, r3
 80054ee:	f7ff ffe1 	bl	80054b4 <TP_Read_XOY>
 80054f2:	4603      	mov	r3, r0
 80054f4:	81bb      	strh	r3, [r7, #12]

	*x = xtemp;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	89fa      	ldrh	r2, [r7, #14]
 80054fa:	801a      	strh	r2, [r3, #0]
	*y = ytemp;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	89ba      	ldrh	r2, [r7, #12]
 8005500:	801a      	strh	r2, [r3, #0]
	return 1;
 8005502:	2301      	movs	r3, #1
}
 8005504:	4618      	mov	r0, r3
 8005506:	3710      	adds	r7, #16
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}
 800550c:	200000d4 	.word	0x200000d4
 8005510:	200000d5 	.word	0x200000d5

08005514 <TP_Read_XY2>:
 * @parameters :x:Read x coordinate of the touch screen
								y:Read y coordinate of the touch screen
 * @retvalue   :0-fail,1-success
******************************************************************************/
uint8_t TP_Read_XY2(uint16_t *x,uint16_t *y)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b086      	sub	sp, #24
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
	uint16_t x1,y1;
 	uint16_t x2,y2;
 	uint8_t flag;
    flag = TP_Read_XY(&x1 ,&y1);
 800551e:	f107 0212 	add.w	r2, r7, #18
 8005522:	f107 0314 	add.w	r3, r7, #20
 8005526:	4611      	mov	r1, r2
 8005528:	4618      	mov	r0, r3
 800552a:	f7ff ffd1 	bl	80054d0 <TP_Read_XY>
 800552e:	4603      	mov	r3, r0
 8005530:	75fb      	strb	r3, [r7, #23]
    if(flag == 0)
 8005532:	7dfb      	ldrb	r3, [r7, #23]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d101      	bne.n	800553c <TP_Read_XY2+0x28>
    	return(0);
 8005538:	2300      	movs	r3, #0
 800553a:	e049      	b.n	80055d0 <TP_Read_XY2+0xbc>
    flag = TP_Read_XY(&x2, &y2);
 800553c:	f107 020e 	add.w	r2, r7, #14
 8005540:	f107 0310 	add.w	r3, r7, #16
 8005544:	4611      	mov	r1, r2
 8005546:	4618      	mov	r0, r3
 8005548:	f7ff ffc2 	bl	80054d0 <TP_Read_XY>
 800554c:	4603      	mov	r3, r0
 800554e:	75fb      	strb	r3, [r7, #23]
    if(flag == 0)
 8005550:	7dfb      	ldrb	r3, [r7, #23]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d101      	bne.n	800555a <TP_Read_XY2+0x46>
    	return(0);
 8005556:	2300      	movs	r3, #0
 8005558:	e03a      	b.n	80055d0 <TP_Read_XY2+0xbc>
    if(((x2 <= x1 && x1 < x2 + ERR_RANGE) || (x1 <= x2 && x2 < x1 + ERR_RANGE))
 800555a:	8a3a      	ldrh	r2, [r7, #16]
 800555c:	8abb      	ldrh	r3, [r7, #20]
 800555e:	429a      	cmp	r2, r3
 8005560:	d804      	bhi.n	800556c <TP_Read_XY2+0x58>
 8005562:	8a3b      	ldrh	r3, [r7, #16]
 8005564:	3331      	adds	r3, #49	; 0x31
 8005566:	8aba      	ldrh	r2, [r7, #20]
 8005568:	4293      	cmp	r3, r2
 800556a:	da08      	bge.n	800557e <TP_Read_XY2+0x6a>
 800556c:	8aba      	ldrh	r2, [r7, #20]
 800556e:	8a3b      	ldrh	r3, [r7, #16]
 8005570:	429a      	cmp	r2, r3
 8005572:	d82c      	bhi.n	80055ce <TP_Read_XY2+0xba>
 8005574:	8abb      	ldrh	r3, [r7, #20]
 8005576:	3331      	adds	r3, #49	; 0x31
 8005578:	8a3a      	ldrh	r2, [r7, #16]
 800557a:	4293      	cmp	r3, r2
 800557c:	db27      	blt.n	80055ce <TP_Read_XY2+0xba>
    && ((y2 <= y1 && y1 < y2 + ERR_RANGE) || (y1 <= y2 && y2 < y1 + ERR_RANGE)))
 800557e:	89fa      	ldrh	r2, [r7, #14]
 8005580:	8a7b      	ldrh	r3, [r7, #18]
 8005582:	429a      	cmp	r2, r3
 8005584:	d804      	bhi.n	8005590 <TP_Read_XY2+0x7c>
 8005586:	89fb      	ldrh	r3, [r7, #14]
 8005588:	3331      	adds	r3, #49	; 0x31
 800558a:	8a7a      	ldrh	r2, [r7, #18]
 800558c:	4293      	cmp	r3, r2
 800558e:	da08      	bge.n	80055a2 <TP_Read_XY2+0x8e>
 8005590:	8a7a      	ldrh	r2, [r7, #18]
 8005592:	89fb      	ldrh	r3, [r7, #14]
 8005594:	429a      	cmp	r2, r3
 8005596:	d81a      	bhi.n	80055ce <TP_Read_XY2+0xba>
 8005598:	8a7b      	ldrh	r3, [r7, #18]
 800559a:	3331      	adds	r3, #49	; 0x31
 800559c:	89fa      	ldrh	r2, [r7, #14]
 800559e:	4293      	cmp	r3, r2
 80055a0:	db15      	blt.n	80055ce <TP_Read_XY2+0xba>
    {
        *x = (x1 + x2) / 2;
 80055a2:	8abb      	ldrh	r3, [r7, #20]
 80055a4:	461a      	mov	r2, r3
 80055a6:	8a3b      	ldrh	r3, [r7, #16]
 80055a8:	4413      	add	r3, r2
 80055aa:	0fda      	lsrs	r2, r3, #31
 80055ac:	4413      	add	r3, r2
 80055ae:	105b      	asrs	r3, r3, #1
 80055b0:	b29a      	uxth	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	801a      	strh	r2, [r3, #0]
        *y = (y1 + y2) / 2;
 80055b6:	8a7b      	ldrh	r3, [r7, #18]
 80055b8:	461a      	mov	r2, r3
 80055ba:	89fb      	ldrh	r3, [r7, #14]
 80055bc:	4413      	add	r3, r2
 80055be:	0fda      	lsrs	r2, r3, #31
 80055c0:	4413      	add	r3, r2
 80055c2:	105b      	asrs	r3, r3, #1
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	801a      	strh	r2, [r3, #0]
        return 1;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e000      	b.n	80055d0 <TP_Read_XY2+0xbc>
    }
    else
    	return 0;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3718      	adds	r7, #24
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <TP_Scan>:
 * @retvalue   :Current touch screen status,
								0-no touch
								1-touch
******************************************************************************/
uint8_t TP_Scan(uint8_t tp)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
 80055de:	4603      	mov	r3, r0
 80055e0:	71fb      	strb	r3, [r7, #7]
	if(T_IRQ == 0)
 80055e2:	2140      	movs	r1, #64	; 0x40
 80055e4:	483f      	ldr	r0, [pc, #252]	; (80056e4 <TP_Scan+0x10c>)
 80055e6:	f001 f801 	bl	80065ec <HAL_GPIO_ReadPin>
 80055ea:	4603      	mov	r3, r0
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d155      	bne.n	800569c <TP_Scan+0xc4>
	{
		if(tp)
 80055f0:	79fb      	ldrb	r3, [r7, #7]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d004      	beq.n	8005600 <TP_Scan+0x28>
			TP_Read_XY2(&tp_dev.x,&tp_dev.y);
 80055f6:	493c      	ldr	r1, [pc, #240]	; (80056e8 <TP_Scan+0x110>)
 80055f8:	483c      	ldr	r0, [pc, #240]	; (80056ec <TP_Scan+0x114>)
 80055fa:	f7ff ff8b 	bl	8005514 <TP_Read_XY2>
 80055fe:	e03c      	b.n	800567a <TP_Scan+0xa2>
		else if(TP_Read_XY2(&tp_dev.x,&tp_dev.y))
 8005600:	4939      	ldr	r1, [pc, #228]	; (80056e8 <TP_Scan+0x110>)
 8005602:	483a      	ldr	r0, [pc, #232]	; (80056ec <TP_Scan+0x114>)
 8005604:	f7ff ff86 	bl	8005514 <TP_Read_XY2>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d035      	beq.n	800567a <TP_Scan+0xa2>
		{
	 		tp_dev.x = tp_dev.xfac * tp_dev.x + tp_dev.xoff;
 800560e:	4b38      	ldr	r3, [pc, #224]	; (80056f0 <TP_Scan+0x118>)
 8005610:	ed93 7a05 	vldr	s14, [r3, #20]
 8005614:	4b36      	ldr	r3, [pc, #216]	; (80056f0 <TP_Scan+0x118>)
 8005616:	899b      	ldrh	r3, [r3, #12]
 8005618:	ee07 3a90 	vmov	s15, r3
 800561c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005620:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005624:	4b32      	ldr	r3, [pc, #200]	; (80056f0 <TP_Scan+0x118>)
 8005626:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800562a:	ee07 3a90 	vmov	s15, r3
 800562e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005632:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005636:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800563a:	ee17 3a90 	vmov	r3, s15
 800563e:	b29a      	uxth	r2, r3
 8005640:	4b2b      	ldr	r3, [pc, #172]	; (80056f0 <TP_Scan+0x118>)
 8005642:	819a      	strh	r2, [r3, #12]
			tp_dev.y = tp_dev.yfac * tp_dev.y + tp_dev.yoff;
 8005644:	4b2a      	ldr	r3, [pc, #168]	; (80056f0 <TP_Scan+0x118>)
 8005646:	ed93 7a06 	vldr	s14, [r3, #24]
 800564a:	4b29      	ldr	r3, [pc, #164]	; (80056f0 <TP_Scan+0x118>)
 800564c:	89db      	ldrh	r3, [r3, #14]
 800564e:	ee07 3a90 	vmov	s15, r3
 8005652:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005656:	ee27 7a27 	vmul.f32	s14, s14, s15
 800565a:	4b25      	ldr	r3, [pc, #148]	; (80056f0 <TP_Scan+0x118>)
 800565c:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8005660:	ee07 3a90 	vmov	s15, r3
 8005664:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005668:	ee77 7a27 	vadd.f32	s15, s14, s15
 800566c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005670:	ee17 3a90 	vmov	r3, s15
 8005674:	b29a      	uxth	r2, r3
 8005676:	4b1e      	ldr	r3, [pc, #120]	; (80056f0 <TP_Scan+0x118>)
 8005678:	81da      	strh	r2, [r3, #14]
	 	}
		if((tp_dev.sta & TP_PRES_DOWN) == 0)
 800567a:	4b1d      	ldr	r3, [pc, #116]	; (80056f0 <TP_Scan+0x118>)
 800567c:	7c1b      	ldrb	r3, [r3, #16]
 800567e:	b25b      	sxtb	r3, r3
 8005680:	2b00      	cmp	r3, #0
 8005682:	db26      	blt.n	80056d2 <TP_Scan+0xfa>
		{
			tp_dev.sta = TP_PRES_DOWN | TP_CATH_PRES;
 8005684:	4b1a      	ldr	r3, [pc, #104]	; (80056f0 <TP_Scan+0x118>)
 8005686:	22c0      	movs	r2, #192	; 0xc0
 8005688:	741a      	strb	r2, [r3, #16]
			tp_dev.x0 = tp_dev.x;
 800568a:	4b19      	ldr	r3, [pc, #100]	; (80056f0 <TP_Scan+0x118>)
 800568c:	899a      	ldrh	r2, [r3, #12]
 800568e:	4b18      	ldr	r3, [pc, #96]	; (80056f0 <TP_Scan+0x118>)
 8005690:	811a      	strh	r2, [r3, #8]
			tp_dev.y0 = tp_dev.y;
 8005692:	4b17      	ldr	r3, [pc, #92]	; (80056f0 <TP_Scan+0x118>)
 8005694:	89da      	ldrh	r2, [r3, #14]
 8005696:	4b16      	ldr	r3, [pc, #88]	; (80056f0 <TP_Scan+0x118>)
 8005698:	815a      	strh	r2, [r3, #10]
 800569a:	e01a      	b.n	80056d2 <TP_Scan+0xfa>
		}
	}
	else
	{
		if(tp_dev.sta & TP_PRES_DOWN)
 800569c:	4b14      	ldr	r3, [pc, #80]	; (80056f0 <TP_Scan+0x118>)
 800569e:	7c1b      	ldrb	r3, [r3, #16]
 80056a0:	b25b      	sxtb	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	da07      	bge.n	80056b6 <TP_Scan+0xde>
		{
			tp_dev.sta&=~(1<<7);
 80056a6:	4b12      	ldr	r3, [pc, #72]	; (80056f0 <TP_Scan+0x118>)
 80056a8:	7c1b      	ldrb	r3, [r3, #16]
 80056aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056ae:	b2da      	uxtb	r2, r3
 80056b0:	4b0f      	ldr	r3, [pc, #60]	; (80056f0 <TP_Scan+0x118>)
 80056b2:	741a      	strb	r2, [r3, #16]
 80056b4:	e00d      	b.n	80056d2 <TP_Scan+0xfa>
		}
		else
		{
			tp_dev.x0 	= 0;
 80056b6:	4b0e      	ldr	r3, [pc, #56]	; (80056f0 <TP_Scan+0x118>)
 80056b8:	2200      	movs	r2, #0
 80056ba:	811a      	strh	r2, [r3, #8]
			tp_dev.y0 	= 0;
 80056bc:	4b0c      	ldr	r3, [pc, #48]	; (80056f0 <TP_Scan+0x118>)
 80056be:	2200      	movs	r2, #0
 80056c0:	815a      	strh	r2, [r3, #10]
			tp_dev.x  	= 0xffff;
 80056c2:	4b0b      	ldr	r3, [pc, #44]	; (80056f0 <TP_Scan+0x118>)
 80056c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056c8:	819a      	strh	r2, [r3, #12]
			tp_dev.y 	= 0xffff;
 80056ca:	4b09      	ldr	r3, [pc, #36]	; (80056f0 <TP_Scan+0x118>)
 80056cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80056d0:	81da      	strh	r2, [r3, #14]
		}
	}
	return tp_dev.sta & TP_PRES_DOWN;
 80056d2:	4b07      	ldr	r3, [pc, #28]	; (80056f0 <TP_Scan+0x118>)
 80056d4:	7c1b      	ldrb	r3, [r3, #16]
 80056d6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80056da:	b2db      	uxtb	r3, r3
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3708      	adds	r7, #8
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	40020c00 	.word	0x40020c00
 80056e8:	200000be 	.word	0x200000be
 80056ec:	200000bc 	.word	0x200000bc
 80056f0:	200000b0 	.word	0x200000b0

080056f4 <MX_UART5_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart3;

/* UART5 init function */
void MX_UART5_Init(void)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80056f8:	4b11      	ldr	r3, [pc, #68]	; (8005740 <MX_UART5_Init+0x4c>)
 80056fa:	4a12      	ldr	r2, [pc, #72]	; (8005744 <MX_UART5_Init+0x50>)
 80056fc:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80056fe:	4b10      	ldr	r3, [pc, #64]	; (8005740 <MX_UART5_Init+0x4c>)
 8005700:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005704:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8005706:	4b0e      	ldr	r3, [pc, #56]	; (8005740 <MX_UART5_Init+0x4c>)
 8005708:	2200      	movs	r2, #0
 800570a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800570c:	4b0c      	ldr	r3, [pc, #48]	; (8005740 <MX_UART5_Init+0x4c>)
 800570e:	2200      	movs	r2, #0
 8005710:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8005712:	4b0b      	ldr	r3, [pc, #44]	; (8005740 <MX_UART5_Init+0x4c>)
 8005714:	2200      	movs	r2, #0
 8005716:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8005718:	4b09      	ldr	r3, [pc, #36]	; (8005740 <MX_UART5_Init+0x4c>)
 800571a:	220c      	movs	r2, #12
 800571c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800571e:	4b08      	ldr	r3, [pc, #32]	; (8005740 <MX_UART5_Init+0x4c>)
 8005720:	2200      	movs	r2, #0
 8005722:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8005724:	4b06      	ldr	r3, [pc, #24]	; (8005740 <MX_UART5_Init+0x4c>)
 8005726:	2200      	movs	r2, #0
 8005728:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800572a:	4805      	ldr	r0, [pc, #20]	; (8005740 <MX_UART5_Init+0x4c>)
 800572c:	f005 fd6a 	bl	800b204 <HAL_UART_Init>
 8005730:	4603      	mov	r3, r0
 8005732:	2b00      	cmp	r3, #0
 8005734:	d001      	beq.n	800573a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8005736:	f7ff fa8b 	bl	8004c50 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800573a:	bf00      	nop
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	200032a0 	.word	0x200032a0
 8005744:	40005000 	.word	0x40005000

08005748 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800574c:	4b11      	ldr	r3, [pc, #68]	; (8005794 <MX_USART3_UART_Init+0x4c>)
 800574e:	4a12      	ldr	r2, [pc, #72]	; (8005798 <MX_USART3_UART_Init+0x50>)
 8005750:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005752:	4b10      	ldr	r3, [pc, #64]	; (8005794 <MX_USART3_UART_Init+0x4c>)
 8005754:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005758:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800575a:	4b0e      	ldr	r3, [pc, #56]	; (8005794 <MX_USART3_UART_Init+0x4c>)
 800575c:	2200      	movs	r2, #0
 800575e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005760:	4b0c      	ldr	r3, [pc, #48]	; (8005794 <MX_USART3_UART_Init+0x4c>)
 8005762:	2200      	movs	r2, #0
 8005764:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005766:	4b0b      	ldr	r3, [pc, #44]	; (8005794 <MX_USART3_UART_Init+0x4c>)
 8005768:	2200      	movs	r2, #0
 800576a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800576c:	4b09      	ldr	r3, [pc, #36]	; (8005794 <MX_USART3_UART_Init+0x4c>)
 800576e:	220c      	movs	r2, #12
 8005770:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005772:	4b08      	ldr	r3, [pc, #32]	; (8005794 <MX_USART3_UART_Init+0x4c>)
 8005774:	2200      	movs	r2, #0
 8005776:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005778:	4b06      	ldr	r3, [pc, #24]	; (8005794 <MX_USART3_UART_Init+0x4c>)
 800577a:	2200      	movs	r2, #0
 800577c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800577e:	4805      	ldr	r0, [pc, #20]	; (8005794 <MX_USART3_UART_Init+0x4c>)
 8005780:	f005 fd40 	bl	800b204 <HAL_UART_Init>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d001      	beq.n	800578e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800578a:	f7ff fa61 	bl	8004c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800578e:	bf00      	nop
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	200032e4 	.word	0x200032e4
 8005798:	40004800 	.word	0x40004800

0800579c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b08c      	sub	sp, #48	; 0x30
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057a4:	f107 031c 	add.w	r3, r7, #28
 80057a8:	2200      	movs	r2, #0
 80057aa:	601a      	str	r2, [r3, #0]
 80057ac:	605a      	str	r2, [r3, #4]
 80057ae:	609a      	str	r2, [r3, #8]
 80057b0:	60da      	str	r2, [r3, #12]
 80057b2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a42      	ldr	r2, [pc, #264]	; (80058c4 <HAL_UART_MspInit+0x128>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d14b      	bne.n	8005856 <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80057be:	2300      	movs	r3, #0
 80057c0:	61bb      	str	r3, [r7, #24]
 80057c2:	4b41      	ldr	r3, [pc, #260]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 80057c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c6:	4a40      	ldr	r2, [pc, #256]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 80057c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80057cc:	6413      	str	r3, [r2, #64]	; 0x40
 80057ce:	4b3e      	ldr	r3, [pc, #248]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 80057d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057d6:	61bb      	str	r3, [r7, #24]
 80057d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80057da:	2300      	movs	r3, #0
 80057dc:	617b      	str	r3, [r7, #20]
 80057de:	4b3a      	ldr	r3, [pc, #232]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 80057e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057e2:	4a39      	ldr	r2, [pc, #228]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 80057e4:	f043 0304 	orr.w	r3, r3, #4
 80057e8:	6313      	str	r3, [r2, #48]	; 0x30
 80057ea:	4b37      	ldr	r3, [pc, #220]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 80057ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ee:	f003 0304 	and.w	r3, r3, #4
 80057f2:	617b      	str	r3, [r7, #20]
 80057f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80057f6:	2300      	movs	r3, #0
 80057f8:	613b      	str	r3, [r7, #16]
 80057fa:	4b33      	ldr	r3, [pc, #204]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 80057fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057fe:	4a32      	ldr	r2, [pc, #200]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 8005800:	f043 0308 	orr.w	r3, r3, #8
 8005804:	6313      	str	r3, [r2, #48]	; 0x30
 8005806:	4b30      	ldr	r3, [pc, #192]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 8005808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800580a:	f003 0308 	and.w	r3, r3, #8
 800580e:	613b      	str	r3, [r7, #16]
 8005810:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8005812:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005816:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005818:	2302      	movs	r3, #2
 800581a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800581c:	2300      	movs	r3, #0
 800581e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005820:	2303      	movs	r3, #3
 8005822:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8005824:	2308      	movs	r3, #8
 8005826:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005828:	f107 031c 	add.w	r3, r7, #28
 800582c:	4619      	mov	r1, r3
 800582e:	4827      	ldr	r0, [pc, #156]	; (80058cc <HAL_UART_MspInit+0x130>)
 8005830:	f000 fd40 	bl	80062b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005834:	2304      	movs	r3, #4
 8005836:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005838:	2302      	movs	r3, #2
 800583a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800583c:	2300      	movs	r3, #0
 800583e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005840:	2303      	movs	r3, #3
 8005842:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8005844:	2308      	movs	r3, #8
 8005846:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005848:	f107 031c 	add.w	r3, r7, #28
 800584c:	4619      	mov	r1, r3
 800584e:	4820      	ldr	r0, [pc, #128]	; (80058d0 <HAL_UART_MspInit+0x134>)
 8005850:	f000 fd30 	bl	80062b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005854:	e031      	b.n	80058ba <HAL_UART_MspInit+0x11e>
  else if(uartHandle->Instance==USART3)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a1e      	ldr	r2, [pc, #120]	; (80058d4 <HAL_UART_MspInit+0x138>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d12c      	bne.n	80058ba <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005860:	2300      	movs	r3, #0
 8005862:	60fb      	str	r3, [r7, #12]
 8005864:	4b18      	ldr	r3, [pc, #96]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 8005866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005868:	4a17      	ldr	r2, [pc, #92]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 800586a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800586e:	6413      	str	r3, [r2, #64]	; 0x40
 8005870:	4b15      	ldr	r3, [pc, #84]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 8005872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005874:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005878:	60fb      	str	r3, [r7, #12]
 800587a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800587c:	2300      	movs	r3, #0
 800587e:	60bb      	str	r3, [r7, #8]
 8005880:	4b11      	ldr	r3, [pc, #68]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 8005882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005884:	4a10      	ldr	r2, [pc, #64]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 8005886:	f043 0302 	orr.w	r3, r3, #2
 800588a:	6313      	str	r3, [r2, #48]	; 0x30
 800588c:	4b0e      	ldr	r3, [pc, #56]	; (80058c8 <HAL_UART_MspInit+0x12c>)
 800588e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005890:	f003 0302 	and.w	r3, r3, #2
 8005894:	60bb      	str	r3, [r7, #8]
 8005896:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PC_UART_TX_Pin|PC_UART_RX_Pin;
 8005898:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800589c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800589e:	2302      	movs	r3, #2
 80058a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058a2:	2300      	movs	r3, #0
 80058a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80058a6:	2303      	movs	r3, #3
 80058a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80058aa:	2307      	movs	r3, #7
 80058ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058ae:	f107 031c 	add.w	r3, r7, #28
 80058b2:	4619      	mov	r1, r3
 80058b4:	4808      	ldr	r0, [pc, #32]	; (80058d8 <HAL_UART_MspInit+0x13c>)
 80058b6:	f000 fcfd 	bl	80062b4 <HAL_GPIO_Init>
}
 80058ba:	bf00      	nop
 80058bc:	3730      	adds	r7, #48	; 0x30
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
 80058c2:	bf00      	nop
 80058c4:	40005000 	.word	0x40005000
 80058c8:	40023800 	.word	0x40023800
 80058cc:	40020800 	.word	0x40020800
 80058d0:	40020c00 	.word	0x40020c00
 80058d4:	40004800 	.word	0x40004800
 80058d8:	40020400 	.word	0x40020400

080058dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80058dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005914 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80058e0:	480d      	ldr	r0, [pc, #52]	; (8005918 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80058e2:	490e      	ldr	r1, [pc, #56]	; (800591c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80058e4:	4a0e      	ldr	r2, [pc, #56]	; (8005920 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80058e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80058e8:	e002      	b.n	80058f0 <LoopCopyDataInit>

080058ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80058ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80058ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80058ee:	3304      	adds	r3, #4

080058f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80058f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80058f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80058f4:	d3f9      	bcc.n	80058ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80058f6:	4a0b      	ldr	r2, [pc, #44]	; (8005924 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80058f8:	4c0b      	ldr	r4, [pc, #44]	; (8005928 <LoopFillZerobss+0x26>)
  movs r3, #0
 80058fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80058fc:	e001      	b.n	8005902 <LoopFillZerobss>

080058fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80058fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005900:	3204      	adds	r2, #4

08005902 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005902:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005904:	d3fb      	bcc.n	80058fe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005906:	f7ff fb65 	bl	8004fd4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800590a:	f006 f83d 	bl	800b988 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800590e:	f7ff f8ef 	bl	8004af0 <main>
  bx  lr    
 8005912:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005914:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800591c:	200000e0 	.word	0x200000e0
  ldr r2, =_sidata
 8005920:	0800ec98 	.word	0x0800ec98
  ldr r2, =_sbss
 8005924:	200000e0 	.word	0x200000e0
  ldr r4, =_ebss
 8005928:	2000332c 	.word	0x2000332c

0800592c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800592c:	e7fe      	b.n	800592c <ADC_IRQHandler>
	...

08005930 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005934:	4b0e      	ldr	r3, [pc, #56]	; (8005970 <HAL_Init+0x40>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4a0d      	ldr	r2, [pc, #52]	; (8005970 <HAL_Init+0x40>)
 800593a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800593e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005940:	4b0b      	ldr	r3, [pc, #44]	; (8005970 <HAL_Init+0x40>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a0a      	ldr	r2, [pc, #40]	; (8005970 <HAL_Init+0x40>)
 8005946:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800594a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800594c:	4b08      	ldr	r3, [pc, #32]	; (8005970 <HAL_Init+0x40>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a07      	ldr	r2, [pc, #28]	; (8005970 <HAL_Init+0x40>)
 8005952:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005956:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005958:	2003      	movs	r0, #3
 800595a:	f000 f94f 	bl	8005bfc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800595e:	200f      	movs	r0, #15
 8005960:	f000 f808 	bl	8005974 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005964:	f7ff fa9e 	bl	8004ea4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	40023c00 	.word	0x40023c00

08005974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b082      	sub	sp, #8
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800597c:	4b12      	ldr	r3, [pc, #72]	; (80059c8 <HAL_InitTick+0x54>)
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	4b12      	ldr	r3, [pc, #72]	; (80059cc <HAL_InitTick+0x58>)
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	4619      	mov	r1, r3
 8005986:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800598a:	fbb3 f3f1 	udiv	r3, r3, r1
 800598e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005992:	4618      	mov	r0, r3
 8005994:	f000 f967 	bl	8005c66 <HAL_SYSTICK_Config>
 8005998:	4603      	mov	r3, r0
 800599a:	2b00      	cmp	r3, #0
 800599c:	d001      	beq.n	80059a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e00e      	b.n	80059c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2b0f      	cmp	r3, #15
 80059a6:	d80a      	bhi.n	80059be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80059a8:	2200      	movs	r2, #0
 80059aa:	6879      	ldr	r1, [r7, #4]
 80059ac:	f04f 30ff 	mov.w	r0, #4294967295
 80059b0:	f000 f92f 	bl	8005c12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80059b4:	4a06      	ldr	r2, [pc, #24]	; (80059d0 <HAL_InitTick+0x5c>)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80059ba:	2300      	movs	r3, #0
 80059bc:	e000      	b.n	80059c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3708      	adds	r7, #8
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	200000ac 	.word	0x200000ac
 80059cc:	200000dc 	.word	0x200000dc
 80059d0:	200000d8 	.word	0x200000d8

080059d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80059d4:	b480      	push	{r7}
 80059d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80059d8:	4b06      	ldr	r3, [pc, #24]	; (80059f4 <HAL_IncTick+0x20>)
 80059da:	781b      	ldrb	r3, [r3, #0]
 80059dc:	461a      	mov	r2, r3
 80059de:	4b06      	ldr	r3, [pc, #24]	; (80059f8 <HAL_IncTick+0x24>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4413      	add	r3, r2
 80059e4:	4a04      	ldr	r2, [pc, #16]	; (80059f8 <HAL_IncTick+0x24>)
 80059e6:	6013      	str	r3, [r2, #0]
}
 80059e8:	bf00      	nop
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	200000dc 	.word	0x200000dc
 80059f8:	20003328 	.word	0x20003328

080059fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80059fc:	b480      	push	{r7}
 80059fe:	af00      	add	r7, sp, #0
  return uwTick;
 8005a00:	4b03      	ldr	r3, [pc, #12]	; (8005a10 <HAL_GetTick+0x14>)
 8005a02:	681b      	ldr	r3, [r3, #0]
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop
 8005a10:	20003328 	.word	0x20003328

08005a14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005a1c:	f7ff ffee 	bl	80059fc <HAL_GetTick>
 8005a20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a2c:	d005      	beq.n	8005a3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005a2e:	4b0a      	ldr	r3, [pc, #40]	; (8005a58 <HAL_Delay+0x44>)
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	461a      	mov	r2, r3
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	4413      	add	r3, r2
 8005a38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005a3a:	bf00      	nop
 8005a3c:	f7ff ffde 	bl	80059fc <HAL_GetTick>
 8005a40:	4602      	mov	r2, r0
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	1ad3      	subs	r3, r2, r3
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d8f7      	bhi.n	8005a3c <HAL_Delay+0x28>
  {
  }
}
 8005a4c:	bf00      	nop
 8005a4e:	bf00      	nop
 8005a50:	3710      	adds	r7, #16
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop
 8005a58:	200000dc 	.word	0x200000dc

08005a5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f003 0307 	and.w	r3, r3, #7
 8005a6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a6c:	4b0c      	ldr	r3, [pc, #48]	; (8005aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a72:	68ba      	ldr	r2, [r7, #8]
 8005a74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a78:	4013      	ands	r3, r2
 8005a7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a8e:	4a04      	ldr	r2, [pc, #16]	; (8005aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	60d3      	str	r3, [r2, #12]
}
 8005a94:	bf00      	nop
 8005a96:	3714      	adds	r7, #20
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr
 8005aa0:	e000ed00 	.word	0xe000ed00

08005aa4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005aa8:	4b04      	ldr	r3, [pc, #16]	; (8005abc <__NVIC_GetPriorityGrouping+0x18>)
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	0a1b      	lsrs	r3, r3, #8
 8005aae:	f003 0307 	and.w	r3, r3, #7
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr
 8005abc:	e000ed00 	.word	0xe000ed00

08005ac0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	db0b      	blt.n	8005aea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ad2:	79fb      	ldrb	r3, [r7, #7]
 8005ad4:	f003 021f 	and.w	r2, r3, #31
 8005ad8:	4907      	ldr	r1, [pc, #28]	; (8005af8 <__NVIC_EnableIRQ+0x38>)
 8005ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ade:	095b      	lsrs	r3, r3, #5
 8005ae0:	2001      	movs	r0, #1
 8005ae2:	fa00 f202 	lsl.w	r2, r0, r2
 8005ae6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005aea:	bf00      	nop
 8005aec:	370c      	adds	r7, #12
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	e000e100 	.word	0xe000e100

08005afc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	4603      	mov	r3, r0
 8005b04:	6039      	str	r1, [r7, #0]
 8005b06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	db0a      	blt.n	8005b26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	b2da      	uxtb	r2, r3
 8005b14:	490c      	ldr	r1, [pc, #48]	; (8005b48 <__NVIC_SetPriority+0x4c>)
 8005b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b1a:	0112      	lsls	r2, r2, #4
 8005b1c:	b2d2      	uxtb	r2, r2
 8005b1e:	440b      	add	r3, r1
 8005b20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005b24:	e00a      	b.n	8005b3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	b2da      	uxtb	r2, r3
 8005b2a:	4908      	ldr	r1, [pc, #32]	; (8005b4c <__NVIC_SetPriority+0x50>)
 8005b2c:	79fb      	ldrb	r3, [r7, #7]
 8005b2e:	f003 030f 	and.w	r3, r3, #15
 8005b32:	3b04      	subs	r3, #4
 8005b34:	0112      	lsls	r2, r2, #4
 8005b36:	b2d2      	uxtb	r2, r2
 8005b38:	440b      	add	r3, r1
 8005b3a:	761a      	strb	r2, [r3, #24]
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr
 8005b48:	e000e100 	.word	0xe000e100
 8005b4c:	e000ed00 	.word	0xe000ed00

08005b50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b089      	sub	sp, #36	; 0x24
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f003 0307 	and.w	r3, r3, #7
 8005b62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	f1c3 0307 	rsb	r3, r3, #7
 8005b6a:	2b04      	cmp	r3, #4
 8005b6c:	bf28      	it	cs
 8005b6e:	2304      	movcs	r3, #4
 8005b70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	3304      	adds	r3, #4
 8005b76:	2b06      	cmp	r3, #6
 8005b78:	d902      	bls.n	8005b80 <NVIC_EncodePriority+0x30>
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	3b03      	subs	r3, #3
 8005b7e:	e000      	b.n	8005b82 <NVIC_EncodePriority+0x32>
 8005b80:	2300      	movs	r3, #0
 8005b82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b84:	f04f 32ff 	mov.w	r2, #4294967295
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b8e:	43da      	mvns	r2, r3
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	401a      	ands	r2, r3
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b98:	f04f 31ff 	mov.w	r1, #4294967295
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba2:	43d9      	mvns	r1, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ba8:	4313      	orrs	r3, r2
         );
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3724      	adds	r7, #36	; 0x24
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
	...

08005bb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b082      	sub	sp, #8
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005bc8:	d301      	bcc.n	8005bce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e00f      	b.n	8005bee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005bce:	4a0a      	ldr	r2, [pc, #40]	; (8005bf8 <SysTick_Config+0x40>)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	3b01      	subs	r3, #1
 8005bd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005bd6:	210f      	movs	r1, #15
 8005bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bdc:	f7ff ff8e 	bl	8005afc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005be0:	4b05      	ldr	r3, [pc, #20]	; (8005bf8 <SysTick_Config+0x40>)
 8005be2:	2200      	movs	r2, #0
 8005be4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005be6:	4b04      	ldr	r3, [pc, #16]	; (8005bf8 <SysTick_Config+0x40>)
 8005be8:	2207      	movs	r2, #7
 8005bea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005bec:	2300      	movs	r3, #0
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3708      	adds	r7, #8
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	e000e010 	.word	0xe000e010

08005bfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b082      	sub	sp, #8
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f7ff ff29 	bl	8005a5c <__NVIC_SetPriorityGrouping>
}
 8005c0a:	bf00      	nop
 8005c0c:	3708      	adds	r7, #8
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}

08005c12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005c12:	b580      	push	{r7, lr}
 8005c14:	b086      	sub	sp, #24
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	4603      	mov	r3, r0
 8005c1a:	60b9      	str	r1, [r7, #8]
 8005c1c:	607a      	str	r2, [r7, #4]
 8005c1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005c20:	2300      	movs	r3, #0
 8005c22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005c24:	f7ff ff3e 	bl	8005aa4 <__NVIC_GetPriorityGrouping>
 8005c28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	68b9      	ldr	r1, [r7, #8]
 8005c2e:	6978      	ldr	r0, [r7, #20]
 8005c30:	f7ff ff8e 	bl	8005b50 <NVIC_EncodePriority>
 8005c34:	4602      	mov	r2, r0
 8005c36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c3a:	4611      	mov	r1, r2
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f7ff ff5d 	bl	8005afc <__NVIC_SetPriority>
}
 8005c42:	bf00      	nop
 8005c44:	3718      	adds	r7, #24
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}

08005c4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b082      	sub	sp, #8
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	4603      	mov	r3, r0
 8005c52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7ff ff31 	bl	8005ac0 <__NVIC_EnableIRQ>
}
 8005c5e:	bf00      	nop
 8005c60:	3708      	adds	r7, #8
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}

08005c66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c66:	b580      	push	{r7, lr}
 8005c68:	b082      	sub	sp, #8
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f7ff ffa2 	bl	8005bb8 <SysTick_Config>
 8005c74:	4603      	mov	r3, r0
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3708      	adds	r7, #8
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
	...

08005c80 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b086      	sub	sp, #24
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005c8c:	f7ff feb6 	bl	80059fc <HAL_GetTick>
 8005c90:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d101      	bne.n	8005c9c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e099      	b.n	8005dd0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2202      	movs	r2, #2
 8005ca0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 0201 	bic.w	r2, r2, #1
 8005cba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cbc:	e00f      	b.n	8005cde <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005cbe:	f7ff fe9d 	bl	80059fc <HAL_GetTick>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	1ad3      	subs	r3, r2, r3
 8005cc8:	2b05      	cmp	r3, #5
 8005cca:	d908      	bls.n	8005cde <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2220      	movs	r2, #32
 8005cd0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2203      	movs	r2, #3
 8005cd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e078      	b.n	8005dd0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f003 0301 	and.w	r3, r3, #1
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1e8      	bne.n	8005cbe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	4b38      	ldr	r3, [pc, #224]	; (8005dd8 <HAL_DMA_Init+0x158>)
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685a      	ldr	r2, [r3, #4]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005d0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	699b      	ldr	r3, [r3, #24]
 8005d1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6a1b      	ldr	r3, [r3, #32]
 8005d28:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005d2a:	697a      	ldr	r2, [r7, #20]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d34:	2b04      	cmp	r3, #4
 8005d36:	d107      	bne.n	8005d48 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d40:	4313      	orrs	r3, r2
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	695b      	ldr	r3, [r3, #20]
 8005d56:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	f023 0307 	bic.w	r3, r3, #7
 8005d5e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d64:	697a      	ldr	r2, [r7, #20]
 8005d66:	4313      	orrs	r3, r2
 8005d68:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d6e:	2b04      	cmp	r3, #4
 8005d70:	d117      	bne.n	8005da2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d76:	697a      	ldr	r2, [r7, #20]
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d00e      	beq.n	8005da2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f000 fa19 	bl	80061bc <DMA_CheckFifoParam>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d008      	beq.n	8005da2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2240      	movs	r2, #64	; 0x40
 8005d94:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e016      	b.n	8005dd0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	697a      	ldr	r2, [r7, #20]
 8005da8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 f9d0 	bl	8006150 <DMA_CalcBaseAndBitshift>
 8005db0:	4603      	mov	r3, r0
 8005db2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005db8:	223f      	movs	r2, #63	; 0x3f
 8005dba:	409a      	lsls	r2, r3
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005dce:	2300      	movs	r3, #0
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3718      	adds	r7, #24
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bd80      	pop	{r7, pc}
 8005dd8:	f010803f 	.word	0xf010803f

08005ddc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	d004      	beq.n	8005dfa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2280      	movs	r2, #128	; 0x80
 8005df4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
 8005df8:	e00c      	b.n	8005e14 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2205      	movs	r2, #5
 8005dfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f022 0201 	bic.w	r2, r2, #1
 8005e10:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005e12:	2300      	movs	r3, #0
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	370c      	adds	r7, #12
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr

08005e20 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b086      	sub	sp, #24
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005e2c:	4b8e      	ldr	r3, [pc, #568]	; (8006068 <HAL_DMA_IRQHandler+0x248>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a8e      	ldr	r2, [pc, #568]	; (800606c <HAL_DMA_IRQHandler+0x24c>)
 8005e32:	fba2 2303 	umull	r2, r3, r2, r3
 8005e36:	0a9b      	lsrs	r3, r3, #10
 8005e38:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e3e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e4a:	2208      	movs	r2, #8
 8005e4c:	409a      	lsls	r2, r3
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	4013      	ands	r3, r2
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d01a      	beq.n	8005e8c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0304 	and.w	r3, r3, #4
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d013      	beq.n	8005e8c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f022 0204 	bic.w	r2, r2, #4
 8005e72:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e78:	2208      	movs	r2, #8
 8005e7a:	409a      	lsls	r2, r3
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e84:	f043 0201 	orr.w	r2, r3, #1
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e90:	2201      	movs	r2, #1
 8005e92:	409a      	lsls	r2, r3
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	4013      	ands	r3, r2
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d012      	beq.n	8005ec2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00b      	beq.n	8005ec2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005eae:	2201      	movs	r2, #1
 8005eb0:	409a      	lsls	r2, r3
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eba:	f043 0202 	orr.w	r2, r3, #2
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ec6:	2204      	movs	r2, #4
 8005ec8:	409a      	lsls	r2, r3
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	4013      	ands	r3, r2
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d012      	beq.n	8005ef8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0302 	and.w	r3, r3, #2
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d00b      	beq.n	8005ef8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ee4:	2204      	movs	r2, #4
 8005ee6:	409a      	lsls	r2, r3
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ef0:	f043 0204 	orr.w	r2, r3, #4
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005efc:	2210      	movs	r2, #16
 8005efe:	409a      	lsls	r2, r3
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	4013      	ands	r3, r2
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d043      	beq.n	8005f90 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0308 	and.w	r3, r3, #8
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d03c      	beq.n	8005f90 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f1a:	2210      	movs	r2, #16
 8005f1c:	409a      	lsls	r2, r3
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d018      	beq.n	8005f62 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d108      	bne.n	8005f50 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d024      	beq.n	8005f90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	4798      	blx	r3
 8005f4e:	e01f      	b.n	8005f90 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d01b      	beq.n	8005f90 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	4798      	blx	r3
 8005f60:	e016      	b.n	8005f90 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d107      	bne.n	8005f80 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f022 0208 	bic.w	r2, r2, #8
 8005f7e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d003      	beq.n	8005f90 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f94:	2220      	movs	r2, #32
 8005f96:	409a      	lsls	r2, r3
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 808f 	beq.w	80060c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f003 0310 	and.w	r3, r3, #16
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f000 8087 	beq.w	80060c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fb6:	2220      	movs	r2, #32
 8005fb8:	409a      	lsls	r2, r3
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	2b05      	cmp	r3, #5
 8005fc8:	d136      	bne.n	8006038 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f022 0216 	bic.w	r2, r2, #22
 8005fd8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	695a      	ldr	r2, [r3, #20]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fe8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d103      	bne.n	8005ffa <HAL_DMA_IRQHandler+0x1da>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d007      	beq.n	800600a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f022 0208 	bic.w	r2, r2, #8
 8006008:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800600e:	223f      	movs	r2, #63	; 0x3f
 8006010:	409a      	lsls	r2, r3
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2201      	movs	r2, #1
 800601a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800602a:	2b00      	cmp	r3, #0
 800602c:	d07e      	beq.n	800612c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	4798      	blx	r3
        }
        return;
 8006036:	e079      	b.n	800612c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006042:	2b00      	cmp	r3, #0
 8006044:	d01d      	beq.n	8006082 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006050:	2b00      	cmp	r3, #0
 8006052:	d10d      	bne.n	8006070 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006058:	2b00      	cmp	r3, #0
 800605a:	d031      	beq.n	80060c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	4798      	blx	r3
 8006064:	e02c      	b.n	80060c0 <HAL_DMA_IRQHandler+0x2a0>
 8006066:	bf00      	nop
 8006068:	200000ac 	.word	0x200000ac
 800606c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006074:	2b00      	cmp	r3, #0
 8006076:	d023      	beq.n	80060c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	4798      	blx	r3
 8006080:	e01e      	b.n	80060c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800608c:	2b00      	cmp	r3, #0
 800608e:	d10f      	bne.n	80060b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f022 0210 	bic.w	r2, r2, #16
 800609e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d003      	beq.n	80060c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d032      	beq.n	800612e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060cc:	f003 0301 	and.w	r3, r3, #1
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d022      	beq.n	800611a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2205      	movs	r2, #5
 80060d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f022 0201 	bic.w	r2, r2, #1
 80060ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	3301      	adds	r3, #1
 80060f0:	60bb      	str	r3, [r7, #8]
 80060f2:	697a      	ldr	r2, [r7, #20]
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d307      	bcc.n	8006108 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 0301 	and.w	r3, r3, #1
 8006102:	2b00      	cmp	r3, #0
 8006104:	d1f2      	bne.n	80060ec <HAL_DMA_IRQHandler+0x2cc>
 8006106:	e000      	b.n	800610a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006108:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2201      	movs	r2, #1
 800610e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800611e:	2b00      	cmp	r3, #0
 8006120:	d005      	beq.n	800612e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	4798      	blx	r3
 800612a:	e000      	b.n	800612e <HAL_DMA_IRQHandler+0x30e>
        return;
 800612c:	bf00      	nop
    }
  }
}
 800612e:	3718      	adds	r7, #24
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006134:	b480      	push	{r7}
 8006136:	b083      	sub	sp, #12
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006142:	b2db      	uxtb	r3, r3
}
 8006144:	4618      	mov	r0, r3
 8006146:	370c      	adds	r7, #12
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006150:	b480      	push	{r7}
 8006152:	b085      	sub	sp, #20
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	b2db      	uxtb	r3, r3
 800615e:	3b10      	subs	r3, #16
 8006160:	4a14      	ldr	r2, [pc, #80]	; (80061b4 <DMA_CalcBaseAndBitshift+0x64>)
 8006162:	fba2 2303 	umull	r2, r3, r2, r3
 8006166:	091b      	lsrs	r3, r3, #4
 8006168:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800616a:	4a13      	ldr	r2, [pc, #76]	; (80061b8 <DMA_CalcBaseAndBitshift+0x68>)
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	4413      	add	r3, r2
 8006170:	781b      	ldrb	r3, [r3, #0]
 8006172:	461a      	mov	r2, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2b03      	cmp	r3, #3
 800617c:	d909      	bls.n	8006192 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006186:	f023 0303 	bic.w	r3, r3, #3
 800618a:	1d1a      	adds	r2, r3, #4
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	659a      	str	r2, [r3, #88]	; 0x58
 8006190:	e007      	b.n	80061a2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800619a:	f023 0303 	bic.w	r3, r3, #3
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3714      	adds	r7, #20
 80061aa:	46bd      	mov	sp, r7
 80061ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b0:	4770      	bx	lr
 80061b2:	bf00      	nop
 80061b4:	aaaaaaab 	.word	0xaaaaaaab
 80061b8:	0800ec58 	.word	0x0800ec58

080061bc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80061bc:	b480      	push	{r7}
 80061be:	b085      	sub	sp, #20
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061c4:	2300      	movs	r3, #0
 80061c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061cc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	699b      	ldr	r3, [r3, #24]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d11f      	bne.n	8006216 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	2b03      	cmp	r3, #3
 80061da:	d856      	bhi.n	800628a <DMA_CheckFifoParam+0xce>
 80061dc:	a201      	add	r2, pc, #4	; (adr r2, 80061e4 <DMA_CheckFifoParam+0x28>)
 80061de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061e2:	bf00      	nop
 80061e4:	080061f5 	.word	0x080061f5
 80061e8:	08006207 	.word	0x08006207
 80061ec:	080061f5 	.word	0x080061f5
 80061f0:	0800628b 	.word	0x0800628b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d046      	beq.n	800628e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006204:	e043      	b.n	800628e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800620a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800620e:	d140      	bne.n	8006292 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006214:	e03d      	b.n	8006292 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800621e:	d121      	bne.n	8006264 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	2b03      	cmp	r3, #3
 8006224:	d837      	bhi.n	8006296 <DMA_CheckFifoParam+0xda>
 8006226:	a201      	add	r2, pc, #4	; (adr r2, 800622c <DMA_CheckFifoParam+0x70>)
 8006228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800622c:	0800623d 	.word	0x0800623d
 8006230:	08006243 	.word	0x08006243
 8006234:	0800623d 	.word	0x0800623d
 8006238:	08006255 	.word	0x08006255
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800623c:	2301      	movs	r3, #1
 800623e:	73fb      	strb	r3, [r7, #15]
      break;
 8006240:	e030      	b.n	80062a4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006246:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800624a:	2b00      	cmp	r3, #0
 800624c:	d025      	beq.n	800629a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006252:	e022      	b.n	800629a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006258:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800625c:	d11f      	bne.n	800629e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006262:	e01c      	b.n	800629e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	2b02      	cmp	r3, #2
 8006268:	d903      	bls.n	8006272 <DMA_CheckFifoParam+0xb6>
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	2b03      	cmp	r3, #3
 800626e:	d003      	beq.n	8006278 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006270:	e018      	b.n	80062a4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	73fb      	strb	r3, [r7, #15]
      break;
 8006276:	e015      	b.n	80062a4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800627c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00e      	beq.n	80062a2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	73fb      	strb	r3, [r7, #15]
      break;
 8006288:	e00b      	b.n	80062a2 <DMA_CheckFifoParam+0xe6>
      break;
 800628a:	bf00      	nop
 800628c:	e00a      	b.n	80062a4 <DMA_CheckFifoParam+0xe8>
      break;
 800628e:	bf00      	nop
 8006290:	e008      	b.n	80062a4 <DMA_CheckFifoParam+0xe8>
      break;
 8006292:	bf00      	nop
 8006294:	e006      	b.n	80062a4 <DMA_CheckFifoParam+0xe8>
      break;
 8006296:	bf00      	nop
 8006298:	e004      	b.n	80062a4 <DMA_CheckFifoParam+0xe8>
      break;
 800629a:	bf00      	nop
 800629c:	e002      	b.n	80062a4 <DMA_CheckFifoParam+0xe8>
      break;   
 800629e:	bf00      	nop
 80062a0:	e000      	b.n	80062a4 <DMA_CheckFifoParam+0xe8>
      break;
 80062a2:	bf00      	nop
    }
  } 
  
  return status; 
 80062a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3714      	adds	r7, #20
 80062aa:	46bd      	mov	sp, r7
 80062ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b0:	4770      	bx	lr
 80062b2:	bf00      	nop

080062b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b089      	sub	sp, #36	; 0x24
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80062be:	2300      	movs	r3, #0
 80062c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80062c2:	2300      	movs	r3, #0
 80062c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80062c6:	2300      	movs	r3, #0
 80062c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80062ca:	2300      	movs	r3, #0
 80062cc:	61fb      	str	r3, [r7, #28]
 80062ce:	e16b      	b.n	80065a8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80062d0:	2201      	movs	r2, #1
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	fa02 f303 	lsl.w	r3, r2, r3
 80062d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	697a      	ldr	r2, [r7, #20]
 80062e0:	4013      	ands	r3, r2
 80062e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80062e4:	693a      	ldr	r2, [r7, #16]
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	429a      	cmp	r2, r3
 80062ea:	f040 815a 	bne.w	80065a2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	f003 0303 	and.w	r3, r3, #3
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d005      	beq.n	8006306 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006302:	2b02      	cmp	r3, #2
 8006304:	d130      	bne.n	8006368 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	005b      	lsls	r3, r3, #1
 8006310:	2203      	movs	r2, #3
 8006312:	fa02 f303 	lsl.w	r3, r2, r3
 8006316:	43db      	mvns	r3, r3
 8006318:	69ba      	ldr	r2, [r7, #24]
 800631a:	4013      	ands	r3, r2
 800631c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	68da      	ldr	r2, [r3, #12]
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	005b      	lsls	r3, r3, #1
 8006326:	fa02 f303 	lsl.w	r3, r2, r3
 800632a:	69ba      	ldr	r2, [r7, #24]
 800632c:	4313      	orrs	r3, r2
 800632e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	69ba      	ldr	r2, [r7, #24]
 8006334:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800633c:	2201      	movs	r2, #1
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	fa02 f303 	lsl.w	r3, r2, r3
 8006344:	43db      	mvns	r3, r3
 8006346:	69ba      	ldr	r2, [r7, #24]
 8006348:	4013      	ands	r3, r2
 800634a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	091b      	lsrs	r3, r3, #4
 8006352:	f003 0201 	and.w	r2, r3, #1
 8006356:	69fb      	ldr	r3, [r7, #28]
 8006358:	fa02 f303 	lsl.w	r3, r2, r3
 800635c:	69ba      	ldr	r2, [r7, #24]
 800635e:	4313      	orrs	r3, r2
 8006360:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	69ba      	ldr	r2, [r7, #24]
 8006366:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	f003 0303 	and.w	r3, r3, #3
 8006370:	2b03      	cmp	r3, #3
 8006372:	d017      	beq.n	80063a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800637a:	69fb      	ldr	r3, [r7, #28]
 800637c:	005b      	lsls	r3, r3, #1
 800637e:	2203      	movs	r2, #3
 8006380:	fa02 f303 	lsl.w	r3, r2, r3
 8006384:	43db      	mvns	r3, r3
 8006386:	69ba      	ldr	r2, [r7, #24]
 8006388:	4013      	ands	r3, r2
 800638a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	689a      	ldr	r2, [r3, #8]
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	005b      	lsls	r3, r3, #1
 8006394:	fa02 f303 	lsl.w	r3, r2, r3
 8006398:	69ba      	ldr	r2, [r7, #24]
 800639a:	4313      	orrs	r3, r2
 800639c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	69ba      	ldr	r2, [r7, #24]
 80063a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	f003 0303 	and.w	r3, r3, #3
 80063ac:	2b02      	cmp	r3, #2
 80063ae:	d123      	bne.n	80063f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	08da      	lsrs	r2, r3, #3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	3208      	adds	r2, #8
 80063b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	f003 0307 	and.w	r3, r3, #7
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	220f      	movs	r2, #15
 80063c8:	fa02 f303 	lsl.w	r3, r2, r3
 80063cc:	43db      	mvns	r3, r3
 80063ce:	69ba      	ldr	r2, [r7, #24]
 80063d0:	4013      	ands	r3, r2
 80063d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	691a      	ldr	r2, [r3, #16]
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	f003 0307 	and.w	r3, r3, #7
 80063de:	009b      	lsls	r3, r3, #2
 80063e0:	fa02 f303 	lsl.w	r3, r2, r3
 80063e4:	69ba      	ldr	r2, [r7, #24]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	08da      	lsrs	r2, r3, #3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	3208      	adds	r2, #8
 80063f2:	69b9      	ldr	r1, [r7, #24]
 80063f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80063fe:	69fb      	ldr	r3, [r7, #28]
 8006400:	005b      	lsls	r3, r3, #1
 8006402:	2203      	movs	r2, #3
 8006404:	fa02 f303 	lsl.w	r3, r2, r3
 8006408:	43db      	mvns	r3, r3
 800640a:	69ba      	ldr	r2, [r7, #24]
 800640c:	4013      	ands	r3, r2
 800640e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	f003 0203 	and.w	r2, r3, #3
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	005b      	lsls	r3, r3, #1
 800641c:	fa02 f303 	lsl.w	r3, r2, r3
 8006420:	69ba      	ldr	r2, [r7, #24]
 8006422:	4313      	orrs	r3, r2
 8006424:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	69ba      	ldr	r2, [r7, #24]
 800642a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006434:	2b00      	cmp	r3, #0
 8006436:	f000 80b4 	beq.w	80065a2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800643a:	2300      	movs	r3, #0
 800643c:	60fb      	str	r3, [r7, #12]
 800643e:	4b60      	ldr	r3, [pc, #384]	; (80065c0 <HAL_GPIO_Init+0x30c>)
 8006440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006442:	4a5f      	ldr	r2, [pc, #380]	; (80065c0 <HAL_GPIO_Init+0x30c>)
 8006444:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006448:	6453      	str	r3, [r2, #68]	; 0x44
 800644a:	4b5d      	ldr	r3, [pc, #372]	; (80065c0 <HAL_GPIO_Init+0x30c>)
 800644c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800644e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006452:	60fb      	str	r3, [r7, #12]
 8006454:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006456:	4a5b      	ldr	r2, [pc, #364]	; (80065c4 <HAL_GPIO_Init+0x310>)
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	089b      	lsrs	r3, r3, #2
 800645c:	3302      	adds	r3, #2
 800645e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006462:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	f003 0303 	and.w	r3, r3, #3
 800646a:	009b      	lsls	r3, r3, #2
 800646c:	220f      	movs	r2, #15
 800646e:	fa02 f303 	lsl.w	r3, r2, r3
 8006472:	43db      	mvns	r3, r3
 8006474:	69ba      	ldr	r2, [r7, #24]
 8006476:	4013      	ands	r3, r2
 8006478:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	4a52      	ldr	r2, [pc, #328]	; (80065c8 <HAL_GPIO_Init+0x314>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d02b      	beq.n	80064da <HAL_GPIO_Init+0x226>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a51      	ldr	r2, [pc, #324]	; (80065cc <HAL_GPIO_Init+0x318>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d025      	beq.n	80064d6 <HAL_GPIO_Init+0x222>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a50      	ldr	r2, [pc, #320]	; (80065d0 <HAL_GPIO_Init+0x31c>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d01f      	beq.n	80064d2 <HAL_GPIO_Init+0x21e>
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	4a4f      	ldr	r2, [pc, #316]	; (80065d4 <HAL_GPIO_Init+0x320>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d019      	beq.n	80064ce <HAL_GPIO_Init+0x21a>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	4a4e      	ldr	r2, [pc, #312]	; (80065d8 <HAL_GPIO_Init+0x324>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d013      	beq.n	80064ca <HAL_GPIO_Init+0x216>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	4a4d      	ldr	r2, [pc, #308]	; (80065dc <HAL_GPIO_Init+0x328>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d00d      	beq.n	80064c6 <HAL_GPIO_Init+0x212>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	4a4c      	ldr	r2, [pc, #304]	; (80065e0 <HAL_GPIO_Init+0x32c>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d007      	beq.n	80064c2 <HAL_GPIO_Init+0x20e>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a4b      	ldr	r2, [pc, #300]	; (80065e4 <HAL_GPIO_Init+0x330>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d101      	bne.n	80064be <HAL_GPIO_Init+0x20a>
 80064ba:	2307      	movs	r3, #7
 80064bc:	e00e      	b.n	80064dc <HAL_GPIO_Init+0x228>
 80064be:	2308      	movs	r3, #8
 80064c0:	e00c      	b.n	80064dc <HAL_GPIO_Init+0x228>
 80064c2:	2306      	movs	r3, #6
 80064c4:	e00a      	b.n	80064dc <HAL_GPIO_Init+0x228>
 80064c6:	2305      	movs	r3, #5
 80064c8:	e008      	b.n	80064dc <HAL_GPIO_Init+0x228>
 80064ca:	2304      	movs	r3, #4
 80064cc:	e006      	b.n	80064dc <HAL_GPIO_Init+0x228>
 80064ce:	2303      	movs	r3, #3
 80064d0:	e004      	b.n	80064dc <HAL_GPIO_Init+0x228>
 80064d2:	2302      	movs	r3, #2
 80064d4:	e002      	b.n	80064dc <HAL_GPIO_Init+0x228>
 80064d6:	2301      	movs	r3, #1
 80064d8:	e000      	b.n	80064dc <HAL_GPIO_Init+0x228>
 80064da:	2300      	movs	r3, #0
 80064dc:	69fa      	ldr	r2, [r7, #28]
 80064de:	f002 0203 	and.w	r2, r2, #3
 80064e2:	0092      	lsls	r2, r2, #2
 80064e4:	4093      	lsls	r3, r2
 80064e6:	69ba      	ldr	r2, [r7, #24]
 80064e8:	4313      	orrs	r3, r2
 80064ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80064ec:	4935      	ldr	r1, [pc, #212]	; (80065c4 <HAL_GPIO_Init+0x310>)
 80064ee:	69fb      	ldr	r3, [r7, #28]
 80064f0:	089b      	lsrs	r3, r3, #2
 80064f2:	3302      	adds	r3, #2
 80064f4:	69ba      	ldr	r2, [r7, #24]
 80064f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80064fa:	4b3b      	ldr	r3, [pc, #236]	; (80065e8 <HAL_GPIO_Init+0x334>)
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	43db      	mvns	r3, r3
 8006504:	69ba      	ldr	r2, [r7, #24]
 8006506:	4013      	ands	r3, r2
 8006508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006512:	2b00      	cmp	r3, #0
 8006514:	d003      	beq.n	800651e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006516:	69ba      	ldr	r2, [r7, #24]
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	4313      	orrs	r3, r2
 800651c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800651e:	4a32      	ldr	r2, [pc, #200]	; (80065e8 <HAL_GPIO_Init+0x334>)
 8006520:	69bb      	ldr	r3, [r7, #24]
 8006522:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006524:	4b30      	ldr	r3, [pc, #192]	; (80065e8 <HAL_GPIO_Init+0x334>)
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	43db      	mvns	r3, r3
 800652e:	69ba      	ldr	r2, [r7, #24]
 8006530:	4013      	ands	r3, r2
 8006532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800653c:	2b00      	cmp	r3, #0
 800653e:	d003      	beq.n	8006548 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006540:	69ba      	ldr	r2, [r7, #24]
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	4313      	orrs	r3, r2
 8006546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006548:	4a27      	ldr	r2, [pc, #156]	; (80065e8 <HAL_GPIO_Init+0x334>)
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800654e:	4b26      	ldr	r3, [pc, #152]	; (80065e8 <HAL_GPIO_Init+0x334>)
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	43db      	mvns	r3, r3
 8006558:	69ba      	ldr	r2, [r7, #24]
 800655a:	4013      	ands	r3, r2
 800655c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006566:	2b00      	cmp	r3, #0
 8006568:	d003      	beq.n	8006572 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800656a:	69ba      	ldr	r2, [r7, #24]
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	4313      	orrs	r3, r2
 8006570:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006572:	4a1d      	ldr	r2, [pc, #116]	; (80065e8 <HAL_GPIO_Init+0x334>)
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006578:	4b1b      	ldr	r3, [pc, #108]	; (80065e8 <HAL_GPIO_Init+0x334>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	43db      	mvns	r3, r3
 8006582:	69ba      	ldr	r2, [r7, #24]
 8006584:	4013      	ands	r3, r2
 8006586:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d003      	beq.n	800659c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006594:	69ba      	ldr	r2, [r7, #24]
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	4313      	orrs	r3, r2
 800659a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800659c:	4a12      	ldr	r2, [pc, #72]	; (80065e8 <HAL_GPIO_Init+0x334>)
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80065a2:	69fb      	ldr	r3, [r7, #28]
 80065a4:	3301      	adds	r3, #1
 80065a6:	61fb      	str	r3, [r7, #28]
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	2b0f      	cmp	r3, #15
 80065ac:	f67f ae90 	bls.w	80062d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80065b0:	bf00      	nop
 80065b2:	bf00      	nop
 80065b4:	3724      	adds	r7, #36	; 0x24
 80065b6:	46bd      	mov	sp, r7
 80065b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop
 80065c0:	40023800 	.word	0x40023800
 80065c4:	40013800 	.word	0x40013800
 80065c8:	40020000 	.word	0x40020000
 80065cc:	40020400 	.word	0x40020400
 80065d0:	40020800 	.word	0x40020800
 80065d4:	40020c00 	.word	0x40020c00
 80065d8:	40021000 	.word	0x40021000
 80065dc:	40021400 	.word	0x40021400
 80065e0:	40021800 	.word	0x40021800
 80065e4:	40021c00 	.word	0x40021c00
 80065e8:	40013c00 	.word	0x40013c00

080065ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b085      	sub	sp, #20
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
 80065f4:	460b      	mov	r3, r1
 80065f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	691a      	ldr	r2, [r3, #16]
 80065fc:	887b      	ldrh	r3, [r7, #2]
 80065fe:	4013      	ands	r3, r2
 8006600:	2b00      	cmp	r3, #0
 8006602:	d002      	beq.n	800660a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006604:	2301      	movs	r3, #1
 8006606:	73fb      	strb	r3, [r7, #15]
 8006608:	e001      	b.n	800660e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800660a:	2300      	movs	r3, #0
 800660c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800660e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006610:	4618      	mov	r0, r3
 8006612:	3714      	adds	r7, #20
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr

0800661c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	460b      	mov	r3, r1
 8006626:	807b      	strh	r3, [r7, #2]
 8006628:	4613      	mov	r3, r2
 800662a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800662c:	787b      	ldrb	r3, [r7, #1]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d003      	beq.n	800663a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006632:	887a      	ldrh	r2, [r7, #2]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006638:	e003      	b.n	8006642 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800663a:	887b      	ldrh	r3, [r7, #2]
 800663c:	041a      	lsls	r2, r3, #16
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	619a      	str	r2, [r3, #24]
}
 8006642:	bf00      	nop
 8006644:	370c      	adds	r7, #12
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr
	...

08006650 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d101      	bne.n	8006662 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e12b      	b.n	80068ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006668:	b2db      	uxtb	r3, r3
 800666a:	2b00      	cmp	r3, #0
 800666c:	d106      	bne.n	800667c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f7fe f98a 	bl	8004990 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2224      	movs	r2, #36	; 0x24
 8006680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f022 0201 	bic.w	r2, r2, #1
 8006692:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80066a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80066b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80066b4:	f003 f8d6 	bl	8009864 <HAL_RCC_GetPCLK1Freq>
 80066b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	4a81      	ldr	r2, [pc, #516]	; (80068c4 <HAL_I2C_Init+0x274>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d807      	bhi.n	80066d4 <HAL_I2C_Init+0x84>
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	4a80      	ldr	r2, [pc, #512]	; (80068c8 <HAL_I2C_Init+0x278>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	bf94      	ite	ls
 80066cc:	2301      	movls	r3, #1
 80066ce:	2300      	movhi	r3, #0
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	e006      	b.n	80066e2 <HAL_I2C_Init+0x92>
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	4a7d      	ldr	r2, [pc, #500]	; (80068cc <HAL_I2C_Init+0x27c>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	bf94      	ite	ls
 80066dc:	2301      	movls	r3, #1
 80066de:	2300      	movhi	r3, #0
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d001      	beq.n	80066ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	e0e7      	b.n	80068ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	4a78      	ldr	r2, [pc, #480]	; (80068d0 <HAL_I2C_Init+0x280>)
 80066ee:	fba2 2303 	umull	r2, r3, r2, r3
 80066f2:	0c9b      	lsrs	r3, r3, #18
 80066f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68ba      	ldr	r2, [r7, #8]
 8006706:	430a      	orrs	r2, r1
 8006708:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	6a1b      	ldr	r3, [r3, #32]
 8006710:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	4a6a      	ldr	r2, [pc, #424]	; (80068c4 <HAL_I2C_Init+0x274>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d802      	bhi.n	8006724 <HAL_I2C_Init+0xd4>
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	3301      	adds	r3, #1
 8006722:	e009      	b.n	8006738 <HAL_I2C_Init+0xe8>
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800672a:	fb02 f303 	mul.w	r3, r2, r3
 800672e:	4a69      	ldr	r2, [pc, #420]	; (80068d4 <HAL_I2C_Init+0x284>)
 8006730:	fba2 2303 	umull	r2, r3, r2, r3
 8006734:	099b      	lsrs	r3, r3, #6
 8006736:	3301      	adds	r3, #1
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	6812      	ldr	r2, [r2, #0]
 800673c:	430b      	orrs	r3, r1
 800673e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800674a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	495c      	ldr	r1, [pc, #368]	; (80068c4 <HAL_I2C_Init+0x274>)
 8006754:	428b      	cmp	r3, r1
 8006756:	d819      	bhi.n	800678c <HAL_I2C_Init+0x13c>
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	1e59      	subs	r1, r3, #1
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	005b      	lsls	r3, r3, #1
 8006762:	fbb1 f3f3 	udiv	r3, r1, r3
 8006766:	1c59      	adds	r1, r3, #1
 8006768:	f640 73fc 	movw	r3, #4092	; 0xffc
 800676c:	400b      	ands	r3, r1
 800676e:	2b00      	cmp	r3, #0
 8006770:	d00a      	beq.n	8006788 <HAL_I2C_Init+0x138>
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	1e59      	subs	r1, r3, #1
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	005b      	lsls	r3, r3, #1
 800677c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006780:	3301      	adds	r3, #1
 8006782:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006786:	e051      	b.n	800682c <HAL_I2C_Init+0x1dc>
 8006788:	2304      	movs	r3, #4
 800678a:	e04f      	b.n	800682c <HAL_I2C_Init+0x1dc>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d111      	bne.n	80067b8 <HAL_I2C_Init+0x168>
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	1e58      	subs	r0, r3, #1
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6859      	ldr	r1, [r3, #4]
 800679c:	460b      	mov	r3, r1
 800679e:	005b      	lsls	r3, r3, #1
 80067a0:	440b      	add	r3, r1
 80067a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80067a6:	3301      	adds	r3, #1
 80067a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	bf0c      	ite	eq
 80067b0:	2301      	moveq	r3, #1
 80067b2:	2300      	movne	r3, #0
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	e012      	b.n	80067de <HAL_I2C_Init+0x18e>
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	1e58      	subs	r0, r3, #1
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6859      	ldr	r1, [r3, #4]
 80067c0:	460b      	mov	r3, r1
 80067c2:	009b      	lsls	r3, r3, #2
 80067c4:	440b      	add	r3, r1
 80067c6:	0099      	lsls	r1, r3, #2
 80067c8:	440b      	add	r3, r1
 80067ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80067ce:	3301      	adds	r3, #1
 80067d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	bf0c      	ite	eq
 80067d8:	2301      	moveq	r3, #1
 80067da:	2300      	movne	r3, #0
 80067dc:	b2db      	uxtb	r3, r3
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d001      	beq.n	80067e6 <HAL_I2C_Init+0x196>
 80067e2:	2301      	movs	r3, #1
 80067e4:	e022      	b.n	800682c <HAL_I2C_Init+0x1dc>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d10e      	bne.n	800680c <HAL_I2C_Init+0x1bc>
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	1e58      	subs	r0, r3, #1
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6859      	ldr	r1, [r3, #4]
 80067f6:	460b      	mov	r3, r1
 80067f8:	005b      	lsls	r3, r3, #1
 80067fa:	440b      	add	r3, r1
 80067fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8006800:	3301      	adds	r3, #1
 8006802:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006806:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800680a:	e00f      	b.n	800682c <HAL_I2C_Init+0x1dc>
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	1e58      	subs	r0, r3, #1
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6859      	ldr	r1, [r3, #4]
 8006814:	460b      	mov	r3, r1
 8006816:	009b      	lsls	r3, r3, #2
 8006818:	440b      	add	r3, r1
 800681a:	0099      	lsls	r1, r3, #2
 800681c:	440b      	add	r3, r1
 800681e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006822:	3301      	adds	r3, #1
 8006824:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006828:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800682c:	6879      	ldr	r1, [r7, #4]
 800682e:	6809      	ldr	r1, [r1, #0]
 8006830:	4313      	orrs	r3, r2
 8006832:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	69da      	ldr	r2, [r3, #28]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6a1b      	ldr	r3, [r3, #32]
 8006846:	431a      	orrs	r2, r3
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	430a      	orrs	r2, r1
 800684e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800685a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	6911      	ldr	r1, [r2, #16]
 8006862:	687a      	ldr	r2, [r7, #4]
 8006864:	68d2      	ldr	r2, [r2, #12]
 8006866:	4311      	orrs	r1, r2
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	6812      	ldr	r2, [r2, #0]
 800686c:	430b      	orrs	r3, r1
 800686e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	68db      	ldr	r3, [r3, #12]
 8006876:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	695a      	ldr	r2, [r3, #20]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	431a      	orrs	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	430a      	orrs	r2, r1
 800688a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f042 0201 	orr.w	r2, r2, #1
 800689a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2220      	movs	r2, #32
 80068a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2200      	movs	r2, #0
 80068ae:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2200      	movs	r2, #0
 80068b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3710      	adds	r7, #16
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	000186a0 	.word	0x000186a0
 80068c8:	001e847f 	.word	0x001e847f
 80068cc:	003d08ff 	.word	0x003d08ff
 80068d0:	431bde83 	.word	0x431bde83
 80068d4:	10624dd3 	.word	0x10624dd3

080068d8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b088      	sub	sp, #32
 80068dc:	af02      	add	r7, sp, #8
 80068de:	60f8      	str	r0, [r7, #12]
 80068e0:	4608      	mov	r0, r1
 80068e2:	4611      	mov	r1, r2
 80068e4:	461a      	mov	r2, r3
 80068e6:	4603      	mov	r3, r0
 80068e8:	817b      	strh	r3, [r7, #10]
 80068ea:	460b      	mov	r3, r1
 80068ec:	813b      	strh	r3, [r7, #8]
 80068ee:	4613      	mov	r3, r2
 80068f0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80068f2:	f7ff f883 	bl	80059fc <HAL_GetTick>
 80068f6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	2b20      	cmp	r3, #32
 8006902:	f040 80d9 	bne.w	8006ab8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	2319      	movs	r3, #25
 800690c:	2201      	movs	r2, #1
 800690e:	496d      	ldr	r1, [pc, #436]	; (8006ac4 <HAL_I2C_Mem_Write+0x1ec>)
 8006910:	68f8      	ldr	r0, [r7, #12]
 8006912:	f002 f90d 	bl	8008b30 <I2C_WaitOnFlagUntilTimeout>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d001      	beq.n	8006920 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800691c:	2302      	movs	r3, #2
 800691e:	e0cc      	b.n	8006aba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006926:	2b01      	cmp	r3, #1
 8006928:	d101      	bne.n	800692e <HAL_I2C_Mem_Write+0x56>
 800692a:	2302      	movs	r3, #2
 800692c:	e0c5      	b.n	8006aba <HAL_I2C_Mem_Write+0x1e2>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2201      	movs	r2, #1
 8006932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0301 	and.w	r3, r3, #1
 8006940:	2b01      	cmp	r3, #1
 8006942:	d007      	beq.n	8006954 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f042 0201 	orr.w	r2, r2, #1
 8006952:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006962:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2221      	movs	r2, #33	; 0x21
 8006968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2240      	movs	r2, #64	; 0x40
 8006970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2200      	movs	r2, #0
 8006978:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6a3a      	ldr	r2, [r7, #32]
 800697e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006984:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800698a:	b29a      	uxth	r2, r3
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	4a4d      	ldr	r2, [pc, #308]	; (8006ac8 <HAL_I2C_Mem_Write+0x1f0>)
 8006994:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006996:	88f8      	ldrh	r0, [r7, #6]
 8006998:	893a      	ldrh	r2, [r7, #8]
 800699a:	8979      	ldrh	r1, [r7, #10]
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	9301      	str	r3, [sp, #4]
 80069a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a2:	9300      	str	r3, [sp, #0]
 80069a4:	4603      	mov	r3, r0
 80069a6:	68f8      	ldr	r0, [r7, #12]
 80069a8:	f001 fe9c 	bl	80086e4 <I2C_RequestMemoryWrite>
 80069ac:	4603      	mov	r3, r0
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d052      	beq.n	8006a58 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e081      	b.n	8006aba <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069b6:	697a      	ldr	r2, [r7, #20]
 80069b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80069ba:	68f8      	ldr	r0, [r7, #12]
 80069bc:	f002 f98e 	bl	8008cdc <I2C_WaitOnTXEFlagUntilTimeout>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d00d      	beq.n	80069e2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ca:	2b04      	cmp	r3, #4
 80069cc:	d107      	bne.n	80069de <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069dc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80069de:	2301      	movs	r3, #1
 80069e0:	e06b      	b.n	8006aba <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e6:	781a      	ldrb	r2, [r3, #0]
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f2:	1c5a      	adds	r2, r3, #1
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069fc:	3b01      	subs	r3, #1
 80069fe:	b29a      	uxth	r2, r3
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	b29a      	uxth	r2, r3
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	695b      	ldr	r3, [r3, #20]
 8006a18:	f003 0304 	and.w	r3, r3, #4
 8006a1c:	2b04      	cmp	r3, #4
 8006a1e:	d11b      	bne.n	8006a58 <HAL_I2C_Mem_Write+0x180>
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d017      	beq.n	8006a58 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a2c:	781a      	ldrb	r2, [r3, #0]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a38:	1c5a      	adds	r2, r3, #1
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a42:	3b01      	subs	r3, #1
 8006a44:	b29a      	uxth	r2, r3
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	3b01      	subs	r3, #1
 8006a52:	b29a      	uxth	r2, r3
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d1aa      	bne.n	80069b6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a60:	697a      	ldr	r2, [r7, #20]
 8006a62:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006a64:	68f8      	ldr	r0, [r7, #12]
 8006a66:	f002 f97a 	bl	8008d5e <I2C_WaitOnBTFFlagUntilTimeout>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00d      	beq.n	8006a8c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a74:	2b04      	cmp	r3, #4
 8006a76:	d107      	bne.n	8006a88 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a86:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e016      	b.n	8006aba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2220      	movs	r2, #32
 8006aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	e000      	b.n	8006aba <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006ab8:	2302      	movs	r3, #2
  }
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3718      	adds	r7, #24
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	00100002 	.word	0x00100002
 8006ac8:	ffff0000 	.word	0xffff0000

08006acc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b08c      	sub	sp, #48	; 0x30
 8006ad0:	af02      	add	r7, sp, #8
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	4608      	mov	r0, r1
 8006ad6:	4611      	mov	r1, r2
 8006ad8:	461a      	mov	r2, r3
 8006ada:	4603      	mov	r3, r0
 8006adc:	817b      	strh	r3, [r7, #10]
 8006ade:	460b      	mov	r3, r1
 8006ae0:	813b      	strh	r3, [r7, #8]
 8006ae2:	4613      	mov	r3, r2
 8006ae4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006ae6:	f7fe ff89 	bl	80059fc <HAL_GetTick>
 8006aea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	2b20      	cmp	r3, #32
 8006af6:	f040 8208 	bne.w	8006f0a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afc:	9300      	str	r3, [sp, #0]
 8006afe:	2319      	movs	r3, #25
 8006b00:	2201      	movs	r2, #1
 8006b02:	497b      	ldr	r1, [pc, #492]	; (8006cf0 <HAL_I2C_Mem_Read+0x224>)
 8006b04:	68f8      	ldr	r0, [r7, #12]
 8006b06:	f002 f813 	bl	8008b30 <I2C_WaitOnFlagUntilTimeout>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d001      	beq.n	8006b14 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006b10:	2302      	movs	r3, #2
 8006b12:	e1fb      	b.n	8006f0c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d101      	bne.n	8006b22 <HAL_I2C_Mem_Read+0x56>
 8006b1e:	2302      	movs	r3, #2
 8006b20:	e1f4      	b.n	8006f0c <HAL_I2C_Mem_Read+0x440>
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2201      	movs	r2, #1
 8006b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f003 0301 	and.w	r3, r3, #1
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d007      	beq.n	8006b48 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f042 0201 	orr.w	r2, r2, #1
 8006b46:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b56:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	2222      	movs	r2, #34	; 0x22
 8006b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	2240      	movs	r2, #64	; 0x40
 8006b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b72:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006b78:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b7e:	b29a      	uxth	r2, r3
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	4a5b      	ldr	r2, [pc, #364]	; (8006cf4 <HAL_I2C_Mem_Read+0x228>)
 8006b88:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006b8a:	88f8      	ldrh	r0, [r7, #6]
 8006b8c:	893a      	ldrh	r2, [r7, #8]
 8006b8e:	8979      	ldrh	r1, [r7, #10]
 8006b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b92:	9301      	str	r3, [sp, #4]
 8006b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b96:	9300      	str	r3, [sp, #0]
 8006b98:	4603      	mov	r3, r0
 8006b9a:	68f8      	ldr	r0, [r7, #12]
 8006b9c:	f001 fe38 	bl	8008810 <I2C_RequestMemoryRead>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d001      	beq.n	8006baa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e1b0      	b.n	8006f0c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d113      	bne.n	8006bda <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	623b      	str	r3, [r7, #32]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	695b      	ldr	r3, [r3, #20]
 8006bbc:	623b      	str	r3, [r7, #32]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	699b      	ldr	r3, [r3, #24]
 8006bc4:	623b      	str	r3, [r7, #32]
 8006bc6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bd6:	601a      	str	r2, [r3, #0]
 8006bd8:	e184      	b.n	8006ee4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d11b      	bne.n	8006c1a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bf0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	61fb      	str	r3, [r7, #28]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	695b      	ldr	r3, [r3, #20]
 8006bfc:	61fb      	str	r3, [r7, #28]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	699b      	ldr	r3, [r3, #24]
 8006c04:	61fb      	str	r3, [r7, #28]
 8006c06:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	681a      	ldr	r2, [r3, #0]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c16:	601a      	str	r2, [r3, #0]
 8006c18:	e164      	b.n	8006ee4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	d11b      	bne.n	8006c5a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c30:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c40:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c42:	2300      	movs	r3, #0
 8006c44:	61bb      	str	r3, [r7, #24]
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	695b      	ldr	r3, [r3, #20]
 8006c4c:	61bb      	str	r3, [r7, #24]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	699b      	ldr	r3, [r3, #24]
 8006c54:	61bb      	str	r3, [r7, #24]
 8006c56:	69bb      	ldr	r3, [r7, #24]
 8006c58:	e144      	b.n	8006ee4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	617b      	str	r3, [r7, #20]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	695b      	ldr	r3, [r3, #20]
 8006c64:	617b      	str	r3, [r7, #20]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	699b      	ldr	r3, [r3, #24]
 8006c6c:	617b      	str	r3, [r7, #20]
 8006c6e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006c70:	e138      	b.n	8006ee4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c76:	2b03      	cmp	r3, #3
 8006c78:	f200 80f1 	bhi.w	8006e5e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d123      	bne.n	8006ccc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c86:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006c88:	68f8      	ldr	r0, [r7, #12]
 8006c8a:	f002 f8db 	bl	8008e44 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d001      	beq.n	8006c98 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	e139      	b.n	8006f0c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	691a      	ldr	r2, [r3, #16]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca2:	b2d2      	uxtb	r2, r2
 8006ca4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006caa:	1c5a      	adds	r2, r3, #1
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cb4:	3b01      	subs	r3, #1
 8006cb6:	b29a      	uxth	r2, r3
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	3b01      	subs	r3, #1
 8006cc4:	b29a      	uxth	r2, r3
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006cca:	e10b      	b.n	8006ee4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cd0:	2b02      	cmp	r3, #2
 8006cd2:	d14e      	bne.n	8006d72 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd6:	9300      	str	r3, [sp, #0]
 8006cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cda:	2200      	movs	r2, #0
 8006cdc:	4906      	ldr	r1, [pc, #24]	; (8006cf8 <HAL_I2C_Mem_Read+0x22c>)
 8006cde:	68f8      	ldr	r0, [r7, #12]
 8006ce0:	f001 ff26 	bl	8008b30 <I2C_WaitOnFlagUntilTimeout>
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d008      	beq.n	8006cfc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e10e      	b.n	8006f0c <HAL_I2C_Mem_Read+0x440>
 8006cee:	bf00      	nop
 8006cf0:	00100002 	.word	0x00100002
 8006cf4:	ffff0000 	.word	0xffff0000
 8006cf8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	691a      	ldr	r2, [r3, #16]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d16:	b2d2      	uxtb	r2, r2
 8006d18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d1e:	1c5a      	adds	r2, r3, #1
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d28:	3b01      	subs	r3, #1
 8006d2a:	b29a      	uxth	r2, r3
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	3b01      	subs	r3, #1
 8006d38:	b29a      	uxth	r2, r3
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	691a      	ldr	r2, [r3, #16]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d48:	b2d2      	uxtb	r2, r2
 8006d4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d50:	1c5a      	adds	r2, r3, #1
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d5a:	3b01      	subs	r3, #1
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	3b01      	subs	r3, #1
 8006d6a:	b29a      	uxth	r2, r3
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d70:	e0b8      	b.n	8006ee4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d74:	9300      	str	r3, [sp, #0]
 8006d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d78:	2200      	movs	r2, #0
 8006d7a:	4966      	ldr	r1, [pc, #408]	; (8006f14 <HAL_I2C_Mem_Read+0x448>)
 8006d7c:	68f8      	ldr	r0, [r7, #12]
 8006d7e:	f001 fed7 	bl	8008b30 <I2C_WaitOnFlagUntilTimeout>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d001      	beq.n	8006d8c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e0bf      	b.n	8006f0c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	691a      	ldr	r2, [r3, #16]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da6:	b2d2      	uxtb	r2, r2
 8006da8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dae:	1c5a      	adds	r2, r3, #1
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006db8:	3b01      	subs	r3, #1
 8006dba:	b29a      	uxth	r2, r3
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	3b01      	subs	r3, #1
 8006dc8:	b29a      	uxth	r2, r3
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd0:	9300      	str	r3, [sp, #0]
 8006dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	494f      	ldr	r1, [pc, #316]	; (8006f14 <HAL_I2C_Mem_Read+0x448>)
 8006dd8:	68f8      	ldr	r0, [r7, #12]
 8006dda:	f001 fea9 	bl	8008b30 <I2C_WaitOnFlagUntilTimeout>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d001      	beq.n	8006de8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	e091      	b.n	8006f0c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006df6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	691a      	ldr	r2, [r3, #16]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e02:	b2d2      	uxtb	r2, r2
 8006e04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e0a:	1c5a      	adds	r2, r3, #1
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e14:	3b01      	subs	r3, #1
 8006e16:	b29a      	uxth	r2, r3
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	3b01      	subs	r3, #1
 8006e24:	b29a      	uxth	r2, r3
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	691a      	ldr	r2, [r3, #16]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e34:	b2d2      	uxtb	r2, r2
 8006e36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e3c:	1c5a      	adds	r2, r3, #1
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e46:	3b01      	subs	r3, #1
 8006e48:	b29a      	uxth	r2, r3
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	3b01      	subs	r3, #1
 8006e56:	b29a      	uxth	r2, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006e5c:	e042      	b.n	8006ee4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e60:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006e62:	68f8      	ldr	r0, [r7, #12]
 8006e64:	f001 ffee 	bl	8008e44 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d001      	beq.n	8006e72 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e04c      	b.n	8006f0c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	691a      	ldr	r2, [r3, #16]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e7c:	b2d2      	uxtb	r2, r2
 8006e7e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e84:	1c5a      	adds	r2, r3, #1
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e8e:	3b01      	subs	r3, #1
 8006e90:	b29a      	uxth	r2, r3
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	3b01      	subs	r3, #1
 8006e9e:	b29a      	uxth	r2, r3
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	695b      	ldr	r3, [r3, #20]
 8006eaa:	f003 0304 	and.w	r3, r3, #4
 8006eae:	2b04      	cmp	r3, #4
 8006eb0:	d118      	bne.n	8006ee4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	691a      	ldr	r2, [r3, #16]
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ebc:	b2d2      	uxtb	r2, r2
 8006ebe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec4:	1c5a      	adds	r2, r3, #1
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ece:	3b01      	subs	r3, #1
 8006ed0:	b29a      	uxth	r2, r3
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	3b01      	subs	r3, #1
 8006ede:	b29a      	uxth	r2, r3
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f47f aec2 	bne.w	8006c72 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2220      	movs	r2, #32
 8006ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	2200      	movs	r2, #0
 8006f02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006f06:	2300      	movs	r3, #0
 8006f08:	e000      	b.n	8006f0c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006f0a:	2302      	movs	r3, #2
  }
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3728      	adds	r7, #40	; 0x28
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	00010004 	.word	0x00010004

08006f18 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b088      	sub	sp, #32
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006f20:	2300      	movs	r3, #0
 8006f22:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f30:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f38:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f40:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006f42:	7bfb      	ldrb	r3, [r7, #15]
 8006f44:	2b10      	cmp	r3, #16
 8006f46:	d003      	beq.n	8006f50 <HAL_I2C_EV_IRQHandler+0x38>
 8006f48:	7bfb      	ldrb	r3, [r7, #15]
 8006f4a:	2b40      	cmp	r3, #64	; 0x40
 8006f4c:	f040 80c1 	bne.w	80070d2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	699b      	ldr	r3, [r3, #24]
 8006f56:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006f60:	69fb      	ldr	r3, [r7, #28]
 8006f62:	f003 0301 	and.w	r3, r3, #1
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d10d      	bne.n	8006f86 <HAL_I2C_EV_IRQHandler+0x6e>
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006f70:	d003      	beq.n	8006f7a <HAL_I2C_EV_IRQHandler+0x62>
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006f78:	d101      	bne.n	8006f7e <HAL_I2C_EV_IRQHandler+0x66>
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e000      	b.n	8006f80 <HAL_I2C_EV_IRQHandler+0x68>
 8006f7e:	2300      	movs	r3, #0
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	f000 8132 	beq.w	80071ea <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006f86:	69fb      	ldr	r3, [r7, #28]
 8006f88:	f003 0301 	and.w	r3, r3, #1
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d00c      	beq.n	8006faa <HAL_I2C_EV_IRQHandler+0x92>
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	0a5b      	lsrs	r3, r3, #9
 8006f94:	f003 0301 	and.w	r3, r3, #1
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d006      	beq.n	8006faa <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f001 ffd6 	bl	8008f4e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 fd83 	bl	8007aae <I2C_Master_SB>
 8006fa8:	e092      	b.n	80070d0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	08db      	lsrs	r3, r3, #3
 8006fae:	f003 0301 	and.w	r3, r3, #1
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d009      	beq.n	8006fca <HAL_I2C_EV_IRQHandler+0xb2>
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	0a5b      	lsrs	r3, r3, #9
 8006fba:	f003 0301 	and.w	r3, r3, #1
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d003      	beq.n	8006fca <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 fdf9 	bl	8007bba <I2C_Master_ADD10>
 8006fc8:	e082      	b.n	80070d0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006fca:	69fb      	ldr	r3, [r7, #28]
 8006fcc:	085b      	lsrs	r3, r3, #1
 8006fce:	f003 0301 	and.w	r3, r3, #1
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d009      	beq.n	8006fea <HAL_I2C_EV_IRQHandler+0xd2>
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	0a5b      	lsrs	r3, r3, #9
 8006fda:	f003 0301 	and.w	r3, r3, #1
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d003      	beq.n	8006fea <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f000 fe13 	bl	8007c0e <I2C_Master_ADDR>
 8006fe8:	e072      	b.n	80070d0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006fea:	69bb      	ldr	r3, [r7, #24]
 8006fec:	089b      	lsrs	r3, r3, #2
 8006fee:	f003 0301 	and.w	r3, r3, #1
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d03b      	beq.n	800706e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007000:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007004:	f000 80f3 	beq.w	80071ee <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	09db      	lsrs	r3, r3, #7
 800700c:	f003 0301 	and.w	r3, r3, #1
 8007010:	2b00      	cmp	r3, #0
 8007012:	d00f      	beq.n	8007034 <HAL_I2C_EV_IRQHandler+0x11c>
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	0a9b      	lsrs	r3, r3, #10
 8007018:	f003 0301 	and.w	r3, r3, #1
 800701c:	2b00      	cmp	r3, #0
 800701e:	d009      	beq.n	8007034 <HAL_I2C_EV_IRQHandler+0x11c>
 8007020:	69fb      	ldr	r3, [r7, #28]
 8007022:	089b      	lsrs	r3, r3, #2
 8007024:	f003 0301 	and.w	r3, r3, #1
 8007028:	2b00      	cmp	r3, #0
 800702a:	d103      	bne.n	8007034 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f000 f9f3 	bl	8007418 <I2C_MasterTransmit_TXE>
 8007032:	e04d      	b.n	80070d0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	089b      	lsrs	r3, r3, #2
 8007038:	f003 0301 	and.w	r3, r3, #1
 800703c:	2b00      	cmp	r3, #0
 800703e:	f000 80d6 	beq.w	80071ee <HAL_I2C_EV_IRQHandler+0x2d6>
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	0a5b      	lsrs	r3, r3, #9
 8007046:	f003 0301 	and.w	r3, r3, #1
 800704a:	2b00      	cmp	r3, #0
 800704c:	f000 80cf 	beq.w	80071ee <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007050:	7bbb      	ldrb	r3, [r7, #14]
 8007052:	2b21      	cmp	r3, #33	; 0x21
 8007054:	d103      	bne.n	800705e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 fa7a 	bl	8007550 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800705c:	e0c7      	b.n	80071ee <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800705e:	7bfb      	ldrb	r3, [r7, #15]
 8007060:	2b40      	cmp	r3, #64	; 0x40
 8007062:	f040 80c4 	bne.w	80071ee <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f000 fae8 	bl	800763c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800706c:	e0bf      	b.n	80071ee <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007078:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800707c:	f000 80b7 	beq.w	80071ee <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007080:	69fb      	ldr	r3, [r7, #28]
 8007082:	099b      	lsrs	r3, r3, #6
 8007084:	f003 0301 	and.w	r3, r3, #1
 8007088:	2b00      	cmp	r3, #0
 800708a:	d00f      	beq.n	80070ac <HAL_I2C_EV_IRQHandler+0x194>
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	0a9b      	lsrs	r3, r3, #10
 8007090:	f003 0301 	and.w	r3, r3, #1
 8007094:	2b00      	cmp	r3, #0
 8007096:	d009      	beq.n	80070ac <HAL_I2C_EV_IRQHandler+0x194>
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	089b      	lsrs	r3, r3, #2
 800709c:	f003 0301 	and.w	r3, r3, #1
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d103      	bne.n	80070ac <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80070a4:	6878      	ldr	r0, [r7, #4]
 80070a6:	f000 fb5d 	bl	8007764 <I2C_MasterReceive_RXNE>
 80070aa:	e011      	b.n	80070d0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	089b      	lsrs	r3, r3, #2
 80070b0:	f003 0301 	and.w	r3, r3, #1
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f000 809a 	beq.w	80071ee <HAL_I2C_EV_IRQHandler+0x2d6>
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	0a5b      	lsrs	r3, r3, #9
 80070be:	f003 0301 	and.w	r3, r3, #1
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f000 8093 	beq.w	80071ee <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f000 fc06 	bl	80078da <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80070ce:	e08e      	b.n	80071ee <HAL_I2C_EV_IRQHandler+0x2d6>
 80070d0:	e08d      	b.n	80071ee <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d004      	beq.n	80070e4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	695b      	ldr	r3, [r3, #20]
 80070e0:	61fb      	str	r3, [r7, #28]
 80070e2:	e007      	b.n	80070f4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	699b      	ldr	r3, [r3, #24]
 80070ea:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	695b      	ldr	r3, [r3, #20]
 80070f2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80070f4:	69fb      	ldr	r3, [r7, #28]
 80070f6:	085b      	lsrs	r3, r3, #1
 80070f8:	f003 0301 	and.w	r3, r3, #1
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d012      	beq.n	8007126 <HAL_I2C_EV_IRQHandler+0x20e>
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	0a5b      	lsrs	r3, r3, #9
 8007104:	f003 0301 	and.w	r3, r3, #1
 8007108:	2b00      	cmp	r3, #0
 800710a:	d00c      	beq.n	8007126 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007110:	2b00      	cmp	r3, #0
 8007112:	d003      	beq.n	800711c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	699b      	ldr	r3, [r3, #24]
 800711a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800711c:	69b9      	ldr	r1, [r7, #24]
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f000 ffc4 	bl	80080ac <I2C_Slave_ADDR>
 8007124:	e066      	b.n	80071f4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	091b      	lsrs	r3, r3, #4
 800712a:	f003 0301 	and.w	r3, r3, #1
 800712e:	2b00      	cmp	r3, #0
 8007130:	d009      	beq.n	8007146 <HAL_I2C_EV_IRQHandler+0x22e>
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	0a5b      	lsrs	r3, r3, #9
 8007136:	f003 0301 	and.w	r3, r3, #1
 800713a:	2b00      	cmp	r3, #0
 800713c:	d003      	beq.n	8007146 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f000 fffe 	bl	8008140 <I2C_Slave_STOPF>
 8007144:	e056      	b.n	80071f4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007146:	7bbb      	ldrb	r3, [r7, #14]
 8007148:	2b21      	cmp	r3, #33	; 0x21
 800714a:	d002      	beq.n	8007152 <HAL_I2C_EV_IRQHandler+0x23a>
 800714c:	7bbb      	ldrb	r3, [r7, #14]
 800714e:	2b29      	cmp	r3, #41	; 0x29
 8007150:	d125      	bne.n	800719e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007152:	69fb      	ldr	r3, [r7, #28]
 8007154:	09db      	lsrs	r3, r3, #7
 8007156:	f003 0301 	and.w	r3, r3, #1
 800715a:	2b00      	cmp	r3, #0
 800715c:	d00f      	beq.n	800717e <HAL_I2C_EV_IRQHandler+0x266>
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	0a9b      	lsrs	r3, r3, #10
 8007162:	f003 0301 	and.w	r3, r3, #1
 8007166:	2b00      	cmp	r3, #0
 8007168:	d009      	beq.n	800717e <HAL_I2C_EV_IRQHandler+0x266>
 800716a:	69fb      	ldr	r3, [r7, #28]
 800716c:	089b      	lsrs	r3, r3, #2
 800716e:	f003 0301 	and.w	r3, r3, #1
 8007172:	2b00      	cmp	r3, #0
 8007174:	d103      	bne.n	800717e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f000 feda 	bl	8007f30 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800717c:	e039      	b.n	80071f2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800717e:	69fb      	ldr	r3, [r7, #28]
 8007180:	089b      	lsrs	r3, r3, #2
 8007182:	f003 0301 	and.w	r3, r3, #1
 8007186:	2b00      	cmp	r3, #0
 8007188:	d033      	beq.n	80071f2 <HAL_I2C_EV_IRQHandler+0x2da>
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	0a5b      	lsrs	r3, r3, #9
 800718e:	f003 0301 	and.w	r3, r3, #1
 8007192:	2b00      	cmp	r3, #0
 8007194:	d02d      	beq.n	80071f2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f000 ff07 	bl	8007faa <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800719c:	e029      	b.n	80071f2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800719e:	69fb      	ldr	r3, [r7, #28]
 80071a0:	099b      	lsrs	r3, r3, #6
 80071a2:	f003 0301 	and.w	r3, r3, #1
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d00f      	beq.n	80071ca <HAL_I2C_EV_IRQHandler+0x2b2>
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	0a9b      	lsrs	r3, r3, #10
 80071ae:	f003 0301 	and.w	r3, r3, #1
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d009      	beq.n	80071ca <HAL_I2C_EV_IRQHandler+0x2b2>
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	089b      	lsrs	r3, r3, #2
 80071ba:	f003 0301 	and.w	r3, r3, #1
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d103      	bne.n	80071ca <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 ff12 	bl	8007fec <I2C_SlaveReceive_RXNE>
 80071c8:	e014      	b.n	80071f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80071ca:	69fb      	ldr	r3, [r7, #28]
 80071cc:	089b      	lsrs	r3, r3, #2
 80071ce:	f003 0301 	and.w	r3, r3, #1
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d00e      	beq.n	80071f4 <HAL_I2C_EV_IRQHandler+0x2dc>
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	0a5b      	lsrs	r3, r3, #9
 80071da:	f003 0301 	and.w	r3, r3, #1
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d008      	beq.n	80071f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 ff40 	bl	8008068 <I2C_SlaveReceive_BTF>
 80071e8:	e004      	b.n	80071f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80071ea:	bf00      	nop
 80071ec:	e002      	b.n	80071f4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80071ee:	bf00      	nop
 80071f0:	e000      	b.n	80071f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80071f2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80071f4:	3720      	adds	r7, #32
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}

080071fa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80071fa:	b580      	push	{r7, lr}
 80071fc:	b08a      	sub	sp, #40	; 0x28
 80071fe:	af00      	add	r7, sp, #0
 8007200:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	695b      	ldr	r3, [r3, #20]
 8007208:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8007212:	2300      	movs	r3, #0
 8007214:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800721c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800721e:	6a3b      	ldr	r3, [r7, #32]
 8007220:	0a1b      	lsrs	r3, r3, #8
 8007222:	f003 0301 	and.w	r3, r3, #1
 8007226:	2b00      	cmp	r3, #0
 8007228:	d00e      	beq.n	8007248 <HAL_I2C_ER_IRQHandler+0x4e>
 800722a:	69fb      	ldr	r3, [r7, #28]
 800722c:	0a1b      	lsrs	r3, r3, #8
 800722e:	f003 0301 	and.w	r3, r3, #1
 8007232:	2b00      	cmp	r3, #0
 8007234:	d008      	beq.n	8007248 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8007236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007238:	f043 0301 	orr.w	r3, r3, #1
 800723c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007246:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007248:	6a3b      	ldr	r3, [r7, #32]
 800724a:	0a5b      	lsrs	r3, r3, #9
 800724c:	f003 0301 	and.w	r3, r3, #1
 8007250:	2b00      	cmp	r3, #0
 8007252:	d00e      	beq.n	8007272 <HAL_I2C_ER_IRQHandler+0x78>
 8007254:	69fb      	ldr	r3, [r7, #28]
 8007256:	0a1b      	lsrs	r3, r3, #8
 8007258:	f003 0301 	and.w	r3, r3, #1
 800725c:	2b00      	cmp	r3, #0
 800725e:	d008      	beq.n	8007272 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8007260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007262:	f043 0302 	orr.w	r3, r3, #2
 8007266:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8007270:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007272:	6a3b      	ldr	r3, [r7, #32]
 8007274:	0a9b      	lsrs	r3, r3, #10
 8007276:	f003 0301 	and.w	r3, r3, #1
 800727a:	2b00      	cmp	r3, #0
 800727c:	d03f      	beq.n	80072fe <HAL_I2C_ER_IRQHandler+0x104>
 800727e:	69fb      	ldr	r3, [r7, #28]
 8007280:	0a1b      	lsrs	r3, r3, #8
 8007282:	f003 0301 	and.w	r3, r3, #1
 8007286:	2b00      	cmp	r3, #0
 8007288:	d039      	beq.n	80072fe <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800728a:	7efb      	ldrb	r3, [r7, #27]
 800728c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007292:	b29b      	uxth	r3, r3
 8007294:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800729c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072a2:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80072a4:	7ebb      	ldrb	r3, [r7, #26]
 80072a6:	2b20      	cmp	r3, #32
 80072a8:	d112      	bne.n	80072d0 <HAL_I2C_ER_IRQHandler+0xd6>
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d10f      	bne.n	80072d0 <HAL_I2C_ER_IRQHandler+0xd6>
 80072b0:	7cfb      	ldrb	r3, [r7, #19]
 80072b2:	2b21      	cmp	r3, #33	; 0x21
 80072b4:	d008      	beq.n	80072c8 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80072b6:	7cfb      	ldrb	r3, [r7, #19]
 80072b8:	2b29      	cmp	r3, #41	; 0x29
 80072ba:	d005      	beq.n	80072c8 <HAL_I2C_ER_IRQHandler+0xce>
 80072bc:	7cfb      	ldrb	r3, [r7, #19]
 80072be:	2b28      	cmp	r3, #40	; 0x28
 80072c0:	d106      	bne.n	80072d0 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2b21      	cmp	r3, #33	; 0x21
 80072c6:	d103      	bne.n	80072d0 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f001 f869 	bl	80083a0 <I2C_Slave_AF>
 80072ce:	e016      	b.n	80072fe <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80072d8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80072da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072dc:	f043 0304 	orr.w	r3, r3, #4
 80072e0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80072e2:	7efb      	ldrb	r3, [r7, #27]
 80072e4:	2b10      	cmp	r3, #16
 80072e6:	d002      	beq.n	80072ee <HAL_I2C_ER_IRQHandler+0xf4>
 80072e8:	7efb      	ldrb	r3, [r7, #27]
 80072ea:	2b40      	cmp	r3, #64	; 0x40
 80072ec:	d107      	bne.n	80072fe <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072fc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80072fe:	6a3b      	ldr	r3, [r7, #32]
 8007300:	0adb      	lsrs	r3, r3, #11
 8007302:	f003 0301 	and.w	r3, r3, #1
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00e      	beq.n	8007328 <HAL_I2C_ER_IRQHandler+0x12e>
 800730a:	69fb      	ldr	r3, [r7, #28]
 800730c:	0a1b      	lsrs	r3, r3, #8
 800730e:	f003 0301 	and.w	r3, r3, #1
 8007312:	2b00      	cmp	r3, #0
 8007314:	d008      	beq.n	8007328 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8007316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007318:	f043 0308 	orr.w	r3, r3, #8
 800731c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8007326:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8007328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800732a:	2b00      	cmp	r3, #0
 800732c:	d008      	beq.n	8007340 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007334:	431a      	orrs	r2, r3
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f001 f8a0 	bl	8008480 <I2C_ITError>
  }
}
 8007340:	bf00      	nop
 8007342:	3728      	adds	r7, #40	; 0x28
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}

08007348 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr

0800735c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8007364:	bf00      	nop
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007370:	b480      	push	{r7}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007378:	bf00      	nop
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007384:	b480      	push	{r7}
 8007386:	b083      	sub	sp, #12
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800738c:	bf00      	nop
 800738e:	370c      	adds	r7, #12
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr

08007398 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	460b      	mov	r3, r1
 80073a2:	70fb      	strb	r3, [r7, #3]
 80073a4:	4613      	mov	r3, r2
 80073a6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80073a8:	bf00      	nop
 80073aa:	370c      	adds	r7, #12
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr

080073b4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b083      	sub	sp, #12
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80073bc:	bf00      	nop
 80073be:	370c      	adds	r7, #12
 80073c0:	46bd      	mov	sp, r7
 80073c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c6:	4770      	bx	lr

080073c8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b083      	sub	sp, #12
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80073d0:	bf00      	nop
 80073d2:	370c      	adds	r7, #12
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr

080073dc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80073dc:	b480      	push	{r7}
 80073de:	b083      	sub	sp, #12
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80073e4:	bf00      	nop
 80073e6:	370c      	adds	r7, #12
 80073e8:	46bd      	mov	sp, r7
 80073ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ee:	4770      	bx	lr

080073f0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80073f8:	bf00      	nop
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800740c:	bf00      	nop
 800740e:	370c      	adds	r7, #12
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr

08007418 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b084      	sub	sp, #16
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007426:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800742e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007434:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800743a:	2b00      	cmp	r3, #0
 800743c:	d150      	bne.n	80074e0 <I2C_MasterTransmit_TXE+0xc8>
 800743e:	7bfb      	ldrb	r3, [r7, #15]
 8007440:	2b21      	cmp	r3, #33	; 0x21
 8007442:	d14d      	bne.n	80074e0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	2b08      	cmp	r3, #8
 8007448:	d01d      	beq.n	8007486 <I2C_MasterTransmit_TXE+0x6e>
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	2b20      	cmp	r3, #32
 800744e:	d01a      	beq.n	8007486 <I2C_MasterTransmit_TXE+0x6e>
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007456:	d016      	beq.n	8007486 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	685a      	ldr	r2, [r3, #4]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007466:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2211      	movs	r2, #17
 800746c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2200      	movs	r2, #0
 8007472:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2220      	movs	r2, #32
 800747a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f7ff ff62 	bl	8007348 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007484:	e060      	b.n	8007548 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	685a      	ldr	r2, [r3, #4]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007494:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074a4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2220      	movs	r2, #32
 80074b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	2b40      	cmp	r3, #64	; 0x40
 80074be:	d107      	bne.n	80074d0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2200      	movs	r2, #0
 80074c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f7ff ff7d 	bl	80073c8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80074ce:	e03b      	b.n	8007548 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f7ff ff35 	bl	8007348 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80074de:	e033      	b.n	8007548 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80074e0:	7bfb      	ldrb	r3, [r7, #15]
 80074e2:	2b21      	cmp	r3, #33	; 0x21
 80074e4:	d005      	beq.n	80074f2 <I2C_MasterTransmit_TXE+0xda>
 80074e6:	7bbb      	ldrb	r3, [r7, #14]
 80074e8:	2b40      	cmp	r3, #64	; 0x40
 80074ea:	d12d      	bne.n	8007548 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80074ec:	7bfb      	ldrb	r3, [r7, #15]
 80074ee:	2b22      	cmp	r3, #34	; 0x22
 80074f0:	d12a      	bne.n	8007548 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d108      	bne.n	800750e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	685a      	ldr	r2, [r3, #4]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800750a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800750c:	e01c      	b.n	8007548 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007514:	b2db      	uxtb	r3, r3
 8007516:	2b40      	cmp	r3, #64	; 0x40
 8007518:	d103      	bne.n	8007522 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 f88e 	bl	800763c <I2C_MemoryTransmit_TXE_BTF>
}
 8007520:	e012      	b.n	8007548 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007526:	781a      	ldrb	r2, [r3, #0]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007532:	1c5a      	adds	r2, r3, #1
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800753c:	b29b      	uxth	r3, r3
 800753e:	3b01      	subs	r3, #1
 8007540:	b29a      	uxth	r2, r3
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007546:	e7ff      	b.n	8007548 <I2C_MasterTransmit_TXE+0x130>
 8007548:	bf00      	nop
 800754a:	3710      	adds	r7, #16
 800754c:	46bd      	mov	sp, r7
 800754e:	bd80      	pop	{r7, pc}

08007550 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b084      	sub	sp, #16
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800755c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007564:	b2db      	uxtb	r3, r3
 8007566:	2b21      	cmp	r3, #33	; 0x21
 8007568:	d164      	bne.n	8007634 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800756e:	b29b      	uxth	r3, r3
 8007570:	2b00      	cmp	r3, #0
 8007572:	d012      	beq.n	800759a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007578:	781a      	ldrb	r2, [r3, #0]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007584:	1c5a      	adds	r2, r3, #1
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800758e:	b29b      	uxth	r3, r3
 8007590:	3b01      	subs	r3, #1
 8007592:	b29a      	uxth	r2, r3
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007598:	e04c      	b.n	8007634 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2b08      	cmp	r3, #8
 800759e:	d01d      	beq.n	80075dc <I2C_MasterTransmit_BTF+0x8c>
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2b20      	cmp	r3, #32
 80075a4:	d01a      	beq.n	80075dc <I2C_MasterTransmit_BTF+0x8c>
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80075ac:	d016      	beq.n	80075dc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	685a      	ldr	r2, [r3, #4]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80075bc:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2211      	movs	r2, #17
 80075c2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2220      	movs	r2, #32
 80075d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f7ff feb7 	bl	8007348 <HAL_I2C_MasterTxCpltCallback>
}
 80075da:	e02b      	b.n	8007634 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	685a      	ldr	r2, [r3, #4]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80075ea:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681a      	ldr	r2, [r3, #0]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075fa:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2200      	movs	r2, #0
 8007600:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2220      	movs	r2, #32
 8007606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007610:	b2db      	uxtb	r3, r3
 8007612:	2b40      	cmp	r3, #64	; 0x40
 8007614:	d107      	bne.n	8007626 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f7ff fed2 	bl	80073c8 <HAL_I2C_MemTxCpltCallback>
}
 8007624:	e006      	b.n	8007634 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f7ff fe8a 	bl	8007348 <HAL_I2C_MasterTxCpltCallback>
}
 8007634:	bf00      	nop
 8007636:	3710      	adds	r7, #16
 8007638:	46bd      	mov	sp, r7
 800763a:	bd80      	pop	{r7, pc}

0800763c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b084      	sub	sp, #16
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800764a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007650:	2b00      	cmp	r3, #0
 8007652:	d11d      	bne.n	8007690 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007658:	2b01      	cmp	r3, #1
 800765a:	d10b      	bne.n	8007674 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007660:	b2da      	uxtb	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800766c:	1c9a      	adds	r2, r3, #2
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8007672:	e073      	b.n	800775c <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007678:	b29b      	uxth	r3, r3
 800767a:	121b      	asrs	r3, r3, #8
 800767c:	b2da      	uxtb	r2, r3
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007688:	1c5a      	adds	r2, r3, #1
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800768e:	e065      	b.n	800775c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007694:	2b01      	cmp	r3, #1
 8007696:	d10b      	bne.n	80076b0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800769c:	b2da      	uxtb	r2, r3
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076a8:	1c5a      	adds	r2, r3, #1
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	651a      	str	r2, [r3, #80]	; 0x50
}
 80076ae:	e055      	b.n	800775c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076b4:	2b02      	cmp	r3, #2
 80076b6:	d151      	bne.n	800775c <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80076b8:	7bfb      	ldrb	r3, [r7, #15]
 80076ba:	2b22      	cmp	r3, #34	; 0x22
 80076bc:	d10d      	bne.n	80076da <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681a      	ldr	r2, [r3, #0]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076cc:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076d2:	1c5a      	adds	r2, r3, #1
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80076d8:	e040      	b.n	800775c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076de:	b29b      	uxth	r3, r3
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d015      	beq.n	8007710 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80076e4:	7bfb      	ldrb	r3, [r7, #15]
 80076e6:	2b21      	cmp	r3, #33	; 0x21
 80076e8:	d112      	bne.n	8007710 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ee:	781a      	ldrb	r2, [r3, #0]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076fa:	1c5a      	adds	r2, r3, #1
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007704:	b29b      	uxth	r3, r3
 8007706:	3b01      	subs	r3, #1
 8007708:	b29a      	uxth	r2, r3
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800770e:	e025      	b.n	800775c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007714:	b29b      	uxth	r3, r3
 8007716:	2b00      	cmp	r3, #0
 8007718:	d120      	bne.n	800775c <I2C_MemoryTransmit_TXE_BTF+0x120>
 800771a:	7bfb      	ldrb	r3, [r7, #15]
 800771c:	2b21      	cmp	r3, #33	; 0x21
 800771e:	d11d      	bne.n	800775c <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	685a      	ldr	r2, [r3, #4]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800772e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800773e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2220      	movs	r2, #32
 800774a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2200      	movs	r2, #0
 8007752:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f7ff fe36 	bl	80073c8 <HAL_I2C_MemTxCpltCallback>
}
 800775c:	bf00      	nop
 800775e:	3710      	adds	r7, #16
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}

08007764 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b084      	sub	sp, #16
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007772:	b2db      	uxtb	r3, r3
 8007774:	2b22      	cmp	r3, #34	; 0x22
 8007776:	f040 80ac 	bne.w	80078d2 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800777e:	b29b      	uxth	r3, r3
 8007780:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2b03      	cmp	r3, #3
 8007786:	d921      	bls.n	80077cc <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	691a      	ldr	r2, [r3, #16]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007792:	b2d2      	uxtb	r2, r2
 8007794:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800779a:	1c5a      	adds	r2, r3, #1
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	3b01      	subs	r3, #1
 80077a8:	b29a      	uxth	r2, r3
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	2b03      	cmp	r3, #3
 80077b6:	f040 808c 	bne.w	80078d2 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	685a      	ldr	r2, [r3, #4]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077c8:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80077ca:	e082      	b.n	80078d2 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077d0:	2b02      	cmp	r3, #2
 80077d2:	d075      	beq.n	80078c0 <I2C_MasterReceive_RXNE+0x15c>
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d002      	beq.n	80077e0 <I2C_MasterReceive_RXNE+0x7c>
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d16f      	bne.n	80078c0 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	f001 fafd 	bl	8008de0 <I2C_WaitOnSTOPRequestThroughIT>
 80077e6:	4603      	mov	r3, r0
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d142      	bne.n	8007872 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	681a      	ldr	r2, [r3, #0]
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077fa:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	685a      	ldr	r2, [r3, #4]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800780a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	691a      	ldr	r2, [r3, #16]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007816:	b2d2      	uxtb	r2, r2
 8007818:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800781e:	1c5a      	adds	r2, r3, #1
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007828:	b29b      	uxth	r3, r3
 800782a:	3b01      	subs	r3, #1
 800782c:	b29a      	uxth	r2, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2220      	movs	r2, #32
 8007836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007840:	b2db      	uxtb	r3, r3
 8007842:	2b40      	cmp	r3, #64	; 0x40
 8007844:	d10a      	bne.n	800785c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2200      	movs	r2, #0
 800784a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2200      	movs	r2, #0
 8007852:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f7ff fdc1 	bl	80073dc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800785a:	e03a      	b.n	80078d2 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2212      	movs	r2, #18
 8007868:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f7ff fd76 	bl	800735c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007870:	e02f      	b.n	80078d2 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	685a      	ldr	r2, [r3, #4]
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007880:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	691a      	ldr	r2, [r3, #16]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800788c:	b2d2      	uxtb	r2, r2
 800788e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007894:	1c5a      	adds	r2, r3, #1
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800789e:	b29b      	uxth	r3, r3
 80078a0:	3b01      	subs	r3, #1
 80078a2:	b29a      	uxth	r2, r3
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2220      	movs	r2, #32
 80078ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2200      	movs	r2, #0
 80078b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f7ff fd99 	bl	80073f0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80078be:	e008      	b.n	80078d2 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	685a      	ldr	r2, [r3, #4]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078ce:	605a      	str	r2, [r3, #4]
}
 80078d0:	e7ff      	b.n	80078d2 <I2C_MasterReceive_RXNE+0x16e>
 80078d2:	bf00      	nop
 80078d4:	3710      	adds	r7, #16
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd80      	pop	{r7, pc}

080078da <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80078da:	b580      	push	{r7, lr}
 80078dc:	b084      	sub	sp, #16
 80078de:	af00      	add	r7, sp, #0
 80078e0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078e6:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	2b04      	cmp	r3, #4
 80078f0:	d11b      	bne.n	800792a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	685a      	ldr	r2, [r3, #4]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007900:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	691a      	ldr	r2, [r3, #16]
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790c:	b2d2      	uxtb	r2, r2
 800790e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007914:	1c5a      	adds	r2, r3, #1
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800791e:	b29b      	uxth	r3, r3
 8007920:	3b01      	subs	r3, #1
 8007922:	b29a      	uxth	r2, r3
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8007928:	e0bd      	b.n	8007aa6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800792e:	b29b      	uxth	r3, r3
 8007930:	2b03      	cmp	r3, #3
 8007932:	d129      	bne.n	8007988 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	685a      	ldr	r2, [r3, #4]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007942:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2b04      	cmp	r3, #4
 8007948:	d00a      	beq.n	8007960 <I2C_MasterReceive_BTF+0x86>
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2b02      	cmp	r3, #2
 800794e:	d007      	beq.n	8007960 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	681a      	ldr	r2, [r3, #0]
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800795e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	691a      	ldr	r2, [r3, #16]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800796a:	b2d2      	uxtb	r2, r2
 800796c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007972:	1c5a      	adds	r2, r3, #1
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800797c:	b29b      	uxth	r3, r3
 800797e:	3b01      	subs	r3, #1
 8007980:	b29a      	uxth	r2, r3
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007986:	e08e      	b.n	8007aa6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800798c:	b29b      	uxth	r3, r3
 800798e:	2b02      	cmp	r3, #2
 8007990:	d176      	bne.n	8007a80 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2b01      	cmp	r3, #1
 8007996:	d002      	beq.n	800799e <I2C_MasterReceive_BTF+0xc4>
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2b10      	cmp	r3, #16
 800799c:	d108      	bne.n	80079b0 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	681a      	ldr	r2, [r3, #0]
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079ac:	601a      	str	r2, [r3, #0]
 80079ae:	e019      	b.n	80079e4 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2b04      	cmp	r3, #4
 80079b4:	d002      	beq.n	80079bc <I2C_MasterReceive_BTF+0xe2>
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2b02      	cmp	r3, #2
 80079ba:	d108      	bne.n	80079ce <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	681a      	ldr	r2, [r3, #0]
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80079ca:	601a      	str	r2, [r3, #0]
 80079cc:	e00a      	b.n	80079e4 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	2b10      	cmp	r3, #16
 80079d2:	d007      	beq.n	80079e4 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079e2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	691a      	ldr	r2, [r3, #16]
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ee:	b2d2      	uxtb	r2, r2
 80079f0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f6:	1c5a      	adds	r2, r3, #1
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	3b01      	subs	r3, #1
 8007a04:	b29a      	uxth	r2, r3
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	691a      	ldr	r2, [r3, #16]
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a14:	b2d2      	uxtb	r2, r2
 8007a16:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a1c:	1c5a      	adds	r2, r3, #1
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a26:	b29b      	uxth	r3, r3
 8007a28:	3b01      	subs	r3, #1
 8007a2a:	b29a      	uxth	r2, r3
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	685a      	ldr	r2, [r3, #4]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007a3e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2220      	movs	r2, #32
 8007a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a4e:	b2db      	uxtb	r3, r3
 8007a50:	2b40      	cmp	r3, #64	; 0x40
 8007a52:	d10a      	bne.n	8007a6a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f7ff fcba 	bl	80073dc <HAL_I2C_MemRxCpltCallback>
}
 8007a68:	e01d      	b.n	8007aa6 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2212      	movs	r2, #18
 8007a76:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f7ff fc6f 	bl	800735c <HAL_I2C_MasterRxCpltCallback>
}
 8007a7e:	e012      	b.n	8007aa6 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	691a      	ldr	r2, [r3, #16]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a8a:	b2d2      	uxtb	r2, r2
 8007a8c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a92:	1c5a      	adds	r2, r3, #1
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	3b01      	subs	r3, #1
 8007aa0:	b29a      	uxth	r2, r3
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007aa6:	bf00      	nop
 8007aa8:	3710      	adds	r7, #16
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}

08007aae <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007aae:	b480      	push	{r7}
 8007ab0:	b083      	sub	sp, #12
 8007ab2:	af00      	add	r7, sp, #0
 8007ab4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	2b40      	cmp	r3, #64	; 0x40
 8007ac0:	d117      	bne.n	8007af2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d109      	bne.n	8007ade <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ace:	b2db      	uxtb	r3, r3
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ada:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007adc:	e067      	b.n	8007bae <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	f043 0301 	orr.w	r3, r3, #1
 8007ae8:	b2da      	uxtb	r2, r3
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	611a      	str	r2, [r3, #16]
}
 8007af0:	e05d      	b.n	8007bae <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	691b      	ldr	r3, [r3, #16]
 8007af6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007afa:	d133      	bne.n	8007b64 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b02:	b2db      	uxtb	r3, r3
 8007b04:	2b21      	cmp	r3, #33	; 0x21
 8007b06:	d109      	bne.n	8007b1c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	461a      	mov	r2, r3
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007b18:	611a      	str	r2, [r3, #16]
 8007b1a:	e008      	b.n	8007b2e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	f043 0301 	orr.w	r3, r3, #1
 8007b26:	b2da      	uxtb	r2, r3
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d004      	beq.n	8007b40 <I2C_Master_SB+0x92>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d108      	bne.n	8007b52 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d032      	beq.n	8007bae <I2C_Master_SB+0x100>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d02d      	beq.n	8007bae <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	685a      	ldr	r2, [r3, #4]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b60:	605a      	str	r2, [r3, #4]
}
 8007b62:	e024      	b.n	8007bae <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d10e      	bne.n	8007b8a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b70:	b29b      	uxth	r3, r3
 8007b72:	11db      	asrs	r3, r3, #7
 8007b74:	b2db      	uxtb	r3, r3
 8007b76:	f003 0306 	and.w	r3, r3, #6
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	f063 030f 	orn	r3, r3, #15
 8007b80:	b2da      	uxtb	r2, r3
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	611a      	str	r2, [r3, #16]
}
 8007b88:	e011      	b.n	8007bae <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d10d      	bne.n	8007bae <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	11db      	asrs	r3, r3, #7
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	f003 0306 	and.w	r3, r3, #6
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	f063 030e 	orn	r3, r3, #14
 8007ba6:	b2da      	uxtb	r2, r3
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	611a      	str	r2, [r3, #16]
}
 8007bae:	bf00      	nop
 8007bb0:	370c      	adds	r7, #12
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr

08007bba <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007bba:	b480      	push	{r7}
 8007bbc:	b083      	sub	sp, #12
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bc6:	b2da      	uxtb	r2, r3
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d004      	beq.n	8007be0 <I2C_Master_ADD10+0x26>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d108      	bne.n	8007bf2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d00c      	beq.n	8007c02 <I2C_Master_ADD10+0x48>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d007      	beq.n	8007c02 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	685a      	ldr	r2, [r3, #4]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007c00:	605a      	str	r2, [r3, #4]
  }
}
 8007c02:	bf00      	nop
 8007c04:	370c      	adds	r7, #12
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr

08007c0e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8007c0e:	b480      	push	{r7}
 8007c10:	b091      	sub	sp, #68	; 0x44
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c1c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c24:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c2a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	2b22      	cmp	r3, #34	; 0x22
 8007c36:	f040 8169 	bne.w	8007f0c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d10f      	bne.n	8007c62 <I2C_Master_ADDR+0x54>
 8007c42:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007c46:	2b40      	cmp	r3, #64	; 0x40
 8007c48:	d10b      	bne.n	8007c62 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	633b      	str	r3, [r7, #48]	; 0x30
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	695b      	ldr	r3, [r3, #20]
 8007c54:	633b      	str	r3, [r7, #48]	; 0x30
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	699b      	ldr	r3, [r3, #24]
 8007c5c:	633b      	str	r3, [r7, #48]	; 0x30
 8007c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c60:	e160      	b.n	8007f24 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d11d      	bne.n	8007ca6 <I2C_Master_ADDR+0x98>
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	691b      	ldr	r3, [r3, #16]
 8007c6e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007c72:	d118      	bne.n	8007ca6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c74:	2300      	movs	r3, #0
 8007c76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	695b      	ldr	r3, [r3, #20]
 8007c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	699b      	ldr	r3, [r3, #24]
 8007c86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	681a      	ldr	r2, [r3, #0]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c98:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c9e:	1c5a      	adds	r2, r3, #1
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	651a      	str	r2, [r3, #80]	; 0x50
 8007ca4:	e13e      	b.n	8007f24 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d113      	bne.n	8007cd8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	695b      	ldr	r3, [r3, #20]
 8007cba:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	699b      	ldr	r3, [r3, #24]
 8007cc2:	62bb      	str	r3, [r7, #40]	; 0x28
 8007cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cd4:	601a      	str	r2, [r3, #0]
 8007cd6:	e115      	b.n	8007f04 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cdc:	b29b      	uxth	r3, r3
 8007cde:	2b01      	cmp	r3, #1
 8007ce0:	f040 808a 	bne.w	8007df8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ce6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007cea:	d137      	bne.n	8007d5c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	681a      	ldr	r2, [r3, #0]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cfa:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d0a:	d113      	bne.n	8007d34 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	681a      	ldr	r2, [r3, #0]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d1a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	627b      	str	r3, [r7, #36]	; 0x24
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	695b      	ldr	r3, [r3, #20]
 8007d26:	627b      	str	r3, [r7, #36]	; 0x24
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	699b      	ldr	r3, [r3, #24]
 8007d2e:	627b      	str	r3, [r7, #36]	; 0x24
 8007d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d32:	e0e7      	b.n	8007f04 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d34:	2300      	movs	r3, #0
 8007d36:	623b      	str	r3, [r7, #32]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	695b      	ldr	r3, [r3, #20]
 8007d3e:	623b      	str	r3, [r7, #32]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	699b      	ldr	r3, [r3, #24]
 8007d46:	623b      	str	r3, [r7, #32]
 8007d48:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681a      	ldr	r2, [r3, #0]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d58:	601a      	str	r2, [r3, #0]
 8007d5a:	e0d3      	b.n	8007f04 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d5e:	2b08      	cmp	r3, #8
 8007d60:	d02e      	beq.n	8007dc0 <I2C_Master_ADDR+0x1b2>
 8007d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d64:	2b20      	cmp	r3, #32
 8007d66:	d02b      	beq.n	8007dc0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d6a:	2b12      	cmp	r3, #18
 8007d6c:	d102      	bne.n	8007d74 <I2C_Master_ADDR+0x166>
 8007d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d125      	bne.n	8007dc0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007d74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d76:	2b04      	cmp	r3, #4
 8007d78:	d00e      	beq.n	8007d98 <I2C_Master_ADDR+0x18a>
 8007d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d7c:	2b02      	cmp	r3, #2
 8007d7e:	d00b      	beq.n	8007d98 <I2C_Master_ADDR+0x18a>
 8007d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d82:	2b10      	cmp	r3, #16
 8007d84:	d008      	beq.n	8007d98 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	681a      	ldr	r2, [r3, #0]
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d94:	601a      	str	r2, [r3, #0]
 8007d96:	e007      	b.n	8007da8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007da6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007da8:	2300      	movs	r3, #0
 8007daa:	61fb      	str	r3, [r7, #28]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	695b      	ldr	r3, [r3, #20]
 8007db2:	61fb      	str	r3, [r7, #28]
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	699b      	ldr	r3, [r3, #24]
 8007dba:	61fb      	str	r3, [r7, #28]
 8007dbc:	69fb      	ldr	r3, [r7, #28]
 8007dbe:	e0a1      	b.n	8007f04 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007dce:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	61bb      	str	r3, [r7, #24]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	61bb      	str	r3, [r7, #24]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	699b      	ldr	r3, [r3, #24]
 8007de2:	61bb      	str	r3, [r7, #24]
 8007de4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	681a      	ldr	r2, [r3, #0]
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007df4:	601a      	str	r2, [r3, #0]
 8007df6:	e085      	b.n	8007f04 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dfc:	b29b      	uxth	r3, r3
 8007dfe:	2b02      	cmp	r3, #2
 8007e00:	d14d      	bne.n	8007e9e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e04:	2b04      	cmp	r3, #4
 8007e06:	d016      	beq.n	8007e36 <I2C_Master_ADDR+0x228>
 8007e08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e0a:	2b02      	cmp	r3, #2
 8007e0c:	d013      	beq.n	8007e36 <I2C_Master_ADDR+0x228>
 8007e0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e10:	2b10      	cmp	r3, #16
 8007e12:	d010      	beq.n	8007e36 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	681a      	ldr	r2, [r3, #0]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e22:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007e32:	601a      	str	r2, [r3, #0]
 8007e34:	e007      	b.n	8007e46 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007e44:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e54:	d117      	bne.n	8007e86 <I2C_Master_ADDR+0x278>
 8007e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e58:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007e5c:	d00b      	beq.n	8007e76 <I2C_Master_ADDR+0x268>
 8007e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e60:	2b01      	cmp	r3, #1
 8007e62:	d008      	beq.n	8007e76 <I2C_Master_ADDR+0x268>
 8007e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e66:	2b08      	cmp	r3, #8
 8007e68:	d005      	beq.n	8007e76 <I2C_Master_ADDR+0x268>
 8007e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e6c:	2b10      	cmp	r3, #16
 8007e6e:	d002      	beq.n	8007e76 <I2C_Master_ADDR+0x268>
 8007e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e72:	2b20      	cmp	r3, #32
 8007e74:	d107      	bne.n	8007e86 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	685a      	ldr	r2, [r3, #4]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007e84:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e86:	2300      	movs	r3, #0
 8007e88:	617b      	str	r3, [r7, #20]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	695b      	ldr	r3, [r3, #20]
 8007e90:	617b      	str	r3, [r7, #20]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	699b      	ldr	r3, [r3, #24]
 8007e98:	617b      	str	r3, [r7, #20]
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	e032      	b.n	8007f04 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	681a      	ldr	r2, [r3, #0]
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007eac:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007eb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ebc:	d117      	bne.n	8007eee <I2C_Master_ADDR+0x2e0>
 8007ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ec0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007ec4:	d00b      	beq.n	8007ede <I2C_Master_ADDR+0x2d0>
 8007ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d008      	beq.n	8007ede <I2C_Master_ADDR+0x2d0>
 8007ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ece:	2b08      	cmp	r3, #8
 8007ed0:	d005      	beq.n	8007ede <I2C_Master_ADDR+0x2d0>
 8007ed2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ed4:	2b10      	cmp	r3, #16
 8007ed6:	d002      	beq.n	8007ede <I2C_Master_ADDR+0x2d0>
 8007ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eda:	2b20      	cmp	r3, #32
 8007edc:	d107      	bne.n	8007eee <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	685a      	ldr	r2, [r3, #4]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007eec:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007eee:	2300      	movs	r3, #0
 8007ef0:	613b      	str	r3, [r7, #16]
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	695b      	ldr	r3, [r3, #20]
 8007ef8:	613b      	str	r3, [r7, #16]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	699b      	ldr	r3, [r3, #24]
 8007f00:	613b      	str	r3, [r7, #16]
 8007f02:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2200      	movs	r2, #0
 8007f08:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007f0a:	e00b      	b.n	8007f24 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	60fb      	str	r3, [r7, #12]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	695b      	ldr	r3, [r3, #20]
 8007f16:	60fb      	str	r3, [r7, #12]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	699b      	ldr	r3, [r3, #24]
 8007f1e:	60fb      	str	r3, [r7, #12]
 8007f20:	68fb      	ldr	r3, [r7, #12]
}
 8007f22:	e7ff      	b.n	8007f24 <I2C_Master_ADDR+0x316>
 8007f24:	bf00      	nop
 8007f26:	3744      	adds	r7, #68	; 0x44
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f3e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d02b      	beq.n	8007fa2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f4e:	781a      	ldrb	r2, [r3, #0]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f5a:	1c5a      	adds	r2, r3, #1
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	3b01      	subs	r3, #1
 8007f68:	b29a      	uxth	r2, r3
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d114      	bne.n	8007fa2 <I2C_SlaveTransmit_TXE+0x72>
 8007f78:	7bfb      	ldrb	r3, [r7, #15]
 8007f7a:	2b29      	cmp	r3, #41	; 0x29
 8007f7c:	d111      	bne.n	8007fa2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	685a      	ldr	r2, [r3, #4]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f8c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2221      	movs	r2, #33	; 0x21
 8007f92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2228      	movs	r2, #40	; 0x28
 8007f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007f9c:	6878      	ldr	r0, [r7, #4]
 8007f9e:	f7ff f9e7 	bl	8007370 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007fa2:	bf00      	nop
 8007fa4:	3710      	adds	r7, #16
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007faa:	b480      	push	{r7}
 8007fac:	b083      	sub	sp, #12
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d011      	beq.n	8007fe0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc0:	781a      	ldrb	r2, [r3, #0]
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fcc:	1c5a      	adds	r2, r3, #1
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fd6:	b29b      	uxth	r3, r3
 8007fd8:	3b01      	subs	r3, #1
 8007fda:	b29a      	uxth	r2, r3
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007fe0:	bf00      	nop
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b084      	sub	sp, #16
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ffa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008000:	b29b      	uxth	r3, r3
 8008002:	2b00      	cmp	r3, #0
 8008004:	d02c      	beq.n	8008060 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	691a      	ldr	r2, [r3, #16]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008010:	b2d2      	uxtb	r2, r2
 8008012:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008018:	1c5a      	adds	r2, r3, #1
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008022:	b29b      	uxth	r3, r3
 8008024:	3b01      	subs	r3, #1
 8008026:	b29a      	uxth	r2, r3
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008030:	b29b      	uxth	r3, r3
 8008032:	2b00      	cmp	r3, #0
 8008034:	d114      	bne.n	8008060 <I2C_SlaveReceive_RXNE+0x74>
 8008036:	7bfb      	ldrb	r3, [r7, #15]
 8008038:	2b2a      	cmp	r3, #42	; 0x2a
 800803a:	d111      	bne.n	8008060 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	685a      	ldr	r2, [r3, #4]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800804a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2222      	movs	r2, #34	; 0x22
 8008050:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2228      	movs	r2, #40	; 0x28
 8008056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f7ff f992 	bl	8007384 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008060:	bf00      	nop
 8008062:	3710      	adds	r7, #16
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}

08008068 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008068:	b480      	push	{r7}
 800806a:	b083      	sub	sp, #12
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008074:	b29b      	uxth	r3, r3
 8008076:	2b00      	cmp	r3, #0
 8008078:	d012      	beq.n	80080a0 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	691a      	ldr	r2, [r3, #16]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008084:	b2d2      	uxtb	r2, r2
 8008086:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800808c:	1c5a      	adds	r2, r3, #1
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008096:	b29b      	uxth	r3, r3
 8008098:	3b01      	subs	r3, #1
 800809a:	b29a      	uxth	r2, r3
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80080a0:	bf00      	nop
 80080a2:	370c      	adds	r7, #12
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
 80080b4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80080b6:	2300      	movs	r3, #0
 80080b8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080c0:	b2db      	uxtb	r3, r3
 80080c2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80080c6:	2b28      	cmp	r3, #40	; 0x28
 80080c8:	d127      	bne.n	800811a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	685a      	ldr	r2, [r3, #4]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080d8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	089b      	lsrs	r3, r3, #2
 80080de:	f003 0301 	and.w	r3, r3, #1
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d101      	bne.n	80080ea <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80080e6:	2301      	movs	r3, #1
 80080e8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	09db      	lsrs	r3, r3, #7
 80080ee:	f003 0301 	and.w	r3, r3, #1
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d103      	bne.n	80080fe <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	81bb      	strh	r3, [r7, #12]
 80080fc:	e002      	b.n	8008104 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	699b      	ldr	r3, [r3, #24]
 8008102:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2200      	movs	r2, #0
 8008108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800810c:	89ba      	ldrh	r2, [r7, #12]
 800810e:	7bfb      	ldrb	r3, [r7, #15]
 8008110:	4619      	mov	r1, r3
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f7ff f940 	bl	8007398 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008118:	e00e      	b.n	8008138 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800811a:	2300      	movs	r3, #0
 800811c:	60bb      	str	r3, [r7, #8]
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	695b      	ldr	r3, [r3, #20]
 8008124:	60bb      	str	r3, [r7, #8]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	699b      	ldr	r3, [r3, #24]
 800812c:	60bb      	str	r3, [r7, #8]
 800812e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2200      	movs	r2, #0
 8008134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8008138:	bf00      	nop
 800813a:	3710      	adds	r7, #16
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}

08008140 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b084      	sub	sp, #16
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800814e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	685a      	ldr	r2, [r3, #4]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800815e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8008160:	2300      	movs	r3, #0
 8008162:	60bb      	str	r3, [r7, #8]
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	695b      	ldr	r3, [r3, #20]
 800816a:	60bb      	str	r3, [r7, #8]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	681a      	ldr	r2, [r3, #0]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f042 0201 	orr.w	r2, r2, #1
 800817a:	601a      	str	r2, [r3, #0]
 800817c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	681a      	ldr	r2, [r3, #0]
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800818c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008198:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800819c:	d172      	bne.n	8008284 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800819e:	7bfb      	ldrb	r3, [r7, #15]
 80081a0:	2b22      	cmp	r3, #34	; 0x22
 80081a2:	d002      	beq.n	80081aa <I2C_Slave_STOPF+0x6a>
 80081a4:	7bfb      	ldrb	r3, [r7, #15]
 80081a6:	2b2a      	cmp	r3, #42	; 0x2a
 80081a8:	d135      	bne.n	8008216 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	b29a      	uxth	r2, r3
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081bc:	b29b      	uxth	r3, r3
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d005      	beq.n	80081ce <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081c6:	f043 0204 	orr.w	r2, r3, #4
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	685a      	ldr	r2, [r3, #4]
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80081dc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7fd ffa6 	bl	8006134 <HAL_DMA_GetState>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b01      	cmp	r3, #1
 80081ec:	d049      	beq.n	8008282 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081f2:	4a69      	ldr	r2, [pc, #420]	; (8008398 <I2C_Slave_STOPF+0x258>)
 80081f4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081fa:	4618      	mov	r0, r3
 80081fc:	f7fd fdee 	bl	8005ddc <HAL_DMA_Abort_IT>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d03d      	beq.n	8008282 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800820a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800820c:	687a      	ldr	r2, [r7, #4]
 800820e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008210:	4610      	mov	r0, r2
 8008212:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008214:	e035      	b.n	8008282 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	b29a      	uxth	r2, r3
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008228:	b29b      	uxth	r3, r3
 800822a:	2b00      	cmp	r3, #0
 800822c:	d005      	beq.n	800823a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008232:	f043 0204 	orr.w	r2, r3, #4
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	685a      	ldr	r2, [r3, #4]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008248:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800824e:	4618      	mov	r0, r3
 8008250:	f7fd ff70 	bl	8006134 <HAL_DMA_GetState>
 8008254:	4603      	mov	r3, r0
 8008256:	2b01      	cmp	r3, #1
 8008258:	d014      	beq.n	8008284 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800825e:	4a4e      	ldr	r2, [pc, #312]	; (8008398 <I2C_Slave_STOPF+0x258>)
 8008260:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008266:	4618      	mov	r0, r3
 8008268:	f7fd fdb8 	bl	8005ddc <HAL_DMA_Abort_IT>
 800826c:	4603      	mov	r3, r0
 800826e:	2b00      	cmp	r3, #0
 8008270:	d008      	beq.n	8008284 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008276:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800827c:	4610      	mov	r0, r2
 800827e:	4798      	blx	r3
 8008280:	e000      	b.n	8008284 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008282:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008288:	b29b      	uxth	r3, r3
 800828a:	2b00      	cmp	r3, #0
 800828c:	d03e      	beq.n	800830c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	695b      	ldr	r3, [r3, #20]
 8008294:	f003 0304 	and.w	r3, r3, #4
 8008298:	2b04      	cmp	r3, #4
 800829a:	d112      	bne.n	80082c2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	691a      	ldr	r2, [r3, #16]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082a6:	b2d2      	uxtb	r2, r2
 80082a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ae:	1c5a      	adds	r2, r3, #1
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082b8:	b29b      	uxth	r3, r3
 80082ba:	3b01      	subs	r3, #1
 80082bc:	b29a      	uxth	r2, r3
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	695b      	ldr	r3, [r3, #20]
 80082c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082cc:	2b40      	cmp	r3, #64	; 0x40
 80082ce:	d112      	bne.n	80082f6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	691a      	ldr	r2, [r3, #16]
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082da:	b2d2      	uxtb	r2, r2
 80082dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082e2:	1c5a      	adds	r2, r3, #1
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	3b01      	subs	r3, #1
 80082f0:	b29a      	uxth	r2, r3
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082fa:	b29b      	uxth	r3, r3
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d005      	beq.n	800830c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008304:	f043 0204 	orr.w	r2, r3, #4
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008310:	2b00      	cmp	r3, #0
 8008312:	d003      	beq.n	800831c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8008314:	6878      	ldr	r0, [r7, #4]
 8008316:	f000 f8b3 	bl	8008480 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800831a:	e039      	b.n	8008390 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800831c:	7bfb      	ldrb	r3, [r7, #15]
 800831e:	2b2a      	cmp	r3, #42	; 0x2a
 8008320:	d109      	bne.n	8008336 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2200      	movs	r2, #0
 8008326:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2228      	movs	r2, #40	; 0x28
 800832c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008330:	6878      	ldr	r0, [r7, #4]
 8008332:	f7ff f827 	bl	8007384 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800833c:	b2db      	uxtb	r3, r3
 800833e:	2b28      	cmp	r3, #40	; 0x28
 8008340:	d111      	bne.n	8008366 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	4a15      	ldr	r2, [pc, #84]	; (800839c <I2C_Slave_STOPF+0x25c>)
 8008346:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2220      	movs	r2, #32
 8008352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2200      	movs	r2, #0
 800835a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f7ff f828 	bl	80073b4 <HAL_I2C_ListenCpltCallback>
}
 8008364:	e014      	b.n	8008390 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800836a:	2b22      	cmp	r3, #34	; 0x22
 800836c:	d002      	beq.n	8008374 <I2C_Slave_STOPF+0x234>
 800836e:	7bfb      	ldrb	r3, [r7, #15]
 8008370:	2b22      	cmp	r3, #34	; 0x22
 8008372:	d10d      	bne.n	8008390 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2200      	movs	r2, #0
 8008378:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2220      	movs	r2, #32
 800837e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2200      	movs	r2, #0
 8008386:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f7fe fffa 	bl	8007384 <HAL_I2C_SlaveRxCpltCallback>
}
 8008390:	bf00      	nop
 8008392:	3710      	adds	r7, #16
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}
 8008398:	080089e1 	.word	0x080089e1
 800839c:	ffff0000 	.word	0xffff0000

080083a0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083ae:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083b4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	2b08      	cmp	r3, #8
 80083ba:	d002      	beq.n	80083c2 <I2C_Slave_AF+0x22>
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	2b20      	cmp	r3, #32
 80083c0:	d129      	bne.n	8008416 <I2C_Slave_AF+0x76>
 80083c2:	7bfb      	ldrb	r3, [r7, #15]
 80083c4:	2b28      	cmp	r3, #40	; 0x28
 80083c6:	d126      	bne.n	8008416 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	4a2c      	ldr	r2, [pc, #176]	; (800847c <I2C_Slave_AF+0xdc>)
 80083cc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	685a      	ldr	r2, [r3, #4]
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80083dc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80083e6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80083f6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2200      	movs	r2, #0
 80083fc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2220      	movs	r2, #32
 8008402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2200      	movs	r2, #0
 800840a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f7fe ffd0 	bl	80073b4 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8008414:	e02e      	b.n	8008474 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8008416:	7bfb      	ldrb	r3, [r7, #15]
 8008418:	2b21      	cmp	r3, #33	; 0x21
 800841a:	d126      	bne.n	800846a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	4a17      	ldr	r2, [pc, #92]	; (800847c <I2C_Slave_AF+0xdc>)
 8008420:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2221      	movs	r2, #33	; 0x21
 8008426:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2220      	movs	r2, #32
 800842c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2200      	movs	r2, #0
 8008434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	685a      	ldr	r2, [r3, #4]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008446:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008450:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	681a      	ldr	r2, [r3, #0]
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008460:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7fe ff84 	bl	8007370 <HAL_I2C_SlaveTxCpltCallback>
}
 8008468:	e004      	b.n	8008474 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008472:	615a      	str	r2, [r3, #20]
}
 8008474:	bf00      	nop
 8008476:	3710      	adds	r7, #16
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}
 800847c:	ffff0000 	.word	0xffff0000

08008480 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b084      	sub	sp, #16
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800848e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008496:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008498:	7bbb      	ldrb	r3, [r7, #14]
 800849a:	2b10      	cmp	r3, #16
 800849c:	d002      	beq.n	80084a4 <I2C_ITError+0x24>
 800849e:	7bbb      	ldrb	r3, [r7, #14]
 80084a0:	2b40      	cmp	r3, #64	; 0x40
 80084a2:	d10a      	bne.n	80084ba <I2C_ITError+0x3a>
 80084a4:	7bfb      	ldrb	r3, [r7, #15]
 80084a6:	2b22      	cmp	r3, #34	; 0x22
 80084a8:	d107      	bne.n	80084ba <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80084b8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80084ba:	7bfb      	ldrb	r3, [r7, #15]
 80084bc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80084c0:	2b28      	cmp	r3, #40	; 0x28
 80084c2:	d107      	bne.n	80084d4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2228      	movs	r2, #40	; 0x28
 80084ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80084d2:	e015      	b.n	8008500 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80084de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084e2:	d00a      	beq.n	80084fa <I2C_ITError+0x7a>
 80084e4:	7bfb      	ldrb	r3, [r7, #15]
 80084e6:	2b60      	cmp	r3, #96	; 0x60
 80084e8:	d007      	beq.n	80084fa <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2220      	movs	r2, #32
 80084ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2200      	movs	r2, #0
 80084f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2200      	movs	r2, #0
 80084fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	685b      	ldr	r3, [r3, #4]
 8008506:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800850a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800850e:	d162      	bne.n	80085d6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	685a      	ldr	r2, [r3, #4]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800851e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008524:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008528:	b2db      	uxtb	r3, r3
 800852a:	2b01      	cmp	r3, #1
 800852c:	d020      	beq.n	8008570 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008532:	4a6a      	ldr	r2, [pc, #424]	; (80086dc <I2C_ITError+0x25c>)
 8008534:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800853a:	4618      	mov	r0, r3
 800853c:	f7fd fc4e 	bl	8005ddc <HAL_DMA_Abort_IT>
 8008540:	4603      	mov	r3, r0
 8008542:	2b00      	cmp	r3, #0
 8008544:	f000 8089 	beq.w	800865a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	681a      	ldr	r2, [r3, #0]
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f022 0201 	bic.w	r2, r2, #1
 8008556:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2220      	movs	r2, #32
 800855c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800856a:	4610      	mov	r0, r2
 800856c:	4798      	blx	r3
 800856e:	e074      	b.n	800865a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008574:	4a59      	ldr	r2, [pc, #356]	; (80086dc <I2C_ITError+0x25c>)
 8008576:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800857c:	4618      	mov	r0, r3
 800857e:	f7fd fc2d 	bl	8005ddc <HAL_DMA_Abort_IT>
 8008582:	4603      	mov	r3, r0
 8008584:	2b00      	cmp	r3, #0
 8008586:	d068      	beq.n	800865a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	695b      	ldr	r3, [r3, #20]
 800858e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008592:	2b40      	cmp	r3, #64	; 0x40
 8008594:	d10b      	bne.n	80085ae <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	691a      	ldr	r2, [r3, #16]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a0:	b2d2      	uxtb	r2, r2
 80085a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a8:	1c5a      	adds	r2, r3, #1
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f022 0201 	bic.w	r2, r2, #1
 80085bc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2220      	movs	r2, #32
 80085c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80085d0:	4610      	mov	r0, r2
 80085d2:	4798      	blx	r3
 80085d4:	e041      	b.n	800865a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085dc:	b2db      	uxtb	r3, r3
 80085de:	2b60      	cmp	r3, #96	; 0x60
 80085e0:	d125      	bne.n	800862e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2220      	movs	r2, #32
 80085e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2200      	movs	r2, #0
 80085ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	695b      	ldr	r3, [r3, #20]
 80085f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085fa:	2b40      	cmp	r3, #64	; 0x40
 80085fc:	d10b      	bne.n	8008616 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	691a      	ldr	r2, [r3, #16]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008608:	b2d2      	uxtb	r2, r2
 800860a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008610:	1c5a      	adds	r2, r3, #1
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	681a      	ldr	r2, [r3, #0]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	f022 0201 	bic.w	r2, r2, #1
 8008624:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f7fe feec 	bl	8007404 <HAL_I2C_AbortCpltCallback>
 800862c:	e015      	b.n	800865a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	695b      	ldr	r3, [r3, #20]
 8008634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008638:	2b40      	cmp	r3, #64	; 0x40
 800863a:	d10b      	bne.n	8008654 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	691a      	ldr	r2, [r3, #16]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008646:	b2d2      	uxtb	r2, r2
 8008648:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800864e:	1c5a      	adds	r2, r3, #1
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f7fe fecb 	bl	80073f0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800865e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	f003 0301 	and.w	r3, r3, #1
 8008666:	2b00      	cmp	r3, #0
 8008668:	d10e      	bne.n	8008688 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008670:	2b00      	cmp	r3, #0
 8008672:	d109      	bne.n	8008688 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800867a:	2b00      	cmp	r3, #0
 800867c:	d104      	bne.n	8008688 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008684:	2b00      	cmp	r3, #0
 8008686:	d007      	beq.n	8008698 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	685a      	ldr	r2, [r3, #4]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008696:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800869e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a4:	f003 0304 	and.w	r3, r3, #4
 80086a8:	2b04      	cmp	r3, #4
 80086aa:	d113      	bne.n	80086d4 <I2C_ITError+0x254>
 80086ac:	7bfb      	ldrb	r3, [r7, #15]
 80086ae:	2b28      	cmp	r3, #40	; 0x28
 80086b0:	d110      	bne.n	80086d4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	4a0a      	ldr	r2, [pc, #40]	; (80086e0 <I2C_ITError+0x260>)
 80086b6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2200      	movs	r2, #0
 80086bc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2220      	movs	r2, #32
 80086c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2200      	movs	r2, #0
 80086ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f7fe fe70 	bl	80073b4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80086d4:	bf00      	nop
 80086d6:	3710      	adds	r7, #16
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}
 80086dc:	080089e1 	.word	0x080089e1
 80086e0:	ffff0000 	.word	0xffff0000

080086e4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b088      	sub	sp, #32
 80086e8:	af02      	add	r7, sp, #8
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	4608      	mov	r0, r1
 80086ee:	4611      	mov	r1, r2
 80086f0:	461a      	mov	r2, r3
 80086f2:	4603      	mov	r3, r0
 80086f4:	817b      	strh	r3, [r7, #10]
 80086f6:	460b      	mov	r3, r1
 80086f8:	813b      	strh	r3, [r7, #8]
 80086fa:	4613      	mov	r3, r2
 80086fc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800870c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800870e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008710:	9300      	str	r3, [sp, #0]
 8008712:	6a3b      	ldr	r3, [r7, #32]
 8008714:	2200      	movs	r2, #0
 8008716:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800871a:	68f8      	ldr	r0, [r7, #12]
 800871c:	f000 fa08 	bl	8008b30 <I2C_WaitOnFlagUntilTimeout>
 8008720:	4603      	mov	r3, r0
 8008722:	2b00      	cmp	r3, #0
 8008724:	d00d      	beq.n	8008742 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008730:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008734:	d103      	bne.n	800873e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f44f 7200 	mov.w	r2, #512	; 0x200
 800873c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800873e:	2303      	movs	r3, #3
 8008740:	e05f      	b.n	8008802 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008742:	897b      	ldrh	r3, [r7, #10]
 8008744:	b2db      	uxtb	r3, r3
 8008746:	461a      	mov	r2, r3
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008750:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008754:	6a3a      	ldr	r2, [r7, #32]
 8008756:	492d      	ldr	r1, [pc, #180]	; (800880c <I2C_RequestMemoryWrite+0x128>)
 8008758:	68f8      	ldr	r0, [r7, #12]
 800875a:	f000 fa40 	bl	8008bde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800875e:	4603      	mov	r3, r0
 8008760:	2b00      	cmp	r3, #0
 8008762:	d001      	beq.n	8008768 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008764:	2301      	movs	r3, #1
 8008766:	e04c      	b.n	8008802 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008768:	2300      	movs	r3, #0
 800876a:	617b      	str	r3, [r7, #20]
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	695b      	ldr	r3, [r3, #20]
 8008772:	617b      	str	r3, [r7, #20]
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	699b      	ldr	r3, [r3, #24]
 800877a:	617b      	str	r3, [r7, #20]
 800877c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800877e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008780:	6a39      	ldr	r1, [r7, #32]
 8008782:	68f8      	ldr	r0, [r7, #12]
 8008784:	f000 faaa 	bl	8008cdc <I2C_WaitOnTXEFlagUntilTimeout>
 8008788:	4603      	mov	r3, r0
 800878a:	2b00      	cmp	r3, #0
 800878c:	d00d      	beq.n	80087aa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008792:	2b04      	cmp	r3, #4
 8008794:	d107      	bne.n	80087a6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	681a      	ldr	r2, [r3, #0]
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80087a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80087a6:	2301      	movs	r3, #1
 80087a8:	e02b      	b.n	8008802 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80087aa:	88fb      	ldrh	r3, [r7, #6]
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d105      	bne.n	80087bc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80087b0:	893b      	ldrh	r3, [r7, #8]
 80087b2:	b2da      	uxtb	r2, r3
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	611a      	str	r2, [r3, #16]
 80087ba:	e021      	b.n	8008800 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80087bc:	893b      	ldrh	r3, [r7, #8]
 80087be:	0a1b      	lsrs	r3, r3, #8
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	b2da      	uxtb	r2, r3
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80087ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087cc:	6a39      	ldr	r1, [r7, #32]
 80087ce:	68f8      	ldr	r0, [r7, #12]
 80087d0:	f000 fa84 	bl	8008cdc <I2C_WaitOnTXEFlagUntilTimeout>
 80087d4:	4603      	mov	r3, r0
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d00d      	beq.n	80087f6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087de:	2b04      	cmp	r3, #4
 80087e0:	d107      	bne.n	80087f2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	681a      	ldr	r2, [r3, #0]
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80087f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80087f2:	2301      	movs	r3, #1
 80087f4:	e005      	b.n	8008802 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80087f6:	893b      	ldrh	r3, [r7, #8]
 80087f8:	b2da      	uxtb	r2, r3
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	3718      	adds	r7, #24
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
 800880a:	bf00      	nop
 800880c:	00010002 	.word	0x00010002

08008810 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b088      	sub	sp, #32
 8008814:	af02      	add	r7, sp, #8
 8008816:	60f8      	str	r0, [r7, #12]
 8008818:	4608      	mov	r0, r1
 800881a:	4611      	mov	r1, r2
 800881c:	461a      	mov	r2, r3
 800881e:	4603      	mov	r3, r0
 8008820:	817b      	strh	r3, [r7, #10]
 8008822:	460b      	mov	r3, r1
 8008824:	813b      	strh	r3, [r7, #8]
 8008826:	4613      	mov	r3, r2
 8008828:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008838:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	681a      	ldr	r2, [r3, #0]
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008848:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800884a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800884c:	9300      	str	r3, [sp, #0]
 800884e:	6a3b      	ldr	r3, [r7, #32]
 8008850:	2200      	movs	r2, #0
 8008852:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008856:	68f8      	ldr	r0, [r7, #12]
 8008858:	f000 f96a 	bl	8008b30 <I2C_WaitOnFlagUntilTimeout>
 800885c:	4603      	mov	r3, r0
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00d      	beq.n	800887e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800886c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008870:	d103      	bne.n	800887a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008878:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800887a:	2303      	movs	r3, #3
 800887c:	e0aa      	b.n	80089d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800887e:	897b      	ldrh	r3, [r7, #10]
 8008880:	b2db      	uxtb	r3, r3
 8008882:	461a      	mov	r2, r3
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800888c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800888e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008890:	6a3a      	ldr	r2, [r7, #32]
 8008892:	4952      	ldr	r1, [pc, #328]	; (80089dc <I2C_RequestMemoryRead+0x1cc>)
 8008894:	68f8      	ldr	r0, [r7, #12]
 8008896:	f000 f9a2 	bl	8008bde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800889a:	4603      	mov	r3, r0
 800889c:	2b00      	cmp	r3, #0
 800889e:	d001      	beq.n	80088a4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80088a0:	2301      	movs	r3, #1
 80088a2:	e097      	b.n	80089d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80088a4:	2300      	movs	r3, #0
 80088a6:	617b      	str	r3, [r7, #20]
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	695b      	ldr	r3, [r3, #20]
 80088ae:	617b      	str	r3, [r7, #20]
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	699b      	ldr	r3, [r3, #24]
 80088b6:	617b      	str	r3, [r7, #20]
 80088b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80088ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088bc:	6a39      	ldr	r1, [r7, #32]
 80088be:	68f8      	ldr	r0, [r7, #12]
 80088c0:	f000 fa0c 	bl	8008cdc <I2C_WaitOnTXEFlagUntilTimeout>
 80088c4:	4603      	mov	r3, r0
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d00d      	beq.n	80088e6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088ce:	2b04      	cmp	r3, #4
 80088d0:	d107      	bne.n	80088e2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	681a      	ldr	r2, [r3, #0]
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80088e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80088e2:	2301      	movs	r3, #1
 80088e4:	e076      	b.n	80089d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80088e6:	88fb      	ldrh	r3, [r7, #6]
 80088e8:	2b01      	cmp	r3, #1
 80088ea:	d105      	bne.n	80088f8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80088ec:	893b      	ldrh	r3, [r7, #8]
 80088ee:	b2da      	uxtb	r2, r3
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	611a      	str	r2, [r3, #16]
 80088f6:	e021      	b.n	800893c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80088f8:	893b      	ldrh	r3, [r7, #8]
 80088fa:	0a1b      	lsrs	r3, r3, #8
 80088fc:	b29b      	uxth	r3, r3
 80088fe:	b2da      	uxtb	r2, r3
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008906:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008908:	6a39      	ldr	r1, [r7, #32]
 800890a:	68f8      	ldr	r0, [r7, #12]
 800890c:	f000 f9e6 	bl	8008cdc <I2C_WaitOnTXEFlagUntilTimeout>
 8008910:	4603      	mov	r3, r0
 8008912:	2b00      	cmp	r3, #0
 8008914:	d00d      	beq.n	8008932 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800891a:	2b04      	cmp	r3, #4
 800891c:	d107      	bne.n	800892e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	681a      	ldr	r2, [r3, #0]
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800892c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800892e:	2301      	movs	r3, #1
 8008930:	e050      	b.n	80089d4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008932:	893b      	ldrh	r3, [r7, #8]
 8008934:	b2da      	uxtb	r2, r3
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800893c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800893e:	6a39      	ldr	r1, [r7, #32]
 8008940:	68f8      	ldr	r0, [r7, #12]
 8008942:	f000 f9cb 	bl	8008cdc <I2C_WaitOnTXEFlagUntilTimeout>
 8008946:	4603      	mov	r3, r0
 8008948:	2b00      	cmp	r3, #0
 800894a:	d00d      	beq.n	8008968 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008950:	2b04      	cmp	r3, #4
 8008952:	d107      	bne.n	8008964 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008962:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008964:	2301      	movs	r3, #1
 8008966:	e035      	b.n	80089d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	681a      	ldr	r2, [r3, #0]
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008976:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800897a:	9300      	str	r3, [sp, #0]
 800897c:	6a3b      	ldr	r3, [r7, #32]
 800897e:	2200      	movs	r2, #0
 8008980:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008984:	68f8      	ldr	r0, [r7, #12]
 8008986:	f000 f8d3 	bl	8008b30 <I2C_WaitOnFlagUntilTimeout>
 800898a:	4603      	mov	r3, r0
 800898c:	2b00      	cmp	r3, #0
 800898e:	d00d      	beq.n	80089ac <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800899a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800899e:	d103      	bne.n	80089a8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80089a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80089a8:	2303      	movs	r3, #3
 80089aa:	e013      	b.n	80089d4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80089ac:	897b      	ldrh	r3, [r7, #10]
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	f043 0301 	orr.w	r3, r3, #1
 80089b4:	b2da      	uxtb	r2, r3
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80089bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089be:	6a3a      	ldr	r2, [r7, #32]
 80089c0:	4906      	ldr	r1, [pc, #24]	; (80089dc <I2C_RequestMemoryRead+0x1cc>)
 80089c2:	68f8      	ldr	r0, [r7, #12]
 80089c4:	f000 f90b 	bl	8008bde <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80089c8:	4603      	mov	r3, r0
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d001      	beq.n	80089d2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80089ce:	2301      	movs	r3, #1
 80089d0:	e000      	b.n	80089d4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80089d2:	2300      	movs	r3, #0
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3718      	adds	r7, #24
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}
 80089dc:	00010002 	.word	0x00010002

080089e0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b086      	sub	sp, #24
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80089e8:	2300      	movs	r3, #0
 80089ea:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089f0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089f8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80089fa:	4b4b      	ldr	r3, [pc, #300]	; (8008b28 <I2C_DMAAbort+0x148>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	08db      	lsrs	r3, r3, #3
 8008a00:	4a4a      	ldr	r2, [pc, #296]	; (8008b2c <I2C_DMAAbort+0x14c>)
 8008a02:	fba2 2303 	umull	r2, r3, r2, r3
 8008a06:	0a1a      	lsrs	r2, r3, #8
 8008a08:	4613      	mov	r3, r2
 8008a0a:	009b      	lsls	r3, r3, #2
 8008a0c:	4413      	add	r3, r2
 8008a0e:	00da      	lsls	r2, r3, #3
 8008a10:	1ad3      	subs	r3, r2, r3
 8008a12:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d106      	bne.n	8008a28 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a1e:	f043 0220 	orr.w	r2, r3, #32
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8008a26:	e00a      	b.n	8008a3e <I2C_DMAAbort+0x5e>
    }
    count--;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	3b01      	subs	r3, #1
 8008a2c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a3c:	d0ea      	beq.n	8008a14 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d003      	beq.n	8008a4e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8008a46:	697b      	ldr	r3, [r7, #20]
 8008a48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d003      	beq.n	8008a5e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a6c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	2200      	movs	r2, #0
 8008a72:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d003      	beq.n	8008a84 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008a7c:	697b      	ldr	r3, [r7, #20]
 8008a7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a80:	2200      	movs	r2, #0
 8008a82:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d003      	beq.n	8008a94 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a90:	2200      	movs	r2, #0
 8008a92:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	681a      	ldr	r2, [r3, #0]
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f022 0201 	bic.w	r2, r2, #1
 8008aa2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	2b60      	cmp	r3, #96	; 0x60
 8008aae:	d10e      	bne.n	8008ace <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008ab0:	697b      	ldr	r3, [r7, #20]
 8008ab2:	2220      	movs	r2, #32
 8008ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	2200      	movs	r2, #0
 8008abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008ac6:	6978      	ldr	r0, [r7, #20]
 8008ac8:	f7fe fc9c 	bl	8007404 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008acc:	e027      	b.n	8008b1e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008ace:	7cfb      	ldrb	r3, [r7, #19]
 8008ad0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008ad4:	2b28      	cmp	r3, #40	; 0x28
 8008ad6:	d117      	bne.n	8008b08 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	681a      	ldr	r2, [r3, #0]
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f042 0201 	orr.w	r2, r2, #1
 8008ae6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	681a      	ldr	r2, [r3, #0]
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008af6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	2200      	movs	r2, #0
 8008afc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	2228      	movs	r2, #40	; 0x28
 8008b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008b06:	e007      	b.n	8008b18 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	2220      	movs	r2, #32
 8008b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	2200      	movs	r2, #0
 8008b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8008b18:	6978      	ldr	r0, [r7, #20]
 8008b1a:	f7fe fc69 	bl	80073f0 <HAL_I2C_ErrorCallback>
}
 8008b1e:	bf00      	nop
 8008b20:	3718      	adds	r7, #24
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}
 8008b26:	bf00      	nop
 8008b28:	200000ac 	.word	0x200000ac
 8008b2c:	14f8b589 	.word	0x14f8b589

08008b30 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b084      	sub	sp, #16
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	60f8      	str	r0, [r7, #12]
 8008b38:	60b9      	str	r1, [r7, #8]
 8008b3a:	603b      	str	r3, [r7, #0]
 8008b3c:	4613      	mov	r3, r2
 8008b3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008b40:	e025      	b.n	8008b8e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b48:	d021      	beq.n	8008b8e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b4a:	f7fc ff57 	bl	80059fc <HAL_GetTick>
 8008b4e:	4602      	mov	r2, r0
 8008b50:	69bb      	ldr	r3, [r7, #24]
 8008b52:	1ad3      	subs	r3, r2, r3
 8008b54:	683a      	ldr	r2, [r7, #0]
 8008b56:	429a      	cmp	r2, r3
 8008b58:	d302      	bcc.n	8008b60 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d116      	bne.n	8008b8e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2200      	movs	r2, #0
 8008b64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2220      	movs	r2, #32
 8008b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	2200      	movs	r2, #0
 8008b72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b7a:	f043 0220 	orr.w	r2, r3, #32
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	2200      	movs	r2, #0
 8008b86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008b8a:	2301      	movs	r3, #1
 8008b8c:	e023      	b.n	8008bd6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	0c1b      	lsrs	r3, r3, #16
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	2b01      	cmp	r3, #1
 8008b96:	d10d      	bne.n	8008bb4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	695b      	ldr	r3, [r3, #20]
 8008b9e:	43da      	mvns	r2, r3
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	4013      	ands	r3, r2
 8008ba4:	b29b      	uxth	r3, r3
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	bf0c      	ite	eq
 8008baa:	2301      	moveq	r3, #1
 8008bac:	2300      	movne	r3, #0
 8008bae:	b2db      	uxtb	r3, r3
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	e00c      	b.n	8008bce <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	699b      	ldr	r3, [r3, #24]
 8008bba:	43da      	mvns	r2, r3
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	4013      	ands	r3, r2
 8008bc0:	b29b      	uxth	r3, r3
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	bf0c      	ite	eq
 8008bc6:	2301      	moveq	r3, #1
 8008bc8:	2300      	movne	r3, #0
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	461a      	mov	r2, r3
 8008bce:	79fb      	ldrb	r3, [r7, #7]
 8008bd0:	429a      	cmp	r2, r3
 8008bd2:	d0b6      	beq.n	8008b42 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008bd4:	2300      	movs	r3, #0
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	3710      	adds	r7, #16
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}

08008bde <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008bde:	b580      	push	{r7, lr}
 8008be0:	b084      	sub	sp, #16
 8008be2:	af00      	add	r7, sp, #0
 8008be4:	60f8      	str	r0, [r7, #12]
 8008be6:	60b9      	str	r1, [r7, #8]
 8008be8:	607a      	str	r2, [r7, #4]
 8008bea:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008bec:	e051      	b.n	8008c92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	695b      	ldr	r3, [r3, #20]
 8008bf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008bf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bfc:	d123      	bne.n	8008c46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	681a      	ldr	r2, [r3, #0]
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c0c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008c16:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	2220      	movs	r2, #32
 8008c22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c32:	f043 0204 	orr.w	r2, r3, #4
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008c42:	2301      	movs	r3, #1
 8008c44:	e046      	b.n	8008cd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c4c:	d021      	beq.n	8008c92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c4e:	f7fc fed5 	bl	80059fc <HAL_GetTick>
 8008c52:	4602      	mov	r2, r0
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	1ad3      	subs	r3, r2, r3
 8008c58:	687a      	ldr	r2, [r7, #4]
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d302      	bcc.n	8008c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d116      	bne.n	8008c92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2200      	movs	r2, #0
 8008c68:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2220      	movs	r2, #32
 8008c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2200      	movs	r2, #0
 8008c76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c7e:	f043 0220 	orr.w	r2, r3, #32
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e020      	b.n	8008cd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	0c1b      	lsrs	r3, r3, #16
 8008c96:	b2db      	uxtb	r3, r3
 8008c98:	2b01      	cmp	r3, #1
 8008c9a:	d10c      	bne.n	8008cb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	695b      	ldr	r3, [r3, #20]
 8008ca2:	43da      	mvns	r2, r3
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	4013      	ands	r3, r2
 8008ca8:	b29b      	uxth	r3, r3
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	bf14      	ite	ne
 8008cae:	2301      	movne	r3, #1
 8008cb0:	2300      	moveq	r3, #0
 8008cb2:	b2db      	uxtb	r3, r3
 8008cb4:	e00b      	b.n	8008cce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	699b      	ldr	r3, [r3, #24]
 8008cbc:	43da      	mvns	r2, r3
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	4013      	ands	r3, r2
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	bf14      	ite	ne
 8008cc8:	2301      	movne	r3, #1
 8008cca:	2300      	moveq	r3, #0
 8008ccc:	b2db      	uxtb	r3, r3
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d18d      	bne.n	8008bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008cd2:	2300      	movs	r3, #0
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	3710      	adds	r7, #16
 8008cd8:	46bd      	mov	sp, r7
 8008cda:	bd80      	pop	{r7, pc}

08008cdc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b084      	sub	sp, #16
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	60f8      	str	r0, [r7, #12]
 8008ce4:	60b9      	str	r1, [r7, #8]
 8008ce6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008ce8:	e02d      	b.n	8008d46 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008cea:	68f8      	ldr	r0, [r7, #12]
 8008cec:	f000 f900 	bl	8008ef0 <I2C_IsAcknowledgeFailed>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d001      	beq.n	8008cfa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	e02d      	b.n	8008d56 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d00:	d021      	beq.n	8008d46 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d02:	f7fc fe7b 	bl	80059fc <HAL_GetTick>
 8008d06:	4602      	mov	r2, r0
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	1ad3      	subs	r3, r2, r3
 8008d0c:	68ba      	ldr	r2, [r7, #8]
 8008d0e:	429a      	cmp	r2, r3
 8008d10:	d302      	bcc.n	8008d18 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d116      	bne.n	8008d46 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	2220      	movs	r2, #32
 8008d22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d32:	f043 0220 	orr.w	r2, r3, #32
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008d42:	2301      	movs	r3, #1
 8008d44:	e007      	b.n	8008d56 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	695b      	ldr	r3, [r3, #20]
 8008d4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d50:	2b80      	cmp	r3, #128	; 0x80
 8008d52:	d1ca      	bne.n	8008cea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008d54:	2300      	movs	r3, #0
}
 8008d56:	4618      	mov	r0, r3
 8008d58:	3710      	adds	r7, #16
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	bd80      	pop	{r7, pc}

08008d5e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008d5e:	b580      	push	{r7, lr}
 8008d60:	b084      	sub	sp, #16
 8008d62:	af00      	add	r7, sp, #0
 8008d64:	60f8      	str	r0, [r7, #12]
 8008d66:	60b9      	str	r1, [r7, #8]
 8008d68:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008d6a:	e02d      	b.n	8008dc8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008d6c:	68f8      	ldr	r0, [r7, #12]
 8008d6e:	f000 f8bf 	bl	8008ef0 <I2C_IsAcknowledgeFailed>
 8008d72:	4603      	mov	r3, r0
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d001      	beq.n	8008d7c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e02d      	b.n	8008dd8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d82:	d021      	beq.n	8008dc8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d84:	f7fc fe3a 	bl	80059fc <HAL_GetTick>
 8008d88:	4602      	mov	r2, r0
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	1ad3      	subs	r3, r2, r3
 8008d8e:	68ba      	ldr	r2, [r7, #8]
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d302      	bcc.n	8008d9a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008d94:	68bb      	ldr	r3, [r7, #8]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d116      	bne.n	8008dc8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	2220      	movs	r2, #32
 8008da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2200      	movs	r2, #0
 8008dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008db4:	f043 0220 	orr.w	r2, r3, #32
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	e007      	b.n	8008dd8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	695b      	ldr	r3, [r3, #20]
 8008dce:	f003 0304 	and.w	r3, r3, #4
 8008dd2:	2b04      	cmp	r3, #4
 8008dd4:	d1ca      	bne.n	8008d6c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008dd6:	2300      	movs	r3, #0
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3710      	adds	r7, #16
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b085      	sub	sp, #20
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008de8:	2300      	movs	r3, #0
 8008dea:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008dec:	4b13      	ldr	r3, [pc, #76]	; (8008e3c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	08db      	lsrs	r3, r3, #3
 8008df2:	4a13      	ldr	r2, [pc, #76]	; (8008e40 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008df4:	fba2 2303 	umull	r2, r3, r2, r3
 8008df8:	0a1a      	lsrs	r2, r3, #8
 8008dfa:	4613      	mov	r3, r2
 8008dfc:	009b      	lsls	r3, r3, #2
 8008dfe:	4413      	add	r3, r2
 8008e00:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	3b01      	subs	r3, #1
 8008e06:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d107      	bne.n	8008e1e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e12:	f043 0220 	orr.w	r2, r3, #32
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008e1a:	2301      	movs	r3, #1
 8008e1c:	e008      	b.n	8008e30 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e2c:	d0e9      	beq.n	8008e02 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8008e2e:	2300      	movs	r3, #0
}
 8008e30:	4618      	mov	r0, r3
 8008e32:	3714      	adds	r7, #20
 8008e34:	46bd      	mov	sp, r7
 8008e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3a:	4770      	bx	lr
 8008e3c:	200000ac 	.word	0x200000ac
 8008e40:	14f8b589 	.word	0x14f8b589

08008e44 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b084      	sub	sp, #16
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	60f8      	str	r0, [r7, #12]
 8008e4c:	60b9      	str	r1, [r7, #8]
 8008e4e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008e50:	e042      	b.n	8008ed8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	695b      	ldr	r3, [r3, #20]
 8008e58:	f003 0310 	and.w	r3, r3, #16
 8008e5c:	2b10      	cmp	r3, #16
 8008e5e:	d119      	bne.n	8008e94 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f06f 0210 	mvn.w	r2, #16
 8008e68:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	2220      	movs	r2, #32
 8008e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008e90:	2301      	movs	r3, #1
 8008e92:	e029      	b.n	8008ee8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e94:	f7fc fdb2 	bl	80059fc <HAL_GetTick>
 8008e98:	4602      	mov	r2, r0
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	1ad3      	subs	r3, r2, r3
 8008e9e:	68ba      	ldr	r2, [r7, #8]
 8008ea0:	429a      	cmp	r2, r3
 8008ea2:	d302      	bcc.n	8008eaa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d116      	bne.n	8008ed8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	2200      	movs	r2, #0
 8008eae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	2220      	movs	r2, #32
 8008eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ec4:	f043 0220 	orr.w	r2, r3, #32
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	e007      	b.n	8008ee8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	695b      	ldr	r3, [r3, #20]
 8008ede:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ee2:	2b40      	cmp	r3, #64	; 0x40
 8008ee4:	d1b5      	bne.n	8008e52 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8008ee6:	2300      	movs	r3, #0
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	3710      	adds	r7, #16
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}

08008ef0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008ef0:	b480      	push	{r7}
 8008ef2:	b083      	sub	sp, #12
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	695b      	ldr	r3, [r3, #20]
 8008efe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f06:	d11b      	bne.n	8008f40 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008f10:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	2200      	movs	r2, #0
 8008f16:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2220      	movs	r2, #32
 8008f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2200      	movs	r2, #0
 8008f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f2c:	f043 0204 	orr.w	r2, r3, #4
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2200      	movs	r2, #0
 8008f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e000      	b.n	8008f42 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008f40:	2300      	movs	r3, #0
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	370c      	adds	r7, #12
 8008f46:	46bd      	mov	sp, r7
 8008f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4c:	4770      	bx	lr

08008f4e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008f4e:	b480      	push	{r7}
 8008f50:	b083      	sub	sp, #12
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f5a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008f5e:	d103      	bne.n	8008f68 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2201      	movs	r2, #1
 8008f64:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008f66:	e007      	b.n	8008f78 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f6c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008f70:	d102      	bne.n	8008f78 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2208      	movs	r2, #8
 8008f76:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008f78:	bf00      	nop
 8008f7a:	370c      	adds	r7, #12
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	4770      	bx	lr

08008f84 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b086      	sub	sp, #24
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d101      	bne.n	8008f96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008f92:	2301      	movs	r3, #1
 8008f94:	e267      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f003 0301 	and.w	r3, r3, #1
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d075      	beq.n	800908e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008fa2:	4b88      	ldr	r3, [pc, #544]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8008fa4:	689b      	ldr	r3, [r3, #8]
 8008fa6:	f003 030c 	and.w	r3, r3, #12
 8008faa:	2b04      	cmp	r3, #4
 8008fac:	d00c      	beq.n	8008fc8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008fae:	4b85      	ldr	r3, [pc, #532]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8008fb0:	689b      	ldr	r3, [r3, #8]
 8008fb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008fb6:	2b08      	cmp	r3, #8
 8008fb8:	d112      	bne.n	8008fe0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008fba:	4b82      	ldr	r3, [pc, #520]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008fc2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008fc6:	d10b      	bne.n	8008fe0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008fc8:	4b7e      	ldr	r3, [pc, #504]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d05b      	beq.n	800908c <HAL_RCC_OscConfig+0x108>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	685b      	ldr	r3, [r3, #4]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d157      	bne.n	800908c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e242      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008fe8:	d106      	bne.n	8008ff8 <HAL_RCC_OscConfig+0x74>
 8008fea:	4b76      	ldr	r3, [pc, #472]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a75      	ldr	r2, [pc, #468]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8008ff0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008ff4:	6013      	str	r3, [r2, #0]
 8008ff6:	e01d      	b.n	8009034 <HAL_RCC_OscConfig+0xb0>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009000:	d10c      	bne.n	800901c <HAL_RCC_OscConfig+0x98>
 8009002:	4b70      	ldr	r3, [pc, #448]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4a6f      	ldr	r2, [pc, #444]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009008:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800900c:	6013      	str	r3, [r2, #0]
 800900e:	4b6d      	ldr	r3, [pc, #436]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a6c      	ldr	r2, [pc, #432]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009014:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009018:	6013      	str	r3, [r2, #0]
 800901a:	e00b      	b.n	8009034 <HAL_RCC_OscConfig+0xb0>
 800901c:	4b69      	ldr	r3, [pc, #420]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	4a68      	ldr	r2, [pc, #416]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009022:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009026:	6013      	str	r3, [r2, #0]
 8009028:	4b66      	ldr	r3, [pc, #408]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a65      	ldr	r2, [pc, #404]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 800902e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009032:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	685b      	ldr	r3, [r3, #4]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d013      	beq.n	8009064 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800903c:	f7fc fcde 	bl	80059fc <HAL_GetTick>
 8009040:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009042:	e008      	b.n	8009056 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009044:	f7fc fcda 	bl	80059fc <HAL_GetTick>
 8009048:	4602      	mov	r2, r0
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	1ad3      	subs	r3, r2, r3
 800904e:	2b64      	cmp	r3, #100	; 0x64
 8009050:	d901      	bls.n	8009056 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009052:	2303      	movs	r3, #3
 8009054:	e207      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009056:	4b5b      	ldr	r3, [pc, #364]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800905e:	2b00      	cmp	r3, #0
 8009060:	d0f0      	beq.n	8009044 <HAL_RCC_OscConfig+0xc0>
 8009062:	e014      	b.n	800908e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009064:	f7fc fcca 	bl	80059fc <HAL_GetTick>
 8009068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800906a:	e008      	b.n	800907e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800906c:	f7fc fcc6 	bl	80059fc <HAL_GetTick>
 8009070:	4602      	mov	r2, r0
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	1ad3      	subs	r3, r2, r3
 8009076:	2b64      	cmp	r3, #100	; 0x64
 8009078:	d901      	bls.n	800907e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800907a:	2303      	movs	r3, #3
 800907c:	e1f3      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800907e:	4b51      	ldr	r3, [pc, #324]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009086:	2b00      	cmp	r3, #0
 8009088:	d1f0      	bne.n	800906c <HAL_RCC_OscConfig+0xe8>
 800908a:	e000      	b.n	800908e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800908c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f003 0302 	and.w	r3, r3, #2
 8009096:	2b00      	cmp	r3, #0
 8009098:	d063      	beq.n	8009162 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800909a:	4b4a      	ldr	r3, [pc, #296]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 800909c:	689b      	ldr	r3, [r3, #8]
 800909e:	f003 030c 	and.w	r3, r3, #12
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d00b      	beq.n	80090be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80090a6:	4b47      	ldr	r3, [pc, #284]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 80090a8:	689b      	ldr	r3, [r3, #8]
 80090aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80090ae:	2b08      	cmp	r3, #8
 80090b0:	d11c      	bne.n	80090ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80090b2:	4b44      	ldr	r3, [pc, #272]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d116      	bne.n	80090ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80090be:	4b41      	ldr	r3, [pc, #260]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f003 0302 	and.w	r3, r3, #2
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d005      	beq.n	80090d6 <HAL_RCC_OscConfig+0x152>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	68db      	ldr	r3, [r3, #12]
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d001      	beq.n	80090d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80090d2:	2301      	movs	r3, #1
 80090d4:	e1c7      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090d6:	4b3b      	ldr	r3, [pc, #236]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	691b      	ldr	r3, [r3, #16]
 80090e2:	00db      	lsls	r3, r3, #3
 80090e4:	4937      	ldr	r1, [pc, #220]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 80090e6:	4313      	orrs	r3, r2
 80090e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80090ea:	e03a      	b.n	8009162 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	68db      	ldr	r3, [r3, #12]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d020      	beq.n	8009136 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80090f4:	4b34      	ldr	r3, [pc, #208]	; (80091c8 <HAL_RCC_OscConfig+0x244>)
 80090f6:	2201      	movs	r2, #1
 80090f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090fa:	f7fc fc7f 	bl	80059fc <HAL_GetTick>
 80090fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009100:	e008      	b.n	8009114 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009102:	f7fc fc7b 	bl	80059fc <HAL_GetTick>
 8009106:	4602      	mov	r2, r0
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	1ad3      	subs	r3, r2, r3
 800910c:	2b02      	cmp	r3, #2
 800910e:	d901      	bls.n	8009114 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009110:	2303      	movs	r3, #3
 8009112:	e1a8      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009114:	4b2b      	ldr	r3, [pc, #172]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	f003 0302 	and.w	r3, r3, #2
 800911c:	2b00      	cmp	r3, #0
 800911e:	d0f0      	beq.n	8009102 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009120:	4b28      	ldr	r3, [pc, #160]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	691b      	ldr	r3, [r3, #16]
 800912c:	00db      	lsls	r3, r3, #3
 800912e:	4925      	ldr	r1, [pc, #148]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009130:	4313      	orrs	r3, r2
 8009132:	600b      	str	r3, [r1, #0]
 8009134:	e015      	b.n	8009162 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009136:	4b24      	ldr	r3, [pc, #144]	; (80091c8 <HAL_RCC_OscConfig+0x244>)
 8009138:	2200      	movs	r2, #0
 800913a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800913c:	f7fc fc5e 	bl	80059fc <HAL_GetTick>
 8009140:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009142:	e008      	b.n	8009156 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009144:	f7fc fc5a 	bl	80059fc <HAL_GetTick>
 8009148:	4602      	mov	r2, r0
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	1ad3      	subs	r3, r2, r3
 800914e:	2b02      	cmp	r3, #2
 8009150:	d901      	bls.n	8009156 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009152:	2303      	movs	r3, #3
 8009154:	e187      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009156:	4b1b      	ldr	r3, [pc, #108]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f003 0302 	and.w	r3, r3, #2
 800915e:	2b00      	cmp	r3, #0
 8009160:	d1f0      	bne.n	8009144 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f003 0308 	and.w	r3, r3, #8
 800916a:	2b00      	cmp	r3, #0
 800916c:	d036      	beq.n	80091dc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	695b      	ldr	r3, [r3, #20]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d016      	beq.n	80091a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009176:	4b15      	ldr	r3, [pc, #84]	; (80091cc <HAL_RCC_OscConfig+0x248>)
 8009178:	2201      	movs	r2, #1
 800917a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800917c:	f7fc fc3e 	bl	80059fc <HAL_GetTick>
 8009180:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009182:	e008      	b.n	8009196 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009184:	f7fc fc3a 	bl	80059fc <HAL_GetTick>
 8009188:	4602      	mov	r2, r0
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	1ad3      	subs	r3, r2, r3
 800918e:	2b02      	cmp	r3, #2
 8009190:	d901      	bls.n	8009196 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009192:	2303      	movs	r3, #3
 8009194:	e167      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009196:	4b0b      	ldr	r3, [pc, #44]	; (80091c4 <HAL_RCC_OscConfig+0x240>)
 8009198:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800919a:	f003 0302 	and.w	r3, r3, #2
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d0f0      	beq.n	8009184 <HAL_RCC_OscConfig+0x200>
 80091a2:	e01b      	b.n	80091dc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80091a4:	4b09      	ldr	r3, [pc, #36]	; (80091cc <HAL_RCC_OscConfig+0x248>)
 80091a6:	2200      	movs	r2, #0
 80091a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80091aa:	f7fc fc27 	bl	80059fc <HAL_GetTick>
 80091ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80091b0:	e00e      	b.n	80091d0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80091b2:	f7fc fc23 	bl	80059fc <HAL_GetTick>
 80091b6:	4602      	mov	r2, r0
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	1ad3      	subs	r3, r2, r3
 80091bc:	2b02      	cmp	r3, #2
 80091be:	d907      	bls.n	80091d0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80091c0:	2303      	movs	r3, #3
 80091c2:	e150      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
 80091c4:	40023800 	.word	0x40023800
 80091c8:	42470000 	.word	0x42470000
 80091cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80091d0:	4b88      	ldr	r3, [pc, #544]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 80091d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80091d4:	f003 0302 	and.w	r3, r3, #2
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d1ea      	bne.n	80091b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f003 0304 	and.w	r3, r3, #4
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	f000 8097 	beq.w	8009318 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80091ea:	2300      	movs	r3, #0
 80091ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80091ee:	4b81      	ldr	r3, [pc, #516]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 80091f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d10f      	bne.n	800921a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80091fa:	2300      	movs	r3, #0
 80091fc:	60bb      	str	r3, [r7, #8]
 80091fe:	4b7d      	ldr	r3, [pc, #500]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009202:	4a7c      	ldr	r2, [pc, #496]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009204:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009208:	6413      	str	r3, [r2, #64]	; 0x40
 800920a:	4b7a      	ldr	r3, [pc, #488]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 800920c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800920e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009212:	60bb      	str	r3, [r7, #8]
 8009214:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009216:	2301      	movs	r3, #1
 8009218:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800921a:	4b77      	ldr	r3, [pc, #476]	; (80093f8 <HAL_RCC_OscConfig+0x474>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009222:	2b00      	cmp	r3, #0
 8009224:	d118      	bne.n	8009258 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009226:	4b74      	ldr	r3, [pc, #464]	; (80093f8 <HAL_RCC_OscConfig+0x474>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	4a73      	ldr	r2, [pc, #460]	; (80093f8 <HAL_RCC_OscConfig+0x474>)
 800922c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009230:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009232:	f7fc fbe3 	bl	80059fc <HAL_GetTick>
 8009236:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009238:	e008      	b.n	800924c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800923a:	f7fc fbdf 	bl	80059fc <HAL_GetTick>
 800923e:	4602      	mov	r2, r0
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	1ad3      	subs	r3, r2, r3
 8009244:	2b02      	cmp	r3, #2
 8009246:	d901      	bls.n	800924c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009248:	2303      	movs	r3, #3
 800924a:	e10c      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800924c:	4b6a      	ldr	r3, [pc, #424]	; (80093f8 <HAL_RCC_OscConfig+0x474>)
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009254:	2b00      	cmp	r3, #0
 8009256:	d0f0      	beq.n	800923a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	2b01      	cmp	r3, #1
 800925e:	d106      	bne.n	800926e <HAL_RCC_OscConfig+0x2ea>
 8009260:	4b64      	ldr	r3, [pc, #400]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009262:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009264:	4a63      	ldr	r2, [pc, #396]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009266:	f043 0301 	orr.w	r3, r3, #1
 800926a:	6713      	str	r3, [r2, #112]	; 0x70
 800926c:	e01c      	b.n	80092a8 <HAL_RCC_OscConfig+0x324>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	689b      	ldr	r3, [r3, #8]
 8009272:	2b05      	cmp	r3, #5
 8009274:	d10c      	bne.n	8009290 <HAL_RCC_OscConfig+0x30c>
 8009276:	4b5f      	ldr	r3, [pc, #380]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009278:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800927a:	4a5e      	ldr	r2, [pc, #376]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 800927c:	f043 0304 	orr.w	r3, r3, #4
 8009280:	6713      	str	r3, [r2, #112]	; 0x70
 8009282:	4b5c      	ldr	r3, [pc, #368]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009284:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009286:	4a5b      	ldr	r2, [pc, #364]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009288:	f043 0301 	orr.w	r3, r3, #1
 800928c:	6713      	str	r3, [r2, #112]	; 0x70
 800928e:	e00b      	b.n	80092a8 <HAL_RCC_OscConfig+0x324>
 8009290:	4b58      	ldr	r3, [pc, #352]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009292:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009294:	4a57      	ldr	r2, [pc, #348]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009296:	f023 0301 	bic.w	r3, r3, #1
 800929a:	6713      	str	r3, [r2, #112]	; 0x70
 800929c:	4b55      	ldr	r3, [pc, #340]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 800929e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092a0:	4a54      	ldr	r2, [pc, #336]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 80092a2:	f023 0304 	bic.w	r3, r3, #4
 80092a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d015      	beq.n	80092dc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80092b0:	f7fc fba4 	bl	80059fc <HAL_GetTick>
 80092b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80092b6:	e00a      	b.n	80092ce <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80092b8:	f7fc fba0 	bl	80059fc <HAL_GetTick>
 80092bc:	4602      	mov	r2, r0
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	1ad3      	subs	r3, r2, r3
 80092c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d901      	bls.n	80092ce <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80092ca:	2303      	movs	r3, #3
 80092cc:	e0cb      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80092ce:	4b49      	ldr	r3, [pc, #292]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 80092d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092d2:	f003 0302 	and.w	r3, r3, #2
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d0ee      	beq.n	80092b8 <HAL_RCC_OscConfig+0x334>
 80092da:	e014      	b.n	8009306 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80092dc:	f7fc fb8e 	bl	80059fc <HAL_GetTick>
 80092e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80092e2:	e00a      	b.n	80092fa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80092e4:	f7fc fb8a 	bl	80059fc <HAL_GetTick>
 80092e8:	4602      	mov	r2, r0
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	1ad3      	subs	r3, r2, r3
 80092ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d901      	bls.n	80092fa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80092f6:	2303      	movs	r3, #3
 80092f8:	e0b5      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80092fa:	4b3e      	ldr	r3, [pc, #248]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 80092fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092fe:	f003 0302 	and.w	r3, r3, #2
 8009302:	2b00      	cmp	r3, #0
 8009304:	d1ee      	bne.n	80092e4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009306:	7dfb      	ldrb	r3, [r7, #23]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d105      	bne.n	8009318 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800930c:	4b39      	ldr	r3, [pc, #228]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 800930e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009310:	4a38      	ldr	r2, [pc, #224]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009312:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009316:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	699b      	ldr	r3, [r3, #24]
 800931c:	2b00      	cmp	r3, #0
 800931e:	f000 80a1 	beq.w	8009464 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009322:	4b34      	ldr	r3, [pc, #208]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009324:	689b      	ldr	r3, [r3, #8]
 8009326:	f003 030c 	and.w	r3, r3, #12
 800932a:	2b08      	cmp	r3, #8
 800932c:	d05c      	beq.n	80093e8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	699b      	ldr	r3, [r3, #24]
 8009332:	2b02      	cmp	r3, #2
 8009334:	d141      	bne.n	80093ba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009336:	4b31      	ldr	r3, [pc, #196]	; (80093fc <HAL_RCC_OscConfig+0x478>)
 8009338:	2200      	movs	r2, #0
 800933a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800933c:	f7fc fb5e 	bl	80059fc <HAL_GetTick>
 8009340:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009342:	e008      	b.n	8009356 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009344:	f7fc fb5a 	bl	80059fc <HAL_GetTick>
 8009348:	4602      	mov	r2, r0
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	1ad3      	subs	r3, r2, r3
 800934e:	2b02      	cmp	r3, #2
 8009350:	d901      	bls.n	8009356 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009352:	2303      	movs	r3, #3
 8009354:	e087      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009356:	4b27      	ldr	r3, [pc, #156]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800935e:	2b00      	cmp	r3, #0
 8009360:	d1f0      	bne.n	8009344 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	69da      	ldr	r2, [r3, #28]
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6a1b      	ldr	r3, [r3, #32]
 800936a:	431a      	orrs	r2, r3
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009370:	019b      	lsls	r3, r3, #6
 8009372:	431a      	orrs	r2, r3
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009378:	085b      	lsrs	r3, r3, #1
 800937a:	3b01      	subs	r3, #1
 800937c:	041b      	lsls	r3, r3, #16
 800937e:	431a      	orrs	r2, r3
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009384:	061b      	lsls	r3, r3, #24
 8009386:	491b      	ldr	r1, [pc, #108]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 8009388:	4313      	orrs	r3, r2
 800938a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800938c:	4b1b      	ldr	r3, [pc, #108]	; (80093fc <HAL_RCC_OscConfig+0x478>)
 800938e:	2201      	movs	r2, #1
 8009390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009392:	f7fc fb33 	bl	80059fc <HAL_GetTick>
 8009396:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009398:	e008      	b.n	80093ac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800939a:	f7fc fb2f 	bl	80059fc <HAL_GetTick>
 800939e:	4602      	mov	r2, r0
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	1ad3      	subs	r3, r2, r3
 80093a4:	2b02      	cmp	r3, #2
 80093a6:	d901      	bls.n	80093ac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80093a8:	2303      	movs	r3, #3
 80093aa:	e05c      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80093ac:	4b11      	ldr	r3, [pc, #68]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d0f0      	beq.n	800939a <HAL_RCC_OscConfig+0x416>
 80093b8:	e054      	b.n	8009464 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80093ba:	4b10      	ldr	r3, [pc, #64]	; (80093fc <HAL_RCC_OscConfig+0x478>)
 80093bc:	2200      	movs	r2, #0
 80093be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80093c0:	f7fc fb1c 	bl	80059fc <HAL_GetTick>
 80093c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093c6:	e008      	b.n	80093da <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80093c8:	f7fc fb18 	bl	80059fc <HAL_GetTick>
 80093cc:	4602      	mov	r2, r0
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	1ad3      	subs	r3, r2, r3
 80093d2:	2b02      	cmp	r3, #2
 80093d4:	d901      	bls.n	80093da <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80093d6:	2303      	movs	r3, #3
 80093d8:	e045      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80093da:	4b06      	ldr	r3, [pc, #24]	; (80093f4 <HAL_RCC_OscConfig+0x470>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d1f0      	bne.n	80093c8 <HAL_RCC_OscConfig+0x444>
 80093e6:	e03d      	b.n	8009464 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	699b      	ldr	r3, [r3, #24]
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d107      	bne.n	8009400 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80093f0:	2301      	movs	r3, #1
 80093f2:	e038      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
 80093f4:	40023800 	.word	0x40023800
 80093f8:	40007000 	.word	0x40007000
 80093fc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009400:	4b1b      	ldr	r3, [pc, #108]	; (8009470 <HAL_RCC_OscConfig+0x4ec>)
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	699b      	ldr	r3, [r3, #24]
 800940a:	2b01      	cmp	r3, #1
 800940c:	d028      	beq.n	8009460 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009418:	429a      	cmp	r2, r3
 800941a:	d121      	bne.n	8009460 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009426:	429a      	cmp	r2, r3
 8009428:	d11a      	bne.n	8009460 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800942a:	68fa      	ldr	r2, [r7, #12]
 800942c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009430:	4013      	ands	r3, r2
 8009432:	687a      	ldr	r2, [r7, #4]
 8009434:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009436:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009438:	4293      	cmp	r3, r2
 800943a:	d111      	bne.n	8009460 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009446:	085b      	lsrs	r3, r3, #1
 8009448:	3b01      	subs	r3, #1
 800944a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800944c:	429a      	cmp	r2, r3
 800944e:	d107      	bne.n	8009460 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800945a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800945c:	429a      	cmp	r2, r3
 800945e:	d001      	beq.n	8009464 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8009460:	2301      	movs	r3, #1
 8009462:	e000      	b.n	8009466 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009464:	2300      	movs	r3, #0
}
 8009466:	4618      	mov	r0, r3
 8009468:	3718      	adds	r7, #24
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
 800946e:	bf00      	nop
 8009470:	40023800 	.word	0x40023800

08009474 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b084      	sub	sp, #16
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d101      	bne.n	8009488 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009484:	2301      	movs	r3, #1
 8009486:	e0cc      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009488:	4b68      	ldr	r3, [pc, #416]	; (800962c <HAL_RCC_ClockConfig+0x1b8>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	f003 0307 	and.w	r3, r3, #7
 8009490:	683a      	ldr	r2, [r7, #0]
 8009492:	429a      	cmp	r2, r3
 8009494:	d90c      	bls.n	80094b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009496:	4b65      	ldr	r3, [pc, #404]	; (800962c <HAL_RCC_ClockConfig+0x1b8>)
 8009498:	683a      	ldr	r2, [r7, #0]
 800949a:	b2d2      	uxtb	r2, r2
 800949c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800949e:	4b63      	ldr	r3, [pc, #396]	; (800962c <HAL_RCC_ClockConfig+0x1b8>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f003 0307 	and.w	r3, r3, #7
 80094a6:	683a      	ldr	r2, [r7, #0]
 80094a8:	429a      	cmp	r2, r3
 80094aa:	d001      	beq.n	80094b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80094ac:	2301      	movs	r3, #1
 80094ae:	e0b8      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f003 0302 	and.w	r3, r3, #2
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d020      	beq.n	80094fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f003 0304 	and.w	r3, r3, #4
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d005      	beq.n	80094d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80094c8:	4b59      	ldr	r3, [pc, #356]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80094ca:	689b      	ldr	r3, [r3, #8]
 80094cc:	4a58      	ldr	r2, [pc, #352]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80094ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80094d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f003 0308 	and.w	r3, r3, #8
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d005      	beq.n	80094ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80094e0:	4b53      	ldr	r3, [pc, #332]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80094e2:	689b      	ldr	r3, [r3, #8]
 80094e4:	4a52      	ldr	r2, [pc, #328]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80094e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80094ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80094ec:	4b50      	ldr	r3, [pc, #320]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80094ee:	689b      	ldr	r3, [r3, #8]
 80094f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	689b      	ldr	r3, [r3, #8]
 80094f8:	494d      	ldr	r1, [pc, #308]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80094fa:	4313      	orrs	r3, r2
 80094fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f003 0301 	and.w	r3, r3, #1
 8009506:	2b00      	cmp	r3, #0
 8009508:	d044      	beq.n	8009594 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	2b01      	cmp	r3, #1
 8009510:	d107      	bne.n	8009522 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009512:	4b47      	ldr	r3, [pc, #284]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800951a:	2b00      	cmp	r3, #0
 800951c:	d119      	bne.n	8009552 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800951e:	2301      	movs	r3, #1
 8009520:	e07f      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	685b      	ldr	r3, [r3, #4]
 8009526:	2b02      	cmp	r3, #2
 8009528:	d003      	beq.n	8009532 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800952e:	2b03      	cmp	r3, #3
 8009530:	d107      	bne.n	8009542 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009532:	4b3f      	ldr	r3, [pc, #252]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800953a:	2b00      	cmp	r3, #0
 800953c:	d109      	bne.n	8009552 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800953e:	2301      	movs	r3, #1
 8009540:	e06f      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009542:	4b3b      	ldr	r3, [pc, #236]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f003 0302 	and.w	r3, r3, #2
 800954a:	2b00      	cmp	r3, #0
 800954c:	d101      	bne.n	8009552 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800954e:	2301      	movs	r3, #1
 8009550:	e067      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009552:	4b37      	ldr	r3, [pc, #220]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009554:	689b      	ldr	r3, [r3, #8]
 8009556:	f023 0203 	bic.w	r2, r3, #3
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	4934      	ldr	r1, [pc, #208]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009560:	4313      	orrs	r3, r2
 8009562:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009564:	f7fc fa4a 	bl	80059fc <HAL_GetTick>
 8009568:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800956a:	e00a      	b.n	8009582 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800956c:	f7fc fa46 	bl	80059fc <HAL_GetTick>
 8009570:	4602      	mov	r2, r0
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	1ad3      	subs	r3, r2, r3
 8009576:	f241 3288 	movw	r2, #5000	; 0x1388
 800957a:	4293      	cmp	r3, r2
 800957c:	d901      	bls.n	8009582 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800957e:	2303      	movs	r3, #3
 8009580:	e04f      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009582:	4b2b      	ldr	r3, [pc, #172]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009584:	689b      	ldr	r3, [r3, #8]
 8009586:	f003 020c 	and.w	r2, r3, #12
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	009b      	lsls	r3, r3, #2
 8009590:	429a      	cmp	r2, r3
 8009592:	d1eb      	bne.n	800956c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009594:	4b25      	ldr	r3, [pc, #148]	; (800962c <HAL_RCC_ClockConfig+0x1b8>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f003 0307 	and.w	r3, r3, #7
 800959c:	683a      	ldr	r2, [r7, #0]
 800959e:	429a      	cmp	r2, r3
 80095a0:	d20c      	bcs.n	80095bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095a2:	4b22      	ldr	r3, [pc, #136]	; (800962c <HAL_RCC_ClockConfig+0x1b8>)
 80095a4:	683a      	ldr	r2, [r7, #0]
 80095a6:	b2d2      	uxtb	r2, r2
 80095a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80095aa:	4b20      	ldr	r3, [pc, #128]	; (800962c <HAL_RCC_ClockConfig+0x1b8>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f003 0307 	and.w	r3, r3, #7
 80095b2:	683a      	ldr	r2, [r7, #0]
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d001      	beq.n	80095bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80095b8:	2301      	movs	r3, #1
 80095ba:	e032      	b.n	8009622 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f003 0304 	and.w	r3, r3, #4
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d008      	beq.n	80095da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80095c8:	4b19      	ldr	r3, [pc, #100]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80095ca:	689b      	ldr	r3, [r3, #8]
 80095cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	68db      	ldr	r3, [r3, #12]
 80095d4:	4916      	ldr	r1, [pc, #88]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80095d6:	4313      	orrs	r3, r2
 80095d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f003 0308 	and.w	r3, r3, #8
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d009      	beq.n	80095fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80095e6:	4b12      	ldr	r3, [pc, #72]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80095e8:	689b      	ldr	r3, [r3, #8]
 80095ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	691b      	ldr	r3, [r3, #16]
 80095f2:	00db      	lsls	r3, r3, #3
 80095f4:	490e      	ldr	r1, [pc, #56]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 80095f6:	4313      	orrs	r3, r2
 80095f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80095fa:	f000 f821 	bl	8009640 <HAL_RCC_GetSysClockFreq>
 80095fe:	4602      	mov	r2, r0
 8009600:	4b0b      	ldr	r3, [pc, #44]	; (8009630 <HAL_RCC_ClockConfig+0x1bc>)
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	091b      	lsrs	r3, r3, #4
 8009606:	f003 030f 	and.w	r3, r3, #15
 800960a:	490a      	ldr	r1, [pc, #40]	; (8009634 <HAL_RCC_ClockConfig+0x1c0>)
 800960c:	5ccb      	ldrb	r3, [r1, r3]
 800960e:	fa22 f303 	lsr.w	r3, r2, r3
 8009612:	4a09      	ldr	r2, [pc, #36]	; (8009638 <HAL_RCC_ClockConfig+0x1c4>)
 8009614:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009616:	4b09      	ldr	r3, [pc, #36]	; (800963c <HAL_RCC_ClockConfig+0x1c8>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	4618      	mov	r0, r3
 800961c:	f7fc f9aa 	bl	8005974 <HAL_InitTick>

  return HAL_OK;
 8009620:	2300      	movs	r3, #0
}
 8009622:	4618      	mov	r0, r3
 8009624:	3710      	adds	r7, #16
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}
 800962a:	bf00      	nop
 800962c:	40023c00 	.word	0x40023c00
 8009630:	40023800 	.word	0x40023800
 8009634:	0800ec40 	.word	0x0800ec40
 8009638:	200000ac 	.word	0x200000ac
 800963c:	200000d8 	.word	0x200000d8

08009640 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009640:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009644:	b094      	sub	sp, #80	; 0x50
 8009646:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009648:	2300      	movs	r3, #0
 800964a:	647b      	str	r3, [r7, #68]	; 0x44
 800964c:	2300      	movs	r3, #0
 800964e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009650:	2300      	movs	r3, #0
 8009652:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8009654:	2300      	movs	r3, #0
 8009656:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009658:	4b79      	ldr	r3, [pc, #484]	; (8009840 <HAL_RCC_GetSysClockFreq+0x200>)
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	f003 030c 	and.w	r3, r3, #12
 8009660:	2b08      	cmp	r3, #8
 8009662:	d00d      	beq.n	8009680 <HAL_RCC_GetSysClockFreq+0x40>
 8009664:	2b08      	cmp	r3, #8
 8009666:	f200 80e1 	bhi.w	800982c <HAL_RCC_GetSysClockFreq+0x1ec>
 800966a:	2b00      	cmp	r3, #0
 800966c:	d002      	beq.n	8009674 <HAL_RCC_GetSysClockFreq+0x34>
 800966e:	2b04      	cmp	r3, #4
 8009670:	d003      	beq.n	800967a <HAL_RCC_GetSysClockFreq+0x3a>
 8009672:	e0db      	b.n	800982c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009674:	4b73      	ldr	r3, [pc, #460]	; (8009844 <HAL_RCC_GetSysClockFreq+0x204>)
 8009676:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8009678:	e0db      	b.n	8009832 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800967a:	4b73      	ldr	r3, [pc, #460]	; (8009848 <HAL_RCC_GetSysClockFreq+0x208>)
 800967c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800967e:	e0d8      	b.n	8009832 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009680:	4b6f      	ldr	r3, [pc, #444]	; (8009840 <HAL_RCC_GetSysClockFreq+0x200>)
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009688:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800968a:	4b6d      	ldr	r3, [pc, #436]	; (8009840 <HAL_RCC_GetSysClockFreq+0x200>)
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009692:	2b00      	cmp	r3, #0
 8009694:	d063      	beq.n	800975e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009696:	4b6a      	ldr	r3, [pc, #424]	; (8009840 <HAL_RCC_GetSysClockFreq+0x200>)
 8009698:	685b      	ldr	r3, [r3, #4]
 800969a:	099b      	lsrs	r3, r3, #6
 800969c:	2200      	movs	r2, #0
 800969e:	63bb      	str	r3, [r7, #56]	; 0x38
 80096a0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80096a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096a8:	633b      	str	r3, [r7, #48]	; 0x30
 80096aa:	2300      	movs	r3, #0
 80096ac:	637b      	str	r3, [r7, #52]	; 0x34
 80096ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80096b2:	4622      	mov	r2, r4
 80096b4:	462b      	mov	r3, r5
 80096b6:	f04f 0000 	mov.w	r0, #0
 80096ba:	f04f 0100 	mov.w	r1, #0
 80096be:	0159      	lsls	r1, r3, #5
 80096c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80096c4:	0150      	lsls	r0, r2, #5
 80096c6:	4602      	mov	r2, r0
 80096c8:	460b      	mov	r3, r1
 80096ca:	4621      	mov	r1, r4
 80096cc:	1a51      	subs	r1, r2, r1
 80096ce:	6139      	str	r1, [r7, #16]
 80096d0:	4629      	mov	r1, r5
 80096d2:	eb63 0301 	sbc.w	r3, r3, r1
 80096d6:	617b      	str	r3, [r7, #20]
 80096d8:	f04f 0200 	mov.w	r2, #0
 80096dc:	f04f 0300 	mov.w	r3, #0
 80096e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80096e4:	4659      	mov	r1, fp
 80096e6:	018b      	lsls	r3, r1, #6
 80096e8:	4651      	mov	r1, sl
 80096ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80096ee:	4651      	mov	r1, sl
 80096f0:	018a      	lsls	r2, r1, #6
 80096f2:	4651      	mov	r1, sl
 80096f4:	ebb2 0801 	subs.w	r8, r2, r1
 80096f8:	4659      	mov	r1, fp
 80096fa:	eb63 0901 	sbc.w	r9, r3, r1
 80096fe:	f04f 0200 	mov.w	r2, #0
 8009702:	f04f 0300 	mov.w	r3, #0
 8009706:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800970a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800970e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009712:	4690      	mov	r8, r2
 8009714:	4699      	mov	r9, r3
 8009716:	4623      	mov	r3, r4
 8009718:	eb18 0303 	adds.w	r3, r8, r3
 800971c:	60bb      	str	r3, [r7, #8]
 800971e:	462b      	mov	r3, r5
 8009720:	eb49 0303 	adc.w	r3, r9, r3
 8009724:	60fb      	str	r3, [r7, #12]
 8009726:	f04f 0200 	mov.w	r2, #0
 800972a:	f04f 0300 	mov.w	r3, #0
 800972e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009732:	4629      	mov	r1, r5
 8009734:	024b      	lsls	r3, r1, #9
 8009736:	4621      	mov	r1, r4
 8009738:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800973c:	4621      	mov	r1, r4
 800973e:	024a      	lsls	r2, r1, #9
 8009740:	4610      	mov	r0, r2
 8009742:	4619      	mov	r1, r3
 8009744:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009746:	2200      	movs	r2, #0
 8009748:	62bb      	str	r3, [r7, #40]	; 0x28
 800974a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800974c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009750:	f7f6 fd42 	bl	80001d8 <__aeabi_uldivmod>
 8009754:	4602      	mov	r2, r0
 8009756:	460b      	mov	r3, r1
 8009758:	4613      	mov	r3, r2
 800975a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800975c:	e058      	b.n	8009810 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800975e:	4b38      	ldr	r3, [pc, #224]	; (8009840 <HAL_RCC_GetSysClockFreq+0x200>)
 8009760:	685b      	ldr	r3, [r3, #4]
 8009762:	099b      	lsrs	r3, r3, #6
 8009764:	2200      	movs	r2, #0
 8009766:	4618      	mov	r0, r3
 8009768:	4611      	mov	r1, r2
 800976a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800976e:	623b      	str	r3, [r7, #32]
 8009770:	2300      	movs	r3, #0
 8009772:	627b      	str	r3, [r7, #36]	; 0x24
 8009774:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009778:	4642      	mov	r2, r8
 800977a:	464b      	mov	r3, r9
 800977c:	f04f 0000 	mov.w	r0, #0
 8009780:	f04f 0100 	mov.w	r1, #0
 8009784:	0159      	lsls	r1, r3, #5
 8009786:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800978a:	0150      	lsls	r0, r2, #5
 800978c:	4602      	mov	r2, r0
 800978e:	460b      	mov	r3, r1
 8009790:	4641      	mov	r1, r8
 8009792:	ebb2 0a01 	subs.w	sl, r2, r1
 8009796:	4649      	mov	r1, r9
 8009798:	eb63 0b01 	sbc.w	fp, r3, r1
 800979c:	f04f 0200 	mov.w	r2, #0
 80097a0:	f04f 0300 	mov.w	r3, #0
 80097a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80097a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80097ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80097b0:	ebb2 040a 	subs.w	r4, r2, sl
 80097b4:	eb63 050b 	sbc.w	r5, r3, fp
 80097b8:	f04f 0200 	mov.w	r2, #0
 80097bc:	f04f 0300 	mov.w	r3, #0
 80097c0:	00eb      	lsls	r3, r5, #3
 80097c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80097c6:	00e2      	lsls	r2, r4, #3
 80097c8:	4614      	mov	r4, r2
 80097ca:	461d      	mov	r5, r3
 80097cc:	4643      	mov	r3, r8
 80097ce:	18e3      	adds	r3, r4, r3
 80097d0:	603b      	str	r3, [r7, #0]
 80097d2:	464b      	mov	r3, r9
 80097d4:	eb45 0303 	adc.w	r3, r5, r3
 80097d8:	607b      	str	r3, [r7, #4]
 80097da:	f04f 0200 	mov.w	r2, #0
 80097de:	f04f 0300 	mov.w	r3, #0
 80097e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80097e6:	4629      	mov	r1, r5
 80097e8:	028b      	lsls	r3, r1, #10
 80097ea:	4621      	mov	r1, r4
 80097ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80097f0:	4621      	mov	r1, r4
 80097f2:	028a      	lsls	r2, r1, #10
 80097f4:	4610      	mov	r0, r2
 80097f6:	4619      	mov	r1, r3
 80097f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80097fa:	2200      	movs	r2, #0
 80097fc:	61bb      	str	r3, [r7, #24]
 80097fe:	61fa      	str	r2, [r7, #28]
 8009800:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009804:	f7f6 fce8 	bl	80001d8 <__aeabi_uldivmod>
 8009808:	4602      	mov	r2, r0
 800980a:	460b      	mov	r3, r1
 800980c:	4613      	mov	r3, r2
 800980e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009810:	4b0b      	ldr	r3, [pc, #44]	; (8009840 <HAL_RCC_GetSysClockFreq+0x200>)
 8009812:	685b      	ldr	r3, [r3, #4]
 8009814:	0c1b      	lsrs	r3, r3, #16
 8009816:	f003 0303 	and.w	r3, r3, #3
 800981a:	3301      	adds	r3, #1
 800981c:	005b      	lsls	r3, r3, #1
 800981e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8009820:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009822:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009824:	fbb2 f3f3 	udiv	r3, r2, r3
 8009828:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800982a:	e002      	b.n	8009832 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800982c:	4b05      	ldr	r3, [pc, #20]	; (8009844 <HAL_RCC_GetSysClockFreq+0x204>)
 800982e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009830:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009832:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8009834:	4618      	mov	r0, r3
 8009836:	3750      	adds	r7, #80	; 0x50
 8009838:	46bd      	mov	sp, r7
 800983a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800983e:	bf00      	nop
 8009840:	40023800 	.word	0x40023800
 8009844:	00f42400 	.word	0x00f42400
 8009848:	007a1200 	.word	0x007a1200

0800984c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800984c:	b480      	push	{r7}
 800984e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009850:	4b03      	ldr	r3, [pc, #12]	; (8009860 <HAL_RCC_GetHCLKFreq+0x14>)
 8009852:	681b      	ldr	r3, [r3, #0]
}
 8009854:	4618      	mov	r0, r3
 8009856:	46bd      	mov	sp, r7
 8009858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985c:	4770      	bx	lr
 800985e:	bf00      	nop
 8009860:	200000ac 	.word	0x200000ac

08009864 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009868:	f7ff fff0 	bl	800984c <HAL_RCC_GetHCLKFreq>
 800986c:	4602      	mov	r2, r0
 800986e:	4b05      	ldr	r3, [pc, #20]	; (8009884 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009870:	689b      	ldr	r3, [r3, #8]
 8009872:	0a9b      	lsrs	r3, r3, #10
 8009874:	f003 0307 	and.w	r3, r3, #7
 8009878:	4903      	ldr	r1, [pc, #12]	; (8009888 <HAL_RCC_GetPCLK1Freq+0x24>)
 800987a:	5ccb      	ldrb	r3, [r1, r3]
 800987c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009880:	4618      	mov	r0, r3
 8009882:	bd80      	pop	{r7, pc}
 8009884:	40023800 	.word	0x40023800
 8009888:	0800ec50 	.word	0x0800ec50

0800988c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009890:	f7ff ffdc 	bl	800984c <HAL_RCC_GetHCLKFreq>
 8009894:	4602      	mov	r2, r0
 8009896:	4b05      	ldr	r3, [pc, #20]	; (80098ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8009898:	689b      	ldr	r3, [r3, #8]
 800989a:	0b5b      	lsrs	r3, r3, #13
 800989c:	f003 0307 	and.w	r3, r3, #7
 80098a0:	4903      	ldr	r1, [pc, #12]	; (80098b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80098a2:	5ccb      	ldrb	r3, [r1, r3]
 80098a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	bd80      	pop	{r7, pc}
 80098ac:	40023800 	.word	0x40023800
 80098b0:	0800ec50 	.word	0x0800ec50

080098b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b082      	sub	sp, #8
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d101      	bne.n	80098c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80098c2:	2301      	movs	r3, #1
 80098c4:	e07b      	b.n	80099be <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d108      	bne.n	80098e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	685b      	ldr	r3, [r3, #4]
 80098d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80098d6:	d009      	beq.n	80098ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2200      	movs	r2, #0
 80098dc:	61da      	str	r2, [r3, #28]
 80098de:	e005      	b.n	80098ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2200      	movs	r2, #0
 80098e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	2200      	movs	r2, #0
 80098ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2200      	movs	r2, #0
 80098f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80098f8:	b2db      	uxtb	r3, r3
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d106      	bne.n	800990c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	2200      	movs	r2, #0
 8009902:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f7fb fa14 	bl	8004d34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2202      	movs	r2, #2
 8009910:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	681a      	ldr	r2, [r3, #0]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009922:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	689b      	ldr	r3, [r3, #8]
 8009930:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009934:	431a      	orrs	r2, r3
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	68db      	ldr	r3, [r3, #12]
 800993a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800993e:	431a      	orrs	r2, r3
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	691b      	ldr	r3, [r3, #16]
 8009944:	f003 0302 	and.w	r3, r3, #2
 8009948:	431a      	orrs	r2, r3
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	695b      	ldr	r3, [r3, #20]
 800994e:	f003 0301 	and.w	r3, r3, #1
 8009952:	431a      	orrs	r2, r3
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	699b      	ldr	r3, [r3, #24]
 8009958:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800995c:	431a      	orrs	r2, r3
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	69db      	ldr	r3, [r3, #28]
 8009962:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009966:	431a      	orrs	r2, r3
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6a1b      	ldr	r3, [r3, #32]
 800996c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009970:	ea42 0103 	orr.w	r1, r2, r3
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009978:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	430a      	orrs	r2, r1
 8009982:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	699b      	ldr	r3, [r3, #24]
 8009988:	0c1b      	lsrs	r3, r3, #16
 800998a:	f003 0104 	and.w	r1, r3, #4
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009992:	f003 0210 	and.w	r2, r3, #16
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	430a      	orrs	r2, r1
 800999c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	69da      	ldr	r2, [r3, #28]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80099ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2200      	movs	r2, #0
 80099b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2201      	movs	r2, #1
 80099b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80099bc:	2300      	movs	r3, #0
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3708      	adds	r7, #8
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}

080099c6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80099c6:	b580      	push	{r7, lr}
 80099c8:	b088      	sub	sp, #32
 80099ca:	af00      	add	r7, sp, #0
 80099cc:	60f8      	str	r0, [r7, #12]
 80099ce:	60b9      	str	r1, [r7, #8]
 80099d0:	603b      	str	r3, [r7, #0]
 80099d2:	4613      	mov	r3, r2
 80099d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80099d6:	2300      	movs	r3, #0
 80099d8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d101      	bne.n	80099e8 <HAL_SPI_Transmit+0x22>
 80099e4:	2302      	movs	r3, #2
 80099e6:	e126      	b.n	8009c36 <HAL_SPI_Transmit+0x270>
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2201      	movs	r2, #1
 80099ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80099f0:	f7fc f804 	bl	80059fc <HAL_GetTick>
 80099f4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80099f6:	88fb      	ldrh	r3, [r7, #6]
 80099f8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a00:	b2db      	uxtb	r3, r3
 8009a02:	2b01      	cmp	r3, #1
 8009a04:	d002      	beq.n	8009a0c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009a06:	2302      	movs	r3, #2
 8009a08:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009a0a:	e10b      	b.n	8009c24 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009a0c:	68bb      	ldr	r3, [r7, #8]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d002      	beq.n	8009a18 <HAL_SPI_Transmit+0x52>
 8009a12:	88fb      	ldrh	r3, [r7, #6]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d102      	bne.n	8009a1e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009a1c:	e102      	b.n	8009c24 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	2203      	movs	r2, #3
 8009a22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	68ba      	ldr	r2, [r7, #8]
 8009a30:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	88fa      	ldrh	r2, [r7, #6]
 8009a36:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	88fa      	ldrh	r2, [r7, #6]
 8009a3c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	2200      	movs	r2, #0
 8009a42:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	2200      	movs	r2, #0
 8009a48:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	2200      	movs	r2, #0
 8009a54:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	689b      	ldr	r3, [r3, #8]
 8009a60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a64:	d10f      	bne.n	8009a86 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	681a      	ldr	r2, [r3, #0]
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a74:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	681a      	ldr	r2, [r3, #0]
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009a84:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a90:	2b40      	cmp	r3, #64	; 0x40
 8009a92:	d007      	beq.n	8009aa4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	681a      	ldr	r2, [r3, #0]
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009aa2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	68db      	ldr	r3, [r3, #12]
 8009aa8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009aac:	d14b      	bne.n	8009b46 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d002      	beq.n	8009abc <HAL_SPI_Transmit+0xf6>
 8009ab6:	8afb      	ldrh	r3, [r7, #22]
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d13e      	bne.n	8009b3a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ac0:	881a      	ldrh	r2, [r3, #0]
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009acc:	1c9a      	adds	r2, r3, #2
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ad6:	b29b      	uxth	r3, r3
 8009ad8:	3b01      	subs	r3, #1
 8009ada:	b29a      	uxth	r2, r3
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009ae0:	e02b      	b.n	8009b3a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	689b      	ldr	r3, [r3, #8]
 8009ae8:	f003 0302 	and.w	r3, r3, #2
 8009aec:	2b02      	cmp	r3, #2
 8009aee:	d112      	bne.n	8009b16 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009af4:	881a      	ldrh	r2, [r3, #0]
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b00:	1c9a      	adds	r2, r3, #2
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b0a:	b29b      	uxth	r3, r3
 8009b0c:	3b01      	subs	r3, #1
 8009b0e:	b29a      	uxth	r2, r3
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	86da      	strh	r2, [r3, #54]	; 0x36
 8009b14:	e011      	b.n	8009b3a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009b16:	f7fb ff71 	bl	80059fc <HAL_GetTick>
 8009b1a:	4602      	mov	r2, r0
 8009b1c:	69bb      	ldr	r3, [r7, #24]
 8009b1e:	1ad3      	subs	r3, r2, r3
 8009b20:	683a      	ldr	r2, [r7, #0]
 8009b22:	429a      	cmp	r2, r3
 8009b24:	d803      	bhi.n	8009b2e <HAL_SPI_Transmit+0x168>
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b2c:	d102      	bne.n	8009b34 <HAL_SPI_Transmit+0x16e>
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d102      	bne.n	8009b3a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8009b34:	2303      	movs	r3, #3
 8009b36:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009b38:	e074      	b.n	8009c24 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b3e:	b29b      	uxth	r3, r3
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d1ce      	bne.n	8009ae2 <HAL_SPI_Transmit+0x11c>
 8009b44:	e04c      	b.n	8009be0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	685b      	ldr	r3, [r3, #4]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d002      	beq.n	8009b54 <HAL_SPI_Transmit+0x18e>
 8009b4e:	8afb      	ldrh	r3, [r7, #22]
 8009b50:	2b01      	cmp	r3, #1
 8009b52:	d140      	bne.n	8009bd6 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	330c      	adds	r3, #12
 8009b5e:	7812      	ldrb	r2, [r2, #0]
 8009b60:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b66:	1c5a      	adds	r2, r3, #1
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	3b01      	subs	r3, #1
 8009b74:	b29a      	uxth	r2, r3
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009b7a:	e02c      	b.n	8009bd6 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	689b      	ldr	r3, [r3, #8]
 8009b82:	f003 0302 	and.w	r3, r3, #2
 8009b86:	2b02      	cmp	r3, #2
 8009b88:	d113      	bne.n	8009bb2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	330c      	adds	r3, #12
 8009b94:	7812      	ldrb	r2, [r2, #0]
 8009b96:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b9c:	1c5a      	adds	r2, r3, #1
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ba6:	b29b      	uxth	r3, r3
 8009ba8:	3b01      	subs	r3, #1
 8009baa:	b29a      	uxth	r2, r3
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	86da      	strh	r2, [r3, #54]	; 0x36
 8009bb0:	e011      	b.n	8009bd6 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009bb2:	f7fb ff23 	bl	80059fc <HAL_GetTick>
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	69bb      	ldr	r3, [r7, #24]
 8009bba:	1ad3      	subs	r3, r2, r3
 8009bbc:	683a      	ldr	r2, [r7, #0]
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	d803      	bhi.n	8009bca <HAL_SPI_Transmit+0x204>
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bc8:	d102      	bne.n	8009bd0 <HAL_SPI_Transmit+0x20a>
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d102      	bne.n	8009bd6 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8009bd0:	2303      	movs	r3, #3
 8009bd2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009bd4:	e026      	b.n	8009c24 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009bda:	b29b      	uxth	r3, r3
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d1cd      	bne.n	8009b7c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009be0:	69ba      	ldr	r2, [r7, #24]
 8009be2:	6839      	ldr	r1, [r7, #0]
 8009be4:	68f8      	ldr	r0, [r7, #12]
 8009be6:	f000 fce9 	bl	800a5bc <SPI_EndRxTxTransaction>
 8009bea:	4603      	mov	r3, r0
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d002      	beq.n	8009bf6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	2220      	movs	r2, #32
 8009bf4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	689b      	ldr	r3, [r3, #8]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d10a      	bne.n	8009c14 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009bfe:	2300      	movs	r3, #0
 8009c00:	613b      	str	r3, [r7, #16]
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	68db      	ldr	r3, [r3, #12]
 8009c08:	613b      	str	r3, [r7, #16]
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	689b      	ldr	r3, [r3, #8]
 8009c10:	613b      	str	r3, [r7, #16]
 8009c12:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d002      	beq.n	8009c22 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	77fb      	strb	r3, [r7, #31]
 8009c20:	e000      	b.n	8009c24 <HAL_SPI_Transmit+0x25e>
  }

error:
 8009c22:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	2201      	movs	r2, #1
 8009c28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	2200      	movs	r2, #0
 8009c30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009c34:	7ffb      	ldrb	r3, [r7, #31]
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3720      	adds	r7, #32
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}

08009c3e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c3e:	b580      	push	{r7, lr}
 8009c40:	b088      	sub	sp, #32
 8009c42:	af02      	add	r7, sp, #8
 8009c44:	60f8      	str	r0, [r7, #12]
 8009c46:	60b9      	str	r1, [r7, #8]
 8009c48:	603b      	str	r3, [r7, #0]
 8009c4a:	4613      	mov	r3, r2
 8009c4c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	685b      	ldr	r3, [r3, #4]
 8009c56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009c5a:	d112      	bne.n	8009c82 <HAL_SPI_Receive+0x44>
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	689b      	ldr	r3, [r3, #8]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d10e      	bne.n	8009c82 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	2204      	movs	r2, #4
 8009c68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009c6c:	88fa      	ldrh	r2, [r7, #6]
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	9300      	str	r3, [sp, #0]
 8009c72:	4613      	mov	r3, r2
 8009c74:	68ba      	ldr	r2, [r7, #8]
 8009c76:	68b9      	ldr	r1, [r7, #8]
 8009c78:	68f8      	ldr	r0, [r7, #12]
 8009c7a:	f000 f8f1 	bl	8009e60 <HAL_SPI_TransmitReceive>
 8009c7e:	4603      	mov	r3, r0
 8009c80:	e0ea      	b.n	8009e58 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009c88:	2b01      	cmp	r3, #1
 8009c8a:	d101      	bne.n	8009c90 <HAL_SPI_Receive+0x52>
 8009c8c:	2302      	movs	r3, #2
 8009c8e:	e0e3      	b.n	8009e58 <HAL_SPI_Receive+0x21a>
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	2201      	movs	r2, #1
 8009c94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009c98:	f7fb feb0 	bl	80059fc <HAL_GetTick>
 8009c9c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009ca4:	b2db      	uxtb	r3, r3
 8009ca6:	2b01      	cmp	r3, #1
 8009ca8:	d002      	beq.n	8009cb0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8009caa:	2302      	movs	r3, #2
 8009cac:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009cae:	e0ca      	b.n	8009e46 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8009cb0:	68bb      	ldr	r3, [r7, #8]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d002      	beq.n	8009cbc <HAL_SPI_Receive+0x7e>
 8009cb6:	88fb      	ldrh	r3, [r7, #6]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d102      	bne.n	8009cc2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009cc0:	e0c1      	b.n	8009e46 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	2204      	movs	r2, #4
 8009cc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	2200      	movs	r2, #0
 8009cce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	68ba      	ldr	r2, [r7, #8]
 8009cd4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	88fa      	ldrh	r2, [r7, #6]
 8009cda:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	88fa      	ldrh	r2, [r7, #6]
 8009ce0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	2200      	movs	r2, #0
 8009cec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	689b      	ldr	r3, [r3, #8]
 8009d04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009d08:	d10f      	bne.n	8009d2a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	681a      	ldr	r2, [r3, #0]
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009d18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	681a      	ldr	r2, [r3, #0]
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009d28:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d34:	2b40      	cmp	r3, #64	; 0x40
 8009d36:	d007      	beq.n	8009d48 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	681a      	ldr	r2, [r3, #0]
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009d46:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	68db      	ldr	r3, [r3, #12]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d162      	bne.n	8009e16 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009d50:	e02e      	b.n	8009db0 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	689b      	ldr	r3, [r3, #8]
 8009d58:	f003 0301 	and.w	r3, r3, #1
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	d115      	bne.n	8009d8c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f103 020c 	add.w	r2, r3, #12
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d6c:	7812      	ldrb	r2, [r2, #0]
 8009d6e:	b2d2      	uxtb	r2, r2
 8009d70:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d76:	1c5a      	adds	r2, r3, #1
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d80:	b29b      	uxth	r3, r3
 8009d82:	3b01      	subs	r3, #1
 8009d84:	b29a      	uxth	r2, r3
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009d8a:	e011      	b.n	8009db0 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d8c:	f7fb fe36 	bl	80059fc <HAL_GetTick>
 8009d90:	4602      	mov	r2, r0
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	1ad3      	subs	r3, r2, r3
 8009d96:	683a      	ldr	r2, [r7, #0]
 8009d98:	429a      	cmp	r2, r3
 8009d9a:	d803      	bhi.n	8009da4 <HAL_SPI_Receive+0x166>
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009da2:	d102      	bne.n	8009daa <HAL_SPI_Receive+0x16c>
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d102      	bne.n	8009db0 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8009daa:	2303      	movs	r3, #3
 8009dac:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009dae:	e04a      	b.n	8009e46 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009db4:	b29b      	uxth	r3, r3
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d1cb      	bne.n	8009d52 <HAL_SPI_Receive+0x114>
 8009dba:	e031      	b.n	8009e20 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	689b      	ldr	r3, [r3, #8]
 8009dc2:	f003 0301 	and.w	r3, r3, #1
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d113      	bne.n	8009df2 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	68da      	ldr	r2, [r3, #12]
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dd4:	b292      	uxth	r2, r2
 8009dd6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ddc:	1c9a      	adds	r2, r3, #2
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009de6:	b29b      	uxth	r3, r3
 8009de8:	3b01      	subs	r3, #1
 8009dea:	b29a      	uxth	r2, r3
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009df0:	e011      	b.n	8009e16 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009df2:	f7fb fe03 	bl	80059fc <HAL_GetTick>
 8009df6:	4602      	mov	r2, r0
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	1ad3      	subs	r3, r2, r3
 8009dfc:	683a      	ldr	r2, [r7, #0]
 8009dfe:	429a      	cmp	r2, r3
 8009e00:	d803      	bhi.n	8009e0a <HAL_SPI_Receive+0x1cc>
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e08:	d102      	bne.n	8009e10 <HAL_SPI_Receive+0x1d2>
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d102      	bne.n	8009e16 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8009e10:	2303      	movs	r3, #3
 8009e12:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009e14:	e017      	b.n	8009e46 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e1a:	b29b      	uxth	r3, r3
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d1cd      	bne.n	8009dbc <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009e20:	693a      	ldr	r2, [r7, #16]
 8009e22:	6839      	ldr	r1, [r7, #0]
 8009e24:	68f8      	ldr	r0, [r7, #12]
 8009e26:	f000 fb63 	bl	800a4f0 <SPI_EndRxTransaction>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d002      	beq.n	8009e36 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	2220      	movs	r2, #32
 8009e34:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d002      	beq.n	8009e44 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8009e3e:	2301      	movs	r3, #1
 8009e40:	75fb      	strb	r3, [r7, #23]
 8009e42:	e000      	b.n	8009e46 <HAL_SPI_Receive+0x208>
  }

error :
 8009e44:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2201      	movs	r2, #1
 8009e4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	2200      	movs	r2, #0
 8009e52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009e56:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e58:	4618      	mov	r0, r3
 8009e5a:	3718      	adds	r7, #24
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	bd80      	pop	{r7, pc}

08009e60 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b08c      	sub	sp, #48	; 0x30
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	60f8      	str	r0, [r7, #12]
 8009e68:	60b9      	str	r1, [r7, #8]
 8009e6a:	607a      	str	r2, [r7, #4]
 8009e6c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009e6e:	2301      	movs	r3, #1
 8009e70:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009e72:	2300      	movs	r3, #0
 8009e74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009e7e:	2b01      	cmp	r3, #1
 8009e80:	d101      	bne.n	8009e86 <HAL_SPI_TransmitReceive+0x26>
 8009e82:	2302      	movs	r3, #2
 8009e84:	e18a      	b.n	800a19c <HAL_SPI_TransmitReceive+0x33c>
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	2201      	movs	r2, #1
 8009e8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009e8e:	f7fb fdb5 	bl	80059fc <HAL_GetTick>
 8009e92:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	685b      	ldr	r3, [r3, #4]
 8009ea2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009ea4:	887b      	ldrh	r3, [r7, #2]
 8009ea6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009ea8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	d00f      	beq.n	8009ed0 <HAL_SPI_TransmitReceive+0x70>
 8009eb0:	69fb      	ldr	r3, [r7, #28]
 8009eb2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009eb6:	d107      	bne.n	8009ec8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	689b      	ldr	r3, [r3, #8]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d103      	bne.n	8009ec8 <HAL_SPI_TransmitReceive+0x68>
 8009ec0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009ec4:	2b04      	cmp	r3, #4
 8009ec6:	d003      	beq.n	8009ed0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009ec8:	2302      	movs	r3, #2
 8009eca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009ece:	e15b      	b.n	800a188 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d005      	beq.n	8009ee2 <HAL_SPI_TransmitReceive+0x82>
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d002      	beq.n	8009ee2 <HAL_SPI_TransmitReceive+0x82>
 8009edc:	887b      	ldrh	r3, [r7, #2]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d103      	bne.n	8009eea <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009ee8:	e14e      	b.n	800a188 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009ef0:	b2db      	uxtb	r3, r3
 8009ef2:	2b04      	cmp	r3, #4
 8009ef4:	d003      	beq.n	8009efe <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	2205      	movs	r2, #5
 8009efa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	2200      	movs	r2, #0
 8009f02:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	687a      	ldr	r2, [r7, #4]
 8009f08:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	887a      	ldrh	r2, [r7, #2]
 8009f0e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	887a      	ldrh	r2, [r7, #2]
 8009f14:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	68ba      	ldr	r2, [r7, #8]
 8009f1a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	887a      	ldrh	r2, [r7, #2]
 8009f20:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	887a      	ldrh	r2, [r7, #2]
 8009f26:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2200      	movs	r2, #0
 8009f32:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f3e:	2b40      	cmp	r3, #64	; 0x40
 8009f40:	d007      	beq.n	8009f52 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	681a      	ldr	r2, [r3, #0]
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009f50:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	68db      	ldr	r3, [r3, #12]
 8009f56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f5a:	d178      	bne.n	800a04e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	685b      	ldr	r3, [r3, #4]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d002      	beq.n	8009f6a <HAL_SPI_TransmitReceive+0x10a>
 8009f64:	8b7b      	ldrh	r3, [r7, #26]
 8009f66:	2b01      	cmp	r3, #1
 8009f68:	d166      	bne.n	800a038 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f6e:	881a      	ldrh	r2, [r3, #0]
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f7a:	1c9a      	adds	r2, r3, #2
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f84:	b29b      	uxth	r3, r3
 8009f86:	3b01      	subs	r3, #1
 8009f88:	b29a      	uxth	r2, r3
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f8e:	e053      	b.n	800a038 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	689b      	ldr	r3, [r3, #8]
 8009f96:	f003 0302 	and.w	r3, r3, #2
 8009f9a:	2b02      	cmp	r3, #2
 8009f9c:	d11b      	bne.n	8009fd6 <HAL_SPI_TransmitReceive+0x176>
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009fa2:	b29b      	uxth	r3, r3
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d016      	beq.n	8009fd6 <HAL_SPI_TransmitReceive+0x176>
 8009fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009faa:	2b01      	cmp	r3, #1
 8009fac:	d113      	bne.n	8009fd6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fb2:	881a      	ldrh	r2, [r3, #0]
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fbe:	1c9a      	adds	r2, r3, #2
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009fc8:	b29b      	uxth	r3, r3
 8009fca:	3b01      	subs	r3, #1
 8009fcc:	b29a      	uxth	r2, r3
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	689b      	ldr	r3, [r3, #8]
 8009fdc:	f003 0301 	and.w	r3, r3, #1
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d119      	bne.n	800a018 <HAL_SPI_TransmitReceive+0x1b8>
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009fe8:	b29b      	uxth	r3, r3
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d014      	beq.n	800a018 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	68da      	ldr	r2, [r3, #12]
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ff8:	b292      	uxth	r2, r2
 8009ffa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a000:	1c9a      	adds	r2, r3, #2
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a00a:	b29b      	uxth	r3, r3
 800a00c:	3b01      	subs	r3, #1
 800a00e:	b29a      	uxth	r2, r3
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a014:	2301      	movs	r3, #1
 800a016:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a018:	f7fb fcf0 	bl	80059fc <HAL_GetTick>
 800a01c:	4602      	mov	r2, r0
 800a01e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a020:	1ad3      	subs	r3, r2, r3
 800a022:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a024:	429a      	cmp	r2, r3
 800a026:	d807      	bhi.n	800a038 <HAL_SPI_TransmitReceive+0x1d8>
 800a028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a02a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a02e:	d003      	beq.n	800a038 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800a030:	2303      	movs	r3, #3
 800a032:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a036:	e0a7      	b.n	800a188 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a03c:	b29b      	uxth	r3, r3
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d1a6      	bne.n	8009f90 <HAL_SPI_TransmitReceive+0x130>
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a046:	b29b      	uxth	r3, r3
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d1a1      	bne.n	8009f90 <HAL_SPI_TransmitReceive+0x130>
 800a04c:	e07c      	b.n	800a148 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d002      	beq.n	800a05c <HAL_SPI_TransmitReceive+0x1fc>
 800a056:	8b7b      	ldrh	r3, [r7, #26]
 800a058:	2b01      	cmp	r3, #1
 800a05a:	d16b      	bne.n	800a134 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	330c      	adds	r3, #12
 800a066:	7812      	ldrb	r2, [r2, #0]
 800a068:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a06e:	1c5a      	adds	r2, r3, #1
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a078:	b29b      	uxth	r3, r3
 800a07a:	3b01      	subs	r3, #1
 800a07c:	b29a      	uxth	r2, r3
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a082:	e057      	b.n	800a134 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	689b      	ldr	r3, [r3, #8]
 800a08a:	f003 0302 	and.w	r3, r3, #2
 800a08e:	2b02      	cmp	r3, #2
 800a090:	d11c      	bne.n	800a0cc <HAL_SPI_TransmitReceive+0x26c>
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a096:	b29b      	uxth	r3, r3
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d017      	beq.n	800a0cc <HAL_SPI_TransmitReceive+0x26c>
 800a09c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d114      	bne.n	800a0cc <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	330c      	adds	r3, #12
 800a0ac:	7812      	ldrb	r2, [r2, #0]
 800a0ae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a0b4:	1c5a      	adds	r2, r3, #1
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	3b01      	subs	r3, #1
 800a0c2:	b29a      	uxth	r2, r3
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	689b      	ldr	r3, [r3, #8]
 800a0d2:	f003 0301 	and.w	r3, r3, #1
 800a0d6:	2b01      	cmp	r3, #1
 800a0d8:	d119      	bne.n	800a10e <HAL_SPI_TransmitReceive+0x2ae>
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a0de:	b29b      	uxth	r3, r3
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d014      	beq.n	800a10e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	68da      	ldr	r2, [r3, #12]
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0ee:	b2d2      	uxtb	r2, r2
 800a0f0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0f6:	1c5a      	adds	r2, r3, #1
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a100:	b29b      	uxth	r3, r3
 800a102:	3b01      	subs	r3, #1
 800a104:	b29a      	uxth	r2, r3
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a10a:	2301      	movs	r3, #1
 800a10c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a10e:	f7fb fc75 	bl	80059fc <HAL_GetTick>
 800a112:	4602      	mov	r2, r0
 800a114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a116:	1ad3      	subs	r3, r2, r3
 800a118:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a11a:	429a      	cmp	r2, r3
 800a11c:	d803      	bhi.n	800a126 <HAL_SPI_TransmitReceive+0x2c6>
 800a11e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a120:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a124:	d102      	bne.n	800a12c <HAL_SPI_TransmitReceive+0x2cc>
 800a126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d103      	bne.n	800a134 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a12c:	2303      	movs	r3, #3
 800a12e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a132:	e029      	b.n	800a188 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a138:	b29b      	uxth	r3, r3
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d1a2      	bne.n	800a084 <HAL_SPI_TransmitReceive+0x224>
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a142:	b29b      	uxth	r3, r3
 800a144:	2b00      	cmp	r3, #0
 800a146:	d19d      	bne.n	800a084 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a148:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a14a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a14c:	68f8      	ldr	r0, [r7, #12]
 800a14e:	f000 fa35 	bl	800a5bc <SPI_EndRxTxTransaction>
 800a152:	4603      	mov	r3, r0
 800a154:	2b00      	cmp	r3, #0
 800a156:	d006      	beq.n	800a166 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a158:	2301      	movs	r3, #1
 800a15a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2220      	movs	r2, #32
 800a162:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a164:	e010      	b.n	800a188 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	689b      	ldr	r3, [r3, #8]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d10b      	bne.n	800a186 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a16e:	2300      	movs	r3, #0
 800a170:	617b      	str	r3, [r7, #20]
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	68db      	ldr	r3, [r3, #12]
 800a178:	617b      	str	r3, [r7, #20]
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	689b      	ldr	r3, [r3, #8]
 800a180:	617b      	str	r3, [r7, #20]
 800a182:	697b      	ldr	r3, [r7, #20]
 800a184:	e000      	b.n	800a188 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a186:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2201      	movs	r2, #1
 800a18c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	2200      	movs	r2, #0
 800a194:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a198:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	3730      	adds	r7, #48	; 0x30
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd80      	pop	{r7, pc}

0800a1a4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b088      	sub	sp, #32
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	685b      	ldr	r3, [r3, #4]
 800a1b2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	689b      	ldr	r3, [r3, #8]
 800a1ba:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a1bc:	69bb      	ldr	r3, [r7, #24]
 800a1be:	099b      	lsrs	r3, r3, #6
 800a1c0:	f003 0301 	and.w	r3, r3, #1
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d10f      	bne.n	800a1e8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a1c8:	69bb      	ldr	r3, [r7, #24]
 800a1ca:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d00a      	beq.n	800a1e8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a1d2:	69fb      	ldr	r3, [r7, #28]
 800a1d4:	099b      	lsrs	r3, r3, #6
 800a1d6:	f003 0301 	and.w	r3, r3, #1
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d004      	beq.n	800a1e8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	4798      	blx	r3
    return;
 800a1e6:	e0d7      	b.n	800a398 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a1e8:	69bb      	ldr	r3, [r7, #24]
 800a1ea:	085b      	lsrs	r3, r3, #1
 800a1ec:	f003 0301 	and.w	r3, r3, #1
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d00a      	beq.n	800a20a <HAL_SPI_IRQHandler+0x66>
 800a1f4:	69fb      	ldr	r3, [r7, #28]
 800a1f6:	09db      	lsrs	r3, r3, #7
 800a1f8:	f003 0301 	and.w	r3, r3, #1
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d004      	beq.n	800a20a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	4798      	blx	r3
    return;
 800a208:	e0c6      	b.n	800a398 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a20a:	69bb      	ldr	r3, [r7, #24]
 800a20c:	095b      	lsrs	r3, r3, #5
 800a20e:	f003 0301 	and.w	r3, r3, #1
 800a212:	2b00      	cmp	r3, #0
 800a214:	d10c      	bne.n	800a230 <HAL_SPI_IRQHandler+0x8c>
 800a216:	69bb      	ldr	r3, [r7, #24]
 800a218:	099b      	lsrs	r3, r3, #6
 800a21a:	f003 0301 	and.w	r3, r3, #1
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d106      	bne.n	800a230 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a222:	69bb      	ldr	r3, [r7, #24]
 800a224:	0a1b      	lsrs	r3, r3, #8
 800a226:	f003 0301 	and.w	r3, r3, #1
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	f000 80b4 	beq.w	800a398 <HAL_SPI_IRQHandler+0x1f4>
 800a230:	69fb      	ldr	r3, [r7, #28]
 800a232:	095b      	lsrs	r3, r3, #5
 800a234:	f003 0301 	and.w	r3, r3, #1
 800a238:	2b00      	cmp	r3, #0
 800a23a:	f000 80ad 	beq.w	800a398 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a23e:	69bb      	ldr	r3, [r7, #24]
 800a240:	099b      	lsrs	r3, r3, #6
 800a242:	f003 0301 	and.w	r3, r3, #1
 800a246:	2b00      	cmp	r3, #0
 800a248:	d023      	beq.n	800a292 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a250:	b2db      	uxtb	r3, r3
 800a252:	2b03      	cmp	r3, #3
 800a254:	d011      	beq.n	800a27a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a25a:	f043 0204 	orr.w	r2, r3, #4
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a262:	2300      	movs	r3, #0
 800a264:	617b      	str	r3, [r7, #20]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	68db      	ldr	r3, [r3, #12]
 800a26c:	617b      	str	r3, [r7, #20]
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	689b      	ldr	r3, [r3, #8]
 800a274:	617b      	str	r3, [r7, #20]
 800a276:	697b      	ldr	r3, [r7, #20]
 800a278:	e00b      	b.n	800a292 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a27a:	2300      	movs	r3, #0
 800a27c:	613b      	str	r3, [r7, #16]
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	68db      	ldr	r3, [r3, #12]
 800a284:	613b      	str	r3, [r7, #16]
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	689b      	ldr	r3, [r3, #8]
 800a28c:	613b      	str	r3, [r7, #16]
 800a28e:	693b      	ldr	r3, [r7, #16]
        return;
 800a290:	e082      	b.n	800a398 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a292:	69bb      	ldr	r3, [r7, #24]
 800a294:	095b      	lsrs	r3, r3, #5
 800a296:	f003 0301 	and.w	r3, r3, #1
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d014      	beq.n	800a2c8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2a2:	f043 0201 	orr.w	r2, r3, #1
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	60fb      	str	r3, [r7, #12]
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	689b      	ldr	r3, [r3, #8]
 800a2b4:	60fb      	str	r3, [r7, #12]
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	681a      	ldr	r2, [r3, #0]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a2c4:	601a      	str	r2, [r3, #0]
 800a2c6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a2c8:	69bb      	ldr	r3, [r7, #24]
 800a2ca:	0a1b      	lsrs	r3, r3, #8
 800a2cc:	f003 0301 	and.w	r3, r3, #1
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d00c      	beq.n	800a2ee <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2d8:	f043 0208 	orr.w	r2, r3, #8
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	60bb      	str	r3, [r7, #8]
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	689b      	ldr	r3, [r3, #8]
 800a2ea:	60bb      	str	r3, [r7, #8]
 800a2ec:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d04f      	beq.n	800a396 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	685a      	ldr	r2, [r3, #4]
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a304:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2201      	movs	r2, #1
 800a30a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a30e:	69fb      	ldr	r3, [r7, #28]
 800a310:	f003 0302 	and.w	r3, r3, #2
 800a314:	2b00      	cmp	r3, #0
 800a316:	d104      	bne.n	800a322 <HAL_SPI_IRQHandler+0x17e>
 800a318:	69fb      	ldr	r3, [r7, #28]
 800a31a:	f003 0301 	and.w	r3, r3, #1
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d034      	beq.n	800a38c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	685a      	ldr	r2, [r3, #4]
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f022 0203 	bic.w	r2, r2, #3
 800a330:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a336:	2b00      	cmp	r3, #0
 800a338:	d011      	beq.n	800a35e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a33e:	4a18      	ldr	r2, [pc, #96]	; (800a3a0 <HAL_SPI_IRQHandler+0x1fc>)
 800a340:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a346:	4618      	mov	r0, r3
 800a348:	f7fb fd48 	bl	8005ddc <HAL_DMA_Abort_IT>
 800a34c:	4603      	mov	r3, r0
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d005      	beq.n	800a35e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a356:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a362:	2b00      	cmp	r3, #0
 800a364:	d016      	beq.n	800a394 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a36a:	4a0d      	ldr	r2, [pc, #52]	; (800a3a0 <HAL_SPI_IRQHandler+0x1fc>)
 800a36c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a372:	4618      	mov	r0, r3
 800a374:	f7fb fd32 	bl	8005ddc <HAL_DMA_Abort_IT>
 800a378:	4603      	mov	r3, r0
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d00a      	beq.n	800a394 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a382:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800a38a:	e003      	b.n	800a394 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f000 f809 	bl	800a3a4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a392:	e000      	b.n	800a396 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a394:	bf00      	nop
    return;
 800a396:	bf00      	nop
  }
}
 800a398:	3720      	adds	r7, #32
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop
 800a3a0:	0800a3b9 	.word	0x0800a3b9

0800a3a4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b083      	sub	sp, #12
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a3ac:	bf00      	nop
 800a3ae:	370c      	adds	r7, #12
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b6:	4770      	bx	lr

0800a3b8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	b084      	sub	sp, #16
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3c4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a3d2:	68f8      	ldr	r0, [r7, #12]
 800a3d4:	f7ff ffe6 	bl	800a3a4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a3d8:	bf00      	nop
 800a3da:	3710      	adds	r7, #16
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}

0800a3e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b088      	sub	sp, #32
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	60f8      	str	r0, [r7, #12]
 800a3e8:	60b9      	str	r1, [r7, #8]
 800a3ea:	603b      	str	r3, [r7, #0]
 800a3ec:	4613      	mov	r3, r2
 800a3ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a3f0:	f7fb fb04 	bl	80059fc <HAL_GetTick>
 800a3f4:	4602      	mov	r2, r0
 800a3f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3f8:	1a9b      	subs	r3, r3, r2
 800a3fa:	683a      	ldr	r2, [r7, #0]
 800a3fc:	4413      	add	r3, r2
 800a3fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a400:	f7fb fafc 	bl	80059fc <HAL_GetTick>
 800a404:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a406:	4b39      	ldr	r3, [pc, #228]	; (800a4ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	015b      	lsls	r3, r3, #5
 800a40c:	0d1b      	lsrs	r3, r3, #20
 800a40e:	69fa      	ldr	r2, [r7, #28]
 800a410:	fb02 f303 	mul.w	r3, r2, r3
 800a414:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a416:	e054      	b.n	800a4c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a41e:	d050      	beq.n	800a4c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a420:	f7fb faec 	bl	80059fc <HAL_GetTick>
 800a424:	4602      	mov	r2, r0
 800a426:	69bb      	ldr	r3, [r7, #24]
 800a428:	1ad3      	subs	r3, r2, r3
 800a42a:	69fa      	ldr	r2, [r7, #28]
 800a42c:	429a      	cmp	r2, r3
 800a42e:	d902      	bls.n	800a436 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a430:	69fb      	ldr	r3, [r7, #28]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d13d      	bne.n	800a4b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	685a      	ldr	r2, [r3, #4]
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a444:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	685b      	ldr	r3, [r3, #4]
 800a44a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a44e:	d111      	bne.n	800a474 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	689b      	ldr	r3, [r3, #8]
 800a454:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a458:	d004      	beq.n	800a464 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	689b      	ldr	r3, [r3, #8]
 800a45e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a462:	d107      	bne.n	800a474 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	681a      	ldr	r2, [r3, #0]
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a472:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a478:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a47c:	d10f      	bne.n	800a49e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	681a      	ldr	r2, [r3, #0]
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a48c:	601a      	str	r2, [r3, #0]
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	681a      	ldr	r2, [r3, #0]
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a49c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	2201      	movs	r2, #1
 800a4a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a4ae:	2303      	movs	r3, #3
 800a4b0:	e017      	b.n	800a4e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a4b2:	697b      	ldr	r3, [r7, #20]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d101      	bne.n	800a4bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a4bc:	697b      	ldr	r3, [r7, #20]
 800a4be:	3b01      	subs	r3, #1
 800a4c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	689a      	ldr	r2, [r3, #8]
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	4013      	ands	r3, r2
 800a4cc:	68ba      	ldr	r2, [r7, #8]
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	bf0c      	ite	eq
 800a4d2:	2301      	moveq	r3, #1
 800a4d4:	2300      	movne	r3, #0
 800a4d6:	b2db      	uxtb	r3, r3
 800a4d8:	461a      	mov	r2, r3
 800a4da:	79fb      	ldrb	r3, [r7, #7]
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	d19b      	bne.n	800a418 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a4e0:	2300      	movs	r3, #0
}
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	3720      	adds	r7, #32
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	bd80      	pop	{r7, pc}
 800a4ea:	bf00      	nop
 800a4ec:	200000ac 	.word	0x200000ac

0800a4f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b086      	sub	sp, #24
 800a4f4:	af02      	add	r7, sp, #8
 800a4f6:	60f8      	str	r0, [r7, #12]
 800a4f8:	60b9      	str	r1, [r7, #8]
 800a4fa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	685b      	ldr	r3, [r3, #4]
 800a500:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a504:	d111      	bne.n	800a52a <SPI_EndRxTransaction+0x3a>
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	689b      	ldr	r3, [r3, #8]
 800a50a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a50e:	d004      	beq.n	800a51a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	689b      	ldr	r3, [r3, #8]
 800a514:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a518:	d107      	bne.n	800a52a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	681a      	ldr	r2, [r3, #0]
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a528:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	685b      	ldr	r3, [r3, #4]
 800a52e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a532:	d12a      	bne.n	800a58a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	689b      	ldr	r3, [r3, #8]
 800a538:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a53c:	d012      	beq.n	800a564 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	9300      	str	r3, [sp, #0]
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	2200      	movs	r2, #0
 800a546:	2180      	movs	r1, #128	; 0x80
 800a548:	68f8      	ldr	r0, [r7, #12]
 800a54a:	f7ff ff49 	bl	800a3e0 <SPI_WaitFlagStateUntilTimeout>
 800a54e:	4603      	mov	r3, r0
 800a550:	2b00      	cmp	r3, #0
 800a552:	d02d      	beq.n	800a5b0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a558:	f043 0220 	orr.w	r2, r3, #32
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800a560:	2303      	movs	r3, #3
 800a562:	e026      	b.n	800a5b2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	9300      	str	r3, [sp, #0]
 800a568:	68bb      	ldr	r3, [r7, #8]
 800a56a:	2200      	movs	r2, #0
 800a56c:	2101      	movs	r1, #1
 800a56e:	68f8      	ldr	r0, [r7, #12]
 800a570:	f7ff ff36 	bl	800a3e0 <SPI_WaitFlagStateUntilTimeout>
 800a574:	4603      	mov	r3, r0
 800a576:	2b00      	cmp	r3, #0
 800a578:	d01a      	beq.n	800a5b0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a57e:	f043 0220 	orr.w	r2, r3, #32
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800a586:	2303      	movs	r3, #3
 800a588:	e013      	b.n	800a5b2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	9300      	str	r3, [sp, #0]
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	2200      	movs	r2, #0
 800a592:	2101      	movs	r1, #1
 800a594:	68f8      	ldr	r0, [r7, #12]
 800a596:	f7ff ff23 	bl	800a3e0 <SPI_WaitFlagStateUntilTimeout>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d007      	beq.n	800a5b0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5a4:	f043 0220 	orr.w	r2, r3, #32
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a5ac:	2303      	movs	r3, #3
 800a5ae:	e000      	b.n	800a5b2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800a5b0:	2300      	movs	r3, #0
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3710      	adds	r7, #16
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
	...

0800a5bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b088      	sub	sp, #32
 800a5c0:	af02      	add	r7, sp, #8
 800a5c2:	60f8      	str	r0, [r7, #12]
 800a5c4:	60b9      	str	r1, [r7, #8]
 800a5c6:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a5c8:	4b1b      	ldr	r3, [pc, #108]	; (800a638 <SPI_EndRxTxTransaction+0x7c>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	4a1b      	ldr	r2, [pc, #108]	; (800a63c <SPI_EndRxTxTransaction+0x80>)
 800a5ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a5d2:	0d5b      	lsrs	r3, r3, #21
 800a5d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a5d8:	fb02 f303 	mul.w	r3, r2, r3
 800a5dc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	685b      	ldr	r3, [r3, #4]
 800a5e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a5e6:	d112      	bne.n	800a60e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	9300      	str	r3, [sp, #0]
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	2180      	movs	r1, #128	; 0x80
 800a5f2:	68f8      	ldr	r0, [r7, #12]
 800a5f4:	f7ff fef4 	bl	800a3e0 <SPI_WaitFlagStateUntilTimeout>
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d016      	beq.n	800a62c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a602:	f043 0220 	orr.w	r2, r3, #32
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a60a:	2303      	movs	r3, #3
 800a60c:	e00f      	b.n	800a62e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d00a      	beq.n	800a62a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	3b01      	subs	r3, #1
 800a618:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	689b      	ldr	r3, [r3, #8]
 800a620:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a624:	2b80      	cmp	r3, #128	; 0x80
 800a626:	d0f2      	beq.n	800a60e <SPI_EndRxTxTransaction+0x52>
 800a628:	e000      	b.n	800a62c <SPI_EndRxTxTransaction+0x70>
        break;
 800a62a:	bf00      	nop
  }

  return HAL_OK;
 800a62c:	2300      	movs	r3, #0
}
 800a62e:	4618      	mov	r0, r3
 800a630:	3718      	adds	r7, #24
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}
 800a636:	bf00      	nop
 800a638:	200000ac 	.word	0x200000ac
 800a63c:	165e9f81 	.word	0x165e9f81

0800a640 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b082      	sub	sp, #8
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d101      	bne.n	800a652 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a64e:	2301      	movs	r3, #1
 800a650:	e041      	b.n	800a6d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a658:	b2db      	uxtb	r3, r3
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d106      	bne.n	800a66c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2200      	movs	r2, #0
 800a662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f7fa fd8a 	bl	8005180 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2202      	movs	r2, #2
 800a670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681a      	ldr	r2, [r3, #0]
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	3304      	adds	r3, #4
 800a67c:	4619      	mov	r1, r3
 800a67e:	4610      	mov	r0, r2
 800a680:	f000 fae0 	bl	800ac44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2201      	movs	r2, #1
 800a688:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2201      	movs	r2, #1
 800a690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	2201      	movs	r2, #1
 800a698:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	2201      	movs	r2, #1
 800a6a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2201      	movs	r2, #1
 800a6a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2201      	movs	r2, #1
 800a6b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2201      	movs	r2, #1
 800a6c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a6d4:	2300      	movs	r3, #0
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	3708      	adds	r7, #8
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}
	...

0800a6e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	b085      	sub	sp, #20
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a6ee:	b2db      	uxtb	r3, r3
 800a6f0:	2b01      	cmp	r3, #1
 800a6f2:	d001      	beq.n	800a6f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	e04e      	b.n	800a796 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2202      	movs	r2, #2
 800a6fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	68da      	ldr	r2, [r3, #12]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f042 0201 	orr.w	r2, r2, #1
 800a70e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	4a23      	ldr	r2, [pc, #140]	; (800a7a4 <HAL_TIM_Base_Start_IT+0xc4>)
 800a716:	4293      	cmp	r3, r2
 800a718:	d022      	beq.n	800a760 <HAL_TIM_Base_Start_IT+0x80>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a722:	d01d      	beq.n	800a760 <HAL_TIM_Base_Start_IT+0x80>
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	4a1f      	ldr	r2, [pc, #124]	; (800a7a8 <HAL_TIM_Base_Start_IT+0xc8>)
 800a72a:	4293      	cmp	r3, r2
 800a72c:	d018      	beq.n	800a760 <HAL_TIM_Base_Start_IT+0x80>
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	4a1e      	ldr	r2, [pc, #120]	; (800a7ac <HAL_TIM_Base_Start_IT+0xcc>)
 800a734:	4293      	cmp	r3, r2
 800a736:	d013      	beq.n	800a760 <HAL_TIM_Base_Start_IT+0x80>
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	4a1c      	ldr	r2, [pc, #112]	; (800a7b0 <HAL_TIM_Base_Start_IT+0xd0>)
 800a73e:	4293      	cmp	r3, r2
 800a740:	d00e      	beq.n	800a760 <HAL_TIM_Base_Start_IT+0x80>
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	4a1b      	ldr	r2, [pc, #108]	; (800a7b4 <HAL_TIM_Base_Start_IT+0xd4>)
 800a748:	4293      	cmp	r3, r2
 800a74a:	d009      	beq.n	800a760 <HAL_TIM_Base_Start_IT+0x80>
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	4a19      	ldr	r2, [pc, #100]	; (800a7b8 <HAL_TIM_Base_Start_IT+0xd8>)
 800a752:	4293      	cmp	r3, r2
 800a754:	d004      	beq.n	800a760 <HAL_TIM_Base_Start_IT+0x80>
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	4a18      	ldr	r2, [pc, #96]	; (800a7bc <HAL_TIM_Base_Start_IT+0xdc>)
 800a75c:	4293      	cmp	r3, r2
 800a75e:	d111      	bne.n	800a784 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	689b      	ldr	r3, [r3, #8]
 800a766:	f003 0307 	and.w	r3, r3, #7
 800a76a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	2b06      	cmp	r3, #6
 800a770:	d010      	beq.n	800a794 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	681a      	ldr	r2, [r3, #0]
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	f042 0201 	orr.w	r2, r2, #1
 800a780:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a782:	e007      	b.n	800a794 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f042 0201 	orr.w	r2, r2, #1
 800a792:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a794:	2300      	movs	r3, #0
}
 800a796:	4618      	mov	r0, r3
 800a798:	3714      	adds	r7, #20
 800a79a:	46bd      	mov	sp, r7
 800a79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a0:	4770      	bx	lr
 800a7a2:	bf00      	nop
 800a7a4:	40010000 	.word	0x40010000
 800a7a8:	40000400 	.word	0x40000400
 800a7ac:	40000800 	.word	0x40000800
 800a7b0:	40000c00 	.word	0x40000c00
 800a7b4:	40010400 	.word	0x40010400
 800a7b8:	40014000 	.word	0x40014000
 800a7bc:	40001800 	.word	0x40001800

0800a7c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b082      	sub	sp, #8
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d101      	bne.n	800a7d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	e041      	b.n	800a856 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d106      	bne.n	800a7ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f7fa fca8 	bl	800513c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2202      	movs	r2, #2
 800a7f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681a      	ldr	r2, [r3, #0]
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	3304      	adds	r3, #4
 800a7fc:	4619      	mov	r1, r3
 800a7fe:	4610      	mov	r0, r2
 800a800:	f000 fa20 	bl	800ac44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2201      	movs	r2, #1
 800a808:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2201      	movs	r2, #1
 800a810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2201      	movs	r2, #1
 800a818:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2201      	movs	r2, #1
 800a820:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2201      	movs	r2, #1
 800a828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2201      	movs	r2, #1
 800a830:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2201      	movs	r2, #1
 800a838:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2201      	movs	r2, #1
 800a840:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2201      	movs	r2, #1
 800a848:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2201      	movs	r2, #1
 800a850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a854:	2300      	movs	r3, #0
}
 800a856:	4618      	mov	r0, r3
 800a858:	3708      	adds	r7, #8
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}

0800a85e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a85e:	b580      	push	{r7, lr}
 800a860:	b082      	sub	sp, #8
 800a862:	af00      	add	r7, sp, #0
 800a864:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	691b      	ldr	r3, [r3, #16]
 800a86c:	f003 0302 	and.w	r3, r3, #2
 800a870:	2b02      	cmp	r3, #2
 800a872:	d122      	bne.n	800a8ba <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	68db      	ldr	r3, [r3, #12]
 800a87a:	f003 0302 	and.w	r3, r3, #2
 800a87e:	2b02      	cmp	r3, #2
 800a880:	d11b      	bne.n	800a8ba <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	f06f 0202 	mvn.w	r2, #2
 800a88a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2201      	movs	r2, #1
 800a890:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	699b      	ldr	r3, [r3, #24]
 800a898:	f003 0303 	and.w	r3, r3, #3
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d003      	beq.n	800a8a8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 f9b1 	bl	800ac08 <HAL_TIM_IC_CaptureCallback>
 800a8a6:	e005      	b.n	800a8b4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	f000 f9a3 	bl	800abf4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a8ae:	6878      	ldr	r0, [r7, #4]
 800a8b0:	f000 f9b4 	bl	800ac1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	691b      	ldr	r3, [r3, #16]
 800a8c0:	f003 0304 	and.w	r3, r3, #4
 800a8c4:	2b04      	cmp	r3, #4
 800a8c6:	d122      	bne.n	800a90e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	68db      	ldr	r3, [r3, #12]
 800a8ce:	f003 0304 	and.w	r3, r3, #4
 800a8d2:	2b04      	cmp	r3, #4
 800a8d4:	d11b      	bne.n	800a90e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	f06f 0204 	mvn.w	r2, #4
 800a8de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	2202      	movs	r2, #2
 800a8e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	699b      	ldr	r3, [r3, #24]
 800a8ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d003      	beq.n	800a8fc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f000 f987 	bl	800ac08 <HAL_TIM_IC_CaptureCallback>
 800a8fa:	e005      	b.n	800a908 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	f000 f979 	bl	800abf4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f000 f98a 	bl	800ac1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2200      	movs	r2, #0
 800a90c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	691b      	ldr	r3, [r3, #16]
 800a914:	f003 0308 	and.w	r3, r3, #8
 800a918:	2b08      	cmp	r3, #8
 800a91a:	d122      	bne.n	800a962 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	68db      	ldr	r3, [r3, #12]
 800a922:	f003 0308 	and.w	r3, r3, #8
 800a926:	2b08      	cmp	r3, #8
 800a928:	d11b      	bne.n	800a962 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f06f 0208 	mvn.w	r2, #8
 800a932:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	2204      	movs	r2, #4
 800a938:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	69db      	ldr	r3, [r3, #28]
 800a940:	f003 0303 	and.w	r3, r3, #3
 800a944:	2b00      	cmp	r3, #0
 800a946:	d003      	beq.n	800a950 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a948:	6878      	ldr	r0, [r7, #4]
 800a94a:	f000 f95d 	bl	800ac08 <HAL_TIM_IC_CaptureCallback>
 800a94e:	e005      	b.n	800a95c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f000 f94f 	bl	800abf4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a956:	6878      	ldr	r0, [r7, #4]
 800a958:	f000 f960 	bl	800ac1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2200      	movs	r2, #0
 800a960:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	691b      	ldr	r3, [r3, #16]
 800a968:	f003 0310 	and.w	r3, r3, #16
 800a96c:	2b10      	cmp	r3, #16
 800a96e:	d122      	bne.n	800a9b6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	68db      	ldr	r3, [r3, #12]
 800a976:	f003 0310 	and.w	r3, r3, #16
 800a97a:	2b10      	cmp	r3, #16
 800a97c:	d11b      	bne.n	800a9b6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f06f 0210 	mvn.w	r2, #16
 800a986:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2208      	movs	r2, #8
 800a98c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	69db      	ldr	r3, [r3, #28]
 800a994:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d003      	beq.n	800a9a4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a99c:	6878      	ldr	r0, [r7, #4]
 800a99e:	f000 f933 	bl	800ac08 <HAL_TIM_IC_CaptureCallback>
 800a9a2:	e005      	b.n	800a9b0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f000 f925 	bl	800abf4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f000 f936 	bl	800ac1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	691b      	ldr	r3, [r3, #16]
 800a9bc:	f003 0301 	and.w	r3, r3, #1
 800a9c0:	2b01      	cmp	r3, #1
 800a9c2:	d10e      	bne.n	800a9e2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	68db      	ldr	r3, [r3, #12]
 800a9ca:	f003 0301 	and.w	r3, r3, #1
 800a9ce:	2b01      	cmp	r3, #1
 800a9d0:	d107      	bne.n	800a9e2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	f06f 0201 	mvn.w	r2, #1
 800a9da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f7fa faef 	bl	8004fc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	691b      	ldr	r3, [r3, #16]
 800a9e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9ec:	2b80      	cmp	r3, #128	; 0x80
 800a9ee:	d10e      	bne.n	800aa0e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	68db      	ldr	r3, [r3, #12]
 800a9f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a9fa:	2b80      	cmp	r3, #128	; 0x80
 800a9fc:	d107      	bne.n	800aa0e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800aa06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aa08:	6878      	ldr	r0, [r7, #4]
 800aa0a:	f000 fbf1 	bl	800b1f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	691b      	ldr	r3, [r3, #16]
 800aa14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa18:	2b40      	cmp	r3, #64	; 0x40
 800aa1a:	d10e      	bne.n	800aa3a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	68db      	ldr	r3, [r3, #12]
 800aa22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa26:	2b40      	cmp	r3, #64	; 0x40
 800aa28:	d107      	bne.n	800aa3a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800aa32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f000 f8fb 	bl	800ac30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	691b      	ldr	r3, [r3, #16]
 800aa40:	f003 0320 	and.w	r3, r3, #32
 800aa44:	2b20      	cmp	r3, #32
 800aa46:	d10e      	bne.n	800aa66 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	68db      	ldr	r3, [r3, #12]
 800aa4e:	f003 0320 	and.w	r3, r3, #32
 800aa52:	2b20      	cmp	r3, #32
 800aa54:	d107      	bne.n	800aa66 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f06f 0220 	mvn.w	r2, #32
 800aa5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f000 fbbb 	bl	800b1dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aa66:	bf00      	nop
 800aa68:	3708      	adds	r7, #8
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}
	...

0800aa70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b086      	sub	sp, #24
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	60f8      	str	r0, [r7, #12]
 800aa78:	60b9      	str	r1, [r7, #8]
 800aa7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa86:	2b01      	cmp	r3, #1
 800aa88:	d101      	bne.n	800aa8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800aa8a:	2302      	movs	r3, #2
 800aa8c:	e0ae      	b.n	800abec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	2201      	movs	r2, #1
 800aa92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	2b0c      	cmp	r3, #12
 800aa9a:	f200 809f 	bhi.w	800abdc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800aa9e:	a201      	add	r2, pc, #4	; (adr r2, 800aaa4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800aaa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaa4:	0800aad9 	.word	0x0800aad9
 800aaa8:	0800abdd 	.word	0x0800abdd
 800aaac:	0800abdd 	.word	0x0800abdd
 800aab0:	0800abdd 	.word	0x0800abdd
 800aab4:	0800ab19 	.word	0x0800ab19
 800aab8:	0800abdd 	.word	0x0800abdd
 800aabc:	0800abdd 	.word	0x0800abdd
 800aac0:	0800abdd 	.word	0x0800abdd
 800aac4:	0800ab5b 	.word	0x0800ab5b
 800aac8:	0800abdd 	.word	0x0800abdd
 800aacc:	0800abdd 	.word	0x0800abdd
 800aad0:	0800abdd 	.word	0x0800abdd
 800aad4:	0800ab9b 	.word	0x0800ab9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	68b9      	ldr	r1, [r7, #8]
 800aade:	4618      	mov	r0, r3
 800aae0:	f000 f950 	bl	800ad84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	699a      	ldr	r2, [r3, #24]
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f042 0208 	orr.w	r2, r2, #8
 800aaf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	699a      	ldr	r2, [r3, #24]
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	f022 0204 	bic.w	r2, r2, #4
 800ab02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	6999      	ldr	r1, [r3, #24]
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	691a      	ldr	r2, [r3, #16]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	430a      	orrs	r2, r1
 800ab14:	619a      	str	r2, [r3, #24]
      break;
 800ab16:	e064      	b.n	800abe2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	68b9      	ldr	r1, [r7, #8]
 800ab1e:	4618      	mov	r0, r3
 800ab20:	f000 f9a0 	bl	800ae64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	699a      	ldr	r2, [r3, #24]
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ab32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	699a      	ldr	r2, [r3, #24]
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ab42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	6999      	ldr	r1, [r3, #24]
 800ab4a:	68bb      	ldr	r3, [r7, #8]
 800ab4c:	691b      	ldr	r3, [r3, #16]
 800ab4e:	021a      	lsls	r2, r3, #8
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	430a      	orrs	r2, r1
 800ab56:	619a      	str	r2, [r3, #24]
      break;
 800ab58:	e043      	b.n	800abe2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	68b9      	ldr	r1, [r7, #8]
 800ab60:	4618      	mov	r0, r3
 800ab62:	f000 f9f5 	bl	800af50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	69da      	ldr	r2, [r3, #28]
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	f042 0208 	orr.w	r2, r2, #8
 800ab74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	69da      	ldr	r2, [r3, #28]
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f022 0204 	bic.w	r2, r2, #4
 800ab84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	69d9      	ldr	r1, [r3, #28]
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	691a      	ldr	r2, [r3, #16]
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	430a      	orrs	r2, r1
 800ab96:	61da      	str	r2, [r3, #28]
      break;
 800ab98:	e023      	b.n	800abe2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	68b9      	ldr	r1, [r7, #8]
 800aba0:	4618      	mov	r0, r3
 800aba2:	f000 fa49 	bl	800b038 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	69da      	ldr	r2, [r3, #28]
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800abb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	69da      	ldr	r2, [r3, #28]
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800abc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	69d9      	ldr	r1, [r3, #28]
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	691b      	ldr	r3, [r3, #16]
 800abd0:	021a      	lsls	r2, r3, #8
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	430a      	orrs	r2, r1
 800abd8:	61da      	str	r2, [r3, #28]
      break;
 800abda:	e002      	b.n	800abe2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800abdc:	2301      	movs	r3, #1
 800abde:	75fb      	strb	r3, [r7, #23]
      break;
 800abe0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	2200      	movs	r2, #0
 800abe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800abea:	7dfb      	ldrb	r3, [r7, #23]
}
 800abec:	4618      	mov	r0, r3
 800abee:	3718      	adds	r7, #24
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bd80      	pop	{r7, pc}

0800abf4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800abf4:	b480      	push	{r7}
 800abf6:	b083      	sub	sp, #12
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800abfc:	bf00      	nop
 800abfe:	370c      	adds	r7, #12
 800ac00:	46bd      	mov	sp, r7
 800ac02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac06:	4770      	bx	lr

0800ac08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ac08:	b480      	push	{r7}
 800ac0a:	b083      	sub	sp, #12
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ac10:	bf00      	nop
 800ac12:	370c      	adds	r7, #12
 800ac14:	46bd      	mov	sp, r7
 800ac16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1a:	4770      	bx	lr

0800ac1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b083      	sub	sp, #12
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ac24:	bf00      	nop
 800ac26:	370c      	adds	r7, #12
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2e:	4770      	bx	lr

0800ac30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ac30:	b480      	push	{r7}
 800ac32:	b083      	sub	sp, #12
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ac38:	bf00      	nop
 800ac3a:	370c      	adds	r7, #12
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac42:	4770      	bx	lr

0800ac44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ac44:	b480      	push	{r7}
 800ac46:	b085      	sub	sp, #20
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
 800ac4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	4a40      	ldr	r2, [pc, #256]	; (800ad58 <TIM_Base_SetConfig+0x114>)
 800ac58:	4293      	cmp	r3, r2
 800ac5a:	d013      	beq.n	800ac84 <TIM_Base_SetConfig+0x40>
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac62:	d00f      	beq.n	800ac84 <TIM_Base_SetConfig+0x40>
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	4a3d      	ldr	r2, [pc, #244]	; (800ad5c <TIM_Base_SetConfig+0x118>)
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d00b      	beq.n	800ac84 <TIM_Base_SetConfig+0x40>
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	4a3c      	ldr	r2, [pc, #240]	; (800ad60 <TIM_Base_SetConfig+0x11c>)
 800ac70:	4293      	cmp	r3, r2
 800ac72:	d007      	beq.n	800ac84 <TIM_Base_SetConfig+0x40>
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	4a3b      	ldr	r2, [pc, #236]	; (800ad64 <TIM_Base_SetConfig+0x120>)
 800ac78:	4293      	cmp	r3, r2
 800ac7a:	d003      	beq.n	800ac84 <TIM_Base_SetConfig+0x40>
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	4a3a      	ldr	r2, [pc, #232]	; (800ad68 <TIM_Base_SetConfig+0x124>)
 800ac80:	4293      	cmp	r3, r2
 800ac82:	d108      	bne.n	800ac96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	685b      	ldr	r3, [r3, #4]
 800ac90:	68fa      	ldr	r2, [r7, #12]
 800ac92:	4313      	orrs	r3, r2
 800ac94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	4a2f      	ldr	r2, [pc, #188]	; (800ad58 <TIM_Base_SetConfig+0x114>)
 800ac9a:	4293      	cmp	r3, r2
 800ac9c:	d02b      	beq.n	800acf6 <TIM_Base_SetConfig+0xb2>
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aca4:	d027      	beq.n	800acf6 <TIM_Base_SetConfig+0xb2>
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	4a2c      	ldr	r2, [pc, #176]	; (800ad5c <TIM_Base_SetConfig+0x118>)
 800acaa:	4293      	cmp	r3, r2
 800acac:	d023      	beq.n	800acf6 <TIM_Base_SetConfig+0xb2>
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	4a2b      	ldr	r2, [pc, #172]	; (800ad60 <TIM_Base_SetConfig+0x11c>)
 800acb2:	4293      	cmp	r3, r2
 800acb4:	d01f      	beq.n	800acf6 <TIM_Base_SetConfig+0xb2>
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	4a2a      	ldr	r2, [pc, #168]	; (800ad64 <TIM_Base_SetConfig+0x120>)
 800acba:	4293      	cmp	r3, r2
 800acbc:	d01b      	beq.n	800acf6 <TIM_Base_SetConfig+0xb2>
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	4a29      	ldr	r2, [pc, #164]	; (800ad68 <TIM_Base_SetConfig+0x124>)
 800acc2:	4293      	cmp	r3, r2
 800acc4:	d017      	beq.n	800acf6 <TIM_Base_SetConfig+0xb2>
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	4a28      	ldr	r2, [pc, #160]	; (800ad6c <TIM_Base_SetConfig+0x128>)
 800acca:	4293      	cmp	r3, r2
 800accc:	d013      	beq.n	800acf6 <TIM_Base_SetConfig+0xb2>
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	4a27      	ldr	r2, [pc, #156]	; (800ad70 <TIM_Base_SetConfig+0x12c>)
 800acd2:	4293      	cmp	r3, r2
 800acd4:	d00f      	beq.n	800acf6 <TIM_Base_SetConfig+0xb2>
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	4a26      	ldr	r2, [pc, #152]	; (800ad74 <TIM_Base_SetConfig+0x130>)
 800acda:	4293      	cmp	r3, r2
 800acdc:	d00b      	beq.n	800acf6 <TIM_Base_SetConfig+0xb2>
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	4a25      	ldr	r2, [pc, #148]	; (800ad78 <TIM_Base_SetConfig+0x134>)
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d007      	beq.n	800acf6 <TIM_Base_SetConfig+0xb2>
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	4a24      	ldr	r2, [pc, #144]	; (800ad7c <TIM_Base_SetConfig+0x138>)
 800acea:	4293      	cmp	r3, r2
 800acec:	d003      	beq.n	800acf6 <TIM_Base_SetConfig+0xb2>
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	4a23      	ldr	r2, [pc, #140]	; (800ad80 <TIM_Base_SetConfig+0x13c>)
 800acf2:	4293      	cmp	r3, r2
 800acf4:	d108      	bne.n	800ad08 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800acfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	68db      	ldr	r3, [r3, #12]
 800ad02:	68fa      	ldr	r2, [r7, #12]
 800ad04:	4313      	orrs	r3, r2
 800ad06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	695b      	ldr	r3, [r3, #20]
 800ad12:	4313      	orrs	r3, r2
 800ad14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	68fa      	ldr	r2, [r7, #12]
 800ad1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	689a      	ldr	r2, [r3, #8]
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	681a      	ldr	r2, [r3, #0]
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	4a0a      	ldr	r2, [pc, #40]	; (800ad58 <TIM_Base_SetConfig+0x114>)
 800ad30:	4293      	cmp	r3, r2
 800ad32:	d003      	beq.n	800ad3c <TIM_Base_SetConfig+0xf8>
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	4a0c      	ldr	r2, [pc, #48]	; (800ad68 <TIM_Base_SetConfig+0x124>)
 800ad38:	4293      	cmp	r3, r2
 800ad3a:	d103      	bne.n	800ad44 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	691a      	ldr	r2, [r3, #16]
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2201      	movs	r2, #1
 800ad48:	615a      	str	r2, [r3, #20]
}
 800ad4a:	bf00      	nop
 800ad4c:	3714      	adds	r7, #20
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad54:	4770      	bx	lr
 800ad56:	bf00      	nop
 800ad58:	40010000 	.word	0x40010000
 800ad5c:	40000400 	.word	0x40000400
 800ad60:	40000800 	.word	0x40000800
 800ad64:	40000c00 	.word	0x40000c00
 800ad68:	40010400 	.word	0x40010400
 800ad6c:	40014000 	.word	0x40014000
 800ad70:	40014400 	.word	0x40014400
 800ad74:	40014800 	.word	0x40014800
 800ad78:	40001800 	.word	0x40001800
 800ad7c:	40001c00 	.word	0x40001c00
 800ad80:	40002000 	.word	0x40002000

0800ad84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ad84:	b480      	push	{r7}
 800ad86:	b087      	sub	sp, #28
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
 800ad8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	6a1b      	ldr	r3, [r3, #32]
 800ad92:	f023 0201 	bic.w	r2, r3, #1
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	6a1b      	ldr	r3, [r3, #32]
 800ad9e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	685b      	ldr	r3, [r3, #4]
 800ada4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	699b      	ldr	r3, [r3, #24]
 800adaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	f023 0303 	bic.w	r3, r3, #3
 800adba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	68fa      	ldr	r2, [r7, #12]
 800adc2:	4313      	orrs	r3, r2
 800adc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800adc6:	697b      	ldr	r3, [r7, #20]
 800adc8:	f023 0302 	bic.w	r3, r3, #2
 800adcc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	689b      	ldr	r3, [r3, #8]
 800add2:	697a      	ldr	r2, [r7, #20]
 800add4:	4313      	orrs	r3, r2
 800add6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	4a20      	ldr	r2, [pc, #128]	; (800ae5c <TIM_OC1_SetConfig+0xd8>)
 800addc:	4293      	cmp	r3, r2
 800adde:	d003      	beq.n	800ade8 <TIM_OC1_SetConfig+0x64>
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	4a1f      	ldr	r2, [pc, #124]	; (800ae60 <TIM_OC1_SetConfig+0xdc>)
 800ade4:	4293      	cmp	r3, r2
 800ade6:	d10c      	bne.n	800ae02 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ade8:	697b      	ldr	r3, [r7, #20]
 800adea:	f023 0308 	bic.w	r3, r3, #8
 800adee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	68db      	ldr	r3, [r3, #12]
 800adf4:	697a      	ldr	r2, [r7, #20]
 800adf6:	4313      	orrs	r3, r2
 800adf8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800adfa:	697b      	ldr	r3, [r7, #20]
 800adfc:	f023 0304 	bic.w	r3, r3, #4
 800ae00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	4a15      	ldr	r2, [pc, #84]	; (800ae5c <TIM_OC1_SetConfig+0xd8>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d003      	beq.n	800ae12 <TIM_OC1_SetConfig+0x8e>
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	4a14      	ldr	r2, [pc, #80]	; (800ae60 <TIM_OC1_SetConfig+0xdc>)
 800ae0e:	4293      	cmp	r3, r2
 800ae10:	d111      	bne.n	800ae36 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ae12:	693b      	ldr	r3, [r7, #16]
 800ae14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ae18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ae20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	695b      	ldr	r3, [r3, #20]
 800ae26:	693a      	ldr	r2, [r7, #16]
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	699b      	ldr	r3, [r3, #24]
 800ae30:	693a      	ldr	r2, [r7, #16]
 800ae32:	4313      	orrs	r3, r2
 800ae34:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	693a      	ldr	r2, [r7, #16]
 800ae3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	68fa      	ldr	r2, [r7, #12]
 800ae40:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	685a      	ldr	r2, [r3, #4]
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	697a      	ldr	r2, [r7, #20]
 800ae4e:	621a      	str	r2, [r3, #32]
}
 800ae50:	bf00      	nop
 800ae52:	371c      	adds	r7, #28
 800ae54:	46bd      	mov	sp, r7
 800ae56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5a:	4770      	bx	lr
 800ae5c:	40010000 	.word	0x40010000
 800ae60:	40010400 	.word	0x40010400

0800ae64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ae64:	b480      	push	{r7}
 800ae66:	b087      	sub	sp, #28
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
 800ae6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6a1b      	ldr	r3, [r3, #32]
 800ae72:	f023 0210 	bic.w	r2, r3, #16
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6a1b      	ldr	r3, [r3, #32]
 800ae7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	699b      	ldr	r3, [r3, #24]
 800ae8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ae9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	021b      	lsls	r3, r3, #8
 800aea2:	68fa      	ldr	r2, [r7, #12]
 800aea4:	4313      	orrs	r3, r2
 800aea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aea8:	697b      	ldr	r3, [r7, #20]
 800aeaa:	f023 0320 	bic.w	r3, r3, #32
 800aeae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	689b      	ldr	r3, [r3, #8]
 800aeb4:	011b      	lsls	r3, r3, #4
 800aeb6:	697a      	ldr	r2, [r7, #20]
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	4a22      	ldr	r2, [pc, #136]	; (800af48 <TIM_OC2_SetConfig+0xe4>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d003      	beq.n	800aecc <TIM_OC2_SetConfig+0x68>
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	4a21      	ldr	r2, [pc, #132]	; (800af4c <TIM_OC2_SetConfig+0xe8>)
 800aec8:	4293      	cmp	r3, r2
 800aeca:	d10d      	bne.n	800aee8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800aecc:	697b      	ldr	r3, [r7, #20]
 800aece:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aed2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	68db      	ldr	r3, [r3, #12]
 800aed8:	011b      	lsls	r3, r3, #4
 800aeda:	697a      	ldr	r2, [r7, #20]
 800aedc:	4313      	orrs	r3, r2
 800aede:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800aee0:	697b      	ldr	r3, [r7, #20]
 800aee2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aee6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	4a17      	ldr	r2, [pc, #92]	; (800af48 <TIM_OC2_SetConfig+0xe4>)
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d003      	beq.n	800aef8 <TIM_OC2_SetConfig+0x94>
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	4a16      	ldr	r2, [pc, #88]	; (800af4c <TIM_OC2_SetConfig+0xe8>)
 800aef4:	4293      	cmp	r3, r2
 800aef6:	d113      	bne.n	800af20 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800aef8:	693b      	ldr	r3, [r7, #16]
 800aefa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800aefe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800af00:	693b      	ldr	r3, [r7, #16]
 800af02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800af06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	695b      	ldr	r3, [r3, #20]
 800af0c:	009b      	lsls	r3, r3, #2
 800af0e:	693a      	ldr	r2, [r7, #16]
 800af10:	4313      	orrs	r3, r2
 800af12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	699b      	ldr	r3, [r3, #24]
 800af18:	009b      	lsls	r3, r3, #2
 800af1a:	693a      	ldr	r2, [r7, #16]
 800af1c:	4313      	orrs	r3, r2
 800af1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	693a      	ldr	r2, [r7, #16]
 800af24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	68fa      	ldr	r2, [r7, #12]
 800af2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	685a      	ldr	r2, [r3, #4]
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	697a      	ldr	r2, [r7, #20]
 800af38:	621a      	str	r2, [r3, #32]
}
 800af3a:	bf00      	nop
 800af3c:	371c      	adds	r7, #28
 800af3e:	46bd      	mov	sp, r7
 800af40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af44:	4770      	bx	lr
 800af46:	bf00      	nop
 800af48:	40010000 	.word	0x40010000
 800af4c:	40010400 	.word	0x40010400

0800af50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800af50:	b480      	push	{r7}
 800af52:	b087      	sub	sp, #28
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
 800af58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	6a1b      	ldr	r3, [r3, #32]
 800af5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6a1b      	ldr	r3, [r3, #32]
 800af6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	685b      	ldr	r3, [r3, #4]
 800af70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	69db      	ldr	r3, [r3, #28]
 800af76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	f023 0303 	bic.w	r3, r3, #3
 800af86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	68fa      	ldr	r2, [r7, #12]
 800af8e:	4313      	orrs	r3, r2
 800af90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800af92:	697b      	ldr	r3, [r7, #20]
 800af94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800af98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800af9a:	683b      	ldr	r3, [r7, #0]
 800af9c:	689b      	ldr	r3, [r3, #8]
 800af9e:	021b      	lsls	r3, r3, #8
 800afa0:	697a      	ldr	r2, [r7, #20]
 800afa2:	4313      	orrs	r3, r2
 800afa4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	4a21      	ldr	r2, [pc, #132]	; (800b030 <TIM_OC3_SetConfig+0xe0>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d003      	beq.n	800afb6 <TIM_OC3_SetConfig+0x66>
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	4a20      	ldr	r2, [pc, #128]	; (800b034 <TIM_OC3_SetConfig+0xe4>)
 800afb2:	4293      	cmp	r3, r2
 800afb4:	d10d      	bne.n	800afd2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800afbc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	68db      	ldr	r3, [r3, #12]
 800afc2:	021b      	lsls	r3, r3, #8
 800afc4:	697a      	ldr	r2, [r7, #20]
 800afc6:	4313      	orrs	r3, r2
 800afc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800afca:	697b      	ldr	r3, [r7, #20]
 800afcc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800afd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	4a16      	ldr	r2, [pc, #88]	; (800b030 <TIM_OC3_SetConfig+0xe0>)
 800afd6:	4293      	cmp	r3, r2
 800afd8:	d003      	beq.n	800afe2 <TIM_OC3_SetConfig+0x92>
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	4a15      	ldr	r2, [pc, #84]	; (800b034 <TIM_OC3_SetConfig+0xe4>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d113      	bne.n	800b00a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800afe8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800aff0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	695b      	ldr	r3, [r3, #20]
 800aff6:	011b      	lsls	r3, r3, #4
 800aff8:	693a      	ldr	r2, [r7, #16]
 800affa:	4313      	orrs	r3, r2
 800affc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800affe:	683b      	ldr	r3, [r7, #0]
 800b000:	699b      	ldr	r3, [r3, #24]
 800b002:	011b      	lsls	r3, r3, #4
 800b004:	693a      	ldr	r2, [r7, #16]
 800b006:	4313      	orrs	r3, r2
 800b008:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	693a      	ldr	r2, [r7, #16]
 800b00e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	68fa      	ldr	r2, [r7, #12]
 800b014:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	685a      	ldr	r2, [r3, #4]
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	697a      	ldr	r2, [r7, #20]
 800b022:	621a      	str	r2, [r3, #32]
}
 800b024:	bf00      	nop
 800b026:	371c      	adds	r7, #28
 800b028:	46bd      	mov	sp, r7
 800b02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02e:	4770      	bx	lr
 800b030:	40010000 	.word	0x40010000
 800b034:	40010400 	.word	0x40010400

0800b038 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b038:	b480      	push	{r7}
 800b03a:	b087      	sub	sp, #28
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
 800b040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	6a1b      	ldr	r3, [r3, #32]
 800b046:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6a1b      	ldr	r3, [r3, #32]
 800b052:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	69db      	ldr	r3, [r3, #28]
 800b05e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b066:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b06e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	021b      	lsls	r3, r3, #8
 800b076:	68fa      	ldr	r2, [r7, #12]
 800b078:	4313      	orrs	r3, r2
 800b07a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b07c:	693b      	ldr	r3, [r7, #16]
 800b07e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b082:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	689b      	ldr	r3, [r3, #8]
 800b088:	031b      	lsls	r3, r3, #12
 800b08a:	693a      	ldr	r2, [r7, #16]
 800b08c:	4313      	orrs	r3, r2
 800b08e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	4a12      	ldr	r2, [pc, #72]	; (800b0dc <TIM_OC4_SetConfig+0xa4>)
 800b094:	4293      	cmp	r3, r2
 800b096:	d003      	beq.n	800b0a0 <TIM_OC4_SetConfig+0x68>
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	4a11      	ldr	r2, [pc, #68]	; (800b0e0 <TIM_OC4_SetConfig+0xa8>)
 800b09c:	4293      	cmp	r3, r2
 800b09e:	d109      	bne.n	800b0b4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b0a0:	697b      	ldr	r3, [r7, #20]
 800b0a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b0a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	695b      	ldr	r3, [r3, #20]
 800b0ac:	019b      	lsls	r3, r3, #6
 800b0ae:	697a      	ldr	r2, [r7, #20]
 800b0b0:	4313      	orrs	r3, r2
 800b0b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	697a      	ldr	r2, [r7, #20]
 800b0b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	68fa      	ldr	r2, [r7, #12]
 800b0be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	685a      	ldr	r2, [r3, #4]
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	693a      	ldr	r2, [r7, #16]
 800b0cc:	621a      	str	r2, [r3, #32]
}
 800b0ce:	bf00      	nop
 800b0d0:	371c      	adds	r7, #28
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0d8:	4770      	bx	lr
 800b0da:	bf00      	nop
 800b0dc:	40010000 	.word	0x40010000
 800b0e0:	40010400 	.word	0x40010400

0800b0e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b0e4:	b480      	push	{r7}
 800b0e6:	b085      	sub	sp, #20
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
 800b0ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b0f4:	2b01      	cmp	r3, #1
 800b0f6:	d101      	bne.n	800b0fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b0f8:	2302      	movs	r3, #2
 800b0fa:	e05a      	b.n	800b1b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2201      	movs	r2, #1
 800b100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	2202      	movs	r2, #2
 800b108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	685b      	ldr	r3, [r3, #4]
 800b112:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	689b      	ldr	r3, [r3, #8]
 800b11a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b122:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b124:	683b      	ldr	r3, [r7, #0]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	68fa      	ldr	r2, [r7, #12]
 800b12a:	4313      	orrs	r3, r2
 800b12c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	68fa      	ldr	r2, [r7, #12]
 800b134:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	4a21      	ldr	r2, [pc, #132]	; (800b1c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800b13c:	4293      	cmp	r3, r2
 800b13e:	d022      	beq.n	800b186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b148:	d01d      	beq.n	800b186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	4a1d      	ldr	r2, [pc, #116]	; (800b1c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800b150:	4293      	cmp	r3, r2
 800b152:	d018      	beq.n	800b186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	4a1b      	ldr	r2, [pc, #108]	; (800b1c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800b15a:	4293      	cmp	r3, r2
 800b15c:	d013      	beq.n	800b186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	4a1a      	ldr	r2, [pc, #104]	; (800b1cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800b164:	4293      	cmp	r3, r2
 800b166:	d00e      	beq.n	800b186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	4a18      	ldr	r2, [pc, #96]	; (800b1d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800b16e:	4293      	cmp	r3, r2
 800b170:	d009      	beq.n	800b186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	4a17      	ldr	r2, [pc, #92]	; (800b1d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800b178:	4293      	cmp	r3, r2
 800b17a:	d004      	beq.n	800b186 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	4a15      	ldr	r2, [pc, #84]	; (800b1d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800b182:	4293      	cmp	r3, r2
 800b184:	d10c      	bne.n	800b1a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b186:	68bb      	ldr	r3, [r7, #8]
 800b188:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b18c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b18e:	683b      	ldr	r3, [r7, #0]
 800b190:	685b      	ldr	r3, [r3, #4]
 800b192:	68ba      	ldr	r2, [r7, #8]
 800b194:	4313      	orrs	r3, r2
 800b196:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	68ba      	ldr	r2, [r7, #8]
 800b19e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2201      	movs	r2, #1
 800b1a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b1b0:	2300      	movs	r3, #0
}
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	3714      	adds	r7, #20
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1bc:	4770      	bx	lr
 800b1be:	bf00      	nop
 800b1c0:	40010000 	.word	0x40010000
 800b1c4:	40000400 	.word	0x40000400
 800b1c8:	40000800 	.word	0x40000800
 800b1cc:	40000c00 	.word	0x40000c00
 800b1d0:	40010400 	.word	0x40010400
 800b1d4:	40014000 	.word	0x40014000
 800b1d8:	40001800 	.word	0x40001800

0800b1dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b1dc:	b480      	push	{r7}
 800b1de:	b083      	sub	sp, #12
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b1e4:	bf00      	nop
 800b1e6:	370c      	adds	r7, #12
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ee:	4770      	bx	lr

0800b1f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	b083      	sub	sp, #12
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b1f8:	bf00      	nop
 800b1fa:	370c      	adds	r7, #12
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b202:	4770      	bx	lr

0800b204 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b082      	sub	sp, #8
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d101      	bne.n	800b216 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b212:	2301      	movs	r3, #1
 800b214:	e03f      	b.n	800b296 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b21c:	b2db      	uxtb	r3, r3
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d106      	bne.n	800b230 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2200      	movs	r2, #0
 800b226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b22a:	6878      	ldr	r0, [r7, #4]
 800b22c:	f7fa fab6 	bl	800579c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2224      	movs	r2, #36	; 0x24
 800b234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	68da      	ldr	r2, [r3, #12]
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b246:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b248:	6878      	ldr	r0, [r7, #4]
 800b24a:	f000 f929 	bl	800b4a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	691a      	ldr	r2, [r3, #16]
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b25c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	695a      	ldr	r2, [r3, #20]
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b26c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	68da      	ldr	r2, [r3, #12]
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b27c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2200      	movs	r2, #0
 800b282:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	2220      	movs	r2, #32
 800b288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2220      	movs	r2, #32
 800b290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b294:	2300      	movs	r3, #0
}
 800b296:	4618      	mov	r0, r3
 800b298:	3708      	adds	r7, #8
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}

0800b29e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b29e:	b580      	push	{r7, lr}
 800b2a0:	b08a      	sub	sp, #40	; 0x28
 800b2a2:	af02      	add	r7, sp, #8
 800b2a4:	60f8      	str	r0, [r7, #12]
 800b2a6:	60b9      	str	r1, [r7, #8]
 800b2a8:	603b      	str	r3, [r7, #0]
 800b2aa:	4613      	mov	r3, r2
 800b2ac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b2b8:	b2db      	uxtb	r3, r3
 800b2ba:	2b20      	cmp	r3, #32
 800b2bc:	d17c      	bne.n	800b3b8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d002      	beq.n	800b2ca <HAL_UART_Transmit+0x2c>
 800b2c4:	88fb      	ldrh	r3, [r7, #6]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d101      	bne.n	800b2ce <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	e075      	b.n	800b3ba <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	d101      	bne.n	800b2dc <HAL_UART_Transmit+0x3e>
 800b2d8:	2302      	movs	r3, #2
 800b2da:	e06e      	b.n	800b3ba <HAL_UART_Transmit+0x11c>
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	2201      	movs	r2, #1
 800b2e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	2221      	movs	r2, #33	; 0x21
 800b2ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b2f2:	f7fa fb83 	bl	80059fc <HAL_GetTick>
 800b2f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	88fa      	ldrh	r2, [r7, #6]
 800b2fc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	88fa      	ldrh	r2, [r7, #6]
 800b302:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	689b      	ldr	r3, [r3, #8]
 800b308:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b30c:	d108      	bne.n	800b320 <HAL_UART_Transmit+0x82>
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	691b      	ldr	r3, [r3, #16]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d104      	bne.n	800b320 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800b316:	2300      	movs	r3, #0
 800b318:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b31a:	68bb      	ldr	r3, [r7, #8]
 800b31c:	61bb      	str	r3, [r7, #24]
 800b31e:	e003      	b.n	800b328 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b324:	2300      	movs	r3, #0
 800b326:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	2200      	movs	r2, #0
 800b32c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800b330:	e02a      	b.n	800b388 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	9300      	str	r3, [sp, #0]
 800b336:	697b      	ldr	r3, [r7, #20]
 800b338:	2200      	movs	r2, #0
 800b33a:	2180      	movs	r1, #128	; 0x80
 800b33c:	68f8      	ldr	r0, [r7, #12]
 800b33e:	f000 f840 	bl	800b3c2 <UART_WaitOnFlagUntilTimeout>
 800b342:	4603      	mov	r3, r0
 800b344:	2b00      	cmp	r3, #0
 800b346:	d001      	beq.n	800b34c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800b348:	2303      	movs	r3, #3
 800b34a:	e036      	b.n	800b3ba <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800b34c:	69fb      	ldr	r3, [r7, #28]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d10b      	bne.n	800b36a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b352:	69bb      	ldr	r3, [r7, #24]
 800b354:	881b      	ldrh	r3, [r3, #0]
 800b356:	461a      	mov	r2, r3
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b360:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800b362:	69bb      	ldr	r3, [r7, #24]
 800b364:	3302      	adds	r3, #2
 800b366:	61bb      	str	r3, [r7, #24]
 800b368:	e007      	b.n	800b37a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800b36a:	69fb      	ldr	r3, [r7, #28]
 800b36c:	781a      	ldrb	r2, [r3, #0]
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800b374:	69fb      	ldr	r3, [r7, #28]
 800b376:	3301      	adds	r3, #1
 800b378:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b37e:	b29b      	uxth	r3, r3
 800b380:	3b01      	subs	r3, #1
 800b382:	b29a      	uxth	r2, r3
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b38c:	b29b      	uxth	r3, r3
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d1cf      	bne.n	800b332 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	9300      	str	r3, [sp, #0]
 800b396:	697b      	ldr	r3, [r7, #20]
 800b398:	2200      	movs	r2, #0
 800b39a:	2140      	movs	r1, #64	; 0x40
 800b39c:	68f8      	ldr	r0, [r7, #12]
 800b39e:	f000 f810 	bl	800b3c2 <UART_WaitOnFlagUntilTimeout>
 800b3a2:	4603      	mov	r3, r0
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d001      	beq.n	800b3ac <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800b3a8:	2303      	movs	r3, #3
 800b3aa:	e006      	b.n	800b3ba <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	2220      	movs	r2, #32
 800b3b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	e000      	b.n	800b3ba <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800b3b8:	2302      	movs	r3, #2
  }
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3720      	adds	r7, #32
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}

0800b3c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b3c2:	b580      	push	{r7, lr}
 800b3c4:	b090      	sub	sp, #64	; 0x40
 800b3c6:	af00      	add	r7, sp, #0
 800b3c8:	60f8      	str	r0, [r7, #12]
 800b3ca:	60b9      	str	r1, [r7, #8]
 800b3cc:	603b      	str	r3, [r7, #0]
 800b3ce:	4613      	mov	r3, r2
 800b3d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b3d2:	e050      	b.n	800b476 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b3d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b3d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3da:	d04c      	beq.n	800b476 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b3dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d007      	beq.n	800b3f2 <UART_WaitOnFlagUntilTimeout+0x30>
 800b3e2:	f7fa fb0b 	bl	80059fc <HAL_GetTick>
 800b3e6:	4602      	mov	r2, r0
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	1ad3      	subs	r3, r2, r3
 800b3ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b3ee:	429a      	cmp	r2, r3
 800b3f0:	d241      	bcs.n	800b476 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	330c      	adds	r3, #12
 800b3f8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3fc:	e853 3f00 	ldrex	r3, [r3]
 800b400:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b404:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b408:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	330c      	adds	r3, #12
 800b410:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b412:	637a      	str	r2, [r7, #52]	; 0x34
 800b414:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b416:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b418:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b41a:	e841 2300 	strex	r3, r2, [r1]
 800b41e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b422:	2b00      	cmp	r3, #0
 800b424:	d1e5      	bne.n	800b3f2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	3314      	adds	r3, #20
 800b42c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	e853 3f00 	ldrex	r3, [r3]
 800b434:	613b      	str	r3, [r7, #16]
   return(result);
 800b436:	693b      	ldr	r3, [r7, #16]
 800b438:	f023 0301 	bic.w	r3, r3, #1
 800b43c:	63bb      	str	r3, [r7, #56]	; 0x38
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	3314      	adds	r3, #20
 800b444:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b446:	623a      	str	r2, [r7, #32]
 800b448:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b44a:	69f9      	ldr	r1, [r7, #28]
 800b44c:	6a3a      	ldr	r2, [r7, #32]
 800b44e:	e841 2300 	strex	r3, r2, [r1]
 800b452:	61bb      	str	r3, [r7, #24]
   return(result);
 800b454:	69bb      	ldr	r3, [r7, #24]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d1e5      	bne.n	800b426 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	2220      	movs	r2, #32
 800b45e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	2220      	movs	r2, #32
 800b466:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	2200      	movs	r2, #0
 800b46e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800b472:	2303      	movs	r3, #3
 800b474:	e00f      	b.n	800b496 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	681a      	ldr	r2, [r3, #0]
 800b47c:	68bb      	ldr	r3, [r7, #8]
 800b47e:	4013      	ands	r3, r2
 800b480:	68ba      	ldr	r2, [r7, #8]
 800b482:	429a      	cmp	r2, r3
 800b484:	bf0c      	ite	eq
 800b486:	2301      	moveq	r3, #1
 800b488:	2300      	movne	r3, #0
 800b48a:	b2db      	uxtb	r3, r3
 800b48c:	461a      	mov	r2, r3
 800b48e:	79fb      	ldrb	r3, [r7, #7]
 800b490:	429a      	cmp	r2, r3
 800b492:	d09f      	beq.n	800b3d4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b494:	2300      	movs	r3, #0
}
 800b496:	4618      	mov	r0, r3
 800b498:	3740      	adds	r7, #64	; 0x40
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}
	...

0800b4a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b4a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b4a4:	b0c0      	sub	sp, #256	; 0x100
 800b4a6:	af00      	add	r7, sp, #0
 800b4a8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b4ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	691b      	ldr	r3, [r3, #16]
 800b4b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b4b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b4bc:	68d9      	ldr	r1, [r3, #12]
 800b4be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b4c2:	681a      	ldr	r2, [r3, #0]
 800b4c4:	ea40 0301 	orr.w	r3, r0, r1
 800b4c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b4ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b4ce:	689a      	ldr	r2, [r3, #8]
 800b4d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b4d4:	691b      	ldr	r3, [r3, #16]
 800b4d6:	431a      	orrs	r2, r3
 800b4d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b4dc:	695b      	ldr	r3, [r3, #20]
 800b4de:	431a      	orrs	r2, r3
 800b4e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b4e4:	69db      	ldr	r3, [r3, #28]
 800b4e6:	4313      	orrs	r3, r2
 800b4e8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b4ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	68db      	ldr	r3, [r3, #12]
 800b4f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b4f8:	f021 010c 	bic.w	r1, r1, #12
 800b4fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b500:	681a      	ldr	r2, [r3, #0]
 800b502:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b506:	430b      	orrs	r3, r1
 800b508:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b50a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	695b      	ldr	r3, [r3, #20]
 800b512:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b51a:	6999      	ldr	r1, [r3, #24]
 800b51c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b520:	681a      	ldr	r2, [r3, #0]
 800b522:	ea40 0301 	orr.w	r3, r0, r1
 800b526:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b52c:	681a      	ldr	r2, [r3, #0]
 800b52e:	4b8f      	ldr	r3, [pc, #572]	; (800b76c <UART_SetConfig+0x2cc>)
 800b530:	429a      	cmp	r2, r3
 800b532:	d005      	beq.n	800b540 <UART_SetConfig+0xa0>
 800b534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b538:	681a      	ldr	r2, [r3, #0]
 800b53a:	4b8d      	ldr	r3, [pc, #564]	; (800b770 <UART_SetConfig+0x2d0>)
 800b53c:	429a      	cmp	r2, r3
 800b53e:	d104      	bne.n	800b54a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b540:	f7fe f9a4 	bl	800988c <HAL_RCC_GetPCLK2Freq>
 800b544:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b548:	e003      	b.n	800b552 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b54a:	f7fe f98b 	bl	8009864 <HAL_RCC_GetPCLK1Freq>
 800b54e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b556:	69db      	ldr	r3, [r3, #28]
 800b558:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b55c:	f040 810c 	bne.w	800b778 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b560:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b564:	2200      	movs	r2, #0
 800b566:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b56a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b56e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b572:	4622      	mov	r2, r4
 800b574:	462b      	mov	r3, r5
 800b576:	1891      	adds	r1, r2, r2
 800b578:	65b9      	str	r1, [r7, #88]	; 0x58
 800b57a:	415b      	adcs	r3, r3
 800b57c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b57e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b582:	4621      	mov	r1, r4
 800b584:	eb12 0801 	adds.w	r8, r2, r1
 800b588:	4629      	mov	r1, r5
 800b58a:	eb43 0901 	adc.w	r9, r3, r1
 800b58e:	f04f 0200 	mov.w	r2, #0
 800b592:	f04f 0300 	mov.w	r3, #0
 800b596:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b59a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b59e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b5a2:	4690      	mov	r8, r2
 800b5a4:	4699      	mov	r9, r3
 800b5a6:	4623      	mov	r3, r4
 800b5a8:	eb18 0303 	adds.w	r3, r8, r3
 800b5ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b5b0:	462b      	mov	r3, r5
 800b5b2:	eb49 0303 	adc.w	r3, r9, r3
 800b5b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b5ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5be:	685b      	ldr	r3, [r3, #4]
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b5c6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b5ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b5ce:	460b      	mov	r3, r1
 800b5d0:	18db      	adds	r3, r3, r3
 800b5d2:	653b      	str	r3, [r7, #80]	; 0x50
 800b5d4:	4613      	mov	r3, r2
 800b5d6:	eb42 0303 	adc.w	r3, r2, r3
 800b5da:	657b      	str	r3, [r7, #84]	; 0x54
 800b5dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b5e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b5e4:	f7f4 fdf8 	bl	80001d8 <__aeabi_uldivmod>
 800b5e8:	4602      	mov	r2, r0
 800b5ea:	460b      	mov	r3, r1
 800b5ec:	4b61      	ldr	r3, [pc, #388]	; (800b774 <UART_SetConfig+0x2d4>)
 800b5ee:	fba3 2302 	umull	r2, r3, r3, r2
 800b5f2:	095b      	lsrs	r3, r3, #5
 800b5f4:	011c      	lsls	r4, r3, #4
 800b5f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b600:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b604:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b608:	4642      	mov	r2, r8
 800b60a:	464b      	mov	r3, r9
 800b60c:	1891      	adds	r1, r2, r2
 800b60e:	64b9      	str	r1, [r7, #72]	; 0x48
 800b610:	415b      	adcs	r3, r3
 800b612:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b614:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b618:	4641      	mov	r1, r8
 800b61a:	eb12 0a01 	adds.w	sl, r2, r1
 800b61e:	4649      	mov	r1, r9
 800b620:	eb43 0b01 	adc.w	fp, r3, r1
 800b624:	f04f 0200 	mov.w	r2, #0
 800b628:	f04f 0300 	mov.w	r3, #0
 800b62c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b630:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b634:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b638:	4692      	mov	sl, r2
 800b63a:	469b      	mov	fp, r3
 800b63c:	4643      	mov	r3, r8
 800b63e:	eb1a 0303 	adds.w	r3, sl, r3
 800b642:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b646:	464b      	mov	r3, r9
 800b648:	eb4b 0303 	adc.w	r3, fp, r3
 800b64c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b654:	685b      	ldr	r3, [r3, #4]
 800b656:	2200      	movs	r2, #0
 800b658:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b65c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b660:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b664:	460b      	mov	r3, r1
 800b666:	18db      	adds	r3, r3, r3
 800b668:	643b      	str	r3, [r7, #64]	; 0x40
 800b66a:	4613      	mov	r3, r2
 800b66c:	eb42 0303 	adc.w	r3, r2, r3
 800b670:	647b      	str	r3, [r7, #68]	; 0x44
 800b672:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b676:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b67a:	f7f4 fdad 	bl	80001d8 <__aeabi_uldivmod>
 800b67e:	4602      	mov	r2, r0
 800b680:	460b      	mov	r3, r1
 800b682:	4611      	mov	r1, r2
 800b684:	4b3b      	ldr	r3, [pc, #236]	; (800b774 <UART_SetConfig+0x2d4>)
 800b686:	fba3 2301 	umull	r2, r3, r3, r1
 800b68a:	095b      	lsrs	r3, r3, #5
 800b68c:	2264      	movs	r2, #100	; 0x64
 800b68e:	fb02 f303 	mul.w	r3, r2, r3
 800b692:	1acb      	subs	r3, r1, r3
 800b694:	00db      	lsls	r3, r3, #3
 800b696:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b69a:	4b36      	ldr	r3, [pc, #216]	; (800b774 <UART_SetConfig+0x2d4>)
 800b69c:	fba3 2302 	umull	r2, r3, r3, r2
 800b6a0:	095b      	lsrs	r3, r3, #5
 800b6a2:	005b      	lsls	r3, r3, #1
 800b6a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b6a8:	441c      	add	r4, r3
 800b6aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b6b4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b6b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b6bc:	4642      	mov	r2, r8
 800b6be:	464b      	mov	r3, r9
 800b6c0:	1891      	adds	r1, r2, r2
 800b6c2:	63b9      	str	r1, [r7, #56]	; 0x38
 800b6c4:	415b      	adcs	r3, r3
 800b6c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b6c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b6cc:	4641      	mov	r1, r8
 800b6ce:	1851      	adds	r1, r2, r1
 800b6d0:	6339      	str	r1, [r7, #48]	; 0x30
 800b6d2:	4649      	mov	r1, r9
 800b6d4:	414b      	adcs	r3, r1
 800b6d6:	637b      	str	r3, [r7, #52]	; 0x34
 800b6d8:	f04f 0200 	mov.w	r2, #0
 800b6dc:	f04f 0300 	mov.w	r3, #0
 800b6e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b6e4:	4659      	mov	r1, fp
 800b6e6:	00cb      	lsls	r3, r1, #3
 800b6e8:	4651      	mov	r1, sl
 800b6ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b6ee:	4651      	mov	r1, sl
 800b6f0:	00ca      	lsls	r2, r1, #3
 800b6f2:	4610      	mov	r0, r2
 800b6f4:	4619      	mov	r1, r3
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	4642      	mov	r2, r8
 800b6fa:	189b      	adds	r3, r3, r2
 800b6fc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b700:	464b      	mov	r3, r9
 800b702:	460a      	mov	r2, r1
 800b704:	eb42 0303 	adc.w	r3, r2, r3
 800b708:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b70c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b710:	685b      	ldr	r3, [r3, #4]
 800b712:	2200      	movs	r2, #0
 800b714:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b718:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b71c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b720:	460b      	mov	r3, r1
 800b722:	18db      	adds	r3, r3, r3
 800b724:	62bb      	str	r3, [r7, #40]	; 0x28
 800b726:	4613      	mov	r3, r2
 800b728:	eb42 0303 	adc.w	r3, r2, r3
 800b72c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b72e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b732:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b736:	f7f4 fd4f 	bl	80001d8 <__aeabi_uldivmod>
 800b73a:	4602      	mov	r2, r0
 800b73c:	460b      	mov	r3, r1
 800b73e:	4b0d      	ldr	r3, [pc, #52]	; (800b774 <UART_SetConfig+0x2d4>)
 800b740:	fba3 1302 	umull	r1, r3, r3, r2
 800b744:	095b      	lsrs	r3, r3, #5
 800b746:	2164      	movs	r1, #100	; 0x64
 800b748:	fb01 f303 	mul.w	r3, r1, r3
 800b74c:	1ad3      	subs	r3, r2, r3
 800b74e:	00db      	lsls	r3, r3, #3
 800b750:	3332      	adds	r3, #50	; 0x32
 800b752:	4a08      	ldr	r2, [pc, #32]	; (800b774 <UART_SetConfig+0x2d4>)
 800b754:	fba2 2303 	umull	r2, r3, r2, r3
 800b758:	095b      	lsrs	r3, r3, #5
 800b75a:	f003 0207 	and.w	r2, r3, #7
 800b75e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	4422      	add	r2, r4
 800b766:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b768:	e105      	b.n	800b976 <UART_SetConfig+0x4d6>
 800b76a:	bf00      	nop
 800b76c:	40011000 	.word	0x40011000
 800b770:	40011400 	.word	0x40011400
 800b774:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b778:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b77c:	2200      	movs	r2, #0
 800b77e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b782:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b786:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b78a:	4642      	mov	r2, r8
 800b78c:	464b      	mov	r3, r9
 800b78e:	1891      	adds	r1, r2, r2
 800b790:	6239      	str	r1, [r7, #32]
 800b792:	415b      	adcs	r3, r3
 800b794:	627b      	str	r3, [r7, #36]	; 0x24
 800b796:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b79a:	4641      	mov	r1, r8
 800b79c:	1854      	adds	r4, r2, r1
 800b79e:	4649      	mov	r1, r9
 800b7a0:	eb43 0501 	adc.w	r5, r3, r1
 800b7a4:	f04f 0200 	mov.w	r2, #0
 800b7a8:	f04f 0300 	mov.w	r3, #0
 800b7ac:	00eb      	lsls	r3, r5, #3
 800b7ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b7b2:	00e2      	lsls	r2, r4, #3
 800b7b4:	4614      	mov	r4, r2
 800b7b6:	461d      	mov	r5, r3
 800b7b8:	4643      	mov	r3, r8
 800b7ba:	18e3      	adds	r3, r4, r3
 800b7bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b7c0:	464b      	mov	r3, r9
 800b7c2:	eb45 0303 	adc.w	r3, r5, r3
 800b7c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b7ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b7d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b7da:	f04f 0200 	mov.w	r2, #0
 800b7de:	f04f 0300 	mov.w	r3, #0
 800b7e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b7e6:	4629      	mov	r1, r5
 800b7e8:	008b      	lsls	r3, r1, #2
 800b7ea:	4621      	mov	r1, r4
 800b7ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b7f0:	4621      	mov	r1, r4
 800b7f2:	008a      	lsls	r2, r1, #2
 800b7f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b7f8:	f7f4 fcee 	bl	80001d8 <__aeabi_uldivmod>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	460b      	mov	r3, r1
 800b800:	4b60      	ldr	r3, [pc, #384]	; (800b984 <UART_SetConfig+0x4e4>)
 800b802:	fba3 2302 	umull	r2, r3, r3, r2
 800b806:	095b      	lsrs	r3, r3, #5
 800b808:	011c      	lsls	r4, r3, #4
 800b80a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b80e:	2200      	movs	r2, #0
 800b810:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b814:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b818:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b81c:	4642      	mov	r2, r8
 800b81e:	464b      	mov	r3, r9
 800b820:	1891      	adds	r1, r2, r2
 800b822:	61b9      	str	r1, [r7, #24]
 800b824:	415b      	adcs	r3, r3
 800b826:	61fb      	str	r3, [r7, #28]
 800b828:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b82c:	4641      	mov	r1, r8
 800b82e:	1851      	adds	r1, r2, r1
 800b830:	6139      	str	r1, [r7, #16]
 800b832:	4649      	mov	r1, r9
 800b834:	414b      	adcs	r3, r1
 800b836:	617b      	str	r3, [r7, #20]
 800b838:	f04f 0200 	mov.w	r2, #0
 800b83c:	f04f 0300 	mov.w	r3, #0
 800b840:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b844:	4659      	mov	r1, fp
 800b846:	00cb      	lsls	r3, r1, #3
 800b848:	4651      	mov	r1, sl
 800b84a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b84e:	4651      	mov	r1, sl
 800b850:	00ca      	lsls	r2, r1, #3
 800b852:	4610      	mov	r0, r2
 800b854:	4619      	mov	r1, r3
 800b856:	4603      	mov	r3, r0
 800b858:	4642      	mov	r2, r8
 800b85a:	189b      	adds	r3, r3, r2
 800b85c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b860:	464b      	mov	r3, r9
 800b862:	460a      	mov	r2, r1
 800b864:	eb42 0303 	adc.w	r3, r2, r3
 800b868:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b86c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b870:	685b      	ldr	r3, [r3, #4]
 800b872:	2200      	movs	r2, #0
 800b874:	67bb      	str	r3, [r7, #120]	; 0x78
 800b876:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b878:	f04f 0200 	mov.w	r2, #0
 800b87c:	f04f 0300 	mov.w	r3, #0
 800b880:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b884:	4649      	mov	r1, r9
 800b886:	008b      	lsls	r3, r1, #2
 800b888:	4641      	mov	r1, r8
 800b88a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b88e:	4641      	mov	r1, r8
 800b890:	008a      	lsls	r2, r1, #2
 800b892:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b896:	f7f4 fc9f 	bl	80001d8 <__aeabi_uldivmod>
 800b89a:	4602      	mov	r2, r0
 800b89c:	460b      	mov	r3, r1
 800b89e:	4b39      	ldr	r3, [pc, #228]	; (800b984 <UART_SetConfig+0x4e4>)
 800b8a0:	fba3 1302 	umull	r1, r3, r3, r2
 800b8a4:	095b      	lsrs	r3, r3, #5
 800b8a6:	2164      	movs	r1, #100	; 0x64
 800b8a8:	fb01 f303 	mul.w	r3, r1, r3
 800b8ac:	1ad3      	subs	r3, r2, r3
 800b8ae:	011b      	lsls	r3, r3, #4
 800b8b0:	3332      	adds	r3, #50	; 0x32
 800b8b2:	4a34      	ldr	r2, [pc, #208]	; (800b984 <UART_SetConfig+0x4e4>)
 800b8b4:	fba2 2303 	umull	r2, r3, r2, r3
 800b8b8:	095b      	lsrs	r3, r3, #5
 800b8ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b8be:	441c      	add	r4, r3
 800b8c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	673b      	str	r3, [r7, #112]	; 0x70
 800b8c8:	677a      	str	r2, [r7, #116]	; 0x74
 800b8ca:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b8ce:	4642      	mov	r2, r8
 800b8d0:	464b      	mov	r3, r9
 800b8d2:	1891      	adds	r1, r2, r2
 800b8d4:	60b9      	str	r1, [r7, #8]
 800b8d6:	415b      	adcs	r3, r3
 800b8d8:	60fb      	str	r3, [r7, #12]
 800b8da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b8de:	4641      	mov	r1, r8
 800b8e0:	1851      	adds	r1, r2, r1
 800b8e2:	6039      	str	r1, [r7, #0]
 800b8e4:	4649      	mov	r1, r9
 800b8e6:	414b      	adcs	r3, r1
 800b8e8:	607b      	str	r3, [r7, #4]
 800b8ea:	f04f 0200 	mov.w	r2, #0
 800b8ee:	f04f 0300 	mov.w	r3, #0
 800b8f2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b8f6:	4659      	mov	r1, fp
 800b8f8:	00cb      	lsls	r3, r1, #3
 800b8fa:	4651      	mov	r1, sl
 800b8fc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b900:	4651      	mov	r1, sl
 800b902:	00ca      	lsls	r2, r1, #3
 800b904:	4610      	mov	r0, r2
 800b906:	4619      	mov	r1, r3
 800b908:	4603      	mov	r3, r0
 800b90a:	4642      	mov	r2, r8
 800b90c:	189b      	adds	r3, r3, r2
 800b90e:	66bb      	str	r3, [r7, #104]	; 0x68
 800b910:	464b      	mov	r3, r9
 800b912:	460a      	mov	r2, r1
 800b914:	eb42 0303 	adc.w	r3, r2, r3
 800b918:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b91a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b91e:	685b      	ldr	r3, [r3, #4]
 800b920:	2200      	movs	r2, #0
 800b922:	663b      	str	r3, [r7, #96]	; 0x60
 800b924:	667a      	str	r2, [r7, #100]	; 0x64
 800b926:	f04f 0200 	mov.w	r2, #0
 800b92a:	f04f 0300 	mov.w	r3, #0
 800b92e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b932:	4649      	mov	r1, r9
 800b934:	008b      	lsls	r3, r1, #2
 800b936:	4641      	mov	r1, r8
 800b938:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b93c:	4641      	mov	r1, r8
 800b93e:	008a      	lsls	r2, r1, #2
 800b940:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b944:	f7f4 fc48 	bl	80001d8 <__aeabi_uldivmod>
 800b948:	4602      	mov	r2, r0
 800b94a:	460b      	mov	r3, r1
 800b94c:	4b0d      	ldr	r3, [pc, #52]	; (800b984 <UART_SetConfig+0x4e4>)
 800b94e:	fba3 1302 	umull	r1, r3, r3, r2
 800b952:	095b      	lsrs	r3, r3, #5
 800b954:	2164      	movs	r1, #100	; 0x64
 800b956:	fb01 f303 	mul.w	r3, r1, r3
 800b95a:	1ad3      	subs	r3, r2, r3
 800b95c:	011b      	lsls	r3, r3, #4
 800b95e:	3332      	adds	r3, #50	; 0x32
 800b960:	4a08      	ldr	r2, [pc, #32]	; (800b984 <UART_SetConfig+0x4e4>)
 800b962:	fba2 2303 	umull	r2, r3, r2, r3
 800b966:	095b      	lsrs	r3, r3, #5
 800b968:	f003 020f 	and.w	r2, r3, #15
 800b96c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	4422      	add	r2, r4
 800b974:	609a      	str	r2, [r3, #8]
}
 800b976:	bf00      	nop
 800b978:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b97c:	46bd      	mov	sp, r7
 800b97e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b982:	bf00      	nop
 800b984:	51eb851f 	.word	0x51eb851f

0800b988 <__libc_init_array>:
 800b988:	b570      	push	{r4, r5, r6, lr}
 800b98a:	4d0d      	ldr	r5, [pc, #52]	; (800b9c0 <__libc_init_array+0x38>)
 800b98c:	4c0d      	ldr	r4, [pc, #52]	; (800b9c4 <__libc_init_array+0x3c>)
 800b98e:	1b64      	subs	r4, r4, r5
 800b990:	10a4      	asrs	r4, r4, #2
 800b992:	2600      	movs	r6, #0
 800b994:	42a6      	cmp	r6, r4
 800b996:	d109      	bne.n	800b9ac <__libc_init_array+0x24>
 800b998:	4d0b      	ldr	r5, [pc, #44]	; (800b9c8 <__libc_init_array+0x40>)
 800b99a:	4c0c      	ldr	r4, [pc, #48]	; (800b9cc <__libc_init_array+0x44>)
 800b99c:	f000 f87c 	bl	800ba98 <_init>
 800b9a0:	1b64      	subs	r4, r4, r5
 800b9a2:	10a4      	asrs	r4, r4, #2
 800b9a4:	2600      	movs	r6, #0
 800b9a6:	42a6      	cmp	r6, r4
 800b9a8:	d105      	bne.n	800b9b6 <__libc_init_array+0x2e>
 800b9aa:	bd70      	pop	{r4, r5, r6, pc}
 800b9ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9b0:	4798      	blx	r3
 800b9b2:	3601      	adds	r6, #1
 800b9b4:	e7ee      	b.n	800b994 <__libc_init_array+0xc>
 800b9b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9ba:	4798      	blx	r3
 800b9bc:	3601      	adds	r6, #1
 800b9be:	e7f2      	b.n	800b9a6 <__libc_init_array+0x1e>
 800b9c0:	0800ec90 	.word	0x0800ec90
 800b9c4:	0800ec90 	.word	0x0800ec90
 800b9c8:	0800ec90 	.word	0x0800ec90
 800b9cc:	0800ec94 	.word	0x0800ec94

0800b9d0 <__itoa>:
 800b9d0:	1e93      	subs	r3, r2, #2
 800b9d2:	2b22      	cmp	r3, #34	; 0x22
 800b9d4:	b510      	push	{r4, lr}
 800b9d6:	460c      	mov	r4, r1
 800b9d8:	d904      	bls.n	800b9e4 <__itoa+0x14>
 800b9da:	2300      	movs	r3, #0
 800b9dc:	700b      	strb	r3, [r1, #0]
 800b9de:	461c      	mov	r4, r3
 800b9e0:	4620      	mov	r0, r4
 800b9e2:	bd10      	pop	{r4, pc}
 800b9e4:	2a0a      	cmp	r2, #10
 800b9e6:	d109      	bne.n	800b9fc <__itoa+0x2c>
 800b9e8:	2800      	cmp	r0, #0
 800b9ea:	da07      	bge.n	800b9fc <__itoa+0x2c>
 800b9ec:	232d      	movs	r3, #45	; 0x2d
 800b9ee:	700b      	strb	r3, [r1, #0]
 800b9f0:	4240      	negs	r0, r0
 800b9f2:	2101      	movs	r1, #1
 800b9f4:	4421      	add	r1, r4
 800b9f6:	f000 f80d 	bl	800ba14 <__utoa>
 800b9fa:	e7f1      	b.n	800b9e0 <__itoa+0x10>
 800b9fc:	2100      	movs	r1, #0
 800b9fe:	e7f9      	b.n	800b9f4 <__itoa+0x24>

0800ba00 <itoa>:
 800ba00:	f7ff bfe6 	b.w	800b9d0 <__itoa>

0800ba04 <memset>:
 800ba04:	4402      	add	r2, r0
 800ba06:	4603      	mov	r3, r0
 800ba08:	4293      	cmp	r3, r2
 800ba0a:	d100      	bne.n	800ba0e <memset+0xa>
 800ba0c:	4770      	bx	lr
 800ba0e:	f803 1b01 	strb.w	r1, [r3], #1
 800ba12:	e7f9      	b.n	800ba08 <memset+0x4>

0800ba14 <__utoa>:
 800ba14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba16:	4c1f      	ldr	r4, [pc, #124]	; (800ba94 <__utoa+0x80>)
 800ba18:	b08b      	sub	sp, #44	; 0x2c
 800ba1a:	4605      	mov	r5, r0
 800ba1c:	460b      	mov	r3, r1
 800ba1e:	466e      	mov	r6, sp
 800ba20:	f104 0c20 	add.w	ip, r4, #32
 800ba24:	6820      	ldr	r0, [r4, #0]
 800ba26:	6861      	ldr	r1, [r4, #4]
 800ba28:	4637      	mov	r7, r6
 800ba2a:	c703      	stmia	r7!, {r0, r1}
 800ba2c:	3408      	adds	r4, #8
 800ba2e:	4564      	cmp	r4, ip
 800ba30:	463e      	mov	r6, r7
 800ba32:	d1f7      	bne.n	800ba24 <__utoa+0x10>
 800ba34:	7921      	ldrb	r1, [r4, #4]
 800ba36:	7139      	strb	r1, [r7, #4]
 800ba38:	1e91      	subs	r1, r2, #2
 800ba3a:	6820      	ldr	r0, [r4, #0]
 800ba3c:	6038      	str	r0, [r7, #0]
 800ba3e:	2922      	cmp	r1, #34	; 0x22
 800ba40:	f04f 0100 	mov.w	r1, #0
 800ba44:	d904      	bls.n	800ba50 <__utoa+0x3c>
 800ba46:	7019      	strb	r1, [r3, #0]
 800ba48:	460b      	mov	r3, r1
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	b00b      	add	sp, #44	; 0x2c
 800ba4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba50:	1e58      	subs	r0, r3, #1
 800ba52:	4684      	mov	ip, r0
 800ba54:	fbb5 f7f2 	udiv	r7, r5, r2
 800ba58:	fb02 5617 	mls	r6, r2, r7, r5
 800ba5c:	3628      	adds	r6, #40	; 0x28
 800ba5e:	446e      	add	r6, sp
 800ba60:	460c      	mov	r4, r1
 800ba62:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800ba66:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800ba6a:	462e      	mov	r6, r5
 800ba6c:	42b2      	cmp	r2, r6
 800ba6e:	f101 0101 	add.w	r1, r1, #1
 800ba72:	463d      	mov	r5, r7
 800ba74:	d9ee      	bls.n	800ba54 <__utoa+0x40>
 800ba76:	2200      	movs	r2, #0
 800ba78:	545a      	strb	r2, [r3, r1]
 800ba7a:	1919      	adds	r1, r3, r4
 800ba7c:	1aa5      	subs	r5, r4, r2
 800ba7e:	42aa      	cmp	r2, r5
 800ba80:	dae3      	bge.n	800ba4a <__utoa+0x36>
 800ba82:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800ba86:	780e      	ldrb	r6, [r1, #0]
 800ba88:	7006      	strb	r6, [r0, #0]
 800ba8a:	3201      	adds	r2, #1
 800ba8c:	f801 5901 	strb.w	r5, [r1], #-1
 800ba90:	e7f4      	b.n	800ba7c <__utoa+0x68>
 800ba92:	bf00      	nop
 800ba94:	0800ec60 	.word	0x0800ec60

0800ba98 <_init>:
 800ba98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba9a:	bf00      	nop
 800ba9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba9e:	bc08      	pop	{r3}
 800baa0:	469e      	mov	lr, r3
 800baa2:	4770      	bx	lr

0800baa4 <_fini>:
 800baa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baa6:	bf00      	nop
 800baa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800baaa:	bc08      	pop	{r3}
 800baac:	469e      	mov	lr, r3
 800baae:	4770      	bx	lr
