# Mon Apr 14 12:59:40 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 186MB)

@N: MO111 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":30:15:30:18|Tristate driver TEST (in view: work.top(verilog)) on net TEST (in view: work.top(verilog)) has its enable tied to GND.
@W: BN132 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\vga.v":10:4:10:9|Removing sequential instance vga_inst.row_rep[9:0] because it is equivalent to instance vga_inst.row[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BZ173 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\chatgpt_register_config.v":30:4:30:7|ROM dout_2[15:0] (in view: work.OV7670_config_rom(verilog)) mapped in logic.
@N: MO106 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\chatgpt_register_config.v":30:4:30:7|Found ROM dout_2[15:0] (in view: work.OV7670_config_rom(verilog)) with 23 words by 16 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)

@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":56:4:56:9|Removing sequential instance FSM_state[2] (in view: work.OV7670_config_25000000s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: MO231 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v":70:4:70:9|Found counter in view:work.SCCB_interface_Z1_layer0(verilog) instance timer[27:0] 
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance FSM_state[1] (in view: work.camera_read(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 192MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 196MB peak: 196MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@W: BN132 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\vga.v":10:4:10:9|Removing sequential instance vga_inst.row_rep[9:0] because it is equivalent to instance vga_inst.row[9:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 197MB peak: 197MB)

@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[7] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 197MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 197MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 197MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 197MB peak: 197MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 204MB peak: 204MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   -13.30ns		 429 /       206
   2		0h:00m:01s		   -13.30ns		 426 /       206
   3		0h:00m:01s		   -10.53ns		 426 /       206
   4		0h:00m:01s		   -10.53ns		 424 /       206
@N: FX271 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v":67:16:67:19|Replicating instance config_1.timer_1_sqmuxa (in view: work.top(verilog)) with 29 loads 1 time to improve timing.
@N: FX271 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":171:4:171:9|Replicating instance fsm_state[1] (in view: work.top(verilog)) with 23 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   5		0h:00m:01s		    -5.48ns		 454 /       207


   6		0h:00m:02s		    -4.98ns		 455 /       207
@A: BN291 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":171:4:171:9|Boundary register start_prev (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 205MB peak: 205MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 205MB peak: 205MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 206MB peak: 206MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 206MB peak: 206MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 206MB)

Writing Analyst data base Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 206MB peak: 206MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 207MB peak: 207MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 200MB peak: 207MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 200MB peak: 207MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 204MB peak: 207MB)

@W: MT246 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":145:36:145:51|Blackbox MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"z:\senior_design\0v7670_verilog\camera_output\source\impl_1\single_capture.v":157:11:157:16|Blackbox SP256K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"z:\senior_design\0v7670_verilog\camera_output\mypll\rtl\mypll.v":202:69:202:75|Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net my_pll.lscc_pll_inst.clk_25MHz_c.
@W: MT420 |Found inferred clock top|CAMERA_PCLOCK with period 5.00ns. Please declare a user-defined clock on port CAMERA_PCLOCK.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Apr 14 12:59:45 2025
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -9.818

                                                            Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                              Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     200.0 MHz     78.9 MHz      5.000         12.673        -7.673     inferred     Inferred_clkgroup_0_1
top|CAMERA_PCLOCK                                           200.0 MHz     NA            5.000         NA            NA         inferred     Inferred_clkgroup_0_2
System                                                      200.0 MHz     110.6 MHz     5.000         9.040         -4.040     system       system_clkgroup      
=================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   System                                                   |  5.000       -4.040  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                   mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  |  5.000       -9.818  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  System                                                   |  5.000       -7.132  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  |  5.000       -7.673  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                                                      Arrival           
Instance            Reference                                                   Type        Pin     Net           Time        Slack 
                    Clock                                                                                                           
------------------------------------------------------------------------------------------------------------------------------------
SCCB1.timer[20]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       timer[20]     0.796       -7.673
SCCB1.timer[16]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       timer[16]     0.796       -7.600
SCCB1.timer[21]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       timer[21]     0.796       -7.600
SCCB1.timer[22]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       timer[22]     0.796       -7.569
SCCB1.timer[24]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       timer[24]     0.796       -7.569
SCCB1.timer[17]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       timer[17]     0.796       -7.528
SCCB1.timer[18]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       timer[18]     0.796       -7.497
SCCB1.timer[25]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       timer[25]     0.796       -7.497
SCCB1.timer[8]      mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       timer[8]      0.796       -7.476
SCCB1.timer[23]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       timer[23]     0.796       -7.476
====================================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                                        Required           
Instance               Reference                                                   Type        Pin     Net             Time         Slack 
                       Clock                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
SCCB1.FSM_state[1]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     D       FSM_state_1     4.845        -7.673
RGB_obuf[2]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[2]        5.000        -7.132
RGB_obuf[3]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[3]        5.000        -7.132
RGB_obuf[4]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[4]        5.000        -7.132
RGB_obuf[5]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[5]        5.000        -7.132
RGB_obuf[0]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[0]        5.000        -7.122
RGB_obuf[1]            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     OB          I       RGB_c[1]        5.000        -7.122
config_1.timer[27]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     D       timer_5[27]     4.845        -6.244
config_1.timer[25]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     D       timer_5[25]     4.845        -5.952
config_1.timer[26]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     D       timer_5[26]     4.845        -5.952
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      12.518
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.673

    Number of logic level(s):                5
    Starting point:                          SCCB1.timer[20] / Q
    Ending point:                            SCCB1.FSM_state[1] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                           Pin      Pin               Arrival      No. of    
Name                         Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------
SCCB1.timer[20]              FD1P3DZ     Q        Out     0.796     0.796 f      -         
timer[20]                    Net         -        -       1.599     -            5         
SCCB1.timer_RNIQKL01[20]     LUT4        A        In      -         2.395 f      -         
SCCB1.timer_RNIQKL01[20]     LUT4        Z        Out     0.661     3.056 r      -         
un68_FSM_state_16            Net         -        -       1.371     -            2         
SCCB1.FSM_state_RNO_6[1]     LUT4        A        In      -         4.427 r      -         
SCCB1.FSM_state_RNO_6[1]     LUT4        Z        Out     0.661     5.089 r      -         
m28_e_3                      Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO_4[1]     LUT4        A        In      -         6.460 r      -         
SCCB1.FSM_state_RNO_4[1]     LUT4        Z        Out     0.661     7.121 f      -         
N_10                         Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO_1[1]     LUT4        B        In      -         8.492 f      -         
SCCB1.FSM_state_RNO_1[1]     LUT4        Z        Out     0.589     9.082 r      -         
N_4_i_1                      Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO[1]       LUT4        C        In      -         10.453 r     -         
SCCB1.FSM_state_RNO[1]       LUT4        Z        Out     0.558     11.011 r     -         
FSM_state_1                  Net         -        -       1.507     -            1         
SCCB1.FSM_state[1]           FD1P3DZ     D        In      -         12.518 r     -         
===========================================================================================
Total path delay (propagation time + setup) of 12.673 is 4.083(32.2%) logic and 8.590(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      12.445
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.600

    Number of logic level(s):                5
    Starting point:                          SCCB1.timer[16] / Q
    Ending point:                            SCCB1.FSM_state[1] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                           Pin      Pin               Arrival      No. of    
Name                         Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------
SCCB1.timer[16]              FD1P3DZ     Q        Out     0.796     0.796 f      -         
timer[16]                    Net         -        -       1.599     -            3         
SCCB1.timer_RNIE5I01[16]     LUT4        A        In      -         2.395 f      -         
SCCB1.timer_RNIE5I01[16]     LUT4        Z        Out     0.661     3.056 r      -         
g0_15_1                      Net         -        -       1.371     -            4         
SCCB1.FSM_state_RNO_6[1]     LUT4        B        In      -         4.427 r      -         
SCCB1.FSM_state_RNO_6[1]     LUT4        Z        Out     0.589     5.017 r      -         
m28_e_3                      Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO_4[1]     LUT4        A        In      -         6.388 r      -         
SCCB1.FSM_state_RNO_4[1]     LUT4        Z        Out     0.661     7.049 f      -         
N_10                         Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO_1[1]     LUT4        B        In      -         8.420 f      -         
SCCB1.FSM_state_RNO_1[1]     LUT4        Z        Out     0.589     9.009 r      -         
N_4_i_1                      Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO[1]       LUT4        C        In      -         10.380 r     -         
SCCB1.FSM_state_RNO[1]       LUT4        Z        Out     0.558     10.938 r     -         
FSM_state_1                  Net         -        -       1.507     -            1         
SCCB1.FSM_state[1]           FD1P3DZ     D        In      -         12.445 r     -         
===========================================================================================
Total path delay (propagation time + setup) of 12.600 is 4.010(31.8%) logic and 8.590(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      12.445
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.600

    Number of logic level(s):                5
    Starting point:                          SCCB1.timer[21] / Q
    Ending point:                            SCCB1.FSM_state[1] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                           Pin      Pin               Arrival      No. of    
Name                         Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------
SCCB1.timer[21]              FD1P3DZ     Q        Out     0.796     0.796 f      -         
timer[21]                    Net         -        -       1.599     -            5         
SCCB1.timer_RNIQKL01[20]     LUT4        B        In      -         2.395 f      -         
SCCB1.timer_RNIQKL01[20]     LUT4        Z        Out     0.589     2.984 r      -         
un68_FSM_state_16            Net         -        -       1.371     -            2         
SCCB1.FSM_state_RNO_6[1]     LUT4        A        In      -         4.355 r      -         
SCCB1.FSM_state_RNO_6[1]     LUT4        Z        Out     0.661     5.017 r      -         
m28_e_3                      Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO_4[1]     LUT4        A        In      -         6.388 r      -         
SCCB1.FSM_state_RNO_4[1]     LUT4        Z        Out     0.661     7.049 f      -         
N_10                         Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO_1[1]     LUT4        B        In      -         8.420 f      -         
SCCB1.FSM_state_RNO_1[1]     LUT4        Z        Out     0.589     9.009 r      -         
N_4_i_1                      Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO[1]       LUT4        C        In      -         10.380 r     -         
SCCB1.FSM_state_RNO[1]       LUT4        Z        Out     0.558     10.938 r     -         
FSM_state_1                  Net         -        -       1.507     -            1         
SCCB1.FSM_state[1]           FD1P3DZ     D        In      -         12.445 r     -         
===========================================================================================
Total path delay (propagation time + setup) of 12.600 is 4.010(31.8%) logic and 8.590(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      12.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.569

    Number of logic level(s):                5
    Starting point:                          SCCB1.timer[22] / Q
    Ending point:                            SCCB1.FSM_state[1] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                           Pin      Pin               Arrival      No. of    
Name                         Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------
SCCB1.timer[22]              FD1P3DZ     Q        Out     0.796     0.796 f      -         
timer[22]                    Net         -        -       1.599     -            5         
SCCB1.timer_RNIQKL01[20]     LUT4        C        In      -         2.395 f      -         
SCCB1.timer_RNIQKL01[20]     LUT4        Z        Out     0.558     2.953 r      -         
un68_FSM_state_16            Net         -        -       1.371     -            2         
SCCB1.FSM_state_RNO_6[1]     LUT4        A        In      -         4.324 r      -         
SCCB1.FSM_state_RNO_6[1]     LUT4        Z        Out     0.661     4.986 r      -         
m28_e_3                      Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO_4[1]     LUT4        A        In      -         6.356 r      -         
SCCB1.FSM_state_RNO_4[1]     LUT4        Z        Out     0.661     7.018 f      -         
N_10                         Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO_1[1]     LUT4        B        In      -         8.389 f      -         
SCCB1.FSM_state_RNO_1[1]     LUT4        Z        Out     0.589     8.978 r      -         
N_4_i_1                      Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO[1]       LUT4        C        In      -         10.349 r     -         
SCCB1.FSM_state_RNO[1]       LUT4        Z        Out     0.558     10.907 r     -         
FSM_state_1                  Net         -        -       1.507     -            1         
SCCB1.FSM_state[1]           FD1P3DZ     D        In      -         12.414 r     -         
===========================================================================================
Total path delay (propagation time + setup) of 12.569 is 3.979(31.7%) logic and 8.590(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      12.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.569

    Number of logic level(s):                5
    Starting point:                          SCCB1.timer[24] / Q
    Ending point:                            SCCB1.FSM_state[1] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                           Pin      Pin               Arrival      No. of    
Name                         Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------
SCCB1.timer[24]              FD1P3DZ     Q        Out     0.796     0.796 f      -         
timer[24]                    Net         -        -       1.599     -            2         
SCCB1.timer_RNIA5M01[24]     LUT4        A        In      -         2.395 f      -         
SCCB1.timer_RNIA5M01[24]     LUT4        Z        Out     0.661     3.056 r      -         
un68_FSM_state_18            Net         -        -       1.371     -            5         
SCCB1.FSM_state_RNO_6[1]     LUT4        C        In      -         4.427 r      -         
SCCB1.FSM_state_RNO_6[1]     LUT4        Z        Out     0.558     4.986 r      -         
m28_e_3                      Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO_4[1]     LUT4        A        In      -         6.356 r      -         
SCCB1.FSM_state_RNO_4[1]     LUT4        Z        Out     0.661     7.018 f      -         
N_10                         Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO_1[1]     LUT4        B        In      -         8.389 f      -         
SCCB1.FSM_state_RNO_1[1]     LUT4        Z        Out     0.589     8.978 r      -         
N_4_i_1                      Net         -        -       1.371     -            1         
SCCB1.FSM_state_RNO[1]       LUT4        C        In      -         10.349 r     -         
SCCB1.FSM_state_RNO[1]       LUT4        Z        Out     0.558     10.907 r     -         
FSM_state_1                  Net         -        -       1.507     -            1         
SCCB1.FSM_state[1]           FD1P3DZ     D        In      -         12.414 r     -         
===========================================================================================
Total path delay (propagation time + setup) of 12.569 is 3.979(31.7%) logic and 8.590(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                  Arrival           
Instance                   Reference     Type        Pin     Net                     Time        Slack 
                           Clock                                                                       
-------------------------------------------------------------------------------------------------------
CAMERA_VSYNC_IN_ibuf       System        IB          O       CAMERA_VSYNC_IN_c       0.000       -9.818
start_ibuf                 System        IB          O       start_c                 0.000       -6.073
reader.pixel_valid         System        FD1P3DZ     Q       pixel_valid_c           0.796       -4.444
CAMERA_HREF_IN_ibuf        System        IB          O       CAMERA_HREF_IN_c        0.000       -4.040
CAMERA_DATA_IN_ibuf[0]     System        IB          O       CAMERA_DATA_IN_c[0]     0.000       -1.952
CAMERA_DATA_IN_ibuf[1]     System        IB          O       CAMERA_DATA_IN_c[1]     0.000       -1.952
CAMERA_DATA_IN_ibuf[2]     System        IB          O       CAMERA_DATA_IN_c[2]     0.000       -1.952
CAMERA_DATA_IN_ibuf[3]     System        IB          O       CAMERA_DATA_IN_c[3]     0.000       -1.952
CAMERA_DATA_IN_ibuf[4]     System        IB          O       CAMERA_DATA_IN_c[4]     0.000       -1.952
CAMERA_DATA_IN_ibuf[5]     System        IB          O       CAMERA_DATA_IN_c[5]     0.000       -1.952
=======================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                                Required           
Instance                  Reference     Type        Pin     Net                                   Time         Slack 
                          Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------
fsm_state[0]              System        FD1P3DZ     D       fsm_state_1                           4.845        -9.818
fsm_state[2]              System        FD1P3DZ     D       fsm_state                             4.845        -6.073
address_counter[15]       System        FD1P3IZ     D       address_counter_RNO_S0[15]            4.845        -4.444
address_counter[13]       System        FD1P3IZ     D       un1_address_counter_cry_13_c_0_S0     4.845        -4.152
address_counter[14]       System        FD1P3IZ     D       un1_address_counter_cry_13_c_0_S1     4.845        -4.152
reader.FSM_state[0]       System        FD1P3DZ     D       CAMERA_VSYNC_IN_c_i                   4.845        -4.040
reader.frame_done         System        FD1P3DZ     D       frame_done                            4.845        -4.040
reader.pixel_data[8]      System        FD1P3DZ     SP      pixel_half_RNIKJ0O                    4.845        -4.040
reader.pixel_data[9]      System        FD1P3DZ     SP      pixel_half_RNIKJ0O                    4.845        -4.040
reader.pixel_data[10]     System        FD1P3DZ     SP      pixel_half_RNIKJ0O                    4.845        -4.040
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      14.663
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -9.818

    Number of logic level(s):                4
    Starting point:                          CAMERA_VSYNC_IN_ibuf / O
    Ending point:                            fsm_state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                            Pin      Pin               Arrival      No. of    
Name                          Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------
CAMERA_VSYNC_IN_ibuf          IB          O        Out     0.000     0.000 r      -         
CAMERA_VSYNC_IN_c             Net         -        -       6.717     -            4         
fsm_state_cnst_1_0_.m5_x0     LUT4        A        In      -         6.717 r      -         
fsm_state_cnst_1_0_.m5_x0     LUT4        Z        Out     0.661     7.378 r      -         
m5_x0                         Net         -        -       1.371     -            1         
fsm_state_cnst_1_0_.m5_ns     LUT4        B        In      -         8.749 r      -         
fsm_state_cnst_1_0_.m5_ns     LUT4        Z        Out     0.589     9.339 r      -         
fsm_state_cnst_1_0_.N_6       Net         -        -       1.371     -            1         
fsm_state_cnst_1_0_.m7        LUT4        C        In      -         10.710 r     -         
fsm_state_cnst_1_0_.m7        LUT4        Z        Out     0.517     11.226 f     -         
fsm_state_cnst_1_0_.N_8       Net         -        -       1.371     -            1         
fsm_state_RNO[0]              LUT4        C        In      -         12.598 f     -         
fsm_state_RNO[0]              LUT4        Z        Out     0.558     13.156 r     -         
fsm_state_1                   Net         -        -       1.507     -            1         
fsm_state[0]                  FD1P3DZ     D        In      -         14.663 r     -         
============================================================================================
Total path delay (propagation time + setup) of 14.818 is 2.481(16.7%) logic and 12.337(83.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      14.632
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -9.787

    Number of logic level(s):                4
    Starting point:                          CAMERA_VSYNC_IN_ibuf / O
    Ending point:                            fsm_state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                            Pin      Pin               Arrival      No. of    
Name                          Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------
CAMERA_VSYNC_IN_ibuf          IB          O        Out     0.000     0.000 r      -         
CAMERA_VSYNC_IN_c             Net         -        -       6.717     -            4         
fsm_state_cnst_1_0_.m5_x1     LUT4        A        In      -         6.717 r      -         
fsm_state_cnst_1_0_.m5_x1     LUT4        Z        Out     0.661     7.378 r      -         
m5_x1                         Net         -        -       1.371     -            1         
fsm_state_cnst_1_0_.m5_ns     LUT4        C        In      -         8.749 r      -         
fsm_state_cnst_1_0_.m5_ns     LUT4        Z        Out     0.558     9.308 r      -         
fsm_state_cnst_1_0_.N_6       Net         -        -       1.371     -            1         
fsm_state_cnst_1_0_.m7        LUT4        C        In      -         10.679 r     -         
fsm_state_cnst_1_0_.m7        LUT4        Z        Out     0.517     11.195 f     -         
fsm_state_cnst_1_0_.N_8       Net         -        -       1.371     -            1         
fsm_state_RNO[0]              LUT4        C        In      -         12.566 f     -         
fsm_state_RNO[0]              LUT4        Z        Out     0.558     13.124 r     -         
fsm_state_1                   Net         -        -       1.507     -            1         
fsm_state[0]                  FD1P3DZ     D        In      -         14.632 r     -         
============================================================================================
Total path delay (propagation time + setup) of 14.787 is 2.450(16.6%) logic and 12.337(83.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.918
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.073

    Number of logic level(s):                2
    Starting point:                          start_ibuf / O
    Ending point:                            fsm_state[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                      Pin      Pin               Arrival      No. of    
Name                    Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------
start_ibuf              IB          O        Out     0.000     0.000 f      -         
start_c                 Net         -        -       6.717     -            4         
vga_inst.fsm_state8     LUT4        A        In      -         6.717 f      -         
vga_inst.fsm_state8     LUT4        Z        Out     0.661     7.378 r      -         
fsm_state8              Net         -        -       1.371     -            2         
fsm_state_RNO[2]        LUT4        A        In      -         8.749 r      -         
fsm_state_RNO[2]        LUT4        Z        Out     0.661     9.411 r      -         
fsm_state               Net         -        -       1.507     -            1         
fsm_state[2]            FD1P3DZ     D        In      -         10.918 r     -         
======================================================================================
Total path delay (propagation time + setup) of 11.073 is 1.478(13.3%) logic and 9.595(86.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.846
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -6.001

    Number of logic level(s):                2
    Starting point:                          start_ibuf / O
    Ending point:                            fsm_state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                      Pin      Pin               Arrival      No. of    
Name                    Type        Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------
start_ibuf              IB          O        Out     0.000     0.000 f      -         
start_c                 Net         -        -       6.717     -            4         
vga_inst.fsm_state8     LUT4        A        In      -         6.717 f      -         
vga_inst.fsm_state8     LUT4        Z        Out     0.661     7.378 r      -         
fsm_state8              Net         -        -       1.371     -            2         
fsm_state_RNO[0]        LUT4        B        In      -         8.749 r      -         
fsm_state_RNO[0]        LUT4        Z        Out     0.589     9.339 r      -         
fsm_state_1             Net         -        -       1.507     -            1         
fsm_state[0]            FD1P3DZ     D        In      -         10.846 r     -         
======================================================================================
Total path delay (propagation time + setup) of 11.001 is 1.406(12.8%) logic and 9.595(87.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      9.289
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.444

    Number of logic level(s):                11
    Starting point:                          reader.pixel_valid / Q
    Ending point:                            address_counter[15] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
reader.pixel_valid                        FD1P3DZ     Q        Out     0.796     0.796 r     -         
pixel_valid_c                             Net         -        -       1.599     -           3         
config_1.WR9                              LUT4        A        In      -         2.395 r     -         
config_1.WR9                              LUT4        Z        Out     0.661     3.056 r     -         
WR9                                       Net         -        -       1.371     -           3         
config_1.un1_start_config8_2              LUT4        A        In      -         4.427 r     -         
config_1.un1_start_config8_2              LUT4        Z        Out     0.661     5.089 r     -         
un1_start_config8_2_0                     Net         -        -       0.905     -           2         
un1_address_counter_cry_0_c_0             CCU2_B      B0       In      -         5.994 r     -         
un1_address_counter_cry_0_c_0             CCU2_B      COUT     Out     0.358     6.352 r     -         
carry_pack.un1_address_counter_cry_0      Net         -        -       0.014     -           1         
un1_address_counter_cry_1_c_0             CCU2_B      CIN      In      -         6.366 r     -         
un1_address_counter_cry_1_c_0             CCU2_B      COUT     Out     0.278     6.644 r     -         
carry_pack.un1_address_counter_cry_2      Net         -        -       0.014     -           1         
un1_address_counter_cry_3_c_0             CCU2_B      CIN      In      -         6.658 r     -         
un1_address_counter_cry_3_c_0             CCU2_B      COUT     Out     0.278     6.936 r     -         
carry_pack.un1_address_counter_cry_4      Net         -        -       0.014     -           1         
un1_address_counter_cry_5_c_0             CCU2_B      CIN      In      -         6.950 r     -         
un1_address_counter_cry_5_c_0             CCU2_B      COUT     Out     0.278     7.228 r     -         
carry_pack.un1_address_counter_cry_6      Net         -        -       0.014     -           1         
un1_address_counter_cry_7_c_0             CCU2_B      CIN      In      -         7.242 r     -         
un1_address_counter_cry_7_c_0             CCU2_B      COUT     Out     0.278     7.520 r     -         
carry_pack.un1_address_counter_cry_8      Net         -        -       0.014     -           1         
un1_address_counter_cry_9_c_0             CCU2_B      CIN      In      -         7.534 r     -         
un1_address_counter_cry_9_c_0             CCU2_B      COUT     Out     0.278     7.812 r     -         
carry_pack.un1_address_counter_cry_10     Net         -        -       0.014     -           1         
un1_address_counter_cry_11_c_0            CCU2_B      CIN      In      -         7.826 r     -         
un1_address_counter_cry_11_c_0            CCU2_B      COUT     Out     0.278     8.104 r     -         
carry_pack.un1_address_counter_cry_12     Net         -        -       0.014     -           1         
un1_address_counter_cry_13_c_0            CCU2_B      CIN      In      -         8.118 r     -         
un1_address_counter_cry_13_c_0            CCU2_B      COUT     Out     0.278     8.396 r     -         
carry_pack.un1_address_counter_cry_14     Net         -        -       0.014     -           1         
address_counter_RNO[15]                   CCU2_B      CIN      In      -         8.410 r     -         
address_counter_RNO[15]                   CCU2_B      S0       Out     0.477     8.887 r     -         
address_counter_RNO_S0[15]                Net         -        -       0.402     -           1         
address_counter[15]                       FD1P3IZ     D        In      -         9.289 r     -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.444 is 5.055(53.5%) logic and 4.389(46.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 205MB peak: 207MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 205MB peak: 207MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48i-6
Cell usage:
CCU2_B          54 uses
FD1P3DZ         145 uses
FD1P3IZ         46 uses
FD1P3JZ         16 uses
INV             2 uses
PLL_B           1 use
SP256K          1 use
VHI             8 uses
VLO             8 uses
MAC16           1 use
LUT4            379 uses

I/O ports: 30
I/O primitives: 30
IB             13 uses
OB             14 uses
OBZ_B          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   207 of 5280 (3%)
Total load per clock:
   mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock: 197
   top|CAMERA_PCLOCK: 1

@S |Mapping Summary:
Total  LUTs: 379 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed LUTs 379 = 379 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 68MB peak: 207MB)

Process took 0h:00m:05s realtime, 0h:00m:03s cputime
# Mon Apr 14 12:59:45 2025

###########################################################]
