INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:35:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Destination:            load3/data_tehb/dataReg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.850ns period=13.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.700ns  (clk rise@13.700ns - clk rise@0.000ns)
  Data Path Delay:        10.391ns  (logic 1.738ns (16.726%)  route 8.653ns (83.274%))
  Logic Levels:           20  (CARRY4=2 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.183 - 13.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1456, unset)         0.508     0.508    mem_controller2/read_arbiter/data/clk
    SLICE_X28Y70         FDRE                                         r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller2/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=125, routed)         0.934     1.658    mem_controller2/read_arbiter/data/sel_prev_reg[0]_0
    SLICE_X21Y66         LUT5 (Prop_lut5_I2_O)        0.051     1.709 f  mem_controller2/read_arbiter/data/data_tehb/expSum_c1[3]_i_1/O
                         net (fo=8, routed)           0.663     2.373    mem_controller2/read_arbiter/data/A_loadData[31][2]
    SLICE_X27Y65         LUT4 (Prop_lut4_I3_O)        0.137     2.510 f  mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0/O
                         net (fo=2, routed)           0.298     2.808    mem_controller2/read_arbiter/data/exc_c1[1]_i_5__0_n_0
    SLICE_X26Y66         LUT5 (Prop_lut5_I4_O)        0.138     2.946 r  mem_controller2/read_arbiter/data/g0_b2_i_13/O
                         net (fo=1, routed)           0.426     3.372    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/eqOp1_in
    SLICE_X35Y68         LUT6 (Prop_lut6_I0_O)        0.129     3.501 r  mem_controller2/read_arbiter/data/g0_b2_i_7/O
                         net (fo=23, routed)          0.475     3.976    mem_controller2/read_arbiter/data/cmpf0/gen_flopoco_ip.operator/ieee2nfloat_0/sfracX1__0
    SLICE_X38Y64         LUT3 (Prop_lut3_I1_O)        0.043     4.019 f  mem_controller2/read_arbiter/data/g0_b2_i_3/O
                         net (fo=96, routed)          0.466     4.485    mem_controller2/read_arbiter/data/A_loadData_21_sn_1
    SLICE_X24Y65         LUT6 (Prop_lut6_I5_O)        0.043     4.528 r  mem_controller2/read_arbiter/data/ltOp_carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.528    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/S[0]
    SLICE_X24Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     4.779 r  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.779    cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/ltOp_carry_n_0
    SLICE_X24Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.906 f  cmpf0/gen_flopoco_ip.operator/operator/ExpFracCmp/ltOp_carry__0/CO[0]
                         net (fo=1, routed)           0.387     5.293    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X28Y65         LUT6 (Prop_lut6_I1_O)        0.130     5.423 r  mem_controller2/read_arbiter/data/A_storeData[0]_INST_0_i_5/O
                         net (fo=13, routed)          0.505     5.927    control_merge2/tehb/control/cmpf0_result
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.043     5.970 f  control_merge2/tehb/control/A_storeData[0]_INST_0_i_2/O
                         net (fo=39, routed)          0.539     6.509    control_merge2/tehb/control/fullReg_reg_3
    SLICE_X22Y71         LUT3 (Prop_lut3_I0_O)        0.043     6.552 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__1/O
                         net (fo=156, routed)         0.539     7.091    control_merge2/tehb/control/oehb_ready_1
    SLICE_X26Y74         LUT4 (Prop_lut4_I0_O)        0.043     7.134 f  control_merge2/tehb/control/sticky_c3_i_1__0/O
                         net (fo=297, routed)         0.382     7.517    control_merge2/tehb/control/mulf2_result_ready
    SLICE_X22Y73         LUT2 (Prop_lut2_I0_O)        0.043     7.560 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1__0/O
                         net (fo=156, routed)         0.323     7.882    control_merge2/tehb/control/oehb_ready_0
    SLICE_X26Y73         LUT4 (Prop_lut4_I0_O)        0.043     7.925 f  control_merge2/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_1/O
                         net (fo=157, routed)         0.316     8.242    fork7/control/generateBlocks[1].regblock/oehb_ready_2
    SLICE_X26Y73         LUT6 (Prop_lut6_I4_O)        0.043     8.285 f  fork7/control/generateBlocks[1].regblock/transmitValue_i_3__2/O
                         net (fo=1, routed)           0.322     8.607    fork7/control/generateBlocks[1].regblock/transmitValue_i_3__2_n_0
    SLICE_X27Y73         LUT6 (Prop_lut6_I0_O)        0.043     8.650 f  fork7/control/generateBlocks[1].regblock/transmitValue_i_2__6/O
                         net (fo=8, routed)           0.445     9.095    mem_controller2/read_arbiter/data/transmitValue_reg_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I2_O)        0.043     9.138 r  mem_controller2/read_arbiter/data/transmitValue_i_2__5/O
                         net (fo=2, routed)           0.216     9.354    fork6/control/generateBlocks[3].regblock/transmitValue_reg_16
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.043     9.397 f  fork6/control/generateBlocks[3].regblock/transmitValue_i_2__1/O
                         net (fo=7, routed)           0.301     9.698    fork5/control/generateBlocks[0].regblock/cmpf0_result_ready
    SLICE_X32Y80         LUT5 (Prop_lut5_I1_O)        0.043     9.741 r  fork5/control/generateBlocks[0].regblock/fullReg_i_2__0/O
                         net (fo=4, routed)           0.321    10.062    fork5/control/generateBlocks[0].regblock/fullReg_i_2__0_n_0
    SLICE_X33Y80         LUT4 (Prop_lut4_I1_O)        0.043    10.105 r  fork5/control/generateBlocks[0].regblock/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.794    10.899    load3/data_tehb/dataReg_reg[31]_0[0]
    SLICE_X23Y68         FDRE                                         r  load3/data_tehb/dataReg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.700    13.700 r  
                                                      0.000    13.700 r  clk (IN)
                         net (fo=1456, unset)         0.483    14.183    load3/data_tehb/clk
    SLICE_X23Y68         FDRE                                         r  load3/data_tehb/dataReg_reg[27]/C
                         clock pessimism              0.000    14.183    
                         clock uncertainty           -0.035    14.147    
    SLICE_X23Y68         FDRE (Setup_fdre_C_CE)      -0.194    13.953    load3/data_tehb/dataReg_reg[27]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  3.054    




