 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : tpu_top
Version: G-2012.06-SP5
Date   : Thu Jan  4 21:02:04 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: systolic/clk_gate_matrix_mul_2D_reg_6__11_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tpu_top            540000                saed32hvt_ss0p95v125c
  systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8
                     280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  srstn (in)                                              0.00       5.00 r
  systolic/srstn (systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8)
                                                          0.00       5.00 r
  systolic/U7181/Y (INVX32_HVT)                           0.01       5.01 f
  systolic/U7182/Y (INVX8_HVT)                            0.01       5.02 r
  systolic/U7216/Y (NBUFFX8_HVT)                          0.05       5.07 r
  systolic/U7198/Y (INVX8_HVT)                            0.03       5.10 f
  systolic/U22147/Y (OR2X1_HVT)                           0.09       5.19 f
  systolic/U18784/Y (OA221X2_HVT)                         0.16       5.35 f
  systolic/U18785/Y (AO21X2_HVT)                          0.14       5.50 f
  systolic/U14305/Y (INVX2_HVT)                           0.04       5.53 r
  systolic/U7152/Y (NAND2X0_HVT)                          0.07       5.60 f
  systolic/U7151/Y (DELLN1X2_HVT)                         0.35       5.95 f
  systolic/U15152/Y (OR2X2_HVT)                           0.14       6.09 f
  systolic/clk_gate_matrix_mul_2D_reg_6__11_/EN (SNPS_CLOCK_GATE_HIGH_systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8_mydesign_447)
                                                          0.00       6.09 f
  systolic/clk_gate_matrix_mul_2D_reg_6__11_/latch/D (LATCHX1_HVT)
                                                          0.00       6.09 f
  data arrival time                                                  6.09

  clock clk' (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  systolic/clk_gate_matrix_mul_2D_reg_6__11_/latch/CLK (LATCHX1_HVT)
                                                          0.00       5.00 r
  time borrowed from endpoint                             1.09       6.09
  data required time                                                 6.09
  --------------------------------------------------------------------------
  data required time                                                 6.09
  data arrival time                                                 -6.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        5.00   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.89   
  actual time borrow                                      1.09   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: systolic/clk_gate_matrix_mul_2D_reg_6__11__0/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tpu_top            540000                saed32hvt_ss0p95v125c
  systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8
                     280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  srstn (in)                                              0.00       5.00 r
  systolic/srstn (systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8)
                                                          0.00       5.00 r
  systolic/U7181/Y (INVX32_HVT)                           0.01       5.01 f
  systolic/U7182/Y (INVX8_HVT)                            0.01       5.02 r
  systolic/U7216/Y (NBUFFX8_HVT)                          0.05       5.07 r
  systolic/U7198/Y (INVX8_HVT)                            0.03       5.10 f
  systolic/U22147/Y (OR2X1_HVT)                           0.09       5.19 f
  systolic/U18784/Y (OA221X2_HVT)                         0.16       5.35 f
  systolic/U18785/Y (AO21X2_HVT)                          0.14       5.50 f
  systolic/U14305/Y (INVX2_HVT)                           0.04       5.53 r
  systolic/U7152/Y (NAND2X0_HVT)                          0.07       5.60 f
  systolic/U7151/Y (DELLN1X2_HVT)                         0.35       5.95 f
  systolic/U15152/Y (OR2X2_HVT)                           0.14       6.09 f
  systolic/clk_gate_matrix_mul_2D_reg_6__11__0/EN (SNPS_CLOCK_GATE_HIGH_systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8_mydesign_446)
                                                          0.00       6.09 f
  systolic/clk_gate_matrix_mul_2D_reg_6__11__0/latch/D (LATCHX1_HVT)
                                                          0.00       6.09 f
  data arrival time                                                  6.09

  clock clk' (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  systolic/clk_gate_matrix_mul_2D_reg_6__11__0/latch/CLK (LATCHX1_HVT)
                                                          0.00       5.00 r
  time borrowed from endpoint                             1.09       6.09
  data required time                                                 6.09
  --------------------------------------------------------------------------
  data required time                                                 6.09
  data arrival time                                                 -6.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        5.00   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.89   
  actual time borrow                                      1.09   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: systolic/clk_gate_matrix_mul_2D_reg_7__10_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tpu_top            540000                saed32hvt_ss0p95v125c
  systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8
                     280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  srstn (in)                                              0.00       5.00 r
  systolic/srstn (systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8)
                                                          0.00       5.00 r
  systolic/U7181/Y (INVX32_HVT)                           0.01       5.01 f
  systolic/U7182/Y (INVX8_HVT)                            0.01       5.02 r
  systolic/U7216/Y (NBUFFX8_HVT)                          0.05       5.07 r
  systolic/U7198/Y (INVX8_HVT)                            0.03       5.10 f
  systolic/U22147/Y (OR2X1_HVT)                           0.09       5.19 f
  systolic/U18784/Y (OA221X2_HVT)                         0.16       5.35 f
  systolic/U18785/Y (AO21X2_HVT)                          0.14       5.50 f
  systolic/U14305/Y (INVX2_HVT)                           0.04       5.53 r
  systolic/U7152/Y (NAND2X0_HVT)                          0.07       5.60 f
  systolic/U7151/Y (DELLN1X2_HVT)                         0.35       5.95 f
  systolic/U15152/Y (OR2X2_HVT)                           0.14       6.09 f
  systolic/clk_gate_matrix_mul_2D_reg_7__10_/EN (SNPS_CLOCK_GATE_HIGH_systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8_mydesign_402)
                                                          0.00       6.09 f
  systolic/clk_gate_matrix_mul_2D_reg_7__10_/latch/D (LATCHX1_HVT)
                                                          0.00       6.09 f
  data arrival time                                                  6.09

  clock clk' (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  systolic/clk_gate_matrix_mul_2D_reg_7__10_/latch/CLK (LATCHX1_HVT)
                                                          0.00       5.00 r
  time borrowed from endpoint                             1.09       6.09
  data required time                                                 6.09
  --------------------------------------------------------------------------
  data required time                                                 6.09
  data arrival time                                                 -6.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        5.00   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.89   
  actual time borrow                                      1.09   
  --------------------------------------------------------------


  Startpoint: srstn (input port clocked by clk)
  Endpoint: systolic/clk_gate_matrix_mul_2D_reg_7__10__0/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tpu_top            540000                saed32hvt_ss0p95v125c
  systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8
                     280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  srstn (in)                                              0.00       5.00 r
  systolic/srstn (systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8)
                                                          0.00       5.00 r
  systolic/U7181/Y (INVX32_HVT)                           0.01       5.01 f
  systolic/U7182/Y (INVX8_HVT)                            0.01       5.02 r
  systolic/U7216/Y (NBUFFX8_HVT)                          0.05       5.07 r
  systolic/U7198/Y (INVX8_HVT)                            0.03       5.10 f
  systolic/U22147/Y (OR2X1_HVT)                           0.09       5.19 f
  systolic/U18784/Y (OA221X2_HVT)                         0.16       5.35 f
  systolic/U18785/Y (AO21X2_HVT)                          0.14       5.50 f
  systolic/U14305/Y (INVX2_HVT)                           0.04       5.53 r
  systolic/U7152/Y (NAND2X0_HVT)                          0.07       5.60 f
  systolic/U7151/Y (DELLN1X2_HVT)                         0.35       5.95 f
  systolic/U15152/Y (OR2X2_HVT)                           0.14       6.09 f
  systolic/clk_gate_matrix_mul_2D_reg_7__10__0/EN (SNPS_CLOCK_GATE_HIGH_systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8_mydesign_401)
                                                          0.00       6.09 f
  systolic/clk_gate_matrix_mul_2D_reg_7__10__0/latch/D (LATCHX1_HVT)
                                                          0.00       6.09 f
  data arrival time                                                  6.09

  clock clk' (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  systolic/clk_gate_matrix_mul_2D_reg_7__10__0/latch/CLK (LATCHX1_HVT)
                                                          0.00       5.00 r
  time borrowed from endpoint                             1.09       6.09
  data required time                                                 6.09
  --------------------------------------------------------------------------
  data required time                                                 6.09
  data arrival time                                                 -6.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                        5.00   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.89   
  actual time borrow                                      1.09   
  --------------------------------------------------------------


1
