Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1080
design__instance__area,14058
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002490658371243626
power__switching__total,0.00005241729741101153
power__leakage__total,0.0000010401976169305271
power__total,0.00030252334545366466
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26040986770693086
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26020536462001115
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10431139580684295
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.010725087788112
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.104311
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.374416
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26879768616192445
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26861399975730527
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5889318088786536
timing__setup__ws__corner:nom_slow_1p08V_125C,9.993423260660723
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.588932
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.450460
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26356143014049094
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26336833459547193
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28248404415179457
timing__setup__ws__corner:nom_typ_1p20V_25C,10.643187965537344
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.282484
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.688007
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26040986770693086
clock__skew__worst_setup,0.26020536462001115
timing__hold__ws,0.10431139580684295
timing__setup__ws,9.993423260660723
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104311
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.450460
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1080
design__instance__area__stdcell,14058
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.485738
design__instance__utilization__stdcell,0.485738
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,35
design__instance__area__class:inverter,201.398
design__instance__count__class:sequential_cell,85
design__instance__area__class:sequential_cell,4009.82
design__instance__count__class:multi_input_combinational_cell,741
design__instance__area__class:multi_input_combinational_cell,6965.48
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,191
design__instance__area__class:timing_repair_buffer,2667.17
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,21799.6
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,11
design__instance__area__class:clock_inverter,59.8752
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,121
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1173
route__net__special,2
route__drc_errors__iter:0,896
route__wirelength__iter:0,24949
route__drc_errors__iter:1,368
route__wirelength__iter:1,24707
route__drc_errors__iter:2,425
route__wirelength__iter:2,24711
route__drc_errors__iter:3,53
route__wirelength__iter:3,24433
route__drc_errors__iter:4,6
route__wirelength__iter:4,24391
route__drc_errors__iter:5,0
route__wirelength__iter:5,24371
route__drc_errors,0
route__wirelength,24371
route__vias,6903
route__vias__singlecut,6903
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,352.595
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,99
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,99
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,99
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,99
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000810822
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000106046
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000335655
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000106046
design_powergrid__voltage__worst,0.0000106046
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000106046
design_powergrid__drop__worst__net:VPWR,0.00000810822
design_powergrid__voltage__worst__net:VGND,0.0000106046
design_powergrid__drop__worst__net:VGND,0.0000106046
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000358999999999999993283692802104045682654032134450972080230712890625
ir__drop__worst,0.000008110000000000000278869809189341566479924949817359447479248046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
