Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec  5 18:16:48 2024
| Host         : GOSU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SSD_toplevel_timing_summary_routed.rpt -pb SSD_toplevel_timing_summary_routed.pb -rpx SSD_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : SSD_toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     16          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   7           
TIMING-20  Warning           Non-clocked latch               25          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (19)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (104)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ADT/FSM_onehot_present_state_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CLK_DIV_2/sclki_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.926        0.000                      0                  288        0.190        0.000                      0                  288        4.500        0.000                       0                   155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.926        0.000                      0                  247        0.190        0.000                      0                  247        4.500        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.635        0.000                      0                   41        0.856        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.115ns  (logic 3.444ns (48.403%)  route 3.671ns (51.597%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.994     6.817    ADT/counter_reg[2]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  ADT/FSM_onehot_next_state_reg[2]_i_36/O
                         net (fo=1, routed)           0.000     6.941    ADT/FSM_onehot_next_state_reg[2]_i_36_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.491 r  ADT/FSM_onehot_next_state_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.491    ADT/FSM_onehot_next_state_reg[2]_i_21_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ADT/FSM_onehot_next_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    ADT/FSM_onehot_next_state_reg[2]_i_12_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ADT/FSM_onehot_next_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.719    ADT/FSM_onehot_next_state_reg[2]_i_3_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 f  ADT/FSM_onehot_next_state_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.401     9.235    ADT/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.359 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.282     9.641    ADT/counter[0]_i_8_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.765 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.994    10.759    ADT/counter[0]_i_7_n_0
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.883 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.883    ADT/counter[0]_i_6_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.396 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    ADT/counter_reg[0]_i_1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.513 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    ADT/counter_reg[4]_i_1_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.630 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    ADT/counter_reg[8]_i_1_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.747 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.747    ADT/counter_reg[12]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.864 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.864    ADT/counter_reg[16]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.981 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    ADT/counter_reg[20]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.098 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.098    ADT/counter_reg[24]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.421 r  ADT/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.421    ADT/counter_reg[28]_i_1_n_6
    SLICE_X6Y121         FDCE                                         r  ADT/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.575    14.997    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  ADT/counter_reg[29]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y121         FDCE (Setup_fdce_C_D)        0.109    15.347    ADT/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -12.421    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 3.436ns (48.345%)  route 3.671ns (51.655%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.994     6.817    ADT/counter_reg[2]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  ADT/FSM_onehot_next_state_reg[2]_i_36/O
                         net (fo=1, routed)           0.000     6.941    ADT/FSM_onehot_next_state_reg[2]_i_36_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.491 r  ADT/FSM_onehot_next_state_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.491    ADT/FSM_onehot_next_state_reg[2]_i_21_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ADT/FSM_onehot_next_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    ADT/FSM_onehot_next_state_reg[2]_i_12_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ADT/FSM_onehot_next_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.719    ADT/FSM_onehot_next_state_reg[2]_i_3_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 f  ADT/FSM_onehot_next_state_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.401     9.235    ADT/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.359 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.282     9.641    ADT/counter[0]_i_8_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.765 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.994    10.759    ADT/counter[0]_i_7_n_0
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.883 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.883    ADT/counter[0]_i_6_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.396 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    ADT/counter_reg[0]_i_1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.513 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    ADT/counter_reg[4]_i_1_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.630 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    ADT/counter_reg[8]_i_1_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.747 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.747    ADT/counter_reg[12]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.864 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.864    ADT/counter_reg[16]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.981 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    ADT/counter_reg[20]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.098 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.098    ADT/counter_reg[24]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.413 r  ADT/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.413    ADT/counter_reg[28]_i_1_n_4
    SLICE_X6Y121         FDCE                                         r  ADT/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.575    14.997    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  ADT/counter_reg[31]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y121         FDCE (Setup_fdce_C_D)        0.109    15.347    ADT/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -12.413    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 3.360ns (47.786%)  route 3.671ns (52.214%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.994     6.817    ADT/counter_reg[2]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  ADT/FSM_onehot_next_state_reg[2]_i_36/O
                         net (fo=1, routed)           0.000     6.941    ADT/FSM_onehot_next_state_reg[2]_i_36_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.491 r  ADT/FSM_onehot_next_state_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.491    ADT/FSM_onehot_next_state_reg[2]_i_21_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ADT/FSM_onehot_next_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    ADT/FSM_onehot_next_state_reg[2]_i_12_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ADT/FSM_onehot_next_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.719    ADT/FSM_onehot_next_state_reg[2]_i_3_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 f  ADT/FSM_onehot_next_state_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.401     9.235    ADT/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.359 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.282     9.641    ADT/counter[0]_i_8_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.765 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.994    10.759    ADT/counter[0]_i_7_n_0
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.883 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.883    ADT/counter[0]_i_6_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.396 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    ADT/counter_reg[0]_i_1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.513 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    ADT/counter_reg[4]_i_1_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.630 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    ADT/counter_reg[8]_i_1_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.747 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.747    ADT/counter_reg[12]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.864 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.864    ADT/counter_reg[16]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.981 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    ADT/counter_reg[20]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.098 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.098    ADT/counter_reg[24]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.337 r  ADT/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.337    ADT/counter_reg[28]_i_1_n_5
    SLICE_X6Y121         FDCE                                         r  ADT/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.575    14.997    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  ADT/counter_reg[30]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y121         FDCE (Setup_fdce_C_D)        0.109    15.347    ADT/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 3.340ns (47.638%)  route 3.671ns (52.362%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.994     6.817    ADT/counter_reg[2]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  ADT/FSM_onehot_next_state_reg[2]_i_36/O
                         net (fo=1, routed)           0.000     6.941    ADT/FSM_onehot_next_state_reg[2]_i_36_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.491 r  ADT/FSM_onehot_next_state_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.491    ADT/FSM_onehot_next_state_reg[2]_i_21_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ADT/FSM_onehot_next_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    ADT/FSM_onehot_next_state_reg[2]_i_12_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ADT/FSM_onehot_next_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.719    ADT/FSM_onehot_next_state_reg[2]_i_3_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 f  ADT/FSM_onehot_next_state_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.401     9.235    ADT/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.359 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.282     9.641    ADT/counter[0]_i_8_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.765 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.994    10.759    ADT/counter[0]_i_7_n_0
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.883 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.883    ADT/counter[0]_i_6_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.396 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    ADT/counter_reg[0]_i_1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.513 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    ADT/counter_reg[4]_i_1_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.630 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    ADT/counter_reg[8]_i_1_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.747 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.747    ADT/counter_reg[12]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.864 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.864    ADT/counter_reg[16]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.981 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    ADT/counter_reg[20]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.098 r  ADT/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.098    ADT/counter_reg[24]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.317 r  ADT/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.317    ADT/counter_reg[28]_i_1_n_7
    SLICE_X6Y121         FDCE                                         r  ADT/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.575    14.997    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y121         FDCE                                         r  ADT/counter_reg[28]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y121         FDCE (Setup_fdce_C_D)        0.109    15.347    ADT/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 3.327ns (47.540%)  route 3.671ns (52.460%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.994     6.817    ADT/counter_reg[2]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  ADT/FSM_onehot_next_state_reg[2]_i_36/O
                         net (fo=1, routed)           0.000     6.941    ADT/FSM_onehot_next_state_reg[2]_i_36_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.491 r  ADT/FSM_onehot_next_state_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.491    ADT/FSM_onehot_next_state_reg[2]_i_21_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ADT/FSM_onehot_next_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    ADT/FSM_onehot_next_state_reg[2]_i_12_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ADT/FSM_onehot_next_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.719    ADT/FSM_onehot_next_state_reg[2]_i_3_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 f  ADT/FSM_onehot_next_state_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.401     9.235    ADT/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.359 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.282     9.641    ADT/counter[0]_i_8_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.765 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.994    10.759    ADT/counter[0]_i_7_n_0
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.883 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.883    ADT/counter[0]_i_6_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.396 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    ADT/counter_reg[0]_i_1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.513 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    ADT/counter_reg[4]_i_1_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.630 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    ADT/counter_reg[8]_i_1_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.747 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.747    ADT/counter_reg[12]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.864 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.864    ADT/counter_reg[16]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.981 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    ADT/counter_reg[20]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.304 r  ADT/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.304    ADT/counter_reg[24]_i_1_n_6
    SLICE_X6Y120         FDCE                                         r  ADT/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y120         FDCE                                         r  ADT/counter_reg[25]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y120         FDCE (Setup_fdce_C_D)        0.109    15.348    ADT/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -12.304    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.990ns  (logic 3.319ns (47.480%)  route 3.671ns (52.520%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.994     6.817    ADT/counter_reg[2]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  ADT/FSM_onehot_next_state_reg[2]_i_36/O
                         net (fo=1, routed)           0.000     6.941    ADT/FSM_onehot_next_state_reg[2]_i_36_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.491 r  ADT/FSM_onehot_next_state_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.491    ADT/FSM_onehot_next_state_reg[2]_i_21_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ADT/FSM_onehot_next_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    ADT/FSM_onehot_next_state_reg[2]_i_12_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ADT/FSM_onehot_next_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.719    ADT/FSM_onehot_next_state_reg[2]_i_3_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 f  ADT/FSM_onehot_next_state_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.401     9.235    ADT/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.359 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.282     9.641    ADT/counter[0]_i_8_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.765 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.994    10.759    ADT/counter[0]_i_7_n_0
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.883 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.883    ADT/counter[0]_i_6_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.396 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    ADT/counter_reg[0]_i_1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.513 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    ADT/counter_reg[4]_i_1_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.630 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    ADT/counter_reg[8]_i_1_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.747 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.747    ADT/counter_reg[12]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.864 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.864    ADT/counter_reg[16]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.981 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    ADT/counter_reg[20]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.296 r  ADT/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.296    ADT/counter_reg[24]_i_1_n_4
    SLICE_X6Y120         FDCE                                         r  ADT/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y120         FDCE                                         r  ADT/counter_reg[27]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y120         FDCE (Setup_fdce_C_D)        0.109    15.348    ADT/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -12.296    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 3.243ns (46.903%)  route 3.671ns (53.097%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.994     6.817    ADT/counter_reg[2]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  ADT/FSM_onehot_next_state_reg[2]_i_36/O
                         net (fo=1, routed)           0.000     6.941    ADT/FSM_onehot_next_state_reg[2]_i_36_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.491 r  ADT/FSM_onehot_next_state_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.491    ADT/FSM_onehot_next_state_reg[2]_i_21_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ADT/FSM_onehot_next_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    ADT/FSM_onehot_next_state_reg[2]_i_12_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ADT/FSM_onehot_next_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.719    ADT/FSM_onehot_next_state_reg[2]_i_3_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 f  ADT/FSM_onehot_next_state_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.401     9.235    ADT/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.359 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.282     9.641    ADT/counter[0]_i_8_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.765 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.994    10.759    ADT/counter[0]_i_7_n_0
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.883 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.883    ADT/counter[0]_i_6_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.396 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    ADT/counter_reg[0]_i_1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.513 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    ADT/counter_reg[4]_i_1_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.630 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    ADT/counter_reg[8]_i_1_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.747 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.747    ADT/counter_reg[12]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.864 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.864    ADT/counter_reg[16]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.981 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    ADT/counter_reg[20]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.220 r  ADT/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.220    ADT/counter_reg[24]_i_1_n_5
    SLICE_X6Y120         FDCE                                         r  ADT/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y120         FDCE                                         r  ADT/counter_reg[26]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y120         FDCE (Setup_fdce_C_D)        0.109    15.348    ADT/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 3.223ns (46.749%)  route 3.671ns (53.251%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.994     6.817    ADT/counter_reg[2]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  ADT/FSM_onehot_next_state_reg[2]_i_36/O
                         net (fo=1, routed)           0.000     6.941    ADT/FSM_onehot_next_state_reg[2]_i_36_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.491 r  ADT/FSM_onehot_next_state_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.491    ADT/FSM_onehot_next_state_reg[2]_i_21_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ADT/FSM_onehot_next_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    ADT/FSM_onehot_next_state_reg[2]_i_12_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ADT/FSM_onehot_next_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.719    ADT/FSM_onehot_next_state_reg[2]_i_3_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 f  ADT/FSM_onehot_next_state_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.401     9.235    ADT/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.359 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.282     9.641    ADT/counter[0]_i_8_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.765 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.994    10.759    ADT/counter[0]_i_7_n_0
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.883 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.883    ADT/counter[0]_i_6_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.396 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    ADT/counter_reg[0]_i_1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.513 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    ADT/counter_reg[4]_i_1_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.630 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    ADT/counter_reg[8]_i_1_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.747 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.747    ADT/counter_reg[12]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.864 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.864    ADT/counter_reg[16]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.981 r  ADT/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.981    ADT/counter_reg[20]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.200 r  ADT/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.200    ADT/counter_reg[24]_i_1_n_7
    SLICE_X6Y120         FDCE                                         r  ADT/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y120         FDCE                                         r  ADT/counter_reg[24]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y120         FDCE (Setup_fdce_C_D)        0.109    15.348    ADT/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -12.200    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 3.210ns (46.648%)  route 3.671ns (53.352%))
  Logic Levels:           14  (CARRY4=10 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.994     6.817    ADT/counter_reg[2]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  ADT/FSM_onehot_next_state_reg[2]_i_36/O
                         net (fo=1, routed)           0.000     6.941    ADT/FSM_onehot_next_state_reg[2]_i_36_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.491 r  ADT/FSM_onehot_next_state_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.491    ADT/FSM_onehot_next_state_reg[2]_i_21_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ADT/FSM_onehot_next_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    ADT/FSM_onehot_next_state_reg[2]_i_12_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ADT/FSM_onehot_next_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.719    ADT/FSM_onehot_next_state_reg[2]_i_3_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 f  ADT/FSM_onehot_next_state_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.401     9.235    ADT/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.359 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.282     9.641    ADT/counter[0]_i_8_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.765 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.994    10.759    ADT/counter[0]_i_7_n_0
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.883 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.883    ADT/counter[0]_i_6_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.396 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    ADT/counter_reg[0]_i_1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.513 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    ADT/counter_reg[4]_i_1_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.630 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    ADT/counter_reg[8]_i_1_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.747 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.747    ADT/counter_reg[12]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.864 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.864    ADT/counter_reg[16]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.187 r  ADT/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.187    ADT/counter_reg[20]_i_1_n_6
    SLICE_X6Y119         FDCE                                         r  ADT/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  ADT/counter_reg[21]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y119         FDCE (Setup_fdce_C_D)        0.109    15.348    ADT/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -12.187    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 3.202ns (46.586%)  route 3.671ns (53.414%))
  Logic Levels:           14  (CARRY4=10 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.994     6.817    ADT/counter_reg[2]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  ADT/FSM_onehot_next_state_reg[2]_i_36/O
                         net (fo=1, routed)           0.000     6.941    ADT/FSM_onehot_next_state_reg[2]_i_36_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.491 r  ADT/FSM_onehot_next_state_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.491    ADT/FSM_onehot_next_state_reg[2]_i_21_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ADT/FSM_onehot_next_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    ADT/FSM_onehot_next_state_reg[2]_i_12_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ADT/FSM_onehot_next_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.719    ADT/FSM_onehot_next_state_reg[2]_i_3_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 f  ADT/FSM_onehot_next_state_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.401     9.235    ADT/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.359 f  ADT/counter[0]_i_8/O
                         net (fo=1, routed)           0.282     9.641    ADT/counter[0]_i_8_n_0
    SLICE_X6Y123         LUT6 (Prop_lut6_I0_O)        0.124     9.765 f  ADT/counter[0]_i_7/O
                         net (fo=33, routed)          0.994    10.759    ADT/counter[0]_i_7_n_0
    SLICE_X6Y114         LUT2 (Prop_lut2_I1_O)        0.124    10.883 r  ADT/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    10.883    ADT/counter[0]_i_6_n_0
    SLICE_X6Y114         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.396 r  ADT/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.396    ADT/counter_reg[0]_i_1_n_0
    SLICE_X6Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.513 r  ADT/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.513    ADT/counter_reg[4]_i_1_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.630 r  ADT/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.630    ADT/counter_reg[8]_i_1_n_0
    SLICE_X6Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.747 r  ADT/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.747    ADT/counter_reg[12]_i_1_n_0
    SLICE_X6Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.864 r  ADT/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.864    ADT/counter_reg[16]_i_1_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.179 r  ADT/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.179    ADT/counter_reg[20]_i_1_n_4
    SLICE_X6Y119         FDCE                                         r  ADT/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.576    14.998    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  ADT/counter_reg[23]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y119         FDCE (Setup_fdce_C_D)        0.109    15.348    ADT/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                  3.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 TWICtl/subState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/addrNData_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.324%)  route 0.138ns (42.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.586     1.505    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  TWICtl/subState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  TWICtl/subState_reg[1]/Q
                         net (fo=11, routed)          0.138     1.785    TWICtl/subState_reg_n_0_[1]
    SLICE_X2Y126         LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  TWICtl/addrNData_i_1/O
                         net (fo=1, routed)           0.000     1.830    TWICtl/addrNData_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  TWICtl/addrNData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.855     2.021    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  TWICtl/addrNData_reg/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.121     1.639    TWICtl/addrNData_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/ERR_O_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.582%)  route 0.120ns (36.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  TWICtl/rSda_reg/Q
                         net (fo=5, routed)           0.120     1.788    TWICtl/AD2_SDA_TRI
    SLICE_X3Y125         LUT6 (Prop_lut6_I3_O)        0.045     1.833 r  TWICtl/ERR_O_i_1/O
                         net (fo=1, routed)           0.000     1.833    TWICtl/ERR_O_i_1_n_0
    SLICE_X3Y125         FDRE                                         r  TWICtl/ERR_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.855     2.020    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  TWICtl/ERR_O_reg/C
                         clock pessimism             -0.502     1.517    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.091     1.608    TWICtl/ERR_O_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.890%)  route 0.147ns (44.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=27, routed)          0.147     1.791    TWICtl/state[3]
    SLICE_X5Y125         LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  TWICtl/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    TWICtl/dataByte[2]
    SLICE_X5Y125         FDRE                                         r  TWICtl/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.851     2.017    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  TWICtl/dataByte_reg[2]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X5Y125         FDRE (Hold_fdre_C_D)         0.092     1.608    TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.981%)  route 0.172ns (48.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  TWICtl/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.172     1.816    TWICtl/Q[0]
    SLICE_X5Y125         LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  TWICtl/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.861    TWICtl/dataByte[1]
    SLICE_X5Y125         FDRE                                         r  TWICtl/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.851     2.017    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  TWICtl/dataByte_reg[1]/C
                         clock pessimism             -0.479     1.537    
    SLICE_X5Y125         FDRE (Hold_fdre_C_D)         0.091     1.628    TWICtl/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 TWICtl/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.190ns (51.962%)  route 0.176ns (48.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  TWICtl/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.176     1.823    TWICtl/bitCount[0]
    SLICE_X4Y126         LUT5 (Prop_lut5_I2_O)        0.049     1.872 r  TWICtl/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.872    TWICtl/bitCount[2]_i_1_n_0
    SLICE_X4Y126         FDRE                                         r  TWICtl/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.852     2.018    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  TWICtl/bitCount_reg[2]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.107     1.624    TWICtl/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 TWICtl/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.431%)  route 0.176ns (48.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.587     1.506    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  TWICtl/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  TWICtl/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.176     1.823    TWICtl/bitCount[0]
    SLICE_X4Y126         LUT4 (Prop_lut4_I2_O)        0.045     1.868 r  TWICtl/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    TWICtl/bitCount[1]_i_1_n_0
    SLICE_X4Y126         FDRE                                         r  TWICtl/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.852     2.018    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  TWICtl/bitCount_reg[1]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.092     1.609    TWICtl/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_DIV_2/div_clk.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_2/div_clk.count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.592     1.511    CLK_DIV_2/SYS_CLK_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  CLK_DIV_2/div_clk.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  CLK_DIV_2/div_clk.count_reg[8]/Q
                         net (fo=2, routed)           0.117     1.770    CLK_DIV_2/div_clk.count_reg_n_0_[8]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  CLK_DIV_2/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.878    CLK_DIV_2/count0_carry__0_n_4
    SLICE_X3Y76          FDRE                                         r  CLK_DIV_2/div_clk.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.862     2.027    CLK_DIV_2/SYS_CLK_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  CLK_DIV_2/div_clk.count_reg[8]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    CLK_DIV_2/div_clk.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_DIV_2/div_clk.count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_2/div_clk.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.594     1.513    CLK_DIV_2/SYS_CLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  CLK_DIV_2/div_clk.count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  CLK_DIV_2/div_clk.count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.775    CLK_DIV_2/div_clk.count_reg_n_0_[16]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  CLK_DIV_2/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.883    CLK_DIV_2/count0_carry__2_n_4
    SLICE_X3Y78          FDRE                                         r  CLK_DIV_2/div_clk.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.865     2.030    CLK_DIV_2/SYS_CLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  CLK_DIV_2/div_clk.count_reg[16]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    CLK_DIV_2/div_clk.count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_DIV_2/div_clk.count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_2/div_clk.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.594     1.513    CLK_DIV_2/SYS_CLK_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  CLK_DIV_2/div_clk.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  CLK_DIV_2/div_clk.count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.775    CLK_DIV_2/div_clk.count_reg_n_0_[12]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  CLK_DIV_2/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.883    CLK_DIV_2/count0_carry__1_n_4
    SLICE_X3Y77          FDRE                                         r  CLK_DIV_2/div_clk.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.864     2.029    CLK_DIV_2/SYS_CLK_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  CLK_DIV_2/div_clk.count_reg[12]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    CLK_DIV_2/div_clk.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_DIV_2/div_clk.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV_2/div_clk.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.591     1.510    CLK_DIV_2/SYS_CLK_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  CLK_DIV_2/div_clk.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  CLK_DIV_2/div_clk.count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.772    CLK_DIV_2/div_clk.count_reg_n_0_[4]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  CLK_DIV_2/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.880    CLK_DIV_2/count0_carry_n_4
    SLICE_X3Y75          FDRE                                         r  CLK_DIV_2/div_clk.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.861     2.026    CLK_DIV_2/SYS_CLK_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  CLK_DIV_2/div_clk.count_reg[4]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    CLK_DIV_2/div_clk.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X7Y121    ADT/FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y122    ADT/FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y123    ADT/FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y123    ADT/FSM_onehot_present_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y124    ADT/FSM_onehot_present_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y124    ADT/FSM_onehot_present_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y124    ADT/FSM_onehot_present_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y124    ADT/FSM_onehot_present_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y120    ADT/FSM_onehot_present_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X7Y121    ADT/FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X7Y121    ADT/FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y122    ADT/FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y122    ADT/FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y123    ADT/FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y123    ADT/FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y123    ADT/FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y123    ADT/FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    ADT/FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    ADT/FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X7Y121    ADT/FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X7Y121    ADT/FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y122    ADT/FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y122    ADT/FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y123    ADT/FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y123    ADT/FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y123    ADT/FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y123    ADT/FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    ADT/FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124    ADT/FSM_onehot_present_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.580ns (15.374%)  route 3.193ns (84.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.335     7.116    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.124     7.240 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.858     9.098    ADT/AS[0]
    SLICE_X5Y123         FDCE                                         f  ADT/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.572    14.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y123         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.180    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X5Y123         FDCE (Recov_fdce_C_CLR)     -0.405    14.734    ADT/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.580ns (15.216%)  route 3.232ns (84.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.335     7.116    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.124     7.240 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.897     9.137    ADT/AS[0]
    SLICE_X6Y118         FDCE                                         f  ADT/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.577    14.999    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  ADT/counter_reg[16]/C
                         clock pessimism              0.180    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X6Y118         FDCE (Recov_fdce_C_CLR)     -0.319    14.825    ADT/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.580ns (15.216%)  route 3.232ns (84.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.335     7.116    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.124     7.240 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.897     9.137    ADT/AS[0]
    SLICE_X6Y118         FDCE                                         f  ADT/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.577    14.999    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  ADT/counter_reg[17]/C
                         clock pessimism              0.180    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X6Y118         FDCE (Recov_fdce_C_CLR)     -0.319    14.825    ADT/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.580ns (15.216%)  route 3.232ns (84.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.335     7.116    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.124     7.240 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.897     9.137    ADT/AS[0]
    SLICE_X6Y118         FDCE                                         f  ADT/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.577    14.999    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  ADT/counter_reg[18]/C
                         clock pessimism              0.180    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X6Y118         FDCE (Recov_fdce_C_CLR)     -0.319    14.825    ADT/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.580ns (15.216%)  route 3.232ns (84.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.335     7.116    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.124     7.240 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.897     9.137    ADT/AS[0]
    SLICE_X6Y118         FDCE                                         f  ADT/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.577    14.999    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  ADT/counter_reg[19]/C
                         clock pessimism              0.180    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X6Y118         FDCE (Recov_fdce_C_CLR)     -0.319    14.825    ADT/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.580ns (16.573%)  route 2.920ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.335     7.116    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.124     7.240 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.585     8.825    ADT/AS[0]
    SLICE_X7Y124         FDCE                                         f  ADT/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.570    14.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.180    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X7Y124         FDCE (Recov_fdce_C_CLR)     -0.405    14.732    ADT/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.580ns (16.573%)  route 2.920ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.335     7.116    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.124     7.240 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.585     8.825    ADT/AS[0]
    SLICE_X7Y124         FDCE                                         f  ADT/FSM_onehot_present_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.570    14.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[5]/C
                         clock pessimism              0.180    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X7Y124         FDCE (Recov_fdce_C_CLR)     -0.405    14.732    ADT/FSM_onehot_present_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.580ns (16.573%)  route 2.920ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.335     7.116    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.124     7.240 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.585     8.825    ADT/AS[0]
    SLICE_X7Y124         FDCE                                         f  ADT/FSM_onehot_present_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.570    14.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[6]/C
                         clock pessimism              0.180    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X7Y124         FDCE (Recov_fdce_C_CLR)     -0.405    14.732    ADT/FSM_onehot_present_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.580ns (16.573%)  route 2.920ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.335     7.116    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.124     7.240 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.585     8.825    ADT/AS[0]
    SLICE_X7Y124         FDCE                                         f  ADT/FSM_onehot_present_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.570    14.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[7]/C
                         clock pessimism              0.180    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X7Y124         FDCE (Recov_fdce_C_CLR)     -0.405    14.732    ADT/FSM_onehot_present_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.580ns (16.657%)  route 2.902ns (83.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           1.335     7.116    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.124     7.240 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.567     8.808    ADT/AS[0]
    SLICE_X5Y122         FDCE                                         f  ADT/FSM_onehot_present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.573    14.995    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y122         FDCE                                         r  ADT/FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.180    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X5Y122         FDCE (Recov_fdce_C_CLR)     -0.405    14.735    ADT/FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  5.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.527     2.190    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045     2.235 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.336     2.571    ADT/AS[0]
    SLICE_X6Y114         FDCE                                         f  ADT/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.862     2.028    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[0]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X6Y114         FDCE (Remov_fdce_C_CLR)     -0.067     1.715    ADT/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.527     2.190    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045     2.235 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.336     2.571    ADT/AS[0]
    SLICE_X6Y114         FDCE                                         f  ADT/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.862     2.028    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[1]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X6Y114         FDCE (Remov_fdce_C_CLR)     -0.067     1.715    ADT/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.527     2.190    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045     2.235 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.336     2.571    ADT/AS[0]
    SLICE_X6Y114         FDCE                                         f  ADT/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.862     2.028    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X6Y114         FDCE (Remov_fdce_C_CLR)     -0.067     1.715    ADT/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.186ns (17.729%)  route 0.863ns (82.271%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.527     2.190    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045     2.235 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.336     2.571    ADT/AS[0]
    SLICE_X6Y114         FDCE                                         f  ADT/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.862     2.028    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[3]/C
                         clock pessimism             -0.245     1.782    
    SLICE_X6Y114         FDCE (Remov_fdce_C_CLR)     -0.067     1.715    ADT/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.247%)  route 0.892ns (82.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.527     2.190    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045     2.235 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.366     2.601    ADT/AS[0]
    SLICE_X6Y119         FDCE                                         f  ADT/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.857     2.023    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  ADT/counter_reg[20]/C
                         clock pessimism             -0.245     1.777    
    SLICE_X6Y119         FDCE (Remov_fdce_C_CLR)     -0.067     1.710    ADT/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.247%)  route 0.892ns (82.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.527     2.190    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045     2.235 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.366     2.601    ADT/AS[0]
    SLICE_X6Y119         FDCE                                         f  ADT/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.857     2.023    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  ADT/counter_reg[21]/C
                         clock pessimism             -0.245     1.777    
    SLICE_X6Y119         FDCE (Remov_fdce_C_CLR)     -0.067     1.710    ADT/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.247%)  route 0.892ns (82.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.527     2.190    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045     2.235 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.366     2.601    ADT/AS[0]
    SLICE_X6Y119         FDCE                                         f  ADT/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.857     2.023    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  ADT/counter_reg[22]/C
                         clock pessimism             -0.245     1.777    
    SLICE_X6Y119         FDCE (Remov_fdce_C_CLR)     -0.067     1.710    ADT/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.247%)  route 0.892ns (82.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.527     2.190    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045     2.235 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.366     2.601    ADT/AS[0]
    SLICE_X6Y119         FDCE                                         f  ADT/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.857     2.023    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y119         FDCE                                         r  ADT/counter_reg[23]/C
                         clock pessimism             -0.245     1.777    
    SLICE_X6Y119         FDCE (Remov_fdce_C_CLR)     -0.067     1.710    ADT/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.186ns (16.719%)  route 0.926ns (83.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.527     2.190    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045     2.235 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.400     2.635    ADT/AS[0]
    SLICE_X6Y115         FDCE                                         f  ADT/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.861     2.027    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y115         FDCE                                         r  ADT/counter_reg[4]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X6Y115         FDCE (Remov_fdce_C_CLR)     -0.067     1.714    ADT/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.186ns (16.719%)  route 0.926ns (83.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.603     1.522    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           0.527     2.190    CLK_DIV_1/LED17_R_OBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I1_O)        0.045     2.235 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          0.400     2.635    ADT/AS[0]
    SLICE_X6Y115         FDCE                                         f  ADT/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.861     2.027    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y115         FDCE                                         r  ADT/counter_reg[5]/C
                         clock pessimism             -0.245     1.781    
    SLICE_X6Y115         FDCE (Remov_fdce_C_CLR)     -0.067     1.714    ADT/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.921    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEVENSEGMENTDISPLAY/CE2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.262ns  (logic 9.314ns (28.002%)  route 23.948ns (71.998%))
  Logic Levels:           33  (CARRY4=16 IBUF=1 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.191     5.158    SEVENSEGMENTDISPLAY/SW_IBUF[8]
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.124     5.282 r  SEVENSEGMENTDISPLAY/CA2_i_103/O
                         net (fo=1, routed)           1.505     6.787    SEVENSEGMENTDISPLAY/CA2_i_103_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.911 r  SEVENSEGMENTDISPLAY/CA2_i_49/O
                         net (fo=21, routed)          2.511     9.422    SEVENSEGMENTDISPLAY/SW[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.546 r  SEVENSEGMENTDISPLAY/CA2_i_127/O
                         net (fo=32, routed)          2.447    11.993    ADT/CA2_reg_i_63_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.117 r  ADT/CA2_i_122/O
                         net (fo=7, routed)           0.997    13.113    ADT/CA2_i_122_n_0
    SLICE_X13Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.237 r  ADT/CA2_i_130/O
                         net (fo=2, routed)           0.881    14.118    ADT/CA2_i_130_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.242 r  ADT/CA2_i_133/O
                         net (fo=1, routed)           0.000    14.242    ADT/CA2_i_133_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.820 r  ADT/CA2_reg_i_63/O[2]
                         net (fo=41, routed)          1.303    16.123    ADT/CA2_reg_i_63_n_5
    SLICE_X9Y56          LUT3 (Prop_lut3_I1_O)        0.327    16.450 r  ADT/CA2_i_1171/O
                         net (fo=2, routed)           0.521    16.971    ADT/CA2_i_1171_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    17.583 r  ADT/CA2_reg_i_1177/CO[3]
                         net (fo=1, routed)           0.000    17.583    ADT/CA2_reg_i_1177_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.700 r  ADT/CA2_reg_i_981/CO[3]
                         net (fo=1, routed)           0.000    17.700    ADT/CA2_reg_i_981_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.857 r  ADT/CA2_reg_i_709/CO[1]
                         net (fo=56, routed)          1.660    19.517    ADT/CA2_reg_i_709_n_2
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.332    19.849 r  ADT/CA2_i_730/O
                         net (fo=1, routed)           0.000    19.849    ADT/CA2_i_730_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.225 r  ADT/CA2_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    20.225    ADT/CA2_reg_i_433_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.464 r  ADT/CA2_reg_i_435/O[2]
                         net (fo=5, routed)           1.385    21.849    ADT/CA2_reg_i_435_n_5
    SLICE_X7Y63          LUT3 (Prop_lut3_I0_O)        0.329    22.178 r  ADT/CA2_i_637/O
                         net (fo=1, routed)           0.521    22.699    ADT/CA2_i_637_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.326    23.025 r  ADT/CA2_i_383/O
                         net (fo=1, routed)           0.000    23.025    ADT/CA2_i_383_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.557 r  ADT/CA2_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.557    ADT/CA2_reg_i_218_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.891 r  ADT/CA2_reg_i_1318/O[1]
                         net (fo=3, routed)           0.822    24.714    ADT/CA2_reg_i_1318_n_6
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.303    25.017 r  ADT/CA2_i_1388/O
                         net (fo=1, routed)           0.000    25.017    ADT/CA2_i_1388_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.550 r  ADT/CA2_reg_i_1309/CO[3]
                         net (fo=1, routed)           0.000    25.550    ADT/CA2_reg_i_1309_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.667 r  ADT/CA2_reg_i_1192/CO[3]
                         net (fo=1, routed)           0.000    25.667    ADT/CA2_reg_i_1192_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.784 r  ADT/CA2_reg_i_1009/CO[3]
                         net (fo=1, routed)           0.000    25.784    ADT/CA2_reg_i_1009_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.901 r  ADT/CA2_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    25.901    ADT/CA2_reg_i_755_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.018 r  ADT/CA2_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    26.018    ADT/CA2_reg_i_446_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.237 r  ADT/CA2_reg_i_257/O[0]
                         net (fo=3, routed)           0.822    27.058    ADT/CA2_reg_i_257_n_7
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.295    27.353 r  ADT/CA2_i_449/O
                         net (fo=1, routed)           0.000    27.353    ADT/CA2_i_449_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.886 r  ADT/CA2_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000    27.886    ADT/CA2_reg_i_256_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.140 r  ADT/CA2_reg_i_136/CO[0]
                         net (fo=4, routed)           1.238    29.379    ADT/CA2_reg_i_136_n_3
    SLICE_X11Y64         LUT4 (Prop_lut4_I1_O)        0.367    29.746 r  ADT/CA2_i_64/O
                         net (fo=3, routed)           0.759    30.505    ADT/CA2_i_64_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    30.629 r  ADT/CA2_i_21/O
                         net (fo=1, routed)           1.233    31.861    ADT/CA2_i_21_n_0
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    31.985 r  ADT/CA2_i_6/O
                         net (fo=7, routed)           1.153    33.138    ADT/SEVENSEGMENTDISPLAY/BCD_digits_temp__15[1]
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.124    33.262 r  ADT/CE2_i_1/O
                         net (fo=1, routed)           0.000    33.262    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[2]
    SLICE_X0Y62          FDPE                                         r  SEVENSEGMENTDISPLAY/CE2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEVENSEGMENTDISPLAY/CG2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.257ns  (logic 9.314ns (28.006%)  route 23.943ns (71.994%))
  Logic Levels:           33  (CARRY4=16 IBUF=1 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.191     5.158    SEVENSEGMENTDISPLAY/SW_IBUF[8]
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.124     5.282 r  SEVENSEGMENTDISPLAY/CA2_i_103/O
                         net (fo=1, routed)           1.505     6.787    SEVENSEGMENTDISPLAY/CA2_i_103_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.911 r  SEVENSEGMENTDISPLAY/CA2_i_49/O
                         net (fo=21, routed)          2.511     9.422    SEVENSEGMENTDISPLAY/SW[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.546 r  SEVENSEGMENTDISPLAY/CA2_i_127/O
                         net (fo=32, routed)          2.447    11.993    ADT/CA2_reg_i_63_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.117 r  ADT/CA2_i_122/O
                         net (fo=7, routed)           0.997    13.113    ADT/CA2_i_122_n_0
    SLICE_X13Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.237 r  ADT/CA2_i_130/O
                         net (fo=2, routed)           0.881    14.118    ADT/CA2_i_130_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.242 r  ADT/CA2_i_133/O
                         net (fo=1, routed)           0.000    14.242    ADT/CA2_i_133_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.820 r  ADT/CA2_reg_i_63/O[2]
                         net (fo=41, routed)          1.303    16.123    ADT/CA2_reg_i_63_n_5
    SLICE_X9Y56          LUT3 (Prop_lut3_I1_O)        0.327    16.450 r  ADT/CA2_i_1171/O
                         net (fo=2, routed)           0.521    16.971    ADT/CA2_i_1171_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    17.583 r  ADT/CA2_reg_i_1177/CO[3]
                         net (fo=1, routed)           0.000    17.583    ADT/CA2_reg_i_1177_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.700 r  ADT/CA2_reg_i_981/CO[3]
                         net (fo=1, routed)           0.000    17.700    ADT/CA2_reg_i_981_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.857 r  ADT/CA2_reg_i_709/CO[1]
                         net (fo=56, routed)          1.660    19.517    ADT/CA2_reg_i_709_n_2
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.332    19.849 r  ADT/CA2_i_730/O
                         net (fo=1, routed)           0.000    19.849    ADT/CA2_i_730_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.225 r  ADT/CA2_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    20.225    ADT/CA2_reg_i_433_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.464 r  ADT/CA2_reg_i_435/O[2]
                         net (fo=5, routed)           1.385    21.849    ADT/CA2_reg_i_435_n_5
    SLICE_X7Y63          LUT3 (Prop_lut3_I0_O)        0.329    22.178 r  ADT/CA2_i_637/O
                         net (fo=1, routed)           0.521    22.699    ADT/CA2_i_637_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.326    23.025 r  ADT/CA2_i_383/O
                         net (fo=1, routed)           0.000    23.025    ADT/CA2_i_383_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.557 r  ADT/CA2_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.557    ADT/CA2_reg_i_218_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.891 r  ADT/CA2_reg_i_1318/O[1]
                         net (fo=3, routed)           0.822    24.714    ADT/CA2_reg_i_1318_n_6
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.303    25.017 r  ADT/CA2_i_1388/O
                         net (fo=1, routed)           0.000    25.017    ADT/CA2_i_1388_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.550 r  ADT/CA2_reg_i_1309/CO[3]
                         net (fo=1, routed)           0.000    25.550    ADT/CA2_reg_i_1309_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.667 r  ADT/CA2_reg_i_1192/CO[3]
                         net (fo=1, routed)           0.000    25.667    ADT/CA2_reg_i_1192_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.784 r  ADT/CA2_reg_i_1009/CO[3]
                         net (fo=1, routed)           0.000    25.784    ADT/CA2_reg_i_1009_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.901 r  ADT/CA2_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    25.901    ADT/CA2_reg_i_755_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.018 r  ADT/CA2_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    26.018    ADT/CA2_reg_i_446_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.237 r  ADT/CA2_reg_i_257/O[0]
                         net (fo=3, routed)           0.822    27.058    ADT/CA2_reg_i_257_n_7
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.295    27.353 r  ADT/CA2_i_449/O
                         net (fo=1, routed)           0.000    27.353    ADT/CA2_i_449_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.886 r  ADT/CA2_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000    27.886    ADT/CA2_reg_i_256_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.140 r  ADT/CA2_reg_i_136/CO[0]
                         net (fo=4, routed)           1.238    29.379    ADT/CA2_reg_i_136_n_3
    SLICE_X11Y64         LUT4 (Prop_lut4_I1_O)        0.367    29.746 r  ADT/CA2_i_64/O
                         net (fo=3, routed)           0.759    30.505    ADT/CA2_i_64_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    30.629 r  ADT/CA2_i_21/O
                         net (fo=1, routed)           1.233    31.861    ADT/CA2_i_21_n_0
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    31.985 r  ADT/CA2_i_6/O
                         net (fo=7, routed)           1.148    33.133    ADT/SEVENSEGMENTDISPLAY/BCD_digits_temp__15[1]
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124    33.257 r  ADT/CG2_i_1/O
                         net (fo=1, routed)           0.000    33.257    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[0]
    SLICE_X0Y62          FDPE                                         r  SEVENSEGMENTDISPLAY/CG2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEVENSEGMENTDISPLAY/CC2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.231ns  (logic 9.314ns (28.028%)  route 23.917ns (71.972%))
  Logic Levels:           33  (CARRY4=16 IBUF=1 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.191     5.158    SEVENSEGMENTDISPLAY/SW_IBUF[8]
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.124     5.282 r  SEVENSEGMENTDISPLAY/CA2_i_103/O
                         net (fo=1, routed)           1.505     6.787    SEVENSEGMENTDISPLAY/CA2_i_103_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.911 r  SEVENSEGMENTDISPLAY/CA2_i_49/O
                         net (fo=21, routed)          2.511     9.422    SEVENSEGMENTDISPLAY/SW[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.546 r  SEVENSEGMENTDISPLAY/CA2_i_127/O
                         net (fo=32, routed)          2.447    11.993    ADT/CA2_reg_i_63_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.117 r  ADT/CA2_i_122/O
                         net (fo=7, routed)           0.997    13.113    ADT/CA2_i_122_n_0
    SLICE_X13Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.237 r  ADT/CA2_i_130/O
                         net (fo=2, routed)           0.881    14.118    ADT/CA2_i_130_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.242 r  ADT/CA2_i_133/O
                         net (fo=1, routed)           0.000    14.242    ADT/CA2_i_133_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.820 r  ADT/CA2_reg_i_63/O[2]
                         net (fo=41, routed)          1.303    16.123    ADT/CA2_reg_i_63_n_5
    SLICE_X9Y56          LUT3 (Prop_lut3_I1_O)        0.327    16.450 r  ADT/CA2_i_1171/O
                         net (fo=2, routed)           0.521    16.971    ADT/CA2_i_1171_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    17.583 r  ADT/CA2_reg_i_1177/CO[3]
                         net (fo=1, routed)           0.000    17.583    ADT/CA2_reg_i_1177_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.700 r  ADT/CA2_reg_i_981/CO[3]
                         net (fo=1, routed)           0.000    17.700    ADT/CA2_reg_i_981_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.857 r  ADT/CA2_reg_i_709/CO[1]
                         net (fo=56, routed)          1.660    19.517    ADT/CA2_reg_i_709_n_2
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.332    19.849 r  ADT/CA2_i_730/O
                         net (fo=1, routed)           0.000    19.849    ADT/CA2_i_730_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.225 r  ADT/CA2_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    20.225    ADT/CA2_reg_i_433_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.464 r  ADT/CA2_reg_i_435/O[2]
                         net (fo=5, routed)           1.385    21.849    ADT/CA2_reg_i_435_n_5
    SLICE_X7Y63          LUT3 (Prop_lut3_I0_O)        0.329    22.178 r  ADT/CA2_i_637/O
                         net (fo=1, routed)           0.521    22.699    ADT/CA2_i_637_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.326    23.025 r  ADT/CA2_i_383/O
                         net (fo=1, routed)           0.000    23.025    ADT/CA2_i_383_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.557 r  ADT/CA2_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.557    ADT/CA2_reg_i_218_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.891 r  ADT/CA2_reg_i_1318/O[1]
                         net (fo=3, routed)           0.822    24.714    ADT/CA2_reg_i_1318_n_6
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.303    25.017 r  ADT/CA2_i_1388/O
                         net (fo=1, routed)           0.000    25.017    ADT/CA2_i_1388_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.550 r  ADT/CA2_reg_i_1309/CO[3]
                         net (fo=1, routed)           0.000    25.550    ADT/CA2_reg_i_1309_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.667 r  ADT/CA2_reg_i_1192/CO[3]
                         net (fo=1, routed)           0.000    25.667    ADT/CA2_reg_i_1192_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.784 r  ADT/CA2_reg_i_1009/CO[3]
                         net (fo=1, routed)           0.000    25.784    ADT/CA2_reg_i_1009_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.901 r  ADT/CA2_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    25.901    ADT/CA2_reg_i_755_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.018 r  ADT/CA2_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    26.018    ADT/CA2_reg_i_446_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.237 r  ADT/CA2_reg_i_257/O[0]
                         net (fo=3, routed)           0.822    27.058    ADT/CA2_reg_i_257_n_7
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.295    27.353 r  ADT/CA2_i_449/O
                         net (fo=1, routed)           0.000    27.353    ADT/CA2_i_449_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.886 r  ADT/CA2_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000    27.886    ADT/CA2_reg_i_256_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.140 r  ADT/CA2_reg_i_136/CO[0]
                         net (fo=4, routed)           1.238    29.379    ADT/CA2_reg_i_136_n_3
    SLICE_X11Y64         LUT4 (Prop_lut4_I1_O)        0.367    29.746 r  ADT/CA2_i_64/O
                         net (fo=3, routed)           0.759    30.505    ADT/CA2_i_64_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    30.629 r  ADT/CA2_i_21/O
                         net (fo=1, routed)           1.233    31.861    ADT/CA2_i_21_n_0
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    31.985 r  ADT/CA2_i_6/O
                         net (fo=7, routed)           1.122    33.107    ADT/SEVENSEGMENTDISPLAY/BCD_digits_temp__15[1]
    SLICE_X0Y62          LUT6 (Prop_lut6_I4_O)        0.124    33.231 r  ADT/CC2_i_1/O
                         net (fo=1, routed)           0.000    33.231    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[4]
    SLICE_X0Y62          FDPE                                         r  SEVENSEGMENTDISPLAY/CC2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEVENSEGMENTDISPLAY/CD2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.220ns  (logic 9.314ns (28.038%)  route 23.906ns (71.962%))
  Logic Levels:           33  (CARRY4=16 IBUF=1 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.191     5.158    SEVENSEGMENTDISPLAY/SW_IBUF[8]
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.124     5.282 r  SEVENSEGMENTDISPLAY/CA2_i_103/O
                         net (fo=1, routed)           1.505     6.787    SEVENSEGMENTDISPLAY/CA2_i_103_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.911 r  SEVENSEGMENTDISPLAY/CA2_i_49/O
                         net (fo=21, routed)          2.511     9.422    SEVENSEGMENTDISPLAY/SW[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.546 r  SEVENSEGMENTDISPLAY/CA2_i_127/O
                         net (fo=32, routed)          2.447    11.993    ADT/CA2_reg_i_63_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.117 r  ADT/CA2_i_122/O
                         net (fo=7, routed)           0.997    13.113    ADT/CA2_i_122_n_0
    SLICE_X13Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.237 r  ADT/CA2_i_130/O
                         net (fo=2, routed)           0.881    14.118    ADT/CA2_i_130_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.242 r  ADT/CA2_i_133/O
                         net (fo=1, routed)           0.000    14.242    ADT/CA2_i_133_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.820 r  ADT/CA2_reg_i_63/O[2]
                         net (fo=41, routed)          1.303    16.123    ADT/CA2_reg_i_63_n_5
    SLICE_X9Y56          LUT3 (Prop_lut3_I1_O)        0.327    16.450 r  ADT/CA2_i_1171/O
                         net (fo=2, routed)           0.521    16.971    ADT/CA2_i_1171_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    17.583 r  ADT/CA2_reg_i_1177/CO[3]
                         net (fo=1, routed)           0.000    17.583    ADT/CA2_reg_i_1177_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.700 r  ADT/CA2_reg_i_981/CO[3]
                         net (fo=1, routed)           0.000    17.700    ADT/CA2_reg_i_981_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.857 r  ADT/CA2_reg_i_709/CO[1]
                         net (fo=56, routed)          1.660    19.517    ADT/CA2_reg_i_709_n_2
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.332    19.849 r  ADT/CA2_i_730/O
                         net (fo=1, routed)           0.000    19.849    ADT/CA2_i_730_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.225 r  ADT/CA2_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    20.225    ADT/CA2_reg_i_433_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.464 r  ADT/CA2_reg_i_435/O[2]
                         net (fo=5, routed)           1.385    21.849    ADT/CA2_reg_i_435_n_5
    SLICE_X7Y63          LUT3 (Prop_lut3_I0_O)        0.329    22.178 r  ADT/CA2_i_637/O
                         net (fo=1, routed)           0.521    22.699    ADT/CA2_i_637_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.326    23.025 r  ADT/CA2_i_383/O
                         net (fo=1, routed)           0.000    23.025    ADT/CA2_i_383_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.557 r  ADT/CA2_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.557    ADT/CA2_reg_i_218_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.891 r  ADT/CA2_reg_i_1318/O[1]
                         net (fo=3, routed)           0.822    24.714    ADT/CA2_reg_i_1318_n_6
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.303    25.017 r  ADT/CA2_i_1388/O
                         net (fo=1, routed)           0.000    25.017    ADT/CA2_i_1388_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.550 r  ADT/CA2_reg_i_1309/CO[3]
                         net (fo=1, routed)           0.000    25.550    ADT/CA2_reg_i_1309_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.667 r  ADT/CA2_reg_i_1192/CO[3]
                         net (fo=1, routed)           0.000    25.667    ADT/CA2_reg_i_1192_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.784 r  ADT/CA2_reg_i_1009/CO[3]
                         net (fo=1, routed)           0.000    25.784    ADT/CA2_reg_i_1009_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.901 r  ADT/CA2_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    25.901    ADT/CA2_reg_i_755_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.018 r  ADT/CA2_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    26.018    ADT/CA2_reg_i_446_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.237 r  ADT/CA2_reg_i_257/O[0]
                         net (fo=3, routed)           0.822    27.058    ADT/CA2_reg_i_257_n_7
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.295    27.353 r  ADT/CA2_i_449/O
                         net (fo=1, routed)           0.000    27.353    ADT/CA2_i_449_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.886 r  ADT/CA2_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000    27.886    ADT/CA2_reg_i_256_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.140 r  ADT/CA2_reg_i_136/CO[0]
                         net (fo=4, routed)           1.238    29.379    ADT/CA2_reg_i_136_n_3
    SLICE_X11Y64         LUT4 (Prop_lut4_I1_O)        0.367    29.746 r  ADT/CA2_i_64/O
                         net (fo=3, routed)           0.759    30.505    ADT/CA2_i_64_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    30.629 r  ADT/CA2_i_21/O
                         net (fo=1, routed)           1.233    31.861    ADT/CA2_i_21_n_0
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    31.985 r  ADT/CA2_i_6/O
                         net (fo=7, routed)           1.110    33.096    ADT/SEVENSEGMENTDISPLAY/BCD_digits_temp__15[1]
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124    33.220 r  ADT/CD2_i_1/O
                         net (fo=1, routed)           0.000    33.220    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[3]
    SLICE_X0Y62          FDPE                                         r  SEVENSEGMENTDISPLAY/CD2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEVENSEGMENTDISPLAY/CF2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.134ns  (logic 9.314ns (28.110%)  route 23.820ns (71.890%))
  Logic Levels:           33  (CARRY4=16 IBUF=1 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.191     5.158    SEVENSEGMENTDISPLAY/SW_IBUF[8]
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.124     5.282 r  SEVENSEGMENTDISPLAY/CA2_i_103/O
                         net (fo=1, routed)           1.505     6.787    SEVENSEGMENTDISPLAY/CA2_i_103_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.911 r  SEVENSEGMENTDISPLAY/CA2_i_49/O
                         net (fo=21, routed)          2.511     9.422    SEVENSEGMENTDISPLAY/SW[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.546 r  SEVENSEGMENTDISPLAY/CA2_i_127/O
                         net (fo=32, routed)          2.447    11.993    ADT/CA2_reg_i_63_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.117 r  ADT/CA2_i_122/O
                         net (fo=7, routed)           0.997    13.113    ADT/CA2_i_122_n_0
    SLICE_X13Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.237 r  ADT/CA2_i_130/O
                         net (fo=2, routed)           0.881    14.118    ADT/CA2_i_130_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.242 r  ADT/CA2_i_133/O
                         net (fo=1, routed)           0.000    14.242    ADT/CA2_i_133_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.820 r  ADT/CA2_reg_i_63/O[2]
                         net (fo=41, routed)          1.303    16.123    ADT/CA2_reg_i_63_n_5
    SLICE_X9Y56          LUT3 (Prop_lut3_I1_O)        0.327    16.450 r  ADT/CA2_i_1171/O
                         net (fo=2, routed)           0.521    16.971    ADT/CA2_i_1171_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    17.583 r  ADT/CA2_reg_i_1177/CO[3]
                         net (fo=1, routed)           0.000    17.583    ADT/CA2_reg_i_1177_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.700 r  ADT/CA2_reg_i_981/CO[3]
                         net (fo=1, routed)           0.000    17.700    ADT/CA2_reg_i_981_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.857 r  ADT/CA2_reg_i_709/CO[1]
                         net (fo=56, routed)          1.660    19.517    ADT/CA2_reg_i_709_n_2
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.332    19.849 r  ADT/CA2_i_730/O
                         net (fo=1, routed)           0.000    19.849    ADT/CA2_i_730_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.225 r  ADT/CA2_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    20.225    ADT/CA2_reg_i_433_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.464 r  ADT/CA2_reg_i_435/O[2]
                         net (fo=5, routed)           1.385    21.849    ADT/CA2_reg_i_435_n_5
    SLICE_X7Y63          LUT3 (Prop_lut3_I0_O)        0.329    22.178 r  ADT/CA2_i_637/O
                         net (fo=1, routed)           0.521    22.699    ADT/CA2_i_637_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.326    23.025 r  ADT/CA2_i_383/O
                         net (fo=1, routed)           0.000    23.025    ADT/CA2_i_383_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.557 r  ADT/CA2_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.557    ADT/CA2_reg_i_218_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.891 r  ADT/CA2_reg_i_1318/O[1]
                         net (fo=3, routed)           0.822    24.714    ADT/CA2_reg_i_1318_n_6
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.303    25.017 r  ADT/CA2_i_1388/O
                         net (fo=1, routed)           0.000    25.017    ADT/CA2_i_1388_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.550 r  ADT/CA2_reg_i_1309/CO[3]
                         net (fo=1, routed)           0.000    25.550    ADT/CA2_reg_i_1309_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.667 r  ADT/CA2_reg_i_1192/CO[3]
                         net (fo=1, routed)           0.000    25.667    ADT/CA2_reg_i_1192_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.784 r  ADT/CA2_reg_i_1009/CO[3]
                         net (fo=1, routed)           0.000    25.784    ADT/CA2_reg_i_1009_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.901 r  ADT/CA2_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    25.901    ADT/CA2_reg_i_755_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.018 r  ADT/CA2_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    26.018    ADT/CA2_reg_i_446_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.237 r  ADT/CA2_reg_i_257/O[0]
                         net (fo=3, routed)           0.822    27.058    ADT/CA2_reg_i_257_n_7
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.295    27.353 r  ADT/CA2_i_449/O
                         net (fo=1, routed)           0.000    27.353    ADT/CA2_i_449_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.886 r  ADT/CA2_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000    27.886    ADT/CA2_reg_i_256_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.140 r  ADT/CA2_reg_i_136/CO[0]
                         net (fo=4, routed)           1.238    29.379    ADT/CA2_reg_i_136_n_3
    SLICE_X11Y64         LUT4 (Prop_lut4_I1_O)        0.367    29.746 r  ADT/CA2_i_64/O
                         net (fo=3, routed)           0.759    30.505    ADT/CA2_i_64_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    30.629 r  ADT/CA2_i_21/O
                         net (fo=1, routed)           1.233    31.861    ADT/CA2_i_21_n_0
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    31.985 r  ADT/CA2_i_6/O
                         net (fo=7, routed)           1.025    33.010    ADT/SEVENSEGMENTDISPLAY/BCD_digits_temp__15[1]
    SLICE_X0Y61          LUT6 (Prop_lut6_I5_O)        0.124    33.134 r  ADT/CF2_i_1/O
                         net (fo=1, routed)           0.000    33.134    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[1]
    SLICE_X0Y61          FDPE                                         r  SEVENSEGMENTDISPLAY/CF2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEVENSEGMENTDISPLAY/CB2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.987ns  (logic 9.438ns (28.611%)  route 23.549ns (71.389%))
  Logic Levels:           34  (CARRY4=16 IBUF=1 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.191     5.158    SEVENSEGMENTDISPLAY/SW_IBUF[8]
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.124     5.282 r  SEVENSEGMENTDISPLAY/CA2_i_103/O
                         net (fo=1, routed)           1.505     6.787    SEVENSEGMENTDISPLAY/CA2_i_103_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.911 r  SEVENSEGMENTDISPLAY/CA2_i_49/O
                         net (fo=21, routed)          2.511     9.422    SEVENSEGMENTDISPLAY/SW[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.546 r  SEVENSEGMENTDISPLAY/CA2_i_127/O
                         net (fo=32, routed)          2.447    11.993    ADT/CA2_reg_i_63_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.117 r  ADT/CA2_i_122/O
                         net (fo=7, routed)           0.997    13.113    ADT/CA2_i_122_n_0
    SLICE_X13Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.237 r  ADT/CA2_i_130/O
                         net (fo=2, routed)           0.881    14.118    ADT/CA2_i_130_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.242 r  ADT/CA2_i_133/O
                         net (fo=1, routed)           0.000    14.242    ADT/CA2_i_133_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.820 r  ADT/CA2_reg_i_63/O[2]
                         net (fo=41, routed)          1.303    16.123    ADT/CA2_reg_i_63_n_5
    SLICE_X9Y56          LUT3 (Prop_lut3_I1_O)        0.327    16.450 r  ADT/CA2_i_1171/O
                         net (fo=2, routed)           0.521    16.971    ADT/CA2_i_1171_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    17.583 r  ADT/CA2_reg_i_1177/CO[3]
                         net (fo=1, routed)           0.000    17.583    ADT/CA2_reg_i_1177_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.700 r  ADT/CA2_reg_i_981/CO[3]
                         net (fo=1, routed)           0.000    17.700    ADT/CA2_reg_i_981_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.857 r  ADT/CA2_reg_i_709/CO[1]
                         net (fo=56, routed)          1.660    19.517    ADT/CA2_reg_i_709_n_2
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.332    19.849 r  ADT/CA2_i_730/O
                         net (fo=1, routed)           0.000    19.849    ADT/CA2_i_730_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.225 r  ADT/CA2_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    20.225    ADT/CA2_reg_i_433_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.464 r  ADT/CA2_reg_i_435/O[2]
                         net (fo=5, routed)           1.385    21.849    ADT/CA2_reg_i_435_n_5
    SLICE_X7Y63          LUT3 (Prop_lut3_I0_O)        0.329    22.178 r  ADT/CA2_i_637/O
                         net (fo=1, routed)           0.521    22.699    ADT/CA2_i_637_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.326    23.025 r  ADT/CA2_i_383/O
                         net (fo=1, routed)           0.000    23.025    ADT/CA2_i_383_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.557 r  ADT/CA2_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.557    ADT/CA2_reg_i_218_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.891 r  ADT/CA2_reg_i_1318/O[1]
                         net (fo=3, routed)           0.822    24.714    ADT/CA2_reg_i_1318_n_6
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.303    25.017 r  ADT/CA2_i_1388/O
                         net (fo=1, routed)           0.000    25.017    ADT/CA2_i_1388_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.550 r  ADT/CA2_reg_i_1309/CO[3]
                         net (fo=1, routed)           0.000    25.550    ADT/CA2_reg_i_1309_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.667 r  ADT/CA2_reg_i_1192/CO[3]
                         net (fo=1, routed)           0.000    25.667    ADT/CA2_reg_i_1192_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.784 r  ADT/CA2_reg_i_1009/CO[3]
                         net (fo=1, routed)           0.000    25.784    ADT/CA2_reg_i_1009_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.901 r  ADT/CA2_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    25.901    ADT/CA2_reg_i_755_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.018 r  ADT/CA2_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    26.018    ADT/CA2_reg_i_446_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.237 r  ADT/CA2_reg_i_257/O[0]
                         net (fo=3, routed)           0.822    27.058    ADT/CA2_reg_i_257_n_7
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.295    27.353 r  ADT/CA2_i_449/O
                         net (fo=1, routed)           0.000    27.353    ADT/CA2_i_449_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.886 r  ADT/CA2_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000    27.886    ADT/CA2_reg_i_256_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.140 r  ADT/CA2_reg_i_136/CO[0]
                         net (fo=4, routed)           1.238    29.379    ADT/CA2_reg_i_136_n_3
    SLICE_X11Y64         LUT4 (Prop_lut4_I1_O)        0.367    29.746 r  ADT/CA2_i_64/O
                         net (fo=3, routed)           0.415    30.161    ADT/CA2_i_64_n_0
    SLICE_X11Y62         LUT4 (Prop_lut4_I1_O)        0.124    30.285 r  ADT/CA2_i_60/O
                         net (fo=1, routed)           0.441    30.726    ADT/DATA_sig[2]
    SLICE_X13Y63         LUT6 (Prop_lut6_I5_O)        0.124    30.850 r  ADT/CA2_i_17/O
                         net (fo=1, routed)           1.281    32.131    ADT/CA2_i_17_n_0
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    32.255 r  ADT/CA2_i_4/O
                         net (fo=7, routed)           0.608    32.863    ADT/SEVENSEGMENTDISPLAY/BCD_digits_temp__15[2]
    SLICE_X0Y60          LUT6 (Prop_lut6_I3_O)        0.124    32.987 r  ADT/CB2_i_1/O
                         net (fo=1, routed)           0.000    32.987    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[5]
    SLICE_X0Y60          FDPE                                         r  SEVENSEGMENTDISPLAY/CB2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            SEVENSEGMENTDISPLAY/CA2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.912ns  (logic 9.314ns (28.300%)  route 23.598ns (71.700%))
  Logic Levels:           33  (CARRY4=16 IBUF=1 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           4.191     5.158    SEVENSEGMENTDISPLAY/SW_IBUF[8]
    SLICE_X0Y54          LUT4 (Prop_lut4_I1_O)        0.124     5.282 r  SEVENSEGMENTDISPLAY/CA2_i_103/O
                         net (fo=1, routed)           1.505     6.787    SEVENSEGMENTDISPLAY/CA2_i_103_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.911 r  SEVENSEGMENTDISPLAY/CA2_i_49/O
                         net (fo=21, routed)          2.511     9.422    SEVENSEGMENTDISPLAY/SW[4]
    SLICE_X10Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.546 r  SEVENSEGMENTDISPLAY/CA2_i_127/O
                         net (fo=32, routed)          2.447    11.993    ADT/CA2_reg_i_63_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.117 r  ADT/CA2_i_122/O
                         net (fo=7, routed)           0.997    13.113    ADT/CA2_i_122_n_0
    SLICE_X13Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.237 r  ADT/CA2_i_130/O
                         net (fo=2, routed)           0.881    14.118    ADT/CA2_i_130_n_0
    SLICE_X12Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.242 r  ADT/CA2_i_133/O
                         net (fo=1, routed)           0.000    14.242    ADT/CA2_i_133_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.820 r  ADT/CA2_reg_i_63/O[2]
                         net (fo=41, routed)          1.303    16.123    ADT/CA2_reg_i_63_n_5
    SLICE_X9Y56          LUT3 (Prop_lut3_I1_O)        0.327    16.450 r  ADT/CA2_i_1171/O
                         net (fo=2, routed)           0.521    16.971    ADT/CA2_i_1171_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.612    17.583 r  ADT/CA2_reg_i_1177/CO[3]
                         net (fo=1, routed)           0.000    17.583    ADT/CA2_reg_i_1177_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.700 r  ADT/CA2_reg_i_981/CO[3]
                         net (fo=1, routed)           0.000    17.700    ADT/CA2_reg_i_981_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.857 r  ADT/CA2_reg_i_709/CO[1]
                         net (fo=56, routed)          1.660    19.517    ADT/CA2_reg_i_709_n_2
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.332    19.849 r  ADT/CA2_i_730/O
                         net (fo=1, routed)           0.000    19.849    ADT/CA2_i_730_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.225 r  ADT/CA2_reg_i_433/CO[3]
                         net (fo=1, routed)           0.000    20.225    ADT/CA2_reg_i_433_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.464 r  ADT/CA2_reg_i_435/O[2]
                         net (fo=5, routed)           1.385    21.849    ADT/CA2_reg_i_435_n_5
    SLICE_X7Y63          LUT3 (Prop_lut3_I0_O)        0.329    22.178 r  ADT/CA2_i_637/O
                         net (fo=1, routed)           0.521    22.699    ADT/CA2_i_637_n_0
    SLICE_X9Y63          LUT6 (Prop_lut6_I1_O)        0.326    23.025 r  ADT/CA2_i_383/O
                         net (fo=1, routed)           0.000    23.025    ADT/CA2_i_383_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.557 r  ADT/CA2_reg_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.557    ADT/CA2_reg_i_218_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.891 r  ADT/CA2_reg_i_1318/O[1]
                         net (fo=3, routed)           0.822    24.714    ADT/CA2_reg_i_1318_n_6
    SLICE_X8Y64          LUT2 (Prop_lut2_I0_O)        0.303    25.017 r  ADT/CA2_i_1388/O
                         net (fo=1, routed)           0.000    25.017    ADT/CA2_i_1388_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.550 r  ADT/CA2_reg_i_1309/CO[3]
                         net (fo=1, routed)           0.000    25.550    ADT/CA2_reg_i_1309_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.667 r  ADT/CA2_reg_i_1192/CO[3]
                         net (fo=1, routed)           0.000    25.667    ADT/CA2_reg_i_1192_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.784 r  ADT/CA2_reg_i_1009/CO[3]
                         net (fo=1, routed)           0.000    25.784    ADT/CA2_reg_i_1009_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.901 r  ADT/CA2_reg_i_755/CO[3]
                         net (fo=1, routed)           0.000    25.901    ADT/CA2_reg_i_755_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.018 r  ADT/CA2_reg_i_446/CO[3]
                         net (fo=1, routed)           0.000    26.018    ADT/CA2_reg_i_446_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.237 r  ADT/CA2_reg_i_257/O[0]
                         net (fo=3, routed)           0.822    27.058    ADT/CA2_reg_i_257_n_7
    SLICE_X10Y69         LUT2 (Prop_lut2_I0_O)        0.295    27.353 r  ADT/CA2_i_449/O
                         net (fo=1, routed)           0.000    27.353    ADT/CA2_i_449_n_0
    SLICE_X10Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.886 r  ADT/CA2_reg_i_256/CO[3]
                         net (fo=1, routed)           0.000    27.886    ADT/CA2_reg_i_256_n_0
    SLICE_X10Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.140 r  ADT/CA2_reg_i_136/CO[0]
                         net (fo=4, routed)           1.238    29.379    ADT/CA2_reg_i_136_n_3
    SLICE_X11Y64         LUT4 (Prop_lut4_I1_O)        0.367    29.746 r  ADT/CA2_i_64/O
                         net (fo=3, routed)           0.759    30.505    ADT/CA2_i_64_n_0
    SLICE_X13Y63         LUT5 (Prop_lut5_I4_O)        0.124    30.629 r  ADT/CA2_i_21/O
                         net (fo=1, routed)           1.233    31.861    ADT/CA2_i_21_n_0
    SLICE_X2Y60          LUT5 (Prop_lut5_I4_O)        0.124    31.985 r  ADT/CA2_i_6/O
                         net (fo=7, routed)           0.803    32.788    ADT/SEVENSEGMENTDISPLAY/BCD_digits_temp__15[1]
    SLICE_X0Y60          LUT6 (Prop_lut6_I5_O)        0.124    32.912 r  ADT/CA2_i_1/O
                         net (fo=1, routed)           0.000    32.912    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[6]
    SLICE_X0Y60          FDPE                                         r  SEVENSEGMENTDISPLAY/CA2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.443ns  (logic 4.128ns (48.890%)  route 4.315ns (51.110%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[15]/G
    SLICE_X5Y120         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[15]/Q
                         net (fo=56, routed)          4.315     4.874    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     8.443 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.443    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.205ns  (logic 4.113ns (50.127%)  route 4.092ns (49.873%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[13]/G
    SLICE_X4Y120         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[13]/Q
                         net (fo=5, routed)           4.092     4.651    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554     8.205 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.205    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 4.129ns (50.922%)  route 3.980ns (49.078%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[14]/G
    SLICE_X4Y120         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[14]/Q
                         net (fo=5, routed)           3.980     4.539    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     8.109 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.109    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/AN2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.226ns (58.285%)  route 0.162ns (41.714%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/Q
                         net (fo=19, routed)          0.162     0.290    SEVENSEGMENTDISPLAY/Q[2]
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.098     0.388 r  SEVENSEGMENTDISPLAY/AN2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.388    SEVENSEGMENTDISPLAY/AN2[2]
    SLICE_X0Y61          FDPE                                         r  SEVENSEGMENTDISPLAY/AN2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/AN2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.230ns (58.711%)  route 0.162ns (41.289%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/Q
                         net (fo=19, routed)          0.162     0.290    SEVENSEGMENTDISPLAY/Q[2]
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.102     0.392 r  SEVENSEGMENTDISPLAY/AN2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.392    SEVENSEGMENTDISPLAY/AN2[4]
    SLICE_X0Y61          FDPE                                         r  SEVENSEGMENTDISPLAY/AN2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.186ns (42.334%)  route 0.253ns (57.666%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[0]/C
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[0]/Q
                         net (fo=15, routed)          0.253     0.394    SEVENSEGMENTDISPLAY/Q[0]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.045     0.439 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     0.439    SEVENSEGMENTDISPLAY/digit_select__0[0]
    SLICE_X0Y64          FDCE                                         r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/CB2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.226ns (50.354%)  route 0.223ns (49.646%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/Q
                         net (fo=19, routed)          0.223     0.351    ADT/CE2_reg[2]
    SLICE_X0Y60          LUT6 (Prop_lut6_I1_O)        0.098     0.449 r  ADT/CB2_i_1/O
                         net (fo=1, routed)           0.000     0.449    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[5]
    SLICE_X0Y60          FDPE                                         r  SEVENSEGMENTDISPLAY/CB2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.184ns (40.934%)  route 0.266ns (59.066%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/Q
                         net (fo=11, routed)          0.266     0.407    SEVENSEGMENTDISPLAY/Q[1]
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.043     0.450 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select[2]_i_1/O
                         net (fo=1, routed)           0.000     0.450    SEVENSEGMENTDISPLAY/digit_select__0[2]
    SLICE_X0Y61          FDCE                                         r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/CA2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.226ns (50.242%)  route 0.224ns (49.758%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[2]/Q
                         net (fo=19, routed)          0.224     0.352    ADT/CE2_reg[2]
    SLICE_X0Y60          LUT6 (Prop_lut6_I1_O)        0.098     0.450 r  ADT/CA2_i_1/O
                         net (fo=1, routed)           0.000     0.450    SEVENSEGMENTDISPLAY/BCD_lookup[0]_0[6]
    SLICE_X0Y60          FDPE                                         r  SEVENSEGMENTDISPLAY/CA2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.196%)  route 0.266ns (58.804%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/Q
                         net (fo=11, routed)          0.266     0.407    SEVENSEGMENTDISPLAY/Q[1]
    SLICE_X0Y61          LUT3 (Prop_lut3_I0_O)        0.045     0.452 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     0.452    SEVENSEGMENTDISPLAY/FSM_sequential_digit_select[1]_i_1_n_0
    SLICE_X0Y61          FDCE                                         r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/AN2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.762%)  route 0.307ns (62.238%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/Q
                         net (fo=11, routed)          0.307     0.448    SEVENSEGMENTDISPLAY/Q[1]
    SLICE_X0Y64          LUT3 (Prop_lut3_I1_O)        0.045     0.493 r  SEVENSEGMENTDISPLAY/AN2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.493    SEVENSEGMENTDISPLAY/AN2[0]
    SLICE_X0Y64          FDPE                                         r  SEVENSEGMENTDISPLAY/AN2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/DP2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.187ns (37.889%)  route 0.307ns (62.111%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[1]/Q
                         net (fo=11, routed)          0.307     0.448    SEVENSEGMENTDISPLAY/Q[1]
    SLICE_X0Y64          LUT3 (Prop_lut3_I0_O)        0.046     0.494 r  SEVENSEGMENTDISPLAY/DP2_i_1/O
                         net (fo=1, routed)           0.000     0.494    SEVENSEGMENTDISPLAY/DP2_i_1_n_0
    SLICE_X0Y64          FDPE                                         r  SEVENSEGMENTDISPLAY/DP2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEVENSEGMENTDISPLAY/AN2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.186ns (36.908%)  route 0.318ns (63.092%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE                         0.000     0.000 r  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[0]/C
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SEVENSEGMENTDISPLAY/FSM_sequential_digit_select_reg[0]/Q
                         net (fo=15, routed)          0.318     0.459    SEVENSEGMENTDISPLAY/Q[0]
    SLICE_X0Y64          LUT3 (Prop_lut3_I1_O)        0.045     0.504 r  SEVENSEGMENTDISPLAY/AN2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.504    SEVENSEGMENTDISPLAY/AN2[1]
    SLICE_X0Y64          FDPE                                         r  SEVENSEGMENTDISPLAY/AN2_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TWICtl/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD2_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.145ns  (logic 4.124ns (67.111%)  route 2.021ns (32.889%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  TWICtl/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.419     5.712 f  TWICtl/rScl_reg/Q
                         net (fo=3, routed)           2.021     7.733    AD2_SCL_IOBUF_inst/T
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.705    11.438 r  AD2_SCL_IOBUF_inst/OBUFT/O
                         net (fo=2, unset)            0.000    11.438    AD2_SCL
    G16                                                               r  AD2_SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DIV_1/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.089ns  (logic 3.980ns (65.356%)  route 2.110ns (34.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.723     5.326    CLK_DIV_1/SYS_CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  CLK_DIV_1/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  CLK_DIV_1/sclki_reg/Q
                         net (fo=3, routed)           2.110     7.891    LED17_R_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524    11.415 r  LED17_R_OBUF_inst/O
                         net (fo=0)                   0.000    11.415    LED17_R
    N16                                                               r  LED17_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD2_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.781ns  (logic 4.060ns (70.233%)  route 1.721ns (29.767%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.689     5.291    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.809 f  TWICtl/rSda_reg/Q
                         net (fo=5, routed)           1.721     7.530    AD2_SDA_IOBUF_inst/T
    H14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.542    11.072 r  AD2_SDA_IOBUF_inst/OBUFT/O
                         net (fo=2, unset)            0.000    11.072    AD2_SDA
    H14                                                               r  AD2_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DIV_2/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.716ns  (logic 3.977ns (69.574%)  route 1.739ns (30.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.707     5.310    CLK_DIV_2/SYS_CLK_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  CLK_DIV_2/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  CLK_DIV_2/sclki_reg/Q
                         net (fo=18, routed)          1.739     7.505    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.026 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000    11.026    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.248ns  (logic 1.774ns (33.806%)  route 3.474ns (66.194%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          1.068     6.891    ADT/counter_reg[2]
    SLICE_X8Y116         LUT2 (Prop_lut2_I0_O)        0.124     7.015 r  ADT/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.015    ADT/i__carry_i_6_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.548 r  ADT/reset_counter0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.548    ADT/reset_counter0_inferred__1/i__carry_n_0
    SLICE_X8Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.665 r  ADT/reset_counter0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.665    ADT/reset_counter0_inferred__1/i__carry__0_n_0
    SLICE_X8Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.782 r  ADT/reset_counter0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.782    ADT/reset_counter0_inferred__1/i__carry__1_n_0
    SLICE_X8Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.899 r  ADT/reset_counter0_inferred__1/i__carry__2/CO[3]
                         net (fo=3, routed)           1.292     9.191    ADT/reset_counter0_inferred__1/i__carry__2_n_0
    SLICE_X6Y123         LUT2 (Prop_lut2_I1_O)        0.124     9.315 r  ADT/FSM_onehot_next_state_reg[3]_i_2/O
                         net (fo=1, routed)           0.790    10.106    ADT/FSM_onehot_next_state_reg[3]_i_2_n_0
    SLICE_X5Y123         LUT6 (Prop_lut6_I5_O)        0.124    10.230 r  ADT/FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.323    10.553    ADT/FSM_onehot_next_state_reg[3]_i_1_n_0
    SLICE_X6Y123         LDCE                                         r  ADT/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.708ns  (logic 1.658ns (35.217%)  route 3.050ns (64.783%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 r  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.818     6.641    ADT/counter_reg[2]
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.765 r  ADT/FSM_onehot_next_state_reg[6]_i_32/O
                         net (fo=1, routed)           0.000     6.765    ADT/FSM_onehot_next_state_reg[6]_i_32_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  ADT/FSM_onehot_next_state_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.315    ADT/FSM_onehot_next_state_reg[6]_i_21_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  ADT/FSM_onehot_next_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.429    ADT/FSM_onehot_next_state_reg[6]_i_12_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.543    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.636     9.293    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I1_O)        0.124     9.417 r  ADT/FSM_onehot_next_state_reg[6]_i_1/O
                         net (fo=1, routed)           0.596    10.013    ADT/FSM_onehot_next_state_reg[6]_i_1_n_0
    SLICE_X6Y124         LDCE                                         r  ADT/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.622ns  (logic 1.684ns (36.434%)  route 2.938ns (63.566%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.994     6.817    ADT/counter_reg[2]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  ADT/FSM_onehot_next_state_reg[2]_i_36/O
                         net (fo=1, routed)           0.000     6.941    ADT/FSM_onehot_next_state_reg[2]_i_36_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.491 r  ADT/FSM_onehot_next_state_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.491    ADT/FSM_onehot_next_state_reg[2]_i_21_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ADT/FSM_onehot_next_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    ADT/FSM_onehot_next_state_reg[2]_i_12_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ADT/FSM_onehot_next_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.719    ADT/FSM_onehot_next_state_reg[2]_i_3_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 r  ADT/FSM_onehot_next_state_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.944     9.777    ADT/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X6Y123         LUT4 (Prop_lut4_I0_O)        0.150     9.927 r  ADT/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.927    ADT/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X6Y123         LDCE                                         r  ADT/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.382ns  (logic 1.680ns (38.335%)  route 2.702ns (61.665%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.994     6.817    ADT/counter_reg[2]
    SLICE_X3Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  ADT/FSM_onehot_next_state_reg[2]_i_36/O
                         net (fo=1, routed)           0.000     6.941    ADT/FSM_onehot_next_state_reg[2]_i_36_n_0
    SLICE_X3Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.491 r  ADT/FSM_onehot_next_state_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.491    ADT/FSM_onehot_next_state_reg[2]_i_21_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  ADT/FSM_onehot_next_state_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.605    ADT/FSM_onehot_next_state_reg[2]_i_12_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.719 r  ADT/FSM_onehot_next_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.719    ADT/FSM_onehot_next_state_reg[2]_i_3_n_0
    SLICE_X3Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.833 f  ADT/FSM_onehot_next_state_reg[2]_i_2/CO[3]
                         net (fo=3, routed)           1.326     9.159    ADT/FSM_onehot_next_state_reg[2]_i_2_n_0
    SLICE_X6Y122         LUT4 (Prop_lut4_I2_O)        0.146     9.305 r  ADT/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.382     9.688    ADT/FSM_onehot_next_state_reg[1]_i_1_n_0
    SLICE_X6Y122         LDCE                                         r  ADT/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.140ns  (logic 1.686ns (40.723%)  route 2.454ns (59.277%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 r  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.818     6.641    ADT/counter_reg[2]
    SLICE_X4Y116         LUT2 (Prop_lut2_I0_O)        0.124     6.765 r  ADT/FSM_onehot_next_state_reg[6]_i_32/O
                         net (fo=1, routed)           0.000     6.765    ADT/FSM_onehot_next_state_reg[6]_i_32_n_0
    SLICE_X4Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.315 r  ADT/FSM_onehot_next_state_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.315    ADT/FSM_onehot_next_state_reg[6]_i_21_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  ADT/FSM_onehot_next_state_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.429    ADT/FSM_onehot_next_state_reg[6]_i_12_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  ADT/FSM_onehot_next_state_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.543    ADT/FSM_onehot_next_state_reg[6]_i_3_n_0
    SLICE_X4Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 f  ADT/FSM_onehot_next_state_reg[6]_i_2/CO[3]
                         net (fo=3, routed)           1.636     9.293    ADT/FSM_onehot_next_state_reg[6]_i_2_n_0
    SLICE_X6Y124         LUT5 (Prop_lut5_I3_O)        0.152     9.445 r  ADT/FSM_onehot_next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.445    ADT/FSM_onehot_next_state_reg[5]_i_1_n_0
    SLICE_X6Y124         LDCE                                         r  ADT/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.117ns  (logic 1.658ns (40.276%)  route 2.459ns (59.724%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.703     5.305    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y114         FDCE                                         r  ADT/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518     5.823 f  ADT/counter_reg[3]/Q
                         net (fo=10, routed)          0.827     6.651    ADT/counter_reg[3]
    SLICE_X5Y116         LUT2 (Prop_lut2_I1_O)        0.124     6.775 r  ADT/FSM_onehot_next_state_reg[4]_i_35/O
                         net (fo=1, routed)           0.000     6.775    ADT/FSM_onehot_next_state_reg[4]_i_35_n_0
    SLICE_X5Y116         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.325 r  ADT/FSM_onehot_next_state_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.325    ADT/FSM_onehot_next_state_reg[4]_i_21_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  ADT/FSM_onehot_next_state_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.439    ADT/FSM_onehot_next_state_reg[4]_i_12_n_0
    SLICE_X5Y118         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  ADT/FSM_onehot_next_state_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.553    ADT/FSM_onehot_next_state_reg[4]_i_3_n_0
    SLICE_X5Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 r  ADT/FSM_onehot_next_state_reg[4]_i_2/CO[3]
                         net (fo=3, routed)           1.160     8.827    ADT/FSM_onehot_next_state_reg[4]_i_2_n_0
    SLICE_X6Y124         LUT5 (Prop_lut5_I0_O)        0.124     8.951 r  ADT/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.471     9.422    ADT/FSM_onehot_next_state_reg[4]_i_1_n_0
    SLICE_X6Y124         LDCE                                         r  ADT/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.585     1.504    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y123         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  ADT/FSM_onehot_present_state_reg[2]/Q
                         net (fo=4, routed)           0.099     1.745    ADT/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X6Y123         LUT4 (Prop_lut4_I3_O)        0.048     1.793 r  ADT/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    ADT/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X6Y123         LDCE                                         r  ADT/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.189ns (57.690%)  route 0.139ns (42.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.584     1.503    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y124         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  ADT/FSM_onehot_present_state_reg[4]/Q
                         net (fo=7, routed)           0.139     1.783    ADT/FSM_onehot_present_state_reg[7]_0[2]
    SLICE_X6Y124         LUT5 (Prop_lut5_I2_O)        0.048     1.831 r  ADT/FSM_onehot_next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.831    ADT/FSM_onehot_next_state_reg[5]_i_1_n_0
    SLICE_X6Y124         LDCE                                         r  ADT/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.294%)  route 0.200ns (58.706%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  TWICtl/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  TWICtl/dataByte_reg[7]/Q
                         net (fo=3, routed)           0.200     1.845    ADT/LED[15][7]
    SLICE_X5Y120         LDCE                                         r  ADT/DATA_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.141ns (41.061%)  route 0.202ns (58.939%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  TWICtl/dataByte_reg[6]/Q
                         net (fo=3, routed)           0.202     1.847    ADT/LED[15][6]
    SLICE_X4Y120         LDCE                                         r  ADT/DATA_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.128ns (36.779%)  route 0.220ns (63.221%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  TWICtl/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.220     1.851    ADT/LED[15][5]
    SLICE_X3Y120         LDCE                                         r  ADT/DATA_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.394%)  route 0.208ns (59.606%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  TWICtl/dataByte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  TWICtl/dataByte_reg[3]/Q
                         net (fo=3, routed)           0.208     1.852    ADT/LED[15][3]
    SLICE_X4Y120         LDCE                                         r  ADT/DATA_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.141ns (38.882%)  route 0.222ns (61.118%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  TWICtl/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.222     1.866    ADT/LED[15][0]
    SLICE_X5Y120         LDCE                                         r  ADT/DATA_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.141ns (36.244%)  route 0.248ns (63.756%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  TWICtl/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  TWICtl/dataByte_reg[4]/Q
                         net (fo=3, routed)           0.248     1.893    ADT/LED[15][4]
    SLICE_X3Y120         LDCE                                         r  ADT/DATA_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.141ns (35.416%)  route 0.257ns (64.584%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  TWICtl/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  TWICtl/dataByte_reg[2]/Q
                         net (fo=3, routed)           0.257     1.902    ADT/LED[15][2]
    SLICE_X4Y117         LDCE                                         r  ADT/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.128ns (30.483%)  route 0.292ns (69.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.584     1.503    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  TWICtl/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.292     1.923    ADT/LED[15][5]
    SLICE_X4Y120         LDCE                                         r  ADT/DATA_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 1.631ns (27.464%)  route 4.308ns (72.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.411     3.918    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.042 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.897     5.939    ADT/AS[0]
    SLICE_X6Y118         FDCE                                         f  ADT/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.577     4.999    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  ADT/counter_reg[16]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 1.631ns (27.464%)  route 4.308ns (72.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.411     3.918    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.042 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.897     5.939    ADT/AS[0]
    SLICE_X6Y118         FDCE                                         f  ADT/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.577     4.999    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  ADT/counter_reg[17]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 1.631ns (27.464%)  route 4.308ns (72.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.411     3.918    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.042 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.897     5.939    ADT/AS[0]
    SLICE_X6Y118         FDCE                                         f  ADT/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.577     4.999    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  ADT/counter_reg[18]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 1.631ns (27.464%)  route 4.308ns (72.536%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.411     3.918    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.042 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.897     5.939    ADT/AS[0]
    SLICE_X6Y118         FDCE                                         f  ADT/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.577     4.999    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y118         FDCE                                         r  ADT/counter_reg[19]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/FSM_onehot_present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.899ns  (logic 1.631ns (27.647%)  route 4.268ns (72.353%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.411     3.918    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.042 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.858     5.899    ADT/AS[0]
    SLICE_X5Y123         FDCE                                         f  ADT/FSM_onehot_present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.572     4.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y123         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.656ns  (logic 1.631ns (28.836%)  route 4.025ns (71.164%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.411     3.918    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.042 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.615     5.656    ADT/AS[0]
    SLICE_X6Y117         FDCE                                         f  ADT/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.579     5.001    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y117         FDCE                                         r  ADT/counter_reg[12]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.656ns  (logic 1.631ns (28.836%)  route 4.025ns (71.164%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.411     3.918    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.042 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.615     5.656    ADT/AS[0]
    SLICE_X6Y117         FDCE                                         f  ADT/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.579     5.001    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y117         FDCE                                         r  ADT/counter_reg[13]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.656ns  (logic 1.631ns (28.836%)  route 4.025ns (71.164%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.411     3.918    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.042 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.615     5.656    ADT/AS[0]
    SLICE_X6Y117         FDCE                                         f  ADT/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.579     5.001    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y117         FDCE                                         r  ADT/counter_reg[14]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.656ns  (logic 1.631ns (28.836%)  route 4.025ns (71.164%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.411     3.918    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.042 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.615     5.656    ADT/AS[0]
    SLICE_X6Y117         FDCE                                         f  ADT/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.579     5.001    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y117         FDCE                                         r  ADT/counter_reg[15]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/FSM_onehot_present_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.626ns  (logic 1.631ns (28.988%)  route 3.995ns (71.012%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           2.411     3.918    CLK_DIV_1/CPU_RESETN_IBUF
    SLICE_X0Y110         LUT2 (Prop_lut2_I0_O)        0.124     4.042 f  CLK_DIV_1/FSM_onehot_present_state[8]_i_1/O
                         net (fo=41, routed)          1.585     5.626    ADT/AS[0]
    SLICE_X7Y124         FDCE                                         f  ADT/FSM_onehot_present_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.570     4.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.178ns (64.028%)  route 0.100ns (35.972%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[1]/G
    SLICE_X6Y122         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.100     0.278    ADT/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X5Y122         FDCE                                         r  ADT/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.854     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y122         FDCE                                         r  ADT/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.178ns (64.028%)  route 0.100ns (35.972%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[3]/G
    SLICE_X6Y123         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.100     0.278    ADT/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X5Y123         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.852     2.018    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y123         FDCE                                         r  ADT/FSM_onehot_present_state_reg[3]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[0]/G
    SLICE_X6Y122         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.288    ADT/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X7Y121         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.855     2.021    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y121         FDPE                                         r  ADT/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.178ns (60.510%)  route 0.116ns (39.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[5]/G
    SLICE_X6Y124         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[5]/Q
                         net (fo=1, routed)           0.116     0.294    ADT/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X7Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.851     2.017    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[5]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.178ns (43.736%)  route 0.229ns (56.264%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[8]/G
    SLICE_X6Y123         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.229     0.407    ADT/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X7Y120         FDCE                                         r  ADT/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.856     2.022    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y120         FDCE                                         r  ADT/FSM_onehot_present_state_reg[8]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.178ns (38.511%)  route 0.284ns (61.489%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[6]/G
    SLICE_X6Y124         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.284     0.462    ADT/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X7Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.851     2.017    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[6]/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.178ns (38.511%)  route 0.284ns (61.489%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[7]/G
    SLICE_X6Y124         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.284     0.462    ADT/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X7Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.851     2.017    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y124         FDCE                                         r  ADT/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 PULLUP_SDA/O
                            (internal pin)
  Destination:            TWICtl/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.228ns (43.702%)  route 0.294ns (56.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                  PULLUP                       0.000     0.000 r  PULLUP_SDA/O
                         net (fo=2, unset)            0.000     0.000    AD2_SCL_IOBUF_inst/IO
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  AD2_SCL_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.294     0.522    TWICtl/AD2_SCL_IBUF
    SLICE_X1Y123         FDRE                                         r  TWICtl/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.855     2.021    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  TWICtl/dScl_reg/C

Slack:                    inf
  Source:                 PULLUP_SCL/O
                            (internal pin)
  Destination:            TWICtl/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.240ns (40.689%)  route 0.350ns (59.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                  PULLUP                       0.000     0.000 r  PULLUP_SCL/O
                         net (fo=2, unset)            0.000     0.000    AD2_SDA_IOBUF_inst/IO
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  AD2_SDA_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.350     0.590    TWICtl/AD2_SDA_IBUF
    SLICE_X1Y121         FDRE                                         r  TWICtl/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.859     2.024    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  TWICtl/dSda_reg/C

Slack:                    inf
  Source:                 ADT/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ADT/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.178ns (28.444%)  route 0.448ns (71.556%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         LDCE                         0.000     0.000 r  ADT/FSM_onehot_next_state_reg[2]/G
    SLICE_X6Y123         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ADT/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.448     0.626    ADT/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X7Y123         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.852     2.018    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y123         FDCE                                         r  ADT/FSM_onehot_present_state_reg[2]/C





