#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 19 09:35:04 2022
# Process ID: 19308
# Current directory: D:/pj2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28140 D:\pj2\project_2\project_2.xpr
# Log file: D:/pj2/project_2/vivado.log
# Journal file: D:/pj2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/pj2/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/app/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: testbench
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 762.461 ; gain = 54.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench' [D:/pj2/project_2/project_2.srcs/sources_1/imports/pj2/testbench.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:60]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:372]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (1#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:372]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:84]
INFO: [Synth 8-6157] synthesizing module 'maindec' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:105]
	Parameter FETCH bound to: 4'b0000 
	Parameter DECODE bound to: 4'b0001 
	Parameter MEMADR bound to: 4'b0010 
	Parameter MEMRD bound to: 4'b0011 
	Parameter MEMWB bound to: 4'b0100 
	Parameter MEMWR bound to: 4'b0101 
	Parameter RTYPEEX bound to: 4'b0110 
	Parameter RTYPEWB bound to: 4'b0111 
	Parameter BEQEX bound to: 4'b1000 
	Parameter ADDIEX bound to: 4'b1001 
	Parameter IWB bound to: 4'b1010 
	Parameter JEX bound to: 4'b1011 
	Parameter BNEEX bound to: 4'b1100 
	Parameter ANDIEX bound to: 4'b1101 
	Parameter ORIEX bound to: 4'b1110 
	Parameter LW bound to: 6'b100011 
	Parameter SW bound to: 6'b101011 
	Parameter RTYPE bound to: 6'b000000 
	Parameter BEQ bound to: 6'b000100 
	Parameter BNE bound to: 6'b000101 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter J bound to: 6'b000010 
INFO: [Synth 8-6155] done synthesizing module 'maindec' (2#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:105]
INFO: [Synth 8-6157] synthesizing module 'aludec' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:253]
INFO: [Synth 8-155] case statement is not full and has no default [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:257]
WARNING: [Synth 8-87] always_comb on 'alucontrol_reg' did not result in combinational logic [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:258]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (3#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:253]
INFO: [Synth 8-6155] done synthesizing module 'controller' (4#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:84]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:273]
INFO: [Synth 8-6157] synthesizing module 'sl2' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:326]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (5#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:326]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:311]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:311]
INFO: [Synth 8-6157] synthesizing module 'flopr2' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:354]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr2' (7#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:354]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:385]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (8#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:385]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:333]
INFO: [Synth 8-6155] done synthesizing module 'signext' (9#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:333]
INFO: [Synth 8-6157] synthesizing module 'zeroext' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:339]
INFO: [Synth 8-6155] done synthesizing module 'zeroext' (10#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:339]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:385]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (10#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:385]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:411]
INFO: [Synth 8-155] case statement is not full and has no default [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:420]
WARNING: [Synth 8-87] always_comb on 'ALUResult_reg' did not result in combinational logic [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:418]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:411]
INFO: [Synth 8-6157] synthesizing module 'flopr' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:346]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (12#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:346]
INFO: [Synth 8-6157] synthesizing module 'mux4' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:393]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (13#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:393]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (14#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:273]
INFO: [Synth 8-6155] done synthesizing module 'mips' (15#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:60]
INFO: [Synth 8-6157] synthesizing module 'imem' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:38]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'imem' (16#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:38]
INFO: [Synth 8-6157] synthesizing module 'dmem' [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (17#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'top' (18#1) [D:/pj2/project_2/project_2.srcs/sources_1/new/pj2.sv:23]
WARNING: [Synth 8-85] always block has no event control specified [D:/pj2/project_2/project_2.srcs/sources_1/imports/pj2/testbench.sv:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/pj2/project_2/project_2.srcs/sources_1/imports/pj2/testbench.sv:41]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/pj2/project_2/project_2.srcs/sources_1/imports/pj2/testbench.sv:41]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [D:/pj2/project_2/project_2.srcs/sources_1/imports/pj2/testbench.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'testbench' (19#1) [D:/pj2/project_2/project_2.srcs/sources_1/imports/pj2/testbench.sv:23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[31]
WARNING: [Synth 8-3331] design dmem has unconnected port a[30]
WARNING: [Synth 8-3331] design dmem has unconnected port a[29]
WARNING: [Synth 8-3331] design dmem has unconnected port a[28]
WARNING: [Synth 8-3331] design dmem has unconnected port a[27]
WARNING: [Synth 8-3331] design dmem has unconnected port a[26]
WARNING: [Synth 8-3331] design dmem has unconnected port a[25]
WARNING: [Synth 8-3331] design dmem has unconnected port a[24]
WARNING: [Synth 8-3331] design dmem has unconnected port a[23]
WARNING: [Synth 8-3331] design dmem has unconnected port a[22]
WARNING: [Synth 8-3331] design dmem has unconnected port a[21]
WARNING: [Synth 8-3331] design dmem has unconnected port a[20]
WARNING: [Synth 8-3331] design dmem has unconnected port a[19]
WARNING: [Synth 8-3331] design dmem has unconnected port a[18]
WARNING: [Synth 8-3331] design dmem has unconnected port a[17]
WARNING: [Synth 8-3331] design dmem has unconnected port a[16]
WARNING: [Synth 8-3331] design dmem has unconnected port a[15]
WARNING: [Synth 8-3331] design dmem has unconnected port a[14]
WARNING: [Synth 8-3331] design dmem has unconnected port a[13]
WARNING: [Synth 8-3331] design dmem has unconnected port a[12]
WARNING: [Synth 8-3331] design dmem has unconnected port a[11]
WARNING: [Synth 8-3331] design dmem has unconnected port a[10]
WARNING: [Synth 8-3331] design dmem has unconnected port a[9]
WARNING: [Synth 8-3331] design dmem has unconnected port a[8]
WARNING: [Synth 8-3331] design dmem has unconnected port a[1]
WARNING: [Synth 8-3331] design dmem has unconnected port a[0]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 817.887 ; gain = 109.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 817.887 ; gain = 109.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 817.887 ; gain = 109.867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1138.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1216.395 ; gain = 508.375
47 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1216.395 ; gain = 508.375
