Analysis & Synthesis report for eecs301_lab2
Sun Sep 20 18:16:00 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: speedcount_pwm:sp
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Port Connectivity Checks: "speed_counter:sc|flipflop:b0"
 19. Port Connectivity Checks: "speed_counter:sc|flipflop:a1"
 20. Port Connectivity Checks: "speed_counter:sc|flipflop:a0"
 21. Port Connectivity Checks: "pwm:controller"
 22. Port Connectivity Checks: "speedcount_pwm:sp"
 23. Port Connectivity Checks: "counter:count"
 24. SignalTap II Logic Analyzer Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Sep 20 18:16:00 2015       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; eecs301_lab2                                ;
; Top-level Entity Name           ; eecs301_lab2                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 620                                         ;
; Total pins                      ; 175                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,304                                       ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; eecs301_lab2       ; eecs301_lab2       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------+-------------+
; V/speedcount_pwm.v                                                 ; yes             ; User Verilog HDL File                        ; G:/EECS301/lab2/V/speedcount_pwm.v                                                 ;             ;
; V/func.v                                                           ; yes             ; User Verilog HDL File                        ; G:/EECS301/lab2/V/func.v                                                           ;             ;
; V/clock_divider.v                                                  ; yes             ; User Verilog HDL File                        ; G:/EECS301/lab2/V/clock_divider.v                                                  ;             ;
; V/pwm.v                                                            ; yes             ; User Verilog HDL File                        ; G:/EECS301/lab2/V/pwm.v                                                            ;             ;
; V/goal_counter.v                                                   ; yes             ; User Verilog HDL File                        ; G:/EECS301/lab2/V/goal_counter.v                                                   ;             ;
; V/flipflop.v                                                       ; yes             ; User Verilog HDL File                        ; G:/EECS301/lab2/V/flipflop.v                                                       ;             ;
; V/counter.v                                                        ; yes             ; User Verilog HDL File                        ; G:/EECS301/lab2/V/counter.v                                                        ;             ;
; eecs301_lab2.v                                                     ; yes             ; User Verilog HDL File                        ; G:/EECS301/lab2/eecs301_lab2.v                                                     ;             ;
; V/direction_handler.v                                              ; yes             ; User Verilog HDL File                        ; G:/EECS301/lab2/V/direction_handler.v                                              ;             ;
; V/speed_counter.v                                                  ; yes             ; User Verilog HDL File                        ; G:/EECS301/lab2/V/speed_counter.v                                                  ;             ;
; V/reset_clock.v                                                    ; yes             ; User Verilog HDL File                        ; G:/EECS301/lab2/V/reset_clock.v                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                          ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                       ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf        ;             ;
; db/sld_ela_trigger_flow_sel_js31.tdf                               ; yes             ; Auto-Generated Megafunction                  ; G:/EECS301/lab2/db/sld_ela_trigger_flow_sel_js31.tdf                               ;             ;
; db/sld_reserved_eecs301_lab2_auto_signaltap_0_flow_mgr_c90c.v      ; yes             ; Encrypted Auto-Generated Megafunction        ; G:/EECS301/lab2/db/sld_reserved_eecs301_lab2_auto_signaltap_0_flow_mgr_c90c.v      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altram.inc                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                        ;             ;
; db/altsyncram_2584.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; G:/EECS301/lab2/db/altsyncram_2584.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                        ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; G:/EECS301/lab2/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/declut.inc                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                     ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; G:/EECS301/lab2/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; g:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc             ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/EECS301/lab2/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/EECS301/lab2/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/EECS301/lab2/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/EECS301/lab2/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/EECS301/lab2/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/EECS301/lab2/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; G:/EECS301/lab2/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                         ; altera_sld  ;
; db/ip/sld4209acef/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/EECS301/lab2/db/ip/sld4209acef/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; G:/EECS301/lab2/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; G:/EECS301/lab2/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/EECS301/lab2/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; G:/EECS301/lab2/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; G:/EECS301/lab2/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; g:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 365                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 431                      ;
;     -- 7 input functions                    ; 1                        ;
;     -- 6 input functions                    ; 61                       ;
;     -- 5 input functions                    ; 73                       ;
;     -- 4 input functions                    ; 50                       ;
;     -- <=3 input functions                  ; 246                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 620                      ;
;                                             ;                          ;
; I/O pins                                    ; 175                      ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 2304                     ;
;                                             ;                          ;
; Total DSP Blocks                            ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 358                      ;
; Total fan-out                               ; 4218                     ;
; Average fan-out                             ; 2.81                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |eecs301_lab2                                                                                           ; 431 (1)           ; 620 (0)      ; 2304              ; 2          ; 175  ; 0            ; |eecs301_lab2                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |clock_divider:slow|                                                                                 ; 22 (22)           ; 22 (22)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|clock_divider:slow                                                                                                                                                                                                                                                                                                      ; work         ;
;    |counter:count|                                                                                      ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|counter:count                                                                                                                                                                                                                                                                                                           ; work         ;
;    |direction_handler:direct|                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|direction_handler:direct                                                                                                                                                                                                                                                                                                ; work         ;
;    |func:f|                                                                                             ; 41 (41)           ; 12 (12)      ; 0                 ; 2          ; 0    ; 0            ; |eecs301_lab2|func:f                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |goal_counter:goal|                                                                                  ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|goal_counter:goal                                                                                                                                                                                                                                                                                                       ; work         ;
;    |pwm:controller|                                                                                     ; 23 (23)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|pwm:controller                                                                                                                                                                                                                                                                                                          ; work         ;
;    |reset_clock:reset_clk|                                                                              ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|reset_clock:reset_clk                                                                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 91 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                        ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|     ; 90 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                            ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                          ; 90 (1)            ; 90 (5)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                               ; 89 (0)            ; 85 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                            ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                           ; 89 (56)           ; 85 (57)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                               ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                             ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                       ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                           ; 18 (18)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                     ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 202 (2)           ; 434 (36)     ; 2304              ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 200 (0)           ; 398 (0)      ; 2304              ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                    ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 200 (67)          ; 398 (146)    ; 2304              ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                             ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                              ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                          ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 2304              ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                             ; work         ;
;                |altsyncram_2584:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 2304              ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2584:auto_generated                                                                                                                              ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 60 (60)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                  ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 4 (1)             ; 62 (1)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                 ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                         ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 0 (0)             ; 54 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                          ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 54 (54)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                               ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                        ; 3 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                 ; work         ;
;                   |sld_ela_trigger_flow_sel_js31:auto_generated|                                        ; 3 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_js31:auto_generated                                                                    ; work         ;
;                      |sld_reserved_eecs301_lab2_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|               ; 3 (3)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_js31:auto_generated|sld_reserved_eecs301_lab2_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 36 (11)           ; 65 (0)       ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                  ; work         ;
;                   |cntr_49i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_49i:auto_generated                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                           ; work         ;
;                   |cntr_4vi:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                   ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                 ; work         ;
;                   |cntr_09i:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                         ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                    ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                            ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                           ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                         ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                       ; work         ;
;    |speed_counter:sc|                                                                                   ; 12 (12)           ; 19 (17)      ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|speed_counter:sc                                                                                                                                                                                                                                                                                                        ; work         ;
;       |flipflop:a0|                                                                                     ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|speed_counter:sc|flipflop:a0                                                                                                                                                                                                                                                                                            ; work         ;
;       |flipflop:a1|                                                                                     ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|speed_counter:sc|flipflop:a1                                                                                                                                                                                                                                                                                            ; work         ;
;    |speedcount_pwm:sp|                                                                                  ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |eecs301_lab2|speedcount_pwm:sp                                                                                                                                                                                                                                                                                                       ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2584:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 18           ; 128          ; 18           ; 2304 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                            ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                            ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                              ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eecs301_lab2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_js31:auto_generated|sld_reserved_eecs301_lab2_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------+----------------------------------------------+
; Register name                         ; Reason for Removal                           ;
+---------------------------------------+----------------------------------------------+
; counter:count|count[1..8]             ; Lost fanout                                  ;
; clock_divider:slow|counter[0]         ; Merged with reset_clock:reset_clk|counter[0] ;
; Total Number of Removed Registers = 9 ;                                              ;
+---------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 620   ;
; Number of registers using Synchronous Clear  ; 127   ;
; Number of registers using Synchronous Load   ; 126   ;
; Number of registers using Asynchronous Clear ; 200   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 325   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; speedcount_pwm:sp|PWM_out                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; Total number of inverted registers = 12                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |eecs301_lab2|speed_counter:sc|counter[0]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |eecs301_lab2|func:f|out[10]               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |eecs301_lab2|goal_counter:goal|counter[8] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: speedcount_pwm:sp ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; bit            ; 6     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                      ;
+-------------------------------------------------+-------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                             ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 18                                                                ; Untyped        ;
; sld_trigger_bits                                ; 18                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                 ; Untyped        ;
; sld_sample_depth                                ; 128                                                               ; Untyped        ;
; sld_segment_size                                ; 128                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                              ; Untyped        ;
; sld_state_bits                                  ; 2                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                              ; String         ;
; sld_inversion_mask_length                       ; 65                                                                ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                 ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_eecs301_lab2_auto_signaltap_0_flow_mgr_c90c          ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 18                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                 ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "speed_counter:sc|flipflop:b0"                                                                                                                                                           ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "speed_counter:sc|flipflop:a1"                                                                                                                                                          ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "speed_counter:sc|flipflop:a0"                                                                                                                                                          ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm:controller"                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk     ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (1 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "speedcount_pwm:sp"                                                                                                                                                                      ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_in       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x_in[5..1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; x_in[0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:count"                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; count[8..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 18                  ; 18               ; 128          ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 96                          ;
;     ENA               ; 8                           ;
;     ENA SCLR          ; 17                          ;
;     SCLR              ; 12                          ;
;     plain             ; 59                          ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 138                         ;
;     arith             ; 82                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 51                          ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 24                          ;
;     normal            ; 56                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 6                           ;
;         5 data inputs ; 21                          ;
;         6 data inputs ; 12                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 191                         ;
;                       ;                             ;
; Max LUT depth         ; 3.70                        ;
; Average LUT depth     ; 1.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                      ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details                                                                                                                                                        ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; speed_counter:sc|counter[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[0]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[0]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[1]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[1]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[2]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[2]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[3]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[3]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[4]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[4]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[5]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[5]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[6]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[6]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[7]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|counter[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|counter[7]         ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[0]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[0]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[1]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[1]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[2]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[2]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[3]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[3]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[4]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[4]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[5]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[5]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[6]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[6]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[7]           ; N/A                                                                                                                                                            ;
; speed_counter:sc|speed[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; speed_counter:sc|speed[7]           ; N/A                                                                                                                                                            ;
; srst                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; srst                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; srst_clk                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; srst_clk                    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                 ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; CLOCK_50                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A                                                                                                                                                            ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sun Sep 20 18:15:22 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab2 -c eecs301_lab2
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Warning (10463): Verilog HDL Declaration warning at speedcount_pwm.v(2): "bit" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file v/speedcount_pwm.v
    Info (12023): Found entity 1: speedcount_pwm
Info (12021): Found 1 design units, including 1 entities, in source file v/func.v
    Info (12023): Found entity 1: func
Info (12021): Found 1 design units, including 1 entities, in source file v/clock_divider.v
    Info (12023): Found entity 1: clock_divider
Info (12021): Found 1 design units, including 1 entities, in source file v/pwm.v
    Info (12023): Found entity 1: pwm
Info (12021): Found 1 design units, including 1 entities, in source file v/goal_counter.v
    Info (12023): Found entity 1: goal_counter
Info (12021): Found 1 design units, including 1 entities, in source file v/flipflop.v
    Info (12023): Found entity 1: flipflop
Info (12021): Found 1 design units, including 1 entities, in source file v/counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file eecs301_lab2.v
    Info (12023): Found entity 1: eecs301_lab2
Info (12021): Found 1 design units, including 1 entities, in source file v/direction_handler.v
    Info (12023): Found entity 1: direction_handler
Warning (10275): Verilog HDL Module Instantiation warning at speed_counter.v(13): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file v/speed_counter.v
    Info (12023): Found entity 1: speed_counter
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_clock.v
    Info (12023): Found entity 1: reset_clock
Info (12127): Elaborating entity "eecs301_lab2" for the top level hierarchy
Warning (10034): Output port "HEX0" at eecs301_lab2.v(21) has no driver
Warning (10034): Output port "HEX1" at eecs301_lab2.v(22) has no driver
Warning (10034): Output port "HEX2" at eecs301_lab2.v(23) has no driver
Warning (10034): Output port "HEX3" at eecs301_lab2.v(24) has no driver
Warning (10034): Output port "HEX4" at eecs301_lab2.v(25) has no driver
Warning (10034): Output port "HEX5" at eecs301_lab2.v(26) has no driver
Warning (10034): Output port "LEDR[9]" at eecs301_lab2.v(32) has no driver
Warning (10034): Output port "VGA_B" at eecs301_lab2.v(38) has no driver
Warning (10034): Output port "VGA_G" at eecs301_lab2.v(41) has no driver
Warning (10034): Output port "VGA_R" at eecs301_lab2.v(43) has no driver
Warning (10034): Output port "ADC_CONVST" at eecs301_lab2.v(9) has no driver
Warning (10034): Output port "ADC_DIN" at eecs301_lab2.v(10) has no driver
Warning (10034): Output port "ADC_SCLK" at eecs301_lab2.v(12) has no driver
Warning (10034): Output port "VGA_BLANK_N" at eecs301_lab2.v(39) has no driver
Warning (10034): Output port "VGA_CLK" at eecs301_lab2.v(40) has no driver
Warning (10034): Output port "VGA_HS" at eecs301_lab2.v(42) has no driver
Warning (10034): Output port "VGA_SYNC_N" at eecs301_lab2.v(44) has no driver
Warning (10034): Output port "VGA_VS" at eecs301_lab2.v(45) has no driver
Info (12128): Elaborating entity "counter" for hierarchy "counter:count"
Info (12128): Elaborating entity "goal_counter" for hierarchy "goal_counter:goal"
Warning (10230): Verilog HDL assignment warning at goal_counter.v(20): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at goal_counter.v(21): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:slow"
Warning (10230): Verilog HDL assignment warning at clock_divider.v(11): truncated value with size 32 to match size of target (23)
Info (12128): Elaborating entity "reset_clock" for hierarchy "reset_clock:reset_clk"
Warning (10230): Verilog HDL assignment warning at reset_clock.v(12): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "speedcount_pwm" for hierarchy "speedcount_pwm:sp"
Warning (10230): Verilog HDL assignment warning at speedcount_pwm.v(15): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "func" for hierarchy "func:f"
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:controller"
Info (12128): Elaborating entity "direction_handler" for hierarchy "direction_handler:direct"
Info (12128): Elaborating entity "speed_counter" for hierarchy "speed_counter:sc"
Warning (10230): Verilog HDL assignment warning at speed_counter.v(41): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "flipflop" for hierarchy "speed_counter:sc|flipflop:a0"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_js31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_js31
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_eecs301_lab2_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_eecs301_lab2_auto_signaltap_0_flow_mgr_c90c
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2584.tdf
    Info (12023): Found entity 1: altsyncram_2584
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2015.09.20.18:15:52 Progress: Loading sld4209acef/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[4]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[1]~synth"
    Warning (13010): Node "GPIO_0[3]~synth"
    Warning (13010): Node "GPIO_0[4]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND
    Warning (13410): Pin "ADC_SCLK" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/EECS301/lab2/eecs301_lab2.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 65 of its 69 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT"
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[1]"
Info (21057): Implemented 1011 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 85 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 811 logic cells
    Info (21064): Implemented 18 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 190 warnings
    Info: Peak virtual memory: 834 megabytes
    Info: Processing ended: Sun Sep 20 18:16:00 2015
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/EECS301/lab2/eecs301_lab2.map.smsg.


