INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.srcs/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.srcs/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/11/1/centroid/centroid.srcs/sources_1/ip/c_accum_0/sim/c_accum_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_accum_0
