%% Zoottelkeeper: Beginning of the autogenerated index file list  %%
- 📄 [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/[book] Verilog高级数字|[book] Verilog高级数字]]
- 📄 [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/book - SV for design|book - SV for design]]
- 📄 [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/book - sv验证 测试平台|book - sv验证 测试平台]]
- 📄 [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/book - Synthesizing SystemVerilog|book - Synthesizing SystemVerilog]]
- 📄 [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/note - SV 验证|note - SV 验证]]
- 📄 [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/note - svlang|note - svlang]]
- 📄 [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/note - veriloglang|note - veriloglang]]
- 🗂️ [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/assets/assets|assets]]
- 🗂️ [[04-IntegratedCircuit/BasicsAndApplication/SystermVerilog/UVM/UVM|UVM]]
%% Zoottelkeeper: End of the autogenerated index file list  %%
