
---------- Begin Simulation Statistics ----------
simSeconds                                   0.013540                       # Number of seconds simulated (Second)
simTicks                                  13539929850                       # Number of ticks simulated (Tick)
finalTick                                 13539929850                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    101.17                       # Real time elapsed on the host (Second)
hostTickRate                                133827063                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3888984                       # Number of bytes of host memory used (Byte)
simInsts                                      1631136                       # Number of instructions simulated (Count)
simOps                                       29568031                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    16122                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     292245                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples       732185                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     1.120228                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     2.777973                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |      629706     86.00%     86.00% |          69      0.01%     86.01% |      102359     13.98%     99.99% |          12      0.00%     99.99% |          35      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total       732185                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples      7385087                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.057978                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.028438                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.460405                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |     7175767     97.17%     97.17% |      163383      2.21%     99.38% |       23084      0.31%     99.69% |       13608      0.18%     99.87% |        8542      0.12%     99.99% |         346      0.00%    100.00% |         173      0.00%    100.00% |         168      0.00%    100.00% |          16      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total      7385087                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples      7387928                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     3.556128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.076823                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    26.726148                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |     7381382     99.91%     99.91% |        2088      0.03%     99.94% |        3082      0.04%     99.98% |          85      0.00%     99.98% |        1263      0.02%    100.00% |          11      0.00%    100.00% |          13      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total      7387928                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples      7280425                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.000473                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.000274                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     0.177348                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |     7280423    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total      7280425                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples       107503                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   176.632764                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean   158.855770                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   136.704538                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |      100958     93.91%     93.91% |        2087      1.94%     95.85% |        3082      2.87%     98.72% |          85      0.08%     98.80% |        1263      1.17%     99.97% |          11      0.01%     99.98% |          13      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total       107503                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size            4                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket           39                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples       318971                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     2.568792                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     3.737194                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |      216586     67.90%     67.90% |          22      0.01%     67.91% |      102333     32.08%     99.99% |           7      0.00%     99.99% |          21      0.01%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total       318971                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples       411969                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.002049                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     0.151553                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |      411875     99.98%     99.98% |          47      0.01%     99.99% |          26      0.01%     99.99% |           5      0.00%    100.00% |          14      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total       411969                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples         1245                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |        1245    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total         1245                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch |       53628     50.03%     50.03% |       53564     49.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch::total       107192                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data |       43431     50.00%     50.00% |       43427     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data::total        86858                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data |       53627     50.03%     50.03% |       53564     49.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data::total       107191                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack |       43431     50.00%     50.00% |       43427     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack::total        86858                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement |        2005     50.76%     50.76% |        1945     49.24%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement::total         3950                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch |       53628     50.03%     50.03% |       53564     49.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch::total       107192                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data |       43431     50.00%     50.00% |       43427     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data::total        86858                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement |        2005     50.76%     50.76% |        1945     49.24%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement::total         3950                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data |       53627     50.03%     50.03% |       53564     49.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data::total       107191                       (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack |       43431     50.00%     50.00% |       43427     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack::total        86858                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |      193881    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total       193881                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |      498373    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total       498373                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |     6695678    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total      6695678                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |        1245    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total         1245                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |      105383    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total       105383                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |        3025    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total         3025                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |      104476    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total       104476                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |      105222    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total       105222                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |        3027    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total         3027                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |        1136    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total         1136                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |      103219    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total       103219                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |         143    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total          143                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch |         120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch::total          120                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |           7    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total            7                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |           6    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total            6                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |      497114    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total       497114                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |        1102    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total         1102                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |         154    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total          154                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |       60227    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total        60227                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |         154    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total          154                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |        2871    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total         2871                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |      130621    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total       130621                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |     6592303    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total      6592303                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |      102351    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total       102351                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |        3025    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total         3025                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |        1258    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total         1258                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |      103218    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total       103218                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch |           3    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |      105222    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total       105222                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR |         617     49.12%     49.12% |         639     50.88%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR::total         1256                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS |        1582     52.26%     52.26% |        1445     47.74%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS::total         3027                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX |       51608     50.00%     50.00% |       51611     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX::total       103219                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX |       52678     50.06%     50.06% |       52544     49.94%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX::total       105222                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement |       43431     50.00%     50.00% |       43427     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement::total        86858                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean |        2005     50.76%     50.76% |        1945     49.24%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean::total         3950                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data |       53627     50.03%     50.03% |       53564     49.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data::total       107191                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack |       45436     50.04%     50.04% |       45372     49.96%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack::total        90808                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all |         613     49.24%     49.24% |         632     50.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all::total         1245                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock |       53189     50.06%     50.06% |       53056     49.94%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock::total       106245                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR |         613     49.24%     49.24% |         632     50.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR::total         1245                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS |        1449     51.62%     51.62% |        1358     48.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS::total         2807                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX |       51566     50.00%     50.00% |       51574     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX::total       103140                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR |           3     37.50%     37.50% |           5     62.50%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR::total            8                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE |           1     50.00%     50.00% |           1     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean |         613     49.28%     49.28% |         631     50.72%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean::total         1244                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR |           1     33.33%     33.33% |           2     66.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS |         132     60.55%     60.55% |          86     39.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS::total          218                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX |          42     53.85%     53.85% |          36     46.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX::total           78                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement |       43431     50.00%     50.00% |       43426     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement::total        86857                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean |        1392     51.44%     51.44% |        1314     48.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean::total         2706                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX |       52678     50.06%     50.06% |       52544     49.94%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX::total       105222                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack |       45436     50.04%     50.04% |       45372     49.96%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack::total        90808                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all |         613     49.28%     49.28% |         631     50.72%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all::total         1244                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data |        1449     51.62%     51.62% |        1358     48.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data::total         2807                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data |         613     49.24%     49.24% |         632     50.76%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data::total         1245                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data |       51565     50.00%     50.00% |       51574     50.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data::total       103139                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock |           1     33.33%     33.33% |           2     66.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock |       53188     50.06%     50.06% |       53054     49.94%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       106242                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples       193881                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     3.591615                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.079982                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    25.765451                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |      193667     99.89%     99.89% |         176      0.09%     99.98% |          11      0.01%     99.99% |           2      0.00%     99.99% |          22      0.01%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total       193881                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples       190854                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000052                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000036                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.007238                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      190844     99.99%     99.99% |          10      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total       190854                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples         3027                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   166.991080                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean   137.833442                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   124.106878                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |        2813     92.93%     92.93% |         176      5.81%     98.74% |          11      0.36%     99.11% |           2      0.07%     99.17% |          22      0.73%     99.90% |           1      0.03%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total         3027                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples      6680706                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     3.712744                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.081481                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    27.563673                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |     6674488     99.91%     99.91% |        1820      0.03%     99.93% |        3064      0.05%     99.98% |          83      0.00%     99.98% |        1226      0.02%    100.00% |          10      0.00%    100.00% |          11      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total      6680706                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples      6577579                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.000160                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.000051                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     0.185608                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |     6577577    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total      6577579                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples       103127                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   176.725028                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   159.361135                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   137.162093                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |       96910     93.97%     93.97% |        1819      1.76%     95.74% |        3064      2.97%     98.71% |          83      0.08%     98.79% |        1226      1.19%     99.98% |          10      0.01%     99.99% |          11      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total       103127                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples       498370                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.489183                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.013119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev    11.711045                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |      497125     99.75%     99.75% |        1132      0.23%     99.98% |          58      0.01%     99.99% |          33      0.01%    100.00% |           6      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |          12      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total       498370                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples       497114                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      497114    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total       497114                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples         1256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   195.103503                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean   176.213557                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   129.813193                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |          11      0.88%      0.88% |        1132     90.13%     91.00% |          58      4.62%     95.62% |          33      2.63%     98.25% |           6      0.48%     98.73% |           1      0.08%     98.81% |           0      0.00%     98.81% |           0      0.00%     98.81% |           3      0.24%     99.04% |          12      0.96%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total         1256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples        10529                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     2.258809                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.213028                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    12.290678                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |       10455     99.30%     99.30% |           0      0.00%     99.30% |           0      0.00%     99.30% |           0      0.00%     99.30% |          62      0.59%     99.89% |           9      0.09%     99.97% |           2      0.02%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total        10529                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples        10449                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.227582                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.170871                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.419291                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        8071     77.24%     77.24% |        2378     22.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total        10449                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples           80                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   136.950000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   123.115493                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    39.949620                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |           6      7.50%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |          62     77.50%     85.00% |           9     11.25%     96.25% |           2      2.50%     98.75% |           1      1.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total           80                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples         2221                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     1.868528                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.026530                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    13.624891                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |        2212     99.59%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |           2      0.09%     99.68% |           2      0.09%     99.77% |           0      0.00%     99.77% |           4      0.18%     99.95% |           0      0.00%     99.95% |           1      0.05%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total         2221                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples         2208                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        2208    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total         2208                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           13                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   149.384615                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    87.666202                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   103.100710                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           4     30.77%     30.77% |           0      0.00%     30.77% |           0      0.00%     30.77% |           0      0.00%     30.77% |           2     15.38%     46.15% |           2     15.38%     61.54% |           0      0.00%     61.54% |           4     30.77%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           13                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples         2221                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |        2221    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total         2221                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples         2221                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |        2221    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total         2221                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.m_msg_count        53628                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.requestToDir.m_buf_msgs     0.001319                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_msg_count        97059                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_buf_msgs     0.002396                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_stall_time       121878                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers0.requestToMemory.m_avg_stall_time     1.255710                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.m_msg_count        99063                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.responseFromDir.m_buf_msgs     0.002436                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory.m_msg_count        97058                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.responseFromMemory.m_buf_msgs     0.003986                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.m_msg_count        45436                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers0.responseToDir.m_buf_msgs     0.001117                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.m_msg_count        53564                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.requestToDir.m_buf_msgs     0.001317                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_msg_count        96991                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_buf_msgs     0.002395                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_stall_time       123876                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers1.requestToMemory.m_avg_stall_time     1.277191                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.m_msg_count        98936                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.responseFromDir.m_buf_msgs     0.002433                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory.m_msg_count        96991                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.responseFromMemory.m_buf_msgs     0.003985                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.m_msg_count        45372                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers1.responseToDir.m_buf_msgs     0.001116                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles         2274                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples       213970                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.003842                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.209430                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-3       213880     99.96%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::4-7           43      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-11           26      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::12-15            5      0.00%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-19           14      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::28-31            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total       213970                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits      6783311                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses       106248                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses      6889559                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits       497114                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses         1256                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses       498370                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count      7387929                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.181723                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time        18981                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count            3                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.002569                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count       212726                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.010464                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count         1245                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count         1245                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count       212725                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.005232                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count       106245                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.002613                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::samples       259351                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::mean     1.580314                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::stdev     3.187122                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::0-3       208143     80.26%     80.26% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::4-7           16      0.01%     80.26% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::8-11        51171     19.73%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::12-15            6      0.00%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::16-19           13      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::24-27            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::total       259351                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_msg_count        53628                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_buf_msgs     0.002638                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_msg_count          614                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_msg_count       106486                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_buf_msgs     0.002619                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_hits          180                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_misses        53628                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_accesses        53808                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_msg_count       151921                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_buf_msgs     0.004858                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_msg_count        99676                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_buf_msgs     0.002451                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_msg_count        53189                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_buf_msgs     0.001308                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::samples       258864                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::mean     1.582051                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::stdev     3.187314                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::0-3       207683     80.23%     80.23% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::4-7           10      0.00%     80.23% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::8-11        51162     19.76%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::12-15            1      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::16-19            8      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::total       258864                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_msg_count        53564                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_buf_msgs     0.002635                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_msg_count          634                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_msg_count       106240                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_buf_msgs     0.002613                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_hits          132                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_misses        53564                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_accesses        53696                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_msg_count       151612                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_buf_msgs     0.004848                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_msg_count        99568                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_buf_msgs     0.002449                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_msg_count        53056                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_buf_msgs     0.001305                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control       429392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control      3435136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control         2490                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control        19920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data       603100                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data     43423200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control       614944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control      4919552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data       204702                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data     14738544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control         5742                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control        45936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_msg_count       106486                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers0.m_buf_msgs     0.002619                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_msg_count          613                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers1.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_msg_count        53189                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links1.buffers2.m_buf_msgs     0.001308                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_msg_count       106485                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links14.buffers1.m_buf_msgs     0.002619                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links14.buffers2.m_msg_count          613                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links14.buffers2.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links17.buffers0.m_msg_count        53628                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links17.buffers0.m_buf_msgs     0.001319                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links17.buffers1.m_msg_count        45436                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links17.buffers1.m_buf_msgs     0.001117                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_msg_count       106240                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers0.m_buf_msgs     0.002613                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_msg_count          632                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers1.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_msg_count        53056                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links2.buffers2.m_buf_msgs     0.001305                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links21.buffers1.m_msg_count       106240                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links21.buffers1.m_buf_msgs     0.002613                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links21.buffers2.m_msg_count          632                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links21.buffers2.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links25.buffers0.m_msg_count        53564                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links25.buffers0.m_buf_msgs     0.001317                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links25.buffers1.m_msg_count        45372                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links25.buffers1.m_buf_msgs     0.001116                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links30.buffers1.m_msg_count        99063                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links30.buffers1.m_buf_msgs     0.002436                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.int_links38.buffers1.m_msg_count        98936                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.int_links38.buffers1.m_buf_msgs     0.002433                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     0.340165                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0       107504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0       860032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2         1245                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2         9960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1       107501                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1      7740072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1       106469                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2       106245                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1       851752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2       849960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0       102351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0      7369272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0         2871                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0        22968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_msg_count       212725                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.005239                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time        99567                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_avg_stall_time     0.468055                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers10.m_msg_count          632                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers10.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers11.m_msg_count        53056                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers11.m_buf_msgs     0.001305                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_msg_count         1245                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_msg_count       106486                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_buf_msgs     0.007657                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_stall_time     68209722                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers6.m_avg_stall_time   640.551077                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_msg_count          613                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers7.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_msg_count        53189                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers8.m_buf_msgs     0.001308                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_msg_count       106240                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_buf_msgs     0.007647                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_stall_time     68166432                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers9.m_avg_stall_time   641.626807                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.acc_link_utilization       536989                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     1.320667                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_count       213970                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_bytes      8591824                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_data_msg_bytes      6880064                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_msg_wait_time        99567                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.total_bw_sat_cy       430029                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_msg_wait_time     0.465332                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_bandwidth         0.59                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2         1245                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2         9960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1       107501                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1      7740072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1       105224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1       841792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.acc_link_utilization       284872                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization     0.700612                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_count       160288                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_bytes      4557952                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_data_msg_bytes      3275648                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_msg_wait_time     68209722                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.total_bw_sat_cy       204752                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_msg_wait_time   425.544782                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_bandwidth         0.31                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.avg_useful_bandwidth         0.23                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Control::0        53808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Control::0       430464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::1          613                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Response_Control::2        53189                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::1         4904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Response_Control::2       425512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Data::0        51182                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Data::0      3685104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_count.Writeback_Control::0         1496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.msg_bytes.Writeback_Control::0        11968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.acc_link_utilization       284640                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization     0.700041                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_count       159928                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_bytes      4554240                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_data_msg_bytes      3274816                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_msg_wait_time     68166432                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.total_bw_sat_cy       204690                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_msg_wait_time   426.232004                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_bandwidth         0.31                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.avg_useful_bandwidth         0.23                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Control::0        53696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Control::0       429568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::1          632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Response_Control::2        53056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::1         5056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Response_Control::2       424448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Writeback_Data::0        51169                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Writeback_Data::0      3684168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_count.Writeback_Control::0         1375                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.msg_bytes.Writeback_Control::0        11000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers0.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers1.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.320010                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0       107436                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0       859488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Request_Control::2          613                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Request_Control::2         4904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1       150864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1     10862208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1       100733                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::2        53189                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1       805864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::2       425512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Data::0        51182                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Data::0      3685104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0         1496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0        11968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_msg_count       106486                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_buf_msgs     0.002621                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_stall_time        27639                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_avg_stall_time     0.259555                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_msg_count        99676                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.002451                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_msg_count        53628                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_buf_msgs     0.005516                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_stall_time     56826783                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers12.m_avg_stall_time  1059.647628                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_msg_count        45436                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_buf_msgs     0.001119                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_stall_time        22977                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_avg_stall_time     0.505700                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_msg_count        53189                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers2.m_buf_msgs     0.001308                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_msg_count       106485                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_buf_msgs     0.002620                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_stall_time        12654                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers4.m_avg_stall_time     0.118834                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_msg_count          613                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers5.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.acc_link_utilization 548911.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     1.349989                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_count       259351                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_bytes      8782584                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_data_msg_bytes      6707776                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_msg_wait_time        27639                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.total_bw_sat_cy       419258                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_msg_wait_time     0.106570                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_bandwidth         0.60                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Control::0        53808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Control::0       430464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1        53627                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1      3861144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1        46049                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::2        53189                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1       368392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::2       425512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Data::0        51182                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Data::0      3685104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Control::0         1496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Control::0        11968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.acc_link_utilization       268773                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization     0.661018                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_count       107098                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_bytes      4300368                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_data_msg_bytes      3443584                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_msg_wait_time        12654                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.total_bw_sat_cy       215231                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_msg_wait_time     0.118153                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_bandwidth         0.30                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.avg_useful_bandwidth         0.24                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Request_Control::2          613                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Request_Control::2         4904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Data::1        53806                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Data::1      3874032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_count.Response_Control::1        52679                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.msg_bytes.Response_Control::1       421432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.acc_link_utilization       223256                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization     0.549074                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_count        99064                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_bytes      3572096                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_data_msg_bytes      2779584                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_msg_wait_time     56849760                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.total_bw_sat_cy       173760                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_msg_wait_time   573.869014                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_bandwidth         0.25                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Control::0        53628                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Control::0       429024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Data::1        43431                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Data::1      3127032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_count.Response_Control::1         2005                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.msg_bytes.Response_Control::1        16040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers2.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.319646                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Control::0       107260                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Control::0       858080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Request_Control::2          632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Request_Control::2         5056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1       150686                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1     10849392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::1       100494                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Control::2        53056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::1       803952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Control::2       424448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Data::0        51169                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Data::0      3684168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0         1375                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0        11000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_msg_count       106240                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_buf_msgs     0.002614                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_stall_time        21312                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers0.m_avg_stall_time     0.200602                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_msg_count        99568                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.002449                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_msg_count        53564                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_buf_msgs     0.005514                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_stall_time     56827116                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers15.m_avg_stall_time  1060.919946                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_msg_count        45372                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_buf_msgs     0.001118                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_stall_time        23310                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers16.m_avg_stall_time     0.513753                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_msg_count        53056                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers2.m_buf_msgs     0.001305                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_msg_count       106240                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_buf_msgs     0.002615                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_stall_time        24642                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers4.m_avg_stall_time     0.231947                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_msg_count          632                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers5.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.acc_link_utilization       548364                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     1.348642                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_count       258864                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_bytes      8773824                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_data_msg_bytes      6702912                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_msg_wait_time        21312                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.total_bw_sat_cy       418948                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_msg_wait_time     0.082329                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_bandwidth         0.60                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Control::0        53696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Control::0       429568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1        53564                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1      3856608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::1        46004                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Control::2        53056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::1       368032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Control::2       424448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Data::0        51169                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Data::0      3684168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Control::0         1375                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Control::0        11000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.acc_link_utilization       268216                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization     0.659648                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_count       106872                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_bytes      4291456                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_data_msg_bytes      3436480                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_msg_wait_time        24642                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.total_bw_sat_cy       214789                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_msg_wait_time     0.230575                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_bandwidth         0.30                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.avg_useful_bandwidth         0.24                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Request_Control::2          632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Request_Control::2         5056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Data::1        53695                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Data::1      3866040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_count.Response_Control::1        52545                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.msg_bytes.Response_Control::1       420360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.acc_link_utilization       223176                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.link_utilization     0.548877                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_count        98936                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_bytes      3570816                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_data_msg_bytes      2779328                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_msg_wait_time     56850426                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.total_bw_sat_cy       173749                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_msg_wait_time   574.618198                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_bandwidth         0.25                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Control::0        53564                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Control::0       428512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Data::1        43427                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Data::1      3126744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_count.Response_Control::1         1945                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle05.msg_bytes.Response_Control::1        15560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers3.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized     0.149806                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Control::0        53628                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Control::0       429024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Data::1        97058                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Data::1      6988176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_count.Response_Control::1        47441                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.msg_bytes.Response_Control::1       379528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_msg_count        53628                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers0.m_buf_msgs     0.001319                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_msg_count        45436                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers1.m_buf_msgs     0.001117                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_msg_count        99063                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_buf_msgs     0.002437                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_stall_time         3663                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.routers4.port_buffers10.m_avg_stall_time     0.036976                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.acc_link_utilization       223256                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization     0.549074                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_count        99064                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_bytes      3572096                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_data_msg_bytes      2779584                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.total_bw_sat_cy       173724                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_bandwidth         0.25                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Control::0        53628                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Control::0       429024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Data::1        43431                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Data::1      3127032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_count.Response_Control::1         2005                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.msg_bytes.Response_Control::1        16040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.acc_link_utilization 264039.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization     0.649377                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_count        99063                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_bytes      4224632                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_data_msg_bytes      3432128                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_msg_wait_time         3663                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.total_bw_sat_cy       214508                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_msg_wait_time     0.036976                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_bandwidth         0.29                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.avg_useful_bandwidth         0.24                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Data::1        53627                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Data::1      3861144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_count.Response_Control::1        45436                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.msg_bytes.Response_Control::1       363488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers4.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.percent_links_utilized     0.149685                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Control::0        53564                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Control::0       428512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Data::1        96991                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Data::1      6983352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_count.Response_Control::1        47317                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.msg_bytes.Response_Control::1       378536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers0.m_msg_count        53564                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers0.m_buf_msgs     0.001317                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_msg_count        45372                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers1.m_buf_msgs     0.001116                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.port_buffers13.m_msg_count        98936                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.routers5.port_buffers13.m_buf_msgs     0.002433                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.acc_link_utilization       223176                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.link_utilization     0.548877                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_count        98936                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_bytes      3570816                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_data_msg_bytes      2779328                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.total_bw_sat_cy       173712                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_bandwidth         0.25                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Control::0        53564                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Control::0       428512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Data::1        43427                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Data::1      3126744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_count.Response_Control::1         1945                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle00.msg_bytes.Response_Control::1        15560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.acc_link_utilization       263724                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.link_utilization     0.648601                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_count        98936                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_bytes      4219584                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_data_msg_bytes      3428096                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.total_bw_sat_cy       214256                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_bandwidth         0.29                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.avg_useful_bandwidth         0.24                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Data::1        53564                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Data::1      3856608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_count.Response_Control::1        45372                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle04.msg_bytes.Response_Control::1       362976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers5.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers6.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle05.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.routers7.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                  29111                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                 29111                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                  1422                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                 1422                       # Transaction distribution (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.pit.pio        38870                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.speaker.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio         5658                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.pci_host.pio        16534                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total        61066                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                     61066                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.pit.pio        19435                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.south_bridge.speaker.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.com_1.pio         2829                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::board.pc.pci_host.pio        33063                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.mem-request-port::total        55329                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                      55329                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer14.occupancy              2752911                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer14.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer6.occupancy               6472854                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer6.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer7.occupancy                   999                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer7.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer9.occupancy               1414251                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy             25050056                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.ruby_system.directory_controllers0::samples     97059.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.004385454380                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds         2693                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds         2693                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState        151511                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState        40696                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                 53628                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs                43431                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts               53628                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts              43431                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                52.36                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6           53628                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6          43431                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0             53403                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1               193                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2                28                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3                 4                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47              143                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48              143                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49             2683                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50             2693                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51             2694                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52             2694                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53             2695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54             2695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55             2697                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56             2695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57             2694                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58             2695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59             2696                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60             2695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61             2693                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62             2693                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63             2693                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64             2693                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples         2693                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    19.909766                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::gmean    16.536143                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev   159.162408                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-255         2692     99.96%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::8192-8447            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total         2693                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples         2693                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    16.105459                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    16.099679                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev     0.447068                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16         2551     94.73%     94.73% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::18          142      5.27%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total         2693                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys           3432192                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys        2779584                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        253486689.96242991                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        205287917.35209766                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap             13539601512                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap               139498.67                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers0      3432128                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers0      2775808                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers0 253481963.202342599630                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers0 205009038.506946176291                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers0        53628                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers0        43431                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers0   1544375140                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers0 666519165634                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers0     28797.93                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers0  15346622.59                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers0      3432128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total      3432128                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers0      2779584                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total      2779584                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.ruby_system.directory_controllers0        53627                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total        53627                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers0        43431                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total        43431                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers0    253481963                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total    253481963                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers0    205287917                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total    205287917                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers0    458769881                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total    458769881                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts          53627                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts         43372                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0         1705                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1         1645                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2         1581                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3         1611                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4         1590                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5         1569                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6         1587                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7         1621                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8         1653                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9         1592                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10         1658                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11         1583                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12         1541                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13         1582                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14         1647                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15         1671                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16         1678                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17         1676                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18         1694                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19         1709                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20         1553                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21         1568                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22         1576                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23         1592                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24         1706                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25         1705                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26         1892                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27         1846                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28         1865                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29         1847                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30         1889                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31         1995                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0         1399                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1         1376                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2         1313                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3         1332                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4         1291                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5         1284                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6         1284                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7         1313                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8         1280                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9         1318                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10         1386                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11         1283                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12         1282                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13         1296                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14         1380                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15         1408                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16         1408                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17         1408                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18         1409                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19         1356                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20         1282                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21         1282                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22         1280                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23         1280                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24         1280                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25         1312                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26         1465                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27         1448                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28         1459                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29         1450                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30         1492                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31         1536                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat         606331656                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat       178685164                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat   1544375140                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          11306.46                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     28798.46                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits         48310                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits        37535                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        90.09                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        86.54                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples        11154                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean   556.565896                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean   392.013318                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev   361.915152                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127         1711     15.34%     15.34% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255         1186     10.63%     25.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383          855      7.67%     33.64% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511         1318     11.82%     45.45% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639         1363     12.22%     57.67% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767          771      6.91%     64.59% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895          481      4.31%     68.90% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023          492      4.41%     73.31% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151         2977     26.69%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total        11154                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead      3432128                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten      2775808                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW        253.481963                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW        205.009039                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              2.39                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          1.32                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         1.07                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         88.50                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 8507955.456000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 15019813.670400                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 70865626.406400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 50070963.600000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 1175312800.754390                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 3128107440.326369                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 2259927571.238402                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 6707812171.452026                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   495.409669                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE   6877927794                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF    608650000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT   6053352056                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 8885324.448000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 15686015.083200                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 76228000.598399                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 52246013.232000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 1175312800.754390                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 3187524474.002366                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 2218908705.350411                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 6734791333.468846                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   497.402232                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE   6751993156                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF    608639930                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT   6179296764                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.ruby_system.directory_controllers1::samples     96991.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.004907515922                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds         2695                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds         2695                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState        151386                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState        40701                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                 53564                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs                43427                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts               53564                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts              43427                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.02                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                50.40                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6           53564                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6          43427                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0             53355                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1               194                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2                15                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47              129                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48              129                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49             2686                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50             2695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51             2695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52             2695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53             2695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54             2696                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55             2696                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56             2696                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57             2696                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58             2696                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59             2698                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60             2697                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61             2696                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62             2695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63             2695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64             2695                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples         2695                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    19.874212                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::gmean    16.502742                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev   159.086381                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-255         2694     99.96%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::8192-8447            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total         2695                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples         2695                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    16.094991                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    16.089757                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev     0.425471                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16         2567     95.25%     95.25% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::18          128      4.75%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total         2695                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys           3428096                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys        2779328                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        253184177.31684187                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        205269010.31174842                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap             13539394386                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap               139594.34                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers1      3428096                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers1      2776064                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers1 253184177.316841870546                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers1 205027945.547295421362                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers1        53564                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers1        43427                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers1   1475867760                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers1 664222032484                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers1     27553.35                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers1  15295139.72                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers1      3428096                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total      3428096                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers1      2779328                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total      2779328                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.ruby_system.directory_controllers1        53564                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total        53564                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers1        43427                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total        43427                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers1    253184177                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total    253184177                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers1    205269010                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total    205269010                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers1    458453188                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total    458453188                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts          53564                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts         43376                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0         1705                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1         1644                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2         1578                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3         1621                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4         1581                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5         1574                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6         1587                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7         1624                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8         1649                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9         1584                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10         1665                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11         1581                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12         1542                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13         1585                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14         1654                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15         1669                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16         1669                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17         1666                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18         1689                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19         1698                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20         1544                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21         1559                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22         1566                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23         1583                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24         1708                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25         1707                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26         1891                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27         1853                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28         1863                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29         1852                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30         1881                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31         1992                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0         1402                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1         1377                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2         1313                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3         1332                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4         1284                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5         1283                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6         1284                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7         1313                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8         1281                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9         1314                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10         1388                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11         1284                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12         1280                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13         1299                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14         1381                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15         1408                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16         1408                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17         1408                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18         1409                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19         1359                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20         1285                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21         1281                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22         1280                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23         1280                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24         1280                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25         1312                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26         1462                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27         1451                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28         1455                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29         1452                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30         1493                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31         1538                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat         538926272                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat       178475248                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat   1475867760                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          10061.35                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     27553.35                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits         48292                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits        37698                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        90.16                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        86.91                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples        10950                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean   566.589954                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean   408.604200                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev   357.672065                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127         1435     13.11%     13.11% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255         1236     11.29%     24.39% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383          910      8.31%     32.70% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511         1298     11.85%     44.56% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639         1321     12.06%     56.62% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767          803      7.33%     63.95% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895          500      4.57%     68.52% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023          470      4.29%     72.81% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151         2977     27.19%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total        10950                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead      3428096                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten      2776064                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW        253.184177                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW        205.027946                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              2.39                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          1.32                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         1.07                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         88.70                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 8347339.728000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 14736265.135200                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 70884826.723200                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 50066245.488000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 1175312800.754390                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 3122950074.098371                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 2263487986.502409                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 6705785538.429630                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   495.259991                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE   6888979912                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF    608650000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT   6042299938                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 8727827.472000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 15407972.344800                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 76035997.430399                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 52260167.568000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 1175312800.754390                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 3158751923.627962                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 2238771988.857614                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 6725268678.055234                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   496.698931                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE   6813070902                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF    608639930                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT   6118219018                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles        40660451                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi             24.927689                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.040116                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded       30851429                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded       263081                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued      30516570                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued         1979                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined      1546479                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined      2501688                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved       139069                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples     40527442                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     0.752985                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     1.232452                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0     26208409     64.67%     64.67% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1      6727895     16.60%     81.27% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2       241522      0.60%     81.87% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3      6693419     16.52%     98.38% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4       312680      0.77%     99.15% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5       162731      0.40%     99.55% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6       120141      0.30%     99.85% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7        45007      0.11%     99.96% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8        15638      0.04%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total     40527442                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu        50276     75.26%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     75.26% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead         8371     12.53%     87.79% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite         8154     12.21%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite            3      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass         2300      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu     23436323     76.80%     76.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult        40472      0.13%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv          734      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt           16      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     76.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead       335315      1.10%     78.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite      6701378     21.96%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite           32      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total     30516570                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.750522                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy              66804                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.002189                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads    101629266                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites     32663005                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses     30498996                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads           99                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites           48                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses           48                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses     30581023                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses           51                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts        11529                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled            919                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles         133009                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads       403499                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores      6753747                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads       104777                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores        81915                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch          439      0.01%      0.01% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return        94334      1.31%      1.31% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect        78956      1.09%      2.41% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect        16917      0.23%      2.64% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond      6945230     96.18%     98.82% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond        81919      1.13%     99.95% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     99.95% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond         3351      0.05%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total      7221146                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch          424      0.21%      0.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return        41549     20.77%     20.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect        39074     19.53%     40.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect         4010      2.00%     42.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond       106218     53.10%     95.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond         8394      4.20%     99.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     99.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond          367      0.18%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total       200036                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch           46      0.68%      0.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            3      0.04%      0.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          777     11.49%     12.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect          358      5.29%     17.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond         4996     73.87%     91.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond          485      7.17%     98.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     98.55% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond           98      1.45%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total         6763                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch           15      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return        52785      0.75%      0.75% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect        39882      0.57%      1.32% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect        12907      0.18%      1.50% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond      6838999     97.41%     98.91% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond        73525      1.05%     99.96% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     99.96% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond         2984      0.04%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total      7021097                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch           15      0.27%      0.27% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            1      0.02%      0.29% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect          414      7.46%      7.75% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect          323      5.82%     13.57% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond         4472     80.58%     94.14% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond          254      4.58%     98.72% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.72% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond           71      1.28%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total         5550                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget       250997      3.48%      3.48% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB      6856802     94.95%     98.43% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS        94310      1.31%     99.74% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect        19037      0.26%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total      7221146                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch         4216     71.23%     71.23% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return         1700     28.72%     99.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            2      0.03%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            1      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total         5919                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted      6945480                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken      6699858                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect         6763                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss         1663                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted         4872                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted         1891                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups      7221146                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates         4367                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits      7003902                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.969916                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted         2155                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups        20268                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits        19037                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses         1231                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch          439      0.01%      0.01% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return        94334      1.31%      1.31% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect        78956      1.09%      2.41% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect        16917      0.23%      2.64% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond      6945230     96.18%     98.82% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond        81919      1.13%     99.95% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     99.95% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond         3351      0.05%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total      7221146                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch           61      0.03%      0.03% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return        93625     43.10%     43.12% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect         1077      0.50%     43.62% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect        16617      7.65%     51.27% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond       101786     46.85%     98.12% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond          727      0.33%     98.46% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     98.46% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond         3351      1.54%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total       217244                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          777     17.79%     17.79% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     17.79% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond         3105     71.10%     88.89% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond          485     11.11%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total         4367                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          777     17.79%     17.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     17.79% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond         3105     71.10%     88.89% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond          485     11.11%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total         4367                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups        20268                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits        19037                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses         1231                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords          456                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords        20724                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows           15                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes       137422                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops       137418                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes        84633                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used        52785                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct        52784                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commit.commitSquashedInsts      1546335                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls       124012                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts         6090                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples     40322588                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.733287                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     1.269438                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0     26515239     65.76%     65.76% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1      6677199     16.56%     82.32% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2        88846      0.22%     82.54% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3      6563581     16.28%     98.82% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4       126162      0.31%     99.13% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5        63383      0.16%     99.29% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6        39063      0.10%     99.38% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7        26464      0.07%     99.45% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8       222651      0.55%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total     40322588                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars        82042                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls        52789                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass          839      0.00%      0.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu     22519326     76.16%     76.16% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult        40275      0.14%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv          645      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt           16      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     76.30% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead       314271      1.06%     77.37% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite      6692627     22.63%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total     29568031                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples       222651                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts      1631136                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps     29568031                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP      1631136                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP     29568031                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi    24.927689                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.040116                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs      7006930                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts           48                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts     22923192                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts       314271                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts      6692659                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass          839      0.00%      0.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu     22519326     76.16%     76.16% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult        40275      0.14%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv          645      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt           16      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     76.30% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead       314271      1.06%     77.37% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite      6692627     22.63%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite           32      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total     29568031                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl      7021097                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl      6952406                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl        68676                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl      6838999                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl       182093                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall        52789                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn        52785                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles      1473102                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles     34971749                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles       629155                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles      3437059                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles        16377                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved      6835844                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred         1438                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts     31269549                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         7381                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts     30504476                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches      7068104                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts       333615                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts      6700246                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.750225                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads     34476596                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites      8037224                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads           48                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads     37342136                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites     16355595                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs      7033861                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads      8101676                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numMiscRegWrites         9274                       # Number of times the Misc registers were written (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches      6970149                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles     39946708                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles        35564                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.tlbCycles         1836                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores0.core.fetch.pendingTrapStallCycles         5239                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores0.core.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores0.core.fetch.icacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores0.core.fetch.cacheLines       498875                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes         3163                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.tlbSquashes            8                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples     40527442                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     0.778605                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     2.331417                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0     36262635     89.48%     89.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1        77273      0.19%     89.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2       123612      0.31%     89.97% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3        65326      0.16%     90.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4        95916      0.24%     90.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5       135772      0.34%     90.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6        67903      0.17%     90.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7        27570      0.07%     90.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8      3671435      9.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total     40527442                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts      2654271                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.065279                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches      7221146                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.177596                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles       555806                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles        16377                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles      1076520                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles        28670                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts     31114510                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts         1158                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts       403499                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts      6753747                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts        85716                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents         9771                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents        15929                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents         2087                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect         2049                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect         4611                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts         6660                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit     30501783                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount     30499044                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst      9524665                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst     11162874                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.750091                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.853245                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads        59107                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads        89228                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses          188                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation         2087                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores        61088                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads          289                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache           55                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples       314271                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean    28.696237                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev    82.781220                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9       281733     89.65%     89.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19          386      0.12%     89.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29          110      0.04%     89.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39           88      0.03%     89.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49           77      0.02%     89.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59           76      0.02%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69           82      0.03%     89.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79           38      0.01%     89.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89           63      0.02%     89.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::90-99           40      0.01%     89.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109         1825      0.58%     90.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::110-119          783      0.25%     90.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129         1199      0.38%     91.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139         1921      0.61%     91.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149         3225      1.03%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159          124      0.04%     92.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169          141      0.04%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179          101      0.03%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189          259      0.08%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199          228      0.07%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209           36      0.01%     93.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219           25      0.01%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229           29      0.01%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239           54      0.02%     93.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249           10      0.00%     93.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259            6      0.00%     93.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269           23      0.01%     93.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279           13      0.00%     93.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289           20      0.01%     93.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::290-299           26      0.01%     93.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows        21530      6.85%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value         1540                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total       314271                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses       304688                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses      6690743                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses          376                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses          190                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses       499657                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          778                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles        16377                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles      2622133                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles      1475855                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles      6439861                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles      2911141                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles     27062075                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts     31208603                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents        39121                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents       157961                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents          384                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents     26782587                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands     54647812                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups    126745201                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups     38364694                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups           48                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps     51608644                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps      3039168                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing        11565                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing         1801                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts     18409163                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads        71214212                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes       62433725                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts      1631136                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps     29568031                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::mean  13539929850                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::min_value  13539929850                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::max_value  13539929850                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::CLK_GATED  13539929850                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
