# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../EN525.742_Project_4.srcs/sim_1/imports/EN525.742_Project_4/dds_fir_tb.vhd" \

# Do not sort compile order
nosort
