# ğŸ‘‹ Xuyi Zhou | Electrical & Computer Engineering @ Northwestern

ğŸ”§ Passionate about **VLSI**, **SoC Design**, and **Hardware Acceleration**.  
ğŸš€ I build custom accelerators, optimize EDA flows, and design embedded systems that bridge low-level hardware and real-world applications.

- ğŸ“ Based in Evanston, IL | ğŸ“ Northwestern University â€™28 | GPA: 3.95/4.00  
- ğŸ’¬ Interests: Chipyard SoC integration, OpenROAD-based design flows, embedded CV, spintronics  
- ğŸŒ± Learning: Analog IC design, custom RoCC pipelines, hardware verification  

---

## ğŸ”¬ Featured Projects

### ğŸ§  GPU-Accelerated Gate Sizing using the Held Algorithm  
**[GitHub](https://github.com/danielhufnagle/COMP_ENG-357-Final.git)** â€¢ [Paper](https://www.overleaf.com/read/pvsbfdhfkqzf#b064cc)  
- CUDA implementation of the Held algorithm for gate sizing in VLSI  
- Integrated with the `rsz` module in **OpenROAD**  
- Achieved **6.2% area reduction** for tinyRocket and **16.9%** for GCD designs  
- Benchmarked against default OpenROAD flow and published in a 9-page technical report

### ğŸ§® Reedâ€“Solomon FEC Hardware Accelerator  
**[GitHub](https://github.com/xuyizhou8129/RoccAcc.git)**  
- Designing a full-stack **RoCC accelerator** for Reedâ€“Solomon encoding and decoding  
- Integrated into the **Rocket Core pipeline** via Chipyard  
- Includes Verilog generation, simulation, and benchmarking framework

### ğŸ“· Embedded CV System â€” Smart Camera @ Sensify  
- Built a **Raspberry Pi + IMX219** system for trash detection  
- Implemented **C++ frame buffering** and **OpenCV classification**  
- Wrote custom V4L2-compatible camera interface with Linux stack

### ğŸï¸ Data Acquisition â€” NU Formula Racing  
**[GitHub](https://github.com/NU-Formula-Racing/daq-dynamics-25.git)**  
- Designed and soldered PCBs for acceleration and aero sensors  
- Integrated telemetry data pipeline for CAN-enabled DAQ  
- Collaborated with 70+ team members to build full vehicle subsystem

---

## ğŸ§ª Research Experience

- **Spintronics Researcher @ Northwestern**  
  - Fabricated **Feâ‚ƒGaTeâ‚‚ Hall bar devices** and layered structures  
  - Investigated **ionic gating effects** for next-gen spintronic devices  
  - Used low-temp electrical transport measurements and dry transfer  

- **Garcia Program @ Stony Brook (MRS '23 Presenter)**  
  - Engineered semiconducting nanocomposites via 3D printing  
  - Presented first-author abstract at **MRS Fall 2023**  

---

## ğŸ› ï¸ Technical Skills

- **Hardware & Embedded**: Verilog, Chisel, SoC design (Chipyard), PCB design, CAN bus  
- **Software & Tools**: CUDA, Python, C++, Scala, OpenROAD, Git, LaTeX  
- **Simulation**: Verilator, gtkWave, Make/SBT, shell scripting  
- **Platforms**: Linux, Raspberry Pi, ESP32, Arduino  

---

## ğŸ“« Letâ€™s Connect
- ğŸ“§ zhouxuyi20060401@gmail.com  
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/xuyi-zhou-515394330)  
