TimeQuest Timing Analyzer report for projetoProcessador
Fri Oct 14 03:18:05 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Setup: 'Tstep_Q.T1'
 13. Slow Model Hold: 'Clock'
 14. Slow Model Hold: 'Tstep_Q.T1'
 15. Slow Model Minimum Pulse Width: 'Clock'
 16. Slow Model Minimum Pulse Width: 'Tstep_Q.T1'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'Clock'
 27. Fast Model Setup: 'Tstep_Q.T1'
 28. Fast Model Hold: 'Clock'
 29. Fast Model Hold: 'Tstep_Q.T1'
 30. Fast Model Minimum Pulse Width: 'Clock'
 31. Fast Model Minimum Pulse Width: 'Tstep_Q.T1'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; projetoProcessador                                                ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }      ;
; Tstep_Q.T1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Tstep_Q.T1 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 132.36 MHz ; 132.36 MHz      ; Clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; Clock      ; -6.593 ; -909.793      ;
; Tstep_Q.T1 ; -2.441 ; -9.365        ;
+------------+--------+---------------+


+-------------------------------------+
; Slow Model Hold Summary             ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; Clock      ; -2.716 ; -2.716        ;
; Tstep_Q.T1 ; -0.203 ; -0.203        ;
+------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; Clock      ; -2.000 ; -388.070         ;
; Tstep_Q.T1 ; 0.500  ; 0.000            ;
+------------+--------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -6.593 ; Select[1]                                                                                                                    ; regn:regG|R_OUT[15] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.464     ; 6.165      ;
; -6.555 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.523      ;
; -6.555 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.523      ;
; -6.555 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.523      ;
; -6.555 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.523      ;
; -6.555 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.523      ;
; -6.555 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.523      ;
; -6.555 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.523      ;
; -6.555 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.523      ;
; -6.503 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[15] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.581     ; 5.958      ;
; -6.456 ; Select[2]                                                                                                                    ; regn:regG|R_OUT[15] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.617     ; 5.875      ;
; -6.434 ; Select[1]                                                                                                                    ; regn:regG|R_OUT[14] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.464     ; 6.006      ;
; -6.396 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.364      ;
; -6.396 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.364      ;
; -6.396 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.364      ;
; -6.396 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.364      ;
; -6.396 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.364      ;
; -6.396 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.364      ;
; -6.396 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.364      ;
; -6.396 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.364      ;
; -6.363 ; Select[1]                                                                                                                    ; regn:regG|R_OUT[13] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.464     ; 5.935      ;
; -6.344 ; Select[3]                                                                                                                    ; regn:regG|R_OUT[15] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.733     ; 5.647      ;
; -6.344 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[14] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.581     ; 5.799      ;
; -6.325 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.293      ;
; -6.325 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.293      ;
; -6.325 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.293      ;
; -6.325 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.293      ;
; -6.325 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.293      ;
; -6.325 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.293      ;
; -6.325 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.293      ;
; -6.325 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.293      ;
; -6.297 ; Select[2]                                                                                                                    ; regn:regG|R_OUT[14] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.617     ; 5.716      ;
; -6.292 ; Select[1]                                                                                                                    ; regn:regG|R_OUT[12] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.464     ; 5.864      ;
; -6.273 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[13] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.581     ; 5.728      ;
; -6.254 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.254 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.254 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.254 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.254 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.254 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.254 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.254 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.222      ;
; -6.226 ; Select[2]                                                                                                                    ; regn:regG|R_OUT[13] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.617     ; 5.645      ;
; -6.221 ; Select[1]                                                                                                                    ; regn:regG|R_OUT[11] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.464     ; 5.793      ;
; -6.202 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[12] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.581     ; 5.657      ;
; -6.185 ; Select[3]                                                                                                                    ; regn:regG|R_OUT[14] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.733     ; 5.488      ;
; -6.183 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.151      ;
; -6.183 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.151      ;
; -6.183 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.151      ;
; -6.183 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.151      ;
; -6.183 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.151      ;
; -6.183 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.151      ;
; -6.183 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.151      ;
; -6.183 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.151      ;
; -6.155 ; Select[2]                                                                                                                    ; regn:regG|R_OUT[12] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.617     ; 5.574      ;
; -6.150 ; Select[1]                                                                                                                    ; regn:regG|R_OUT[10] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.464     ; 5.722      ;
; -6.131 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[11] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.581     ; 5.586      ;
; -6.114 ; Select[3]                                                                                                                    ; regn:regG|R_OUT[13] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.733     ; 5.417      ;
; -6.112 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.080      ;
; -6.112 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.080      ;
; -6.112 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.080      ;
; -6.112 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.080      ;
; -6.112 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.080      ;
; -6.112 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.080      ;
; -6.112 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.080      ;
; -6.112 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.080      ;
; -6.084 ; Select[2]                                                                                                                    ; regn:regG|R_OUT[11] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.617     ; 5.503      ;
; -6.079 ; Select[1]                                                                                                                    ; regn:regG|R_OUT[9]  ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.464     ; 5.651      ;
; -6.060 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[10] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.581     ; 5.515      ;
; -6.043 ; Select[3]                                                                                                                    ; regn:regG|R_OUT[12] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.733     ; 5.346      ;
; -6.041 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.009      ;
; -6.041 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.009      ;
; -6.041 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.009      ;
; -6.041 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.009      ;
; -6.041 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.009      ;
; -6.041 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.009      ;
; -6.041 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.009      ;
; -6.041 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 7.009      ;
; -6.013 ; Select[2]                                                                                                                    ; regn:regG|R_OUT[10] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.617     ; 5.432      ;
; -6.008 ; Select[1]                                                                                                                    ; regn:regG|R_OUT[8]  ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.464     ; 5.580      ;
; -5.989 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[9]  ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.581     ; 5.444      ;
; -5.972 ; Select[3]                                                                                                                    ; regn:regG|R_OUT[11] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.733     ; 5.275      ;
; -5.970 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.938      ;
; -5.970 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.938      ;
; -5.970 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.938      ;
; -5.970 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.938      ;
; -5.970 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.938      ;
; -5.970 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.938      ;
; -5.970 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.938      ;
; -5.970 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.938      ;
; -5.942 ; Select[2]                                                                                                                    ; regn:regG|R_OUT[9]  ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.617     ; 5.361      ;
; -5.937 ; Select[1]                                                                                                                    ; regn:regG|R_OUT[7]  ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.464     ; 5.509      ;
; -5.918 ; Select[0]                                                                                                                    ; regn:regG|R_OUT[8]  ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.581     ; 5.373      ;
; -5.901 ; Select[3]                                                                                                                    ; regn:regG|R_OUT[10] ; Tstep_Q.T1   ; Clock       ; 1.000        ; -1.733     ; 5.204      ;
; -5.899 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.867      ;
; -5.899 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.867      ;
; -5.899 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.867      ;
; -5.899 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.867      ;
; -5.899 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.867      ;
; -5.899 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.068     ; 6.867      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Tstep_Q.T1'                                                                                  ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; -2.441 ; regn:regIR|R_OUT[15] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.927      ; 3.410      ;
; -2.427 ; regn:regIR|R_OUT[15] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.079      ; 3.419      ;
; -2.427 ; regn:regIR|R_OUT[14] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.927      ; 3.396      ;
; -2.380 ; regn:regIR|R_OUT[13] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.927      ; 3.349      ;
; -2.311 ; regn:regIR|R_OUT[13] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.079      ; 3.303      ;
; -2.299 ; Tstep_Q.T4           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.927      ; 3.268      ;
; -2.281 ; regn:regIR|R_OUT[14] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.810      ; 3.256      ;
; -2.273 ; regn:regIR|R_OUT[15] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.810      ; 3.248      ;
; -2.234 ; regn:regIR|R_OUT[13] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.810      ; 3.209      ;
; -2.226 ; Tstep_Q.T3           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.571      ; 3.839      ;
; -2.216 ; Tstep_Q.T4           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.963      ; 3.230      ;
; -2.153 ; Tstep_Q.T4           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.810      ; 3.128      ;
; -2.142 ; regn:regIR|R_OUT[13] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.963      ; 3.156      ;
; -2.140 ; regn:regIR|R_OUT[14] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.963      ; 3.154      ;
; -2.132 ; Tstep_Q.T4           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.079      ; 3.124      ;
; -2.110 ; Tstep_Q.T5           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.810      ; 3.085      ;
; -2.080 ; Tstep_Q.T3           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.454      ; 3.699      ;
; -2.064 ; regn:regIR|R_OUT[15] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.963      ; 3.078      ;
; -2.014 ; regn:regIR|R_OUT[14] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.079      ; 3.006      ;
; -1.843 ; regn:regG|R_OUT[2]   ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.615      ; 3.509      ;
; -1.740 ; regn:regIR|R_OUT[11] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.609      ; 3.400      ;
; -1.719 ; Tstep_Q.T5           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.927      ; 2.688      ;
; -1.718 ; regn:regIR|R_OUT[12] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.725      ; 3.356      ;
; -1.506 ; regn:regIR|R_OUT[12] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.609      ; 3.166      ;
; -1.503 ; regn:regG|R_OUT[3]   ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.731      ; 3.147      ;
; -1.445 ; regn:regIR|R_OUT[12] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.573      ; 3.060      ;
; -1.440 ; Tstep_Q.T5           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.963      ; 2.454      ;
; -1.423 ; Tstep_Q.T0           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.456      ; 3.044      ;
; -1.413 ; Tstep_Q.T3           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.723      ; 3.049      ;
; -1.358 ; Tstep_Q.T5           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.079      ; 2.350      ;
; -1.299 ; regn:regIR|R_OUT[12] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.456      ; 2.920      ;
; -1.245 ; regn:regG|R_OUT[1]   ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.462      ; 2.872      ;
; -1.224 ; Tstep_Q.T0           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.573      ; 2.839      ;
; -1.217 ; regn:regG|R_OUT[0]   ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.579      ; 2.838      ;
; -1.098 ; regn:regIR|R_OUT[2]  ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.609      ; 2.758      ;
; -0.851 ; Tstep_Q.T0           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.609      ; 2.511      ;
; -0.737 ; regn:regIR|R_OUT[10] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.454      ; 2.356      ;
; -0.617 ; regn:regIR|R_OUT[9]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.571      ; 2.230      ;
; -0.538 ; regn:regIR|R_OUT[1]  ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.454      ; 2.157      ;
; -0.355 ; Tstep_Q.T3           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.607      ; 2.013      ;
; 0.245  ; regn:regIR|R_OUT[0]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 1.571      ; 1.368      ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.716 ; Tstep_Q.T1                                                                                   ; Tstep_Q.T2                                                                                                                   ; Tstep_Q.T1   ; Clock       ; 0.000        ; 3.325      ; 1.125      ;
; -2.216 ; Tstep_Q.T1                                                                                   ; Tstep_Q.T2                                                                                                                   ; Tstep_Q.T1   ; Clock       ; -0.500       ; 3.325      ; 1.125      ;
; 0.400  ; Tstep_Q.T3                                                                                   ; Tstep_Q.T4                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.644      ; 1.310      ;
; 0.531  ; pc_counter:reg_7|saida_pc[15]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.656  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[13] ; regn:regIR|R_OUT[13]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.614      ; 1.536      ;
; 0.762  ; Tstep_Q.T0                                                                                   ; Tstep_Q.T1                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.028      ;
; 0.795  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[0]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.061      ;
; 0.805  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[1]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; pc_counter:reg_7|saida_pc[7]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[9]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; pc_counter:reg_7|saida_pc[13]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; pc_counter:reg_7|saida_pc[14]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.838  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[8]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[10]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; pc_counter:reg_7|saida_pc[5]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; pc_counter:reg_7|saida_pc[6]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.105      ;
; 0.926  ; regn:regAddr|R_OUT[1]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.065      ; 1.225      ;
; 0.948  ; regn:regAddr|R_OUT[2]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.065      ; 1.247      ;
; 0.950  ; Tstep_Q.T2                                                                                   ; regn:regIR|R_OUT[15]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.216      ;
; 0.950  ; Tstep_Q.T2                                                                                   ; regn:regIR|R_OUT[13]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.216      ;
; 0.950  ; Tstep_Q.T2                                                                                   ; regn:regIR|R_OUT[14]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.216      ;
; 0.960  ; regn:regAddr|R_OUT[4]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.249      ;
; 0.961  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[15] ; regn:regIR|R_OUT[15]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.614      ; 1.841      ;
; 0.984  ; regn:regAddr|R_OUT[6]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.273      ;
; 0.989  ; regn:regAddr|R_OUT[7]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.278      ;
; 1.085  ; Tstep_Q.T3                                                                                   ; Tstep_Q.T5                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.644      ; 1.995      ;
; 1.167  ; regn:regAddr|R_OUT[5]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.456      ;
; 1.178  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[1]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.444      ;
; 1.182  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[1]  ; regn:regIR|R_OUT[1]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.030     ; 1.418      ;
; 1.183  ; regn:reg_6|R_OUT[5]                                                                          ; regn:regAddr|R_OUT[5]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.449      ;
; 1.188  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.454      ;
; 1.189  ; pc_counter:reg_7|saida_pc[14]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; pc_counter:reg_7|saida_pc[13]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[10]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.199  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[14] ; regn:regIR|R_OUT[14]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.614      ; 2.079      ;
; 1.212  ; regn:regAddr|R_OUT[1]                                                                        ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a0~porta_address_reg1         ; Clock        ; Clock       ; 0.000        ; 0.063      ; 1.509      ;
; 1.217  ; regn:regAddr|R_OUT[2]                                                                        ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a0~porta_address_reg2         ; Clock        ; Clock       ; 0.000        ; 0.063      ; 1.514      ;
; 1.224  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[9]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; pc_counter:reg_7|saida_pc[6]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; pc_counter:reg_7|saida_pc[5]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.491      ;
; 1.234  ; regn:A|R_OUT[8]                                                                              ; regn:regG|R_OUT[8]                                                                                                           ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.499      ;
; 1.249  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.515      ;
; 1.250  ; regn:regIR|R_OUT[11]                                                                         ; Tstep_Q.T4                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.646      ; 2.162      ;
; 1.259  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.525      ;
; 1.260  ; pc_counter:reg_7|saida_pc[13]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.263  ; regn:A|R_OUT[2]                                                                              ; regn:regG|R_OUT[2]                                                                                                           ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.528      ;
; 1.279  ; regn:A|R_OUT[10]                                                                             ; regn:regG|R_OUT[10]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.544      ;
; 1.281  ; pc_counter:reg_7|saida_pc[7]                                                                 ; pc_counter:reg_7|saida_pc[8]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.547      ;
; 1.295  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[10]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.296  ; pc_counter:reg_7|saida_pc[5]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.562      ;
; 1.314  ; regn:reg_1|R_OUT[10]                                                                         ; regn:A|R_OUT[10]                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.580      ;
; 1.317  ; regn:reg_6|R_OUT[4]                                                                          ; regn:regAddr|R_OUT[4]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.583      ;
; 1.318  ; regn:reg_6|R_OUT[3]                                                                          ; regn:regAddr|R_OUT[3]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.584      ;
; 1.318  ; regn:reg_6|R_OUT[0]                                                                          ; regn:regAddr|R_OUT[0]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.584      ;
; 1.319  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[0]  ; regn:regIR|R_OUT[0]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.030     ; 1.555      ;
; 1.319  ; regn:reg_6|R_OUT[1]                                                                          ; regn:regAddr|R_OUT[1]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.585      ;
; 1.319  ; regn:A|R_OUT[13]                                                                             ; regn:regG|R_OUT[13]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.584      ;
; 1.320  ; regn:reg_6|R_OUT[7]                                                                          ; regn:regAddr|R_OUT[7]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.586      ;
; 1.320  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.586      ;
; 1.321  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[10] ; regn:regIR|R_OUT[10]                                                                                                         ; Clock        ; Clock       ; 0.000        ; -0.030     ; 1.557      ;
; 1.330  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.596      ;
; 1.331  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.597      ;
; 1.352  ; pc_counter:reg_7|saida_pc[7]                                                                 ; pc_counter:reg_7|saida_pc[9]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.618      ;
; 1.366  ; regn:reg_3|R_OUT[14]                                                                         ; regn:A|R_OUT[14]                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.633      ;
; 1.366  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.632      ;
; 1.368  ; regn:reg_6|R_OUT[12]                                                                         ; regn:A|R_OUT[12]                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.011      ; 1.645      ;
; 1.368  ; regn:regIR|R_OUT[9]                                                                          ; Tstep_Q.T4                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.644      ; 2.278      ;
; 1.377  ; regn:reg_2|R_OUT[4]                                                                          ; regn:regAddr|R_OUT[4]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.643      ;
; 1.379  ; regn:regIR|R_OUT[14]                                                                         ; Tstep_Q.T4                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.645      ;
; 1.382  ; regn:A|R_OUT[4]                                                                              ; regn:regG|R_OUT[4]                                                                                                           ; Clock        ; Clock       ; 0.000        ; -0.011     ; 1.637      ;
; 1.383  ; Tstep_Q.T0                                                                                   ; Tstep_Q.T0                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.649      ;
; 1.384  ; pc_counter:reg_7|saida_pc[6]                                                                 ; pc_counter:reg_7|saida_pc[8]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.650      ;
; 1.385  ; regn:A|R_OUT[6]                                                                              ; regn:regG|R_OUT[6]                                                                                                           ; Clock        ; Clock       ; 0.000        ; -0.011     ; 1.640      ;
; 1.391  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.657      ;
; 1.401  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.667      ;
; 1.402  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.668      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Tstep_Q.T1'                                                                                   ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; -0.203 ; regn:regIR|R_OUT[0]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.571      ; 1.368      ;
; 0.406  ; Tstep_Q.T3           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.607      ; 2.013      ;
; 0.659  ; regn:regIR|R_OUT[9]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.571      ; 2.230      ;
; 0.703  ; regn:regIR|R_OUT[1]  ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.454      ; 2.157      ;
; 0.832  ; regn:regIR|R_OUT[2]  ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.609      ; 2.441      ;
; 0.893  ; Tstep_Q.T3           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.571      ; 2.464      ;
; 0.902  ; Tstep_Q.T0           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.609      ; 2.511      ;
; 0.902  ; regn:regIR|R_OUT[10] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.454      ; 2.356      ;
; 1.150  ; Tstep_Q.T3           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.454      ; 2.604      ;
; 1.254  ; regn:regIR|R_OUT[12] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.456      ; 2.710      ;
; 1.259  ; regn:regG|R_OUT[0]   ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.579      ; 2.838      ;
; 1.266  ; Tstep_Q.T0           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.573      ; 2.839      ;
; 1.271  ; Tstep_Q.T5           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.079      ; 2.350      ;
; 1.307  ; regn:regIR|R_OUT[12] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.573      ; 2.880      ;
; 1.319  ; regn:regIR|R_OUT[12] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.609      ; 2.928      ;
; 1.326  ; Tstep_Q.T3           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.723      ; 3.049      ;
; 1.410  ; regn:regG|R_OUT[1]   ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.462      ; 2.872      ;
; 1.416  ; regn:regG|R_OUT[3]   ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.731      ; 3.147      ;
; 1.440  ; regn:regIR|R_OUT[11] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.609      ; 3.049      ;
; 1.488  ; regn:regIR|R_OUT[12] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.725      ; 3.213      ;
; 1.491  ; Tstep_Q.T5           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.963      ; 2.454      ;
; 1.588  ; Tstep_Q.T0           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.456      ; 3.044      ;
; 1.618  ; regn:regIR|R_OUT[14] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.927      ; 2.545      ;
; 1.724  ; Tstep_Q.T5           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.927      ; 2.651      ;
; 1.751  ; Tstep_Q.T5           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.810      ; 2.561      ;
; 1.754  ; regn:regIR|R_OUT[13] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.963      ; 2.717      ;
; 1.821  ; regn:regIR|R_OUT[13] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.079      ; 2.900      ;
; 1.825  ; regn:regIR|R_OUT[14] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.963      ; 2.788      ;
; 1.838  ; regn:regIR|R_OUT[15] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.810      ; 2.648      ;
; 1.856  ; regn:regIR|R_OUT[13] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.810      ; 2.666      ;
; 1.894  ; regn:regG|R_OUT[2]   ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.615      ; 3.509      ;
; 1.900  ; regn:regIR|R_OUT[15] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.963      ; 2.863      ;
; 1.904  ; regn:regIR|R_OUT[14] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.079      ; 2.983      ;
; 1.907  ; Tstep_Q.T4           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.963      ; 2.870      ;
; 1.909  ; regn:regIR|R_OUT[13] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.927      ; 2.836      ;
; 1.940  ; regn:regIR|R_OUT[14] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.810      ; 2.750      ;
; 1.967  ; regn:regIR|R_OUT[15] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.079      ; 3.046      ;
; 1.970  ; regn:regIR|R_OUT[15] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.927      ; 2.897      ;
; 2.008  ; Tstep_Q.T4           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.810      ; 2.818      ;
; 2.045  ; Tstep_Q.T4           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 1.079      ; 3.124      ;
; 2.188  ; Tstep_Q.T4           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.927      ; 3.115      ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[0]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[0]                                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[10]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[10]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[11]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[11]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[12]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[12]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[13]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[13]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[14]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[14]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[15]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[15]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[1]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[1]                                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[2]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[2]                                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[9]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[9]                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Tstep_Q.T1'                                                                     ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[0]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[0]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[1]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[1]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[2]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[2]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[2]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[2]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[3]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[3]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[3]|dataa             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[3]|dataa             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Selector3~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Selector3~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Selector3~1|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Selector3~1|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Tstep_Q.T1|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Tstep_Q.T1|regout           ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Run       ; Clock      ; 4.632 ; 4.632 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Run       ; Clock      ; -3.282 ; -3.282 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Done      ; Clock      ; 11.372 ; 11.372 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 8.377 ; 8.377 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------+
; Fast Model Setup Summary            ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; Clock      ; -3.032 ; -397.287      ;
; Tstep_Q.T1 ; -0.495 ; -1.831        ;
+------------+--------+---------------+


+-------------------------------------+
; Fast Model Hold Summary             ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; Clock      ; -1.523 ; -1.523        ;
; Tstep_Q.T1 ; 0.069  ; 0.000         ;
+------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; Clock      ; -2.000 ; -388.070         ;
; Tstep_Q.T1 ; 0.500  ; 0.000            ;
+------------+--------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+-------------+--------------+------------+------------+
; -3.032 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.990      ;
; -3.032 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.990      ;
; -3.032 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.990      ;
; -3.032 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.990      ;
; -3.032 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.990      ;
; -3.032 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.990      ;
; -3.032 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.990      ;
; -3.032 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[15] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.990      ;
; -2.938 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.896      ;
; -2.938 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.896      ;
; -2.938 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.896      ;
; -2.938 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.896      ;
; -2.938 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.896      ;
; -2.938 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.896      ;
; -2.938 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.896      ;
; -2.938 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[14] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.896      ;
; -2.903 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.861      ;
; -2.903 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.861      ;
; -2.903 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.861      ;
; -2.903 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.861      ;
; -2.903 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.861      ;
; -2.903 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.861      ;
; -2.903 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.861      ;
; -2.903 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[13] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.861      ;
; -2.868 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.826      ;
; -2.868 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.826      ;
; -2.868 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.826      ;
; -2.868 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.826      ;
; -2.868 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.826      ;
; -2.868 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.826      ;
; -2.868 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.826      ;
; -2.868 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[12] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.826      ;
; -2.833 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.791      ;
; -2.833 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.791      ;
; -2.833 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.791      ;
; -2.833 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.791      ;
; -2.833 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.791      ;
; -2.833 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.791      ;
; -2.833 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.791      ;
; -2.833 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[11] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.791      ;
; -2.798 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.756      ;
; -2.798 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.756      ;
; -2.798 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.756      ;
; -2.798 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.756      ;
; -2.798 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.756      ;
; -2.798 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.756      ;
; -2.798 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.756      ;
; -2.798 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[10] ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.756      ;
; -2.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.721      ;
; -2.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.721      ;
; -2.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.721      ;
; -2.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.721      ;
; -2.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.721      ;
; -2.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.721      ;
; -2.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.721      ;
; -2.763 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[9]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.721      ;
; -2.728 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.686      ;
; -2.728 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.686      ;
; -2.728 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.686      ;
; -2.728 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.686      ;
; -2.728 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.686      ;
; -2.728 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.686      ;
; -2.728 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.686      ;
; -2.728 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[8]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.686      ;
; -2.693 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.651      ;
; -2.693 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.651      ;
; -2.693 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.651      ;
; -2.693 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.651      ;
; -2.693 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.651      ;
; -2.693 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.651      ;
; -2.693 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.651      ;
; -2.693 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[7]  ; Clock        ; Clock       ; 1.000        ; -0.074     ; 3.651      ;
; -2.604 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[6]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.564      ;
; -2.604 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[6]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.564      ;
; -2.604 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[6]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.564      ;
; -2.604 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[6]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.564      ;
; -2.604 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[6]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.564      ;
; -2.604 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[6]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.564      ;
; -2.604 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[6]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.564      ;
; -2.604 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[6]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.564      ;
; -2.569 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[5]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.529      ;
; -2.569 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[5]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.529      ;
; -2.569 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[5]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.529      ;
; -2.569 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[5]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.529      ;
; -2.569 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[5]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.529      ;
; -2.569 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[5]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.529      ;
; -2.569 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[5]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.529      ;
; -2.569 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[5]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.529      ;
; -2.534 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[4]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.494      ;
; -2.534 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[4]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.494      ;
; -2.534 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[4]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.494      ;
; -2.534 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[4]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.494      ;
; -2.534 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; regn:regG|R_OUT[4]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.494      ;
; -2.534 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; regn:regG|R_OUT[4]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.494      ;
; -2.534 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; regn:regG|R_OUT[4]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.494      ;
; -2.534 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; regn:regG|R_OUT[4]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.494      ;
; -2.499 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ; regn:regG|R_OUT[3]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.459      ;
; -2.499 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; regn:regG|R_OUT[3]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.459      ;
; -2.499 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; regn:regG|R_OUT[3]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.459      ;
; -2.499 ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ; regn:regG|R_OUT[3]  ; Clock        ; Clock       ; 1.000        ; -0.072     ; 3.459      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Tstep_Q.T1'                                                                                  ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; -0.495 ; Tstep_Q.T3           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.588      ; 1.689      ;
; -0.494 ; regn:regIR|R_OUT[15] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.525      ; 1.552      ;
; -0.477 ; regn:regIR|R_OUT[15] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.447      ; 1.530      ;
; -0.473 ; regn:regIR|R_OUT[14] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.447      ; 1.526      ;
; -0.457 ; regn:regIR|R_OUT[13] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.525      ; 1.515      ;
; -0.440 ; Tstep_Q.T3           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.545      ; 1.640      ;
; -0.433 ; regn:regIR|R_OUT[13] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.447      ; 1.486      ;
; -0.418 ; regn:regIR|R_OUT[14] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.404      ; 1.477      ;
; -0.402 ; regn:regG|R_OUT[2]   ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.620      ; 1.630      ;
; -0.395 ; Tstep_Q.T4           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.447      ; 1.448      ;
; -0.391 ; regn:regIR|R_OUT[15] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.404      ; 1.450      ;
; -0.391 ; Tstep_Q.T4           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.468      ; 1.467      ;
; -0.378 ; regn:regIR|R_OUT[13] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.404      ; 1.437      ;
; -0.348 ; Tstep_Q.T4           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.525      ; 1.406      ;
; -0.345 ; regn:regIR|R_OUT[14] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.468      ; 1.421      ;
; -0.340 ; Tstep_Q.T4           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.404      ; 1.399      ;
; -0.320 ; regn:regIR|R_OUT[13] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.468      ; 1.396      ;
; -0.318 ; Tstep_Q.T5           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.404      ; 1.377      ;
; -0.308 ; regn:regIR|R_OUT[11] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.611      ; 1.527      ;
; -0.303 ; regn:regIR|R_OUT[14] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.525      ; 1.361      ;
; -0.302 ; regn:regIR|R_OUT[12] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.668      ; 1.503      ;
; -0.284 ; regn:regIR|R_OUT[15] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.468      ; 1.360      ;
; -0.241 ; regn:regG|R_OUT[3]   ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.677      ; 1.451      ;
; -0.185 ; Tstep_Q.T0           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.547      ; 1.387      ;
; -0.180 ; Tstep_Q.T3           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.666      ; 1.379      ;
; -0.178 ; regn:regIR|R_OUT[12] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.611      ; 1.397      ;
; -0.161 ; regn:regIR|R_OUT[12] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.590      ; 1.357      ;
; -0.159 ; Tstep_Q.T5           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.447      ; 1.212      ;
; -0.106 ; regn:regIR|R_OUT[12] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.547      ; 1.308      ;
; -0.091 ; regn:regG|R_OUT[0]   ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.599      ; 1.296      ;
; -0.090 ; regn:regG|R_OUT[1]   ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.556      ; 1.301      ;
; -0.085 ; Tstep_Q.T0           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.590      ; 1.281      ;
; -0.036 ; Tstep_Q.T5           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.468      ; 1.112      ;
; -0.028 ; Tstep_Q.T5           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.525      ; 1.086      ;
; -0.022 ; regn:regIR|R_OUT[2]  ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.611      ; 1.241      ;
; 0.069  ; Tstep_Q.T0           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.611      ; 1.150      ;
; 0.139  ; regn:regIR|R_OUT[10] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.545      ; 1.061      ;
; 0.196  ; regn:regIR|R_OUT[9]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.588      ; 0.998      ;
; 0.234  ; regn:regIR|R_OUT[1]  ; Select[1] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.545      ; 0.966      ;
; 0.311  ; Tstep_Q.T3           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.609      ; 0.906      ;
; 0.537  ; regn:regIR|R_OUT[0]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 1.000        ; 0.588      ; 0.657      ;
+--------+----------------------+-----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.523 ; Tstep_Q.T1                                                                                   ; Tstep_Q.T2                                                                                                                   ; Tstep_Q.T1   ; Clock       ; 0.000        ; 1.800      ; 0.570      ;
; -1.023 ; Tstep_Q.T1                                                                                   ; Tstep_Q.T2                                                                                                                   ; Tstep_Q.T1   ; Clock       ; -0.500       ; 1.800      ; 0.570      ;
; 0.243  ; pc_counter:reg_7|saida_pc[15]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.335  ; Tstep_Q.T3                                                                                   ; Tstep_Q.T4                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.141      ; 0.628      ;
; 0.355  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[0]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.507      ;
; 0.359  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[1]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[9]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; pc_counter:reg_7|saida_pc[7]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; pc_counter:reg_7|saida_pc[13]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; pc_counter:reg_7|saida_pc[14]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; Tstep_Q.T0                                                                                   ; Tstep_Q.T1                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.371  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[8]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[10]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; pc_counter:reg_7|saida_pc[5]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; pc_counter:reg_7|saida_pc[6]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.398  ; regn:regAddr|R_OUT[1]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.606      ;
; 0.411  ; regn:regAddr|R_OUT[2]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.619      ;
; 0.427  ; regn:regAddr|R_OUT[4]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.623      ;
; 0.440  ; regn:regAddr|R_OUT[6]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.636      ;
; 0.443  ; regn:regAddr|R_OUT[7]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.639      ;
; 0.493  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[1]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.645      ;
; 0.497  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[10]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; pc_counter:reg_7|saida_pc[14]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; pc_counter:reg_7|saida_pc[13]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.504  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[13] ; regn:regIR|R_OUT[13]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.099      ; 0.755      ;
; 0.511  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[9]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; pc_counter:reg_7|saida_pc[6]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; pc_counter:reg_7|saida_pc[5]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; regn:regAddr|R_OUT[5]                                                                        ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.709      ;
; 0.518  ; Tstep_Q.T2                                                                                   ; regn:regIR|R_OUT[15]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; Tstep_Q.T2                                                                                   ; regn:regIR|R_OUT[13]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; Tstep_Q.T2                                                                                   ; regn:regIR|R_OUT[14]                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.670      ;
; 0.526  ; regn:regAddr|R_OUT[1]                                                                        ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a0~porta_address_reg1         ; Clock        ; Clock       ; 0.000        ; 0.069      ; 0.733      ;
; 0.528  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[2]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.680      ;
; 0.529  ; regn:regAddr|R_OUT[2]                                                                        ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a0~porta_address_reg2         ; Clock        ; Clock       ; 0.000        ; 0.069      ; 0.736      ;
; 0.532  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.684      ;
; 0.533  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; pc_counter:reg_7|saida_pc[13]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.686      ;
; 0.546  ; regn:reg_6|R_OUT[5]                                                                          ; regn:regAddr|R_OUT[5]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[10]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; pc_counter:reg_7|saida_pc[5]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.699      ;
; 0.554  ; pc_counter:reg_7|saida_pc[7]                                                                 ; pc_counter:reg_7|saida_pc[8]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.706      ;
; 0.560  ; regn:A|R_OUT[8]                                                                              ; regn:regG|R_OUT[8]                                                                                                           ; Clock        ; Clock       ; 0.000        ; -0.002     ; 0.710      ;
; 0.563  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[3]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.715      ;
; 0.567  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.719      ;
; 0.568  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; pc_counter:reg_7|saida_pc[4]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.721      ;
; 0.571  ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[1]  ; regn:regIR|R_OUT[1]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.042     ; 0.681      ;
; 0.581  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[11]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; pc_counter:reg_7|saida_pc[12]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.734      ;
; 0.584  ; regn:A|R_OUT[2]                                                                              ; regn:regG|R_OUT[2]                                                                                                           ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.735      ;
; 0.589  ; regn:A|R_OUT[10]                                                                             ; regn:regG|R_OUT[10]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.002     ; 0.739      ;
; 0.589  ; pc_counter:reg_7|saida_pc[7]                                                                 ; pc_counter:reg_7|saida_pc[9]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.741      ;
; 0.596  ; regn:reg_1|R_OUT[10]                                                                         ; regn:A|R_OUT[10]                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.748      ;
; 0.597  ; regn:reg_6|R_OUT[3]                                                                          ; regn:regAddr|R_OUT[3]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.749      ;
; 0.597  ; regn:reg_6|R_OUT[1]                                                                          ; regn:regAddr|R_OUT[1]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.749      ;
; 0.597  ; regn:reg_6|R_OUT[0]                                                                          ; regn:regAddr|R_OUT[0]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.749      ;
; 0.597  ; regn:reg_6|R_OUT[4]                                                                          ; regn:regAddr|R_OUT[4]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.749      ;
; 0.598  ; regn:reg_6|R_OUT[7]                                                                          ; regn:regAddr|R_OUT[7]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.750      ;
; 0.598  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[4]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.750      ;
; 0.599  ; regn:A|R_OUT[13]                                                                             ; regn:regG|R_OUT[13]                                                                                                          ; Clock        ; Clock       ; 0.000        ; -0.002     ; 0.749      ;
; 0.602  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.754      ;
; 0.603  ; pc_counter:reg_7|saida_pc[9]                                                                 ; pc_counter:reg_7|saida_pc[13]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; pc_counter:reg_7|saida_pc[2]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; pc_counter:reg_7|saida_pc[11]                                                                ; pc_counter:reg_7|saida_pc[15]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.606  ; pc_counter:reg_7|saida_pc[6]                                                                 ; pc_counter:reg_7|saida_pc[8]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.758      ;
; 0.616  ; pc_counter:reg_7|saida_pc[8]                                                                 ; pc_counter:reg_7|saida_pc[12]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; pc_counter:reg_7|saida_pc[10]                                                                ; pc_counter:reg_7|saida_pc[14]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; pc_counter:reg_7|saida_pc[3]                                                                 ; pc_counter:reg_7|saida_pc[7]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.768      ;
; 0.619  ; regn:reg_6|R_OUT[12]                                                                         ; regn:A|R_OUT[12]                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.014      ; 0.785      ;
; 0.621  ; Tstep_Q.T0                                                                                   ; Tstep_Q.T0                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.773      ;
; 0.624  ; pc_counter:reg_7|saida_pc[7]                                                                 ; pc_counter:reg_7|saida_pc[10]                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.776      ;
; 0.626  ; regn:reg_3|R_OUT[14]                                                                         ; regn:A|R_OUT[14]                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.002      ; 0.780      ;
; 0.626  ; Tstep_Q.T3                                                                                   ; Tstep_Q.T5                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.141      ; 0.919      ;
; 0.629  ; regn:reg_2|R_OUT[4]                                                                          ; regn:regAddr|R_OUT[4]                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.782      ;
; 0.633  ; pc_counter:reg_7|saida_pc[0]                                                                 ; pc_counter:reg_7|saida_pc[5]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.785      ;
; 0.635  ; regn:regAddr|R_OUT[0]                                                                        ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|ram_block1a0~porta_address_reg0         ; Clock        ; Clock       ; 0.000        ; 0.058      ; 0.831      ;
; 0.637  ; pc_counter:reg_7|saida_pc[1]                                                                 ; pc_counter:reg_7|saida_pc[6]                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.789      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Tstep_Q.T1'                                                                                  ;
+-------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node            ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+-----------+--------------+-------------+--------------+------------+------------+
; 0.069 ; regn:regIR|R_OUT[0]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.588      ; 0.657      ;
; 0.297 ; Tstep_Q.T3           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.609      ; 0.906      ;
; 0.410 ; regn:regIR|R_OUT[9]  ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.588      ; 0.998      ;
; 0.421 ; regn:regIR|R_OUT[1]  ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.545      ; 0.966      ;
; 0.464 ; regn:regIR|R_OUT[2]  ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.611      ; 1.075      ;
; 0.516 ; regn:regIR|R_OUT[10] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.545      ; 1.061      ;
; 0.518 ; Tstep_Q.T3           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.588      ; 1.106      ;
; 0.539 ; Tstep_Q.T0           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.611      ; 1.150      ;
; 0.561 ; Tstep_Q.T5           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.525      ; 1.086      ;
; 0.623 ; Tstep_Q.T3           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.545      ; 1.168      ;
; 0.644 ; Tstep_Q.T5           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.468      ; 1.112      ;
; 0.672 ; regn:regIR|R_OUT[12] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.547      ; 1.219      ;
; 0.691 ; Tstep_Q.T0           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.590      ; 1.281      ;
; 0.697 ; regn:regG|R_OUT[0]   ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.599      ; 1.296      ;
; 0.710 ; regn:regIR|R_OUT[12] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.590      ; 1.300      ;
; 0.713 ; Tstep_Q.T3           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.666      ; 1.379      ;
; 0.714 ; regn:regIR|R_OUT[14] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.447      ; 1.161      ;
; 0.725 ; regn:regIR|R_OUT[12] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.611      ; 1.336      ;
; 0.742 ; regn:regIR|R_OUT[11] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.611      ; 1.353      ;
; 0.745 ; regn:regG|R_OUT[1]   ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.556      ; 1.301      ;
; 0.749 ; Tstep_Q.T5           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.404      ; 1.153      ;
; 0.750 ; Tstep_Q.T5           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.447      ; 1.197      ;
; 0.751 ; regn:regIR|R_OUT[13] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.468      ; 1.219      ;
; 0.774 ; regn:regG|R_OUT[3]   ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.677      ; 1.451      ;
; 0.776 ; regn:regIR|R_OUT[13] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.404      ; 1.180      ;
; 0.778 ; regn:regIR|R_OUT[12] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.668      ; 1.446      ;
; 0.788 ; regn:regIR|R_OUT[14] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.468      ; 1.256      ;
; 0.794 ; regn:regIR|R_OUT[13] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.525      ; 1.319      ;
; 0.808 ; regn:regIR|R_OUT[15] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.404      ; 1.212      ;
; 0.814 ; regn:regIR|R_OUT[13] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.447      ; 1.261      ;
; 0.823 ; regn:regIR|R_OUT[14] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.525      ; 1.348      ;
; 0.838 ; regn:regIR|R_OUT[15] ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.468      ; 1.306      ;
; 0.840 ; Tstep_Q.T0           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.547      ; 1.387      ;
; 0.840 ; Tstep_Q.T4           ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.468      ; 1.308      ;
; 0.841 ; regn:regIR|R_OUT[14] ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.404      ; 1.245      ;
; 0.854 ; regn:regIR|R_OUT[15] ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.447      ; 1.301      ;
; 0.854 ; Tstep_Q.T4           ; Select[1] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.404      ; 1.258      ;
; 0.881 ; regn:regIR|R_OUT[15] ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.525      ; 1.406      ;
; 0.881 ; Tstep_Q.T4           ; Select[3] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.525      ; 1.406      ;
; 0.933 ; Tstep_Q.T4           ; Select[0] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.447      ; 1.380      ;
; 1.010 ; regn:regG|R_OUT[2]   ; Select[2] ; Clock        ; Tstep_Q.T1  ; 0.000        ; 0.620      ; 1.630      ;
+-------+----------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memoriaPrincipal:memPrincipal|altsyncram:altsyncram_component|altsyncram_ffd1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[0]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[0]                                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[10]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[10]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[11]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[11]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[12]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[12]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[13]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[13]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[14]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[14]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[15]                                 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[15]                                 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[1]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[1]                                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[2]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[2]                                  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[9]                                  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Rise       ; instr_memory:memInstr|altsyncram:altsyncram_component|altsyncram_vk71:auto_generated|q_a[9]                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Tstep_Q.T1'                                                                     ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                      ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[0]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[0]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[0]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[1]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[1]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[2]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[2]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[2]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[2]|datac             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Select[3]                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Select[3]                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Select[3]|dataa             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Select[3]|dataa             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Selector3~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Fall       ; Selector3~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Fall       ; Selector3~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Selector3~1|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Selector3~1|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Tstep_Q.T1 ; Rise       ; Tstep_Q.T1|regout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Tstep_Q.T1 ; Rise       ; Tstep_Q.T1|regout           ;
+-------+--------------+----------------+------------------+------------+------------+-----------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Run       ; Clock      ; 2.421 ; 2.421 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Run       ; Clock      ; -1.803 ; -1.803 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 5.695 ; 5.695 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 4.478 ; 4.478 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -6.593   ; -2.716 ; N/A      ; N/A     ; -2.000              ;
;  Clock           ; -6.593   ; -2.716 ; N/A      ; N/A     ; -2.000              ;
;  Tstep_Q.T1      ; -2.441   ; -0.203 ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS  ; -919.158 ; -2.919 ; 0.0      ; 0.0     ; -388.07             ;
;  Clock           ; -909.793 ; -2.716 ; N/A      ; N/A     ; -388.070            ;
;  Tstep_Q.T1      ; -9.365   ; -0.203 ; N/A      ; N/A     ; 0.000               ;
+------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Run       ; Clock      ; 4.632 ; 4.632 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Run       ; Clock      ; -1.803 ; -1.803 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Done      ; Clock      ; 11.372 ; 11.372 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Done      ; Clock      ; 4.478 ; 4.478 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; Clock      ; Clock      ; 7661     ; 0        ; 0        ; 0        ;
; Tstep_Q.T1 ; Clock      ; 4257     ; 1        ; 0        ; 0        ;
; Clock      ; Tstep_Q.T1 ; 110      ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; Clock      ; Clock      ; 7661     ; 0        ; 0        ; 0        ;
; Tstep_Q.T1 ; Clock      ; 4257     ; 1        ; 0        ; 0        ;
; Clock      ; Tstep_Q.T1 ; 110      ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 14 03:18:04 2022
Info: Command: quartus_sta projetoProcessador -c projetoProcessador
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'projetoProcessador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name Tstep_Q.T1 Tstep_Q.T1
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.593
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.593      -909.793 Clock 
    Info (332119):    -2.441        -9.365 Tstep_Q.T1 
Info (332146): Worst-case hold slack is -2.716
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.716        -2.716 Clock 
    Info (332119):    -0.203        -0.203 Tstep_Q.T1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -388.070 Clock 
    Info (332119):     0.500         0.000 Tstep_Q.T1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.032
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.032      -397.287 Clock 
    Info (332119):    -0.495        -1.831 Tstep_Q.T1 
Info (332146): Worst-case hold slack is -1.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.523        -1.523 Clock 
    Info (332119):     0.069         0.000 Tstep_Q.T1 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -388.070 Clock 
    Info (332119):     0.500         0.000 Tstep_Q.T1 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4541 megabytes
    Info: Processing ended: Fri Oct 14 03:18:05 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


