<stg><name>Crypto_Pipeline_NTT_PE_LOOP</name>


<trans_list>

<trans id="138" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:2 %zext_ln64_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln64

]]></Node>
<StgValue><ssdm name="zext_ln64_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:3 %zext_ln89_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln89

]]></Node>
<StgValue><ssdm name="zext_ln89_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %zext_ln19_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln19_6

]]></Node>
<StgValue><ssdm name="zext_ln19_6_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:5 %mod_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %mod_r

]]></Node>
<StgValue><ssdm name="mod_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %zext_ln19_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %zext_ln19_5

]]></Node>
<StgValue><ssdm name="zext_ln19_5_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
newFuncRoot:7 %m_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %m

]]></Node>
<StgValue><ssdm name="m_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:8 %trunc_ln8_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln8

]]></Node>
<StgValue><ssdm name="trunc_ln8_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:9 %trunc_ln108_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln108_1

]]></Node>
<StgValue><ssdm name="trunc_ln108_1_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:10 %trunc_ln108_2_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln108_2

]]></Node>
<StgValue><ssdm name="trunc_ln108_2_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %hf_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %hf

]]></Node>
<StgValue><ssdm name="hf_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="31">
<![CDATA[
newFuncRoot:12 %zext_ln64_cast = zext i31 %zext_ln64_read

]]></Node>
<StgValue><ssdm name="zext_ln64_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="31">
<![CDATA[
newFuncRoot:13 %zext_ln89_cast = zext i31 %zext_ln89_read

]]></Node>
<StgValue><ssdm name="zext_ln89_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="16">
<![CDATA[
newFuncRoot:14 %zext_ln19_6_cast = zext i16 %zext_ln19_6_read

]]></Node>
<StgValue><ssdm name="zext_ln19_6_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="16">
<![CDATA[
newFuncRoot:15 %zext_ln19_5_cast = zext i16 %zext_ln19_5_read

]]></Node>
<StgValue><ssdm name="zext_ln19_5_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i13 0, i13 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.inc137

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc137:0 %j_1 = load i31 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="31">
<![CDATA[
for.inc137:1 %zext_ln110 = zext i31 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137:2 %icmp_ln110 = icmp_slt  i32 %zext_ln110, i32 %hf_read

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc137:3 %add_ln110 = add i31 %j_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc137:4 %br_ln110 = br i1 %icmp_ln110, void %for.inc140.loopexit.exitStub, void %for.inc137.split

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc137.split:0 %phi_mul_load = load i13 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="31">
<![CDATA[
for.inc137.split:1 %trunc_ln110 = trunc i31 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc137.split:5 %add_ln112 = add i12 %trunc_ln110, i12 %trunc_ln108_2_read

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="12">
<![CDATA[
for.inc137.split:6 %zext_ln112 = zext i12 %add_ln112

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:7 %res = getelementptr i32 %DataTemp, i64 0, i64 %zext_ln112

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="12">
<![CDATA[
for.inc137.split:8 %u = load i12 %res

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc137.split:9 %add_ln113 = add i12 %add_ln112, i12 %trunc_ln108_1_read

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="12">
<![CDATA[
for.inc137.split:10 %zext_ln113 = zext i12 %add_ln113

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:11 %res_1 = getelementptr i32 %DataTemp, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="12">
<![CDATA[
for.inc137.split:12 %a2 = load i12 %res_1

]]></Node>
<StgValue><ssdm name="a2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc137.split:14 %add_ln114 = add i13 %phi_mul_load, i13 %trunc_ln8_read

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="13">
<![CDATA[
for.inc137.split:15 %zext_ln114 = zext i13 %phi_mul_load

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc137.split:16 %twiddle_ram_addr = getelementptr i32 %twiddle_ram, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="twiddle_ram_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="13">
<![CDATA[
for.inc137.split:17 %tf = load i13 %twiddle_ram_addr

]]></Node>
<StgValue><ssdm name="tf"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc137.split:40 %input2_high_5 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %m_read, i32 16, i32 19

]]></Node>
<StgValue><ssdm name="input2_high_5"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc137.split:101 %store_ln110 = store i31 %add_ln110, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc137.split:102 %store_ln110 = store i13 %add_ln114, i13 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0">
<![CDATA[
for.inc140.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="12">
<![CDATA[
for.inc137.split:8 %u = load i12 %res

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="12">
<![CDATA[
for.inc137.split:12 %a2 = load i12 %res_1

]]></Node>
<StgValue><ssdm name="a2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32">
<![CDATA[
for.inc137.split:13 %input1_low = trunc i32 %a2

]]></Node>
<StgValue><ssdm name="input1_low"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="13">
<![CDATA[
for.inc137.split:17 %tf = load i13 %twiddle_ram_addr

]]></Node>
<StgValue><ssdm name="tf"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
for.inc137.split:18 %input2_low = trunc i32 %tf

]]></Node>
<StgValue><ssdm name="input2_low"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="16">
<![CDATA[
for.inc137.split:19 %zext_ln17 = zext i16 %input1_low

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc137.split:20 %input1_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %a2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="input1_high"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="16">
<![CDATA[
for.inc137.split:21 %zext_ln18 = zext i16 %input1_high

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="16">
<![CDATA[
for.inc137.split:22 %zext_ln19 = zext i16 %input2_low

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc137.split:23 %input2_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %tf, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="input2_high"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="16">
<![CDATA[
for.inc137.split:24 %zext_ln20 = zext i16 %input2_high

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:25 %temp1 = mul i32 %zext_ln19, i32 %zext_ln17

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:26 %temp2 = mul i32 %zext_ln20, i32 %zext_ln17

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:27 %temp3 = mul i32 %zext_ln19, i32 %zext_ln18

]]></Node>
<StgValue><ssdm name="temp3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:28 %temp4 = mul i32 %zext_ln20, i32 %zext_ln18

]]></Node>
<StgValue><ssdm name="temp4"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc137.split:29 %sum1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp4, i32 %temp1

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="33" op_0_bw="32">
<![CDATA[
for.inc137.split:30 %zext_ln30 = zext i32 %temp2

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="33" op_0_bw="32">
<![CDATA[
for.inc137.split:31 %zext_ln30_11 = zext i32 %temp3

]]></Node>
<StgValue><ssdm name="zext_ln30_11"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc137.split:32 %add_ln30 = add i33 %zext_ln30, i33 %zext_ln30_11

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="49" op_0_bw="49" op_1_bw="33" op_2_bw="16">
<![CDATA[
for.inc137.split:33 %sum2 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30, i16 0

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="49">
<![CDATA[
for.inc137.split:34 %zext_ln28 = zext i49 %sum2

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:35 %res_mult = add i64 %zext_ln28, i64 %sum1

]]></Node>
<StgValue><ssdm name="res_mult"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc137.split:36 %input1_low_5 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 30, i32 45

]]></Node>
<StgValue><ssdm name="input1_low_5"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="16">
<![CDATA[
for.inc137.split:37 %zext_ln17_8 = zext i16 %input1_low_5

]]></Node>
<StgValue><ssdm name="zext_ln17_8"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc137.split:38 %input1_high_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 46, i32 61

]]></Node>
<StgValue><ssdm name="input1_high_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="16">
<![CDATA[
for.inc137.split:39 %zext_ln18_4 = zext i16 %input1_high_3

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="4">
<![CDATA[
for.inc137.split:41 %sext_ln20 = sext i4 %input2_high_5

]]></Node>
<StgValue><ssdm name="sext_ln20"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="16">
<![CDATA[
for.inc137.split:42 %zext_ln20_5 = zext i16 %sext_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20_5"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:43 %temp1_5 = mul i32 %zext_ln17_8, i32 %zext_ln19_5_cast

]]></Node>
<StgValue><ssdm name="temp1_5"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:44 %temp2_5 = mul i32 %zext_ln17_8, i32 %zext_ln20_5

]]></Node>
<StgValue><ssdm name="temp2_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:45 %temp3_5 = mul i32 %zext_ln18_4, i32 %zext_ln19_5_cast

]]></Node>
<StgValue><ssdm name="temp3_5"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:46 %temp4_5 = mul i32 %zext_ln18_4, i32 %zext_ln20_5

]]></Node>
<StgValue><ssdm name="temp4_5"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32">
<![CDATA[
for.inc137.split:47 %trunc_ln29 = trunc i32 %temp4_5

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc137.split:48 %sum1_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp4_5, i32 %temp1_5

]]></Node>
<StgValue><ssdm name="sum1_5"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="33" op_0_bw="32">
<![CDATA[
for.inc137.split:49 %zext_ln30_12 = zext i32 %temp2_5

]]></Node>
<StgValue><ssdm name="zext_ln30_12"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="33" op_0_bw="32">
<![CDATA[
for.inc137.split:50 %zext_ln30_13 = zext i32 %temp3_5

]]></Node>
<StgValue><ssdm name="zext_ln30_13"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:51 %add_ln30_7 = add i32 %temp2_5, i32 %temp3_5

]]></Node>
<StgValue><ssdm name="add_ln30_7"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc137.split:52 %add_ln30_5 = add i33 %zext_ln30_12, i33 %zext_ln30_13

]]></Node>
<StgValue><ssdm name="add_ln30_5"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="49" op_0_bw="49" op_1_bw="33" op_2_bw="16">
<![CDATA[
for.inc137.split:53 %sum2_5 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_5, i16 0

]]></Node>
<StgValue><ssdm name="sum2_5"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="49">
<![CDATA[
for.inc137.split:54 %zext_ln28_8 = zext i49 %sum2_5

]]></Node>
<StgValue><ssdm name="zext_ln28_8"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc137.split:55 %tmp = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %trunc_ln29, i32 %temp1_5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.inc137.split:56 %trunc_ln = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %add_ln30_7, i16 0

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:57 %res_mult_shift = add i64 %zext_ln28_8, i64 %sum1_5

]]></Node>
<StgValue><ssdm name="res_mult_shift"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.inc137.split:58 %add_ln74 = add i48 %trunc_ln, i48 %tmp

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc137.split:59 %res_mult_shift_part = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %add_ln74, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="res_mult_shift_part"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="16">
<![CDATA[
for.inc137.split:60 %zext_ln17_9 = zext i16 %res_mult_shift_part

]]></Node>
<StgValue><ssdm name="zext_ln17_9"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="16">
<![CDATA[
for.inc137.split:61 %zext_ln17_10 = zext i16 %res_mult_shift_part

]]></Node>
<StgValue><ssdm name="zext_ln17_10"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="15" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc137.split:62 %input2_high_6 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %mod_read, i32 16, i32 30

]]></Node>
<StgValue><ssdm name="input2_high_6"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="31" op_0_bw="15">
<![CDATA[
for.inc137.split:63 %zext_ln20_6 = zext i15 %input2_high_6

]]></Node>
<StgValue><ssdm name="zext_ln20_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:64 %temp1_6 = mul i32 %zext_ln17_9, i32 %zext_ln19_6_cast

]]></Node>
<StgValue><ssdm name="temp1_6"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc137.split:65 %temp2_6 = mul i31 %zext_ln17_10, i31 %zext_ln20_6

]]></Node>
<StgValue><ssdm name="temp2_6"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc137.split:66 %trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult_shift, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="16">
<![CDATA[
for.inc137.split:67 %zext_ln24 = zext i16 %trunc_ln1

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="31" op_0_bw="16">
<![CDATA[
for.inc137.split:68 %zext_ln24_3 = zext i16 %trunc_ln1

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:69 %temp3_6 = mul i32 %zext_ln19_6_cast, i32 %zext_ln24

]]></Node>
<StgValue><ssdm name="temp3_6"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc137.split:70 %temp4_6 = mul i31 %zext_ln20_6, i31 %zext_ln24_3

]]></Node>
<StgValue><ssdm name="temp4_6"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="63" op_0_bw="63" op_1_bw="31" op_2_bw="32">
<![CDATA[
for.inc137.split:71 %sum1_6 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i31.i32, i31 %temp4_6, i32 %temp1_6

]]></Node>
<StgValue><ssdm name="sum1_6"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="63">
<![CDATA[
for.inc137.split:72 %zext_ln28_9 = zext i63 %sum1_6

]]></Node>
<StgValue><ssdm name="zext_ln28_9"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="33" op_0_bw="31">
<![CDATA[
for.inc137.split:73 %zext_ln30_14 = zext i31 %temp2_6

]]></Node>
<StgValue><ssdm name="zext_ln30_14"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="33" op_0_bw="32">
<![CDATA[
for.inc137.split:74 %zext_ln30_15 = zext i32 %temp3_6

]]></Node>
<StgValue><ssdm name="zext_ln30_15"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.inc137.split:75 %add_ln30_6 = add i33 %zext_ln30_14, i33 %zext_ln30_15

]]></Node>
<StgValue><ssdm name="add_ln30_6"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="49" op_0_bw="49" op_1_bw="33" op_2_bw="16">
<![CDATA[
for.inc137.split:76 %sum2_6 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_6, i16 0

]]></Node>
<StgValue><ssdm name="sum2_6"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="49">
<![CDATA[
for.inc137.split:77 %zext_ln28_10 = zext i49 %sum2_6

]]></Node>
<StgValue><ssdm name="zext_ln28_10"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:78 %res_shift = sub i64 %res_mult, i64 %zext_ln28_9

]]></Node>
<StgValue><ssdm name="res_shift"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:79 %sub_ln85 = sub i64 %res_shift, i64 %zext_ln28_10

]]></Node>
<StgValue><ssdm name="sub_ln85"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:80 %sub_ln89 = sub i64 %sub_ln85, i64 %zext_ln89_cast

]]></Node>
<StgValue><ssdm name="sub_ln89"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
for.inc137.split:81 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mod_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
for.inc137.split:82 %zext_ln90 = zext i32 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc137.split:83 %sub_ln90 = sub i64 %sub_ln85, i64 %zext_ln90

]]></Node>
<StgValue><ssdm name="sub_ln90"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc137.split:84 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln89, i32 63

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc137.split:85 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln90, i32 63

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
for.inc137.split:86 %trunc_ln92 = trunc i64 %sub_ln85

]]></Node>
<StgValue><ssdm name="trunc_ln92"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
for.inc137.split:87 %trunc_ln92_5 = trunc i64 %sub_ln89

]]></Node>
<StgValue><ssdm name="trunc_ln92_5"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
for.inc137.split:88 %trunc_ln92_6 = trunc i64 %sub_ln90

]]></Node>
<StgValue><ssdm name="trunc_ln92_6"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc137.split:89 %select_ln92 = select i1 %tmp_6, i32 %trunc_ln92_5, i32 %trunc_ln92_6

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc137.split:90 %v = select i1 %tmp_5, i32 %trunc_ln92, i32 %select_ln92

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:91 %add_ln40 = add i32 %u, i32 %v

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:92 %icmp_ln43 = icmp_slt  i32 %add_ln40, i32 %zext_ln64_cast

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:93 %sub_ln44 = sub i32 %add_ln40, i32 %zext_ln64_cast

]]></Node>
<StgValue><ssdm name="sub_ln44"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc137.split:94 %select_ln43 = select i1 %icmp_ln43, i32 %add_ln40, i32 %sub_ln44

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc137.split:95 %store_ln40 = store i32 %select_ln43, i12 %res

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc137.split:2 %specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln111"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc137.split:3 %speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1073741823, i64 536870911

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln110"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc137.split:4 %specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln110"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:96 %sub_ln53 = sub i32 %u, i32 %v

]]></Node>
<StgValue><ssdm name="sub_ln53"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc137.split:97 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln53, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc137.split:98 %add_ln56 = add i32 %sub_ln53, i32 %zext_ln64_cast

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc137.split:99 %select_ln55 = select i1 %tmp_7, i32 %add_ln56, i32 %sub_ln53

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
for.inc137.split:100 %store_ln53 = store i32 %select_ln55, i12 %res_1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
for.inc137.split:103 %br_ln110 = br void %for.inc137

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
