Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 16 20:44:55 2019
| Host         : surface-pro-3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: hv_sync/video_on_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/seg_7_timer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1041 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8596 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.115        0.000                      0                19099        0.045        0.000                      0                19099        3.000        0.000                       0                  8604  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.115        0.000                      0                18432        0.133        0.000                      0                18432        8.750        0.000                       0                  8362  
  clk_out2_clk_wiz_0          4.153        0.000                      0                  667        0.123        0.000                      0                  667        5.417        0.000                       0                   238  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.117        0.000                      0                18432        0.133        0.000                      0                18432        8.750        0.000                       0                  8362  
  clk_out2_clk_wiz_0_1        4.154        0.000                      0                  667        0.123        0.000                      0                  667        5.417        0.000                       0                   238  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          1.712        0.000                      0                   84        0.124        0.000                      0                   84  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.115        0.000                      0                18432        0.050        0.000                      0                18432  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          1.712        0.000                      0                   84        0.124        0.000                      0                   84  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          2.725        0.000                      0                    8        0.213        0.000                      0                    8  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          2.727        0.000                      0                    8        0.215        0.000                      0                    8  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          4.153        0.000                      0                  667        0.045        0.000                      0                  667  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.115        0.000                      0                18432        0.050        0.000                      0                18432  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        1.714        0.000                      0                   84        0.126        0.000                      0                   84  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        1.714        0.000                      0                   84        0.126        0.000                      0                   84  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        2.725        0.000                      0                    8        0.213        0.000                      0                    8  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        4.153        0.000                      0                  667        0.045        0.000                      0                  667  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        2.727        0.000                      0                    8        0.215        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.197ns  (logic 4.752ns (24.754%)  route 14.445ns (75.246%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.036    17.417    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.922    18.463    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.159ns  (logic 4.752ns (24.803%)  route 14.407ns (75.197%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.036    17.417    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.884    18.425    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.425    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.131ns  (logic 4.752ns (24.839%)  route 14.379ns (75.161%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.301    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.425 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.972    18.397    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.397    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.752ns (24.880%)  route 14.347ns (75.119%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.301    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.425 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.940    18.366    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.087ns  (logic 4.752ns (24.897%)  route 14.335ns (75.103%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.965    17.346    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.470 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.883    18.353    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.353    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.000ns  (logic 4.752ns (25.010%)  route 14.248ns (74.990%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.965    17.346    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.470 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.796    18.266    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.266    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.977ns  (logic 4.752ns (25.041%)  route 14.225ns (74.959%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.925    17.306    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.430 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.813    18.243    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.243    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.942ns  (logic 4.752ns (25.087%)  route 14.190ns (74.913%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.807    17.189    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.313 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.896    18.209    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.209    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 4.752ns (25.114%)  route 14.170ns (74.886%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.073    17.455    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.579 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.609    18.188    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.188    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 4.752ns (25.114%)  route 14.170ns (74.886%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.073    17.455    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.579 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.609    18.188    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.188    
  -------------------------------------------------------------------
                         slack                                  0.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.777%)  route 0.232ns (62.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y5           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]/Q
                         net (fo=22, routed)          0.232    -0.149    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ADDRARDADDR[8]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.251    -0.465    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.282    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.969%)  route 0.228ns (64.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.629    -0.535    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X41Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.228    -0.179    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.500    
    SLICE_X42Y16         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.313    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.969%)  route 0.228ns (64.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.629    -0.535    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X41Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.228    -0.179    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.500    
    SLICE_X42Y16         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.313    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.665    -0.499    debouncer/clk_out1
    SLICE_X0Y16          FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    debouncer/shift_pb1[3]
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.940    -0.733    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.248    -0.486    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091    -0.395    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debouncer/shift_swtch15_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.603    -0.561    debouncer/clk_out1
    SLICE_X4Y56          FDRE                                         r  debouncer/shift_swtch15_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  debouncer/shift_swtch15_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.366    debouncer/shift_swtch15[3]
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.045    -0.321 r  debouncer/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    debouncer/swtch_db[15]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  debouncer/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.874    -0.799    debouncer/clk_out1
    SLICE_X5Y56          FDRE                                         r  debouncer/swtch_db_reg[15]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.091    -0.457    debouncer/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/clk_out1
    SLICE_X17Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[32]/Q
                         net (fo=1, routed)           0.057    -0.330    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/rx_if_data[19]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[4]_i_1__44/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/fdc_rdata_nxt[4]
    SLICE_X16Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.909    -0.764    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X16Y16         FDRE (Hold_fdre_C_D)         0.092    -0.424    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.667    -0.497    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X3Y37          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.269    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[10]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.045    -0.224 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[10]_i_1__31/O
                         net (fo=1, routed)           0.000    -0.224    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[10]
    SLICE_X2Y37          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.943    -0.730    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X2Y37          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.247    -0.484    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.120    -0.364    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X55Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[0]
    SLICE_X54Y11         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[16]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[16]
    SLICE_X54Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.120    -0.403    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.627    -0.537    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X59Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.309    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[6]
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[22]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.264    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[22]
    SLICE_X58Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.900    -0.773    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X58Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.120    -0.404    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X59Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[4]
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[28]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[28]
    SLICE_X58Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X58Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X58Y14         FDRE (Hold_fdre_C_D)         0.120    -0.403    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y0      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y1      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y0      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y1      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 2.982ns (33.932%)  route 5.806ns (66.068%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[8]
                         net (fo=24, routed)          2.085     3.857    rojobot_1/inst/BOTCPU/upper_reg_banks/ADDRB0
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.009 r  rojobot_1/inst/BOTCPU/upper_reg_banks/RAMB/O
                         net (fo=9, routed)           1.882     5.891    rojobot_1/inst/BOTCPU/data_path_loop[4].second_operand.out_port_lut/I0
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.376     6.267 r  rojobot_1/inst/BOTCPU/data_path_loop[4].second_operand.out_port_lut/LUT5/O
                         net (fo=6, routed)           1.839     8.106    rojobot_1/inst/BOTREGIF/D[4]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_D)       -0.236    12.259    rojobot_1/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.122    rojobot_1/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.122    rojobot_1/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.122    rojobot_1/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[6]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.122    rojobot_1/inst/BOTREGIF/LocX_int_reg[6]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 4.151ns (46.420%)  route 4.791ns (53.580%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 12.080 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.037 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.037    rojobot_1/inst/BOTCPU/carry_arith_logical_7
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.260 r  rojobot_1/inst/BOTCPU/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.260    rojobot_1/inst/BOTCPU/arith_carry_value
    SLICE_X1Y12          FDRE                                         r  rojobot_1/inst/BOTCPU/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.767    12.080    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y12          FDRE                                         r  rojobot_1/inst/BOTCPU/arith_carry_flop/C
                         clock pessimism              0.568    12.648    
                         clock uncertainty           -0.078    12.570    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.062    12.632    rojobot_1/inst/BOTCPU/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 4.148ns (46.402%)  route 4.791ns (53.598%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.257 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.257    rojobot_1/inst/BOTCPU/arith_logical_value_5
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.078    12.571    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.633    rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 4.127ns (46.276%)  route 4.791ns (53.724%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.236 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.236    rojobot_1/inst/BOTCPU/arith_logical_value_7
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.078    12.571    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.633    rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 4.053ns (45.827%)  route 4.791ns (54.173%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.162 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.162    rojobot_1/inst/BOTCPU/arith_logical_value_6
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.078    12.571    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.633    rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 4.037ns (45.728%)  route 4.791ns (54.272%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.146 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.146    rojobot_1/inst/BOTCPU/arith_logical_value_4
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.078    12.571    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.633    rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  4.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/MapX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.276%)  route 0.218ns (60.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.637    -0.527    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDCE                                         r  rojobot_1/inst/BOTREGIF/MapX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  rojobot_1/inst/BOTREGIF/MapX_reg[0]/Q
                         net (fo=1, routed)           0.218    -0.168    worldmap_part_1/addra[0]
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.949    -0.724    worldmap_part_1/clka
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.473    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.290    worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.353%)  route 0.123ns (46.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.667    -0.497    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y10          FDRE                                         r  rojobot_1/inst/BOTCPU/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  rojobot_1/inst/BOTCPU/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.123    -0.232    rojobot_1/inst/BOTCPU/stack_ram_low/DID1
    SLICE_X6Y9           RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.359    rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.866%)  route 0.126ns (47.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.666    -0.498    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y12          FDRE                                         r  rojobot_1/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  rojobot_1/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.126    -0.231    rojobot_1/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X6Y11          RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X6Y11          RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.249    -0.481    
    SLICE_X6Y11          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.360    rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.045%)  route 0.217ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.637    -0.527    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X8Y14          FDCE                                         r  rojobot_1/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot_1/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.217    -0.146    worldmap_part_1/addra[3]
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.949    -0.724    worldmap_part_1/clka
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.473    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.290    worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/MapX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.949%)  route 0.218ns (57.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.637    -0.527    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X8Y14          FDCE                                         r  rojobot_1/inst/BOTREGIF/MapX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot_1/inst/BOTREGIF/MapX_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.145    worldmap_part_1/addra[1]
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.949    -0.724    worldmap_part_1/clka
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.473    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.290    worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.226    rojobot_1/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.226    rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.226    rojobot_1/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.226    rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.226    rojobot_1/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y5      rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y3      worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y3      worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X2Y10      rojobot_1/inst/BOTCPU/data_path_loop[0].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X1Y10      rojobot_1/inst/BOTCPU/data_path_loop[1].arith_logical_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X0Y10      rojobot_1/inst/BOTCPU/data_path_loop[1].low_hwbuild.shift_rotate_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X2Y10      rojobot_1/inst/BOTCPU/data_path_loop[1].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X1Y10      rojobot_1/inst/BOTCPU/data_path_loop[2].arith_logical_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y11      rojobot_1/inst/BOTCPU/upper_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y11      rojobot_1/inst/BOTCPU/upper_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y10      rojobot_1/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y10      rojobot_1/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y10      rojobot_1/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y10      rojobot_1/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y9       rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y9       rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y9       rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y9       rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y11      rojobot_1/inst/BOTCPU/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y11      rojobot_1/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.197ns  (logic 4.752ns (24.754%)  route 14.445ns (75.246%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.036    17.417    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.922    18.463    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.081    19.112    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.159ns  (logic 4.752ns (24.803%)  route 14.407ns (75.197%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.036    17.417    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.884    18.425    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.081    19.112    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -18.425    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.131ns  (logic 4.752ns (24.839%)  route 14.379ns (75.161%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.301    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.425 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.972    18.397    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.081    19.112    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -18.397    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.752ns (24.880%)  route 14.347ns (75.119%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.301    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.425 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.940    18.366    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.081    19.112    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.580    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.087ns  (logic 4.752ns (24.897%)  route 14.335ns (75.103%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.965    17.346    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.470 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.883    18.353    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.081    19.107    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.575    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -18.353    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.000ns  (logic 4.752ns (25.010%)  route 14.248ns (74.990%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.965    17.346    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.470 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.796    18.266    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.081    19.107    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.575    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -18.266    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.977ns  (logic 4.752ns (25.041%)  route 14.225ns (74.959%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.925    17.306    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.430 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.813    18.243    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.081    19.111    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.243    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.942ns  (logic 4.752ns (25.087%)  route 14.190ns (74.913%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.807    17.189    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.313 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.896    18.209    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.081    19.107    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.575    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -18.209    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 4.752ns (25.114%)  route 14.170ns (74.886%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.073    17.455    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.579 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.609    18.188    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.081    19.111    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.188    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 4.752ns (25.114%)  route 14.170ns (74.886%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.073    17.455    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.579 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.609    18.188    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.081    19.111    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.188    
  -------------------------------------------------------------------
                         slack                                  0.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.777%)  route 0.232ns (62.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y5           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]/Q
                         net (fo=22, routed)          0.232    -0.149    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ADDRARDADDR[8]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.251    -0.465    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.282    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.969%)  route 0.228ns (64.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.629    -0.535    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X41Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.228    -0.179    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.500    
    SLICE_X42Y16         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.313    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.969%)  route 0.228ns (64.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.629    -0.535    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X41Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.228    -0.179    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.500    
    SLICE_X42Y16         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.313    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.665    -0.499    debouncer/clk_out1
    SLICE_X0Y16          FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    debouncer/shift_pb1[3]
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.940    -0.733    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.248    -0.486    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091    -0.395    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debouncer/shift_swtch15_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.603    -0.561    debouncer/clk_out1
    SLICE_X4Y56          FDRE                                         r  debouncer/shift_swtch15_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  debouncer/shift_swtch15_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.366    debouncer/shift_swtch15[3]
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.045    -0.321 r  debouncer/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    debouncer/swtch_db[15]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  debouncer/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.874    -0.799    debouncer/clk_out1
    SLICE_X5Y56          FDRE                                         r  debouncer/swtch_db_reg[15]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.091    -0.457    debouncer/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/clk_out1
    SLICE_X17Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[32]/Q
                         net (fo=1, routed)           0.057    -0.330    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/rx_if_data[19]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[4]_i_1__44/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/fdc_rdata_nxt[4]
    SLICE_X16Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.909    -0.764    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X16Y16         FDRE (Hold_fdre_C_D)         0.092    -0.424    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.667    -0.497    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X3Y37          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.269    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[10]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.045    -0.224 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[10]_i_1__31/O
                         net (fo=1, routed)           0.000    -0.224    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[10]
    SLICE_X2Y37          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.943    -0.730    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X2Y37          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.247    -0.484    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.120    -0.364    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X55Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[0]
    SLICE_X54Y11         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[16]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[16]
    SLICE_X54Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.120    -0.403    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.627    -0.537    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X59Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.309    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[6]
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[22]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.264    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[22]
    SLICE_X58Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.900    -0.773    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X58Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.120    -0.404    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X59Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[4]
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[28]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[28]
    SLICE_X58Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X58Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X58Y14         FDRE (Hold_fdre_C_D)         0.120    -0.403    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y0      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y1      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y0      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y1      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y17     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 2.982ns (33.932%)  route 5.806ns (66.068%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[8]
                         net (fo=24, routed)          2.085     3.857    rojobot_1/inst/BOTCPU/upper_reg_banks/ADDRB0
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.009 r  rojobot_1/inst/BOTCPU/upper_reg_banks/RAMB/O
                         net (fo=9, routed)           1.882     5.891    rojobot_1/inst/BOTCPU/data_path_loop[4].second_operand.out_port_lut/I0
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.376     6.267 r  rojobot_1/inst/BOTCPU/data_path_loop[4].second_operand.out_port_lut/LUT5/O
                         net (fo=6, routed)           1.839     8.106    rojobot_1/inst/BOTREGIF/D[4]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.076    12.496    
    SLICE_X10Y8          FDCE (Setup_fdce_C_D)       -0.236    12.260    rojobot_1/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.076    12.496    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.123    rojobot_1/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.076    12.496    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.123    rojobot_1/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.076    12.496    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.123    rojobot_1/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[6]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.076    12.496    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.123    rojobot_1/inst/BOTREGIF/LocX_int_reg[6]
  -------------------------------------------------------------------
                         required time                         12.123    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 4.151ns (46.420%)  route 4.791ns (53.580%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 12.080 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.037 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.037    rojobot_1/inst/BOTCPU/carry_arith_logical_7
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.260 r  rojobot_1/inst/BOTCPU/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.260    rojobot_1/inst/BOTCPU/arith_carry_value
    SLICE_X1Y12          FDRE                                         r  rojobot_1/inst/BOTCPU/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.767    12.080    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y12          FDRE                                         r  rojobot_1/inst/BOTCPU/arith_carry_flop/C
                         clock pessimism              0.568    12.648    
                         clock uncertainty           -0.076    12.571    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.062    12.633    rojobot_1/inst/BOTCPU/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 4.148ns (46.402%)  route 4.791ns (53.598%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.257 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.257    rojobot_1/inst/BOTCPU/arith_logical_value_5
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.076    12.572    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.634    rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 4.127ns (46.276%)  route 4.791ns (53.724%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.236 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.236    rojobot_1/inst/BOTCPU/arith_logical_value_7
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.076    12.572    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.634    rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 4.053ns (45.827%)  route 4.791ns (54.173%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.162 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.162    rojobot_1/inst/BOTCPU/arith_logical_value_6
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.076    12.572    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.634    rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 4.037ns (45.728%)  route 4.791ns (54.272%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.146 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.146    rojobot_1/inst/BOTCPU/arith_logical_value_4
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.076    12.572    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.634    rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  4.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/MapX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.276%)  route 0.218ns (60.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.637    -0.527    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDCE                                         r  rojobot_1/inst/BOTREGIF/MapX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  rojobot_1/inst/BOTREGIF/MapX_reg[0]/Q
                         net (fo=1, routed)           0.218    -0.168    worldmap_part_1/addra[0]
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.949    -0.724    worldmap_part_1/clka
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.473    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.290    worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.353%)  route 0.123ns (46.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.667    -0.497    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y10          FDRE                                         r  rojobot_1/inst/BOTCPU/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  rojobot_1/inst/BOTCPU/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.123    -0.232    rojobot_1/inst/BOTCPU/stack_ram_low/DID1
    SLICE_X6Y9           RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.359    rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.866%)  route 0.126ns (47.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.666    -0.498    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y12          FDRE                                         r  rojobot_1/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  rojobot_1/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.126    -0.231    rojobot_1/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X6Y11          RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X6Y11          RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.249    -0.481    
    SLICE_X6Y11          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.360    rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.045%)  route 0.217ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.637    -0.527    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X8Y14          FDCE                                         r  rojobot_1/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot_1/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.217    -0.146    worldmap_part_1/addra[3]
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.949    -0.724    worldmap_part_1/clka
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.473    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.290    worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/MapX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.949%)  route 0.218ns (57.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.637    -0.527    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X8Y14          FDCE                                         r  rojobot_1/inst/BOTREGIF/MapX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot_1/inst/BOTREGIF/MapX_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.145    worldmap_part_1/addra[1]
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.949    -0.724    worldmap_part_1/clka
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.473    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.290    worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.226    rojobot_1/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.226    rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.226    rojobot_1/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.226    rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.249    -0.480    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.226    rojobot_1/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y5      rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y3      worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y3      worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X2Y10      rojobot_1/inst/BOTCPU/data_path_loop[0].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X1Y10      rojobot_1/inst/BOTCPU/data_path_loop[1].arith_logical_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X0Y10      rojobot_1/inst/BOTCPU/data_path_loop[1].low_hwbuild.shift_rotate_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X2Y10      rojobot_1/inst/BOTCPU/data_path_loop[1].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X1Y10      rojobot_1/inst/BOTCPU/data_path_loop[2].arith_logical_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y12      rojobot_1/inst/BOTCPU/lower_reg_banks/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y11      rojobot_1/inst/BOTCPU/upper_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X2Y11      rojobot_1/inst/BOTCPU/upper_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y10      rojobot_1/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y10      rojobot_1/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y10      rojobot_1/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y10      rojobot_1/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y9       rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y9       rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y9       rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X2Y9       rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y11      rojobot_1/inst/BOTCPU/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X6Y11      rojobot_1/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.253ns  (logic 0.704ns (16.551%)  route 3.549ns (83.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.808    16.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X15Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X15Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.203    18.861    
    SLICE_X15Y10         FDRE (Setup_fdre_C_CE)      -0.205    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -16.944    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.114ns  (logic 0.704ns (17.114%)  route 3.410ns (82.886%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.668    16.804    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.203    18.860    
    SLICE_X14Y11         FDRE (Setup_fdre_C_CE)      -0.169    18.691    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]
  -------------------------------------------------------------------
                         required time                         18.691    
                         arrival time                         -16.804    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.035ns  (logic 0.704ns (17.449%)  route 3.331ns (82.551%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.590    16.725    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.203    18.861    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.169    18.692    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                         -16.725    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.035ns  (logic 0.704ns (17.449%)  route 3.331ns (82.551%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.590    16.725    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.203    18.861    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.169    18.692    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                         -16.725    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.794ns  (logic 0.704ns (18.553%)  route 3.090ns (81.447%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.349    16.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X10Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.203    18.862    
    SLICE_X10Y10         FDRE (Setup_fdre_C_CE)      -0.169    18.693    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.763ns  (logic 0.730ns (19.398%)  route 3.033ns (80.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.819    12.613    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=16, routed)          1.885    14.954    debouncer/IO_BotInfo[1]
    SLICE_X18Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.078 r  debouncer/DIGITS_d[56]_i_3/O
                         net (fo=1, routed)           0.639    15.717    debouncer/DIGITS_d[56]_i_3_n_0
    SLICE_X16Y13         LUT5 (Prop_lut5_I3_O)        0.150    15.867 r  debouncer/DIGITS_d[56]_i_1/O
                         net (fo=1, routed)           0.509    16.376    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][31]
    SLICE_X15Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X15Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.203    18.859    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)       -0.249    18.610    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.967ns  (logic 0.704ns (17.746%)  route 3.263ns (82.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 f  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.597    15.743    debouncer/IO_BotInfo[7]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  debouncer/DIGITS_d[32]_i_2/O
                         net (fo=1, routed)           0.666    16.534    debouncer/DIGITS_d[32]_i_2_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.658 r  debouncer/DIGITS_d[32]_i_1/O
                         net (fo=1, routed)           0.000    16.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][17]
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.203    18.861    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.081    18.942    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -16.658    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.798ns  (logic 0.704ns (18.539%)  route 3.094ns (81.462%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 f  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.669    15.815    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/IO_BotInfo[1]
    SLICE_X14Y11         LUT6 (Prop_lut6_I4_O)        0.124    15.939 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[34]_i_3/O
                         net (fo=1, routed)           0.425    16.364    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA_reg[18]
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.488 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[34]_i_1/O
                         net (fo=1, routed)           0.000    16.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][19]
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.203    18.860    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)        0.077    18.937    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -16.488    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.775ns  (logic 0.842ns (22.302%)  route 2.933ns (77.698%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.819    12.613    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot_1/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=12, routed)          2.360    15.392    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/IO_BotInfo[5]
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.299    15.691 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[41]_i_2/O
                         net (fo=1, routed)           0.573    16.264    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA_reg[21]
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.388 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[41]_i_1/O
                         net (fo=1, routed)           0.000    16.388    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][23]
    SLICE_X17Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X17Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/C
                         clock pessimism              0.395    19.061    
                         clock uncertainty           -0.203    18.857    
    SLICE_X17Y11         FDRE (Setup_fdre_C_D)        0.031    18.888    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -16.388    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.755ns  (logic 0.704ns (18.750%)  route 3.051ns (81.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.819    12.613    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=16, routed)          2.043    15.111    debouncer/IO_BotInfo[1]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.124    15.235 r  debouncer/DIGITS_d[49]_i_4/O
                         net (fo=1, routed)           1.008    16.243    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/swtch_db_reg[13]
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.367 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000    16.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][28]
    SLICE_X18Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.685    18.664    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X18Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.395    19.060    
                         clock uncertainty           -0.203    18.856    
    SLICE_X18Y12         FDRE (Setup_fdre_C_D)        0.031    18.887    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -16.367    
  -------------------------------------------------------------------
                         slack                                  2.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.130%)  route 0.554ns (74.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X11Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=2, routed)           0.554     0.171    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[9]
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.045     0.216 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.216    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][9]
    SLICE_X18Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X18Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X18Y10         FDCE (Hold_fdce_C_D)         0.092     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.038%)  route 0.557ns (74.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X13Y9          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=15, routed)          0.557     0.174    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[18]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.219 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[18]_i_1/O
                         net (fo=1, routed)           0.000     0.219    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][11]
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.092     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.837%)  route 0.563ns (75.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=5, routed)           0.563     0.208    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[5]
    SLICE_X7Y11          LUT6 (Prop_lut6_I0_O)        0.045     0.253 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.253    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][5]
    SLICE_X7Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.944    -0.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.203     0.031    
    SLICE_X7Y11          FDCE (Hold_fdce_C_D)         0.091     0.122    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.226ns (31.305%)  route 0.496ns (68.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.128    -0.368 r  rojobot_1/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=2, routed)           0.496     0.128    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[8]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.098     0.226 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.226    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][8]
    SLICE_X17Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X17Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X17Y9          FDCE (Hold_fdce_C_D)         0.091     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.695%)  route 0.599ns (76.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=17, routed)          0.599     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[17]
    SLICE_X8Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][17]
    SLICE_X8Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X8Y10          FDCE (Hold_fdce_C_D)         0.120     0.121    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.231ns (31.637%)  route 0.499ns (68.363%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.666    -0.498    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=2, routed)           0.335    -0.022    debouncer/IO_BotInfo[10]
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.023 r  debouncer/DIGITS_d[24]_i_2/O
                         net (fo=1, routed)           0.164     0.187    debouncer/DIGITS_d[24]_i_2_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.045     0.232 r  debouncer/DIGITS_d[24]_i_1/O
                         net (fo=1, routed)           0.000     0.232    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][13]
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.091     0.092    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.226ns (28.841%)  route 0.558ns (71.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  rojobot_1/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=14, routed)          0.558     0.162    debouncer/IO_BotInfo[24]
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.098     0.260 r  debouncer/DIGITS_d[3]_i_1/O
                         net (fo=1, routed)           0.000     0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][3]
    SLICE_X10Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.120     0.119    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.698%)  route 0.599ns (76.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=10, routed)          0.599     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[2]
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][2]
    SLICE_X8Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X8Y12          FDCE (Hold_fdce_C_D)         0.121     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.086%)  route 0.555ns (74.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.666    -0.498    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=2, routed)           0.555     0.199    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[12]
    SLICE_X18Y11         LUT6 (Prop_lut6_I0_O)        0.045     0.244 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][12]
    SLICE_X18Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X18Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X18Y11         FDCE (Hold_fdce_C_D)         0.091     0.092    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.140%)  route 0.585ns (75.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X11Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=15, routed)          0.585     0.202    debouncer/IO_BotInfo[22]
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.247 r  debouncer/DIGITS_d[1]_i_1/O
                         net (fo=1, routed)           0.000     0.247    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][1]
    SLICE_X11Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X11Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X11Y12         FDRE (Hold_fdre_C_D)         0.091     0.090    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.197ns  (logic 4.752ns (24.754%)  route 14.445ns (75.246%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.036    17.417    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.922    18.463    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.159ns  (logic 4.752ns (24.803%)  route 14.407ns (75.197%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.036    17.417    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.884    18.425    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.425    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.131ns  (logic 4.752ns (24.839%)  route 14.379ns (75.161%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.301    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.425 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.972    18.397    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.397    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.752ns (24.880%)  route 14.347ns (75.119%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.301    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.425 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.940    18.366    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.087ns  (logic 4.752ns (24.897%)  route 14.335ns (75.103%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.965    17.346    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.470 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.883    18.353    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.353    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.000ns  (logic 4.752ns (25.010%)  route 14.248ns (74.990%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.965    17.346    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.470 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.796    18.266    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.266    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.977ns  (logic 4.752ns (25.041%)  route 14.225ns (74.959%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.925    17.306    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.430 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.813    18.243    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.243    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.942ns  (logic 4.752ns (25.087%)  route 14.190ns (74.913%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.807    17.189    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.313 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.896    18.209    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.209    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 4.752ns (25.114%)  route 14.170ns (74.886%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.073    17.455    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.579 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.609    18.188    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.188    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 4.752ns (25.114%)  route 14.170ns (74.886%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.073    17.455    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.579 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.609    18.188    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.188    
  -------------------------------------------------------------------
                         slack                                  0.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.777%)  route 0.232ns (62.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y5           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]/Q
                         net (fo=22, routed)          0.232    -0.149    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ADDRARDADDR[8]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.251    -0.465    
                         clock uncertainty            0.083    -0.382    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.199    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.969%)  route 0.228ns (64.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.629    -0.535    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X41Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.228    -0.179    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.500    
                         clock uncertainty            0.083    -0.417    
    SLICE_X42Y16         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.230    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.969%)  route 0.228ns (64.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.629    -0.535    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X41Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.228    -0.179    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.500    
                         clock uncertainty            0.083    -0.417    
    SLICE_X42Y16         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.230    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.665    -0.499    debouncer/clk_out1
    SLICE_X0Y16          FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    debouncer/shift_pb1[3]
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.940    -0.733    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.248    -0.486    
                         clock uncertainty            0.083    -0.403    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091    -0.312    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debouncer/shift_swtch15_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.603    -0.561    debouncer/clk_out1
    SLICE_X4Y56          FDRE                                         r  debouncer/shift_swtch15_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  debouncer/shift_swtch15_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.366    debouncer/shift_swtch15[3]
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.045    -0.321 r  debouncer/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    debouncer/swtch_db[15]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  debouncer/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.874    -0.799    debouncer/clk_out1
    SLICE_X5Y56          FDRE                                         r  debouncer/swtch_db_reg[15]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.083    -0.465    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.091    -0.374    debouncer/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/clk_out1
    SLICE_X17Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[32]/Q
                         net (fo=1, routed)           0.057    -0.330    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/rx_if_data[19]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[4]_i_1__44/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/fdc_rdata_nxt[4]
    SLICE_X16Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.909    -0.764    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.249    -0.516    
                         clock uncertainty            0.083    -0.433    
    SLICE_X16Y16         FDRE (Hold_fdre_C_D)         0.092    -0.341    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.667    -0.497    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X3Y37          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.269    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[10]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.045    -0.224 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[10]_i_1__31/O
                         net (fo=1, routed)           0.000    -0.224    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[10]
    SLICE_X2Y37          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.943    -0.730    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X2Y37          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.247    -0.484    
                         clock uncertainty            0.083    -0.401    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.120    -0.281    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X55Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[0]
    SLICE_X54Y11         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[16]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[16]
    SLICE_X54Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.120    -0.320    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.627    -0.537    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X59Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.309    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[6]
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[22]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.264    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[22]
    SLICE_X58Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.900    -0.773    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X58Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.083    -0.441    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.120    -0.321    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X59Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[4]
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[28]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[28]
    SLICE_X58Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X58Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X58Y14         FDRE (Hold_fdre_C_D)         0.120    -0.320    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.253ns  (logic 0.704ns (16.551%)  route 3.549ns (83.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.808    16.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X15Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X15Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.203    18.861    
    SLICE_X15Y10         FDRE (Setup_fdre_C_CE)      -0.205    18.656    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -16.944    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.114ns  (logic 0.704ns (17.114%)  route 3.410ns (82.886%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.668    16.804    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.203    18.860    
    SLICE_X14Y11         FDRE (Setup_fdre_C_CE)      -0.169    18.691    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]
  -------------------------------------------------------------------
                         required time                         18.691    
                         arrival time                         -16.804    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.035ns  (logic 0.704ns (17.449%)  route 3.331ns (82.551%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.590    16.725    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.203    18.861    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.169    18.692    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                         -16.725    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.035ns  (logic 0.704ns (17.449%)  route 3.331ns (82.551%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.590    16.725    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.203    18.861    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.169    18.692    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]
  -------------------------------------------------------------------
                         required time                         18.692    
                         arrival time                         -16.725    
  -------------------------------------------------------------------
                         slack                                  1.967    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.794ns  (logic 0.704ns (18.553%)  route 3.090ns (81.447%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.349    16.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X10Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.203    18.862    
    SLICE_X10Y10         FDRE (Setup_fdre_C_CE)      -0.169    18.693    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.763ns  (logic 0.730ns (19.398%)  route 3.033ns (80.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.819    12.613    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=16, routed)          1.885    14.954    debouncer/IO_BotInfo[1]
    SLICE_X18Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.078 r  debouncer/DIGITS_d[56]_i_3/O
                         net (fo=1, routed)           0.639    15.717    debouncer/DIGITS_d[56]_i_3_n_0
    SLICE_X16Y13         LUT5 (Prop_lut5_I3_O)        0.150    15.867 r  debouncer/DIGITS_d[56]_i_1/O
                         net (fo=1, routed)           0.509    16.376    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][31]
    SLICE_X15Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X15Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.203    18.859    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)       -0.249    18.610    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]
  -------------------------------------------------------------------
                         required time                         18.610    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.285ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.967ns  (logic 0.704ns (17.746%)  route 3.263ns (82.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 f  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.597    15.743    debouncer/IO_BotInfo[7]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  debouncer/DIGITS_d[32]_i_2/O
                         net (fo=1, routed)           0.666    16.534    debouncer/DIGITS_d[32]_i_2_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.658 r  debouncer/DIGITS_d[32]_i_1/O
                         net (fo=1, routed)           0.000    16.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][17]
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.203    18.861    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.081    18.942    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -16.658    
  -------------------------------------------------------------------
                         slack                                  2.285    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.798ns  (logic 0.704ns (18.539%)  route 3.094ns (81.462%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 f  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.669    15.815    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/IO_BotInfo[1]
    SLICE_X14Y11         LUT6 (Prop_lut6_I4_O)        0.124    15.939 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[34]_i_3/O
                         net (fo=1, routed)           0.425    16.364    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA_reg[18]
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.488 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[34]_i_1/O
                         net (fo=1, routed)           0.000    16.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][19]
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.203    18.860    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)        0.077    18.937    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                         -16.488    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.775ns  (logic 0.842ns (22.302%)  route 2.933ns (77.698%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.819    12.613    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot_1/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=12, routed)          2.360    15.392    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/IO_BotInfo[5]
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.299    15.691 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[41]_i_2/O
                         net (fo=1, routed)           0.573    16.264    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA_reg[21]
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.388 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[41]_i_1/O
                         net (fo=1, routed)           0.000    16.388    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][23]
    SLICE_X17Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X17Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/C
                         clock pessimism              0.395    19.061    
                         clock uncertainty           -0.203    18.857    
    SLICE_X17Y11         FDRE (Setup_fdre_C_D)        0.031    18.888    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -16.388    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.755ns  (logic 0.704ns (18.750%)  route 3.051ns (81.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.819    12.613    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=16, routed)          2.043    15.111    debouncer/IO_BotInfo[1]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.124    15.235 r  debouncer/DIGITS_d[49]_i_4/O
                         net (fo=1, routed)           1.008    16.243    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/swtch_db_reg[13]
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.367 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000    16.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][28]
    SLICE_X18Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.685    18.664    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X18Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.395    19.060    
                         clock uncertainty           -0.203    18.856    
    SLICE_X18Y12         FDRE (Setup_fdre_C_D)        0.031    18.887    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         18.887    
                         arrival time                         -16.367    
  -------------------------------------------------------------------
                         slack                                  2.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.130%)  route 0.554ns (74.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X11Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=2, routed)           0.554     0.171    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[9]
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.045     0.216 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.216    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][9]
    SLICE_X18Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X18Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X18Y10         FDCE (Hold_fdce_C_D)         0.092     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.038%)  route 0.557ns (74.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X13Y9          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=15, routed)          0.557     0.174    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[18]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.219 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[18]_i_1/O
                         net (fo=1, routed)           0.000     0.219    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][11]
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.092     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.837%)  route 0.563ns (75.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=5, routed)           0.563     0.208    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[5]
    SLICE_X7Y11          LUT6 (Prop_lut6_I0_O)        0.045     0.253 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.253    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][5]
    SLICE_X7Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.944    -0.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.203     0.031    
    SLICE_X7Y11          FDCE (Hold_fdce_C_D)         0.091     0.122    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.226ns (31.305%)  route 0.496ns (68.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.128    -0.368 r  rojobot_1/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=2, routed)           0.496     0.128    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[8]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.098     0.226 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.226    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][8]
    SLICE_X17Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X17Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X17Y9          FDCE (Hold_fdce_C_D)         0.091     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.695%)  route 0.599ns (76.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=17, routed)          0.599     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[17]
    SLICE_X8Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][17]
    SLICE_X8Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X8Y10          FDCE (Hold_fdce_C_D)         0.120     0.121    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.231ns (31.637%)  route 0.499ns (68.363%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.666    -0.498    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=2, routed)           0.335    -0.022    debouncer/IO_BotInfo[10]
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.023 r  debouncer/DIGITS_d[24]_i_2/O
                         net (fo=1, routed)           0.164     0.187    debouncer/DIGITS_d[24]_i_2_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.045     0.232 r  debouncer/DIGITS_d[24]_i_1/O
                         net (fo=1, routed)           0.000     0.232    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][13]
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.091     0.092    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.226ns (28.841%)  route 0.558ns (71.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  rojobot_1/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=14, routed)          0.558     0.162    debouncer/IO_BotInfo[24]
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.098     0.260 r  debouncer/DIGITS_d[3]_i_1/O
                         net (fo=1, routed)           0.000     0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][3]
    SLICE_X10Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.120     0.119    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.698%)  route 0.599ns (76.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=10, routed)          0.599     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[2]
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][2]
    SLICE_X8Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X8Y12          FDCE (Hold_fdce_C_D)         0.121     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.086%)  route 0.555ns (74.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.666    -0.498    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=2, routed)           0.555     0.199    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[12]
    SLICE_X18Y11         LUT6 (Prop_lut6_I0_O)        0.045     0.244 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][12]
    SLICE_X18Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X18Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.203     0.001    
    SLICE_X18Y11         FDCE (Hold_fdce_C_D)         0.091     0.092    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.140%)  route 0.585ns (75.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X11Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=15, routed)          0.585     0.202    debouncer/IO_BotInfo[22]
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.247 r  debouncer/DIGITS_d[1]_i_1/O
                         net (fo=1, routed)           0.000     0.247    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][1]
    SLICE_X11Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X11Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.203    -0.001    
    SLICE_X11Y12         FDRE (Hold_fdre_C_D)         0.091     0.090    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.606ns  (logic 0.704ns (19.525%)  route 2.902ns (80.475%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.647ns = ( 19.353 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.893    19.353    debouncer/clk_out1
    SLICE_X7Y14          FDRE                                         r  debouncer/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456    19.809 r  debouncer/swtch_db_reg[0]/Q
                         net (fo=3, routed)           2.418    22.228    rojobot_1/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X6Y7           LUT4 (Prop_lut4_I0_O)        0.124    22.352 r  rojobot_1/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.483    22.835    rojobot_1/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124    22.959 r  rojobot_1/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    22.959    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.769    25.415    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.077    25.684    rojobot_1/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         25.684    
                         arrival time                         -22.959    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.937ns  (logic 0.704ns (23.973%)  route 2.233ns (76.027%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.456    19.732 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=2, routed)           1.080    20.812    rojobot_1/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124    20.936 r  rojobot_1/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           1.153    22.089    rojobot_1/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124    22.213 r  rojobot_1/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000    22.213    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.203    25.606    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.032    25.638    rojobot_1/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                         -22.213    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.859ns  (logic 0.766ns (26.791%)  route 2.093ns (73.209%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.518    19.797 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=2, routed)           1.514    21.311    rojobot_1/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124    21.435 r  rojobot_1/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.579    22.014    rojobot_1/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124    22.138 r  rojobot_1/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000    22.138    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.769    25.415    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)        0.029    25.636    rojobot_1/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         25.636    
                         arrival time                         -22.138    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.672ns  (logic 0.704ns (26.349%)  route 1.968ns (73.651%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.456    19.732 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=2, routed)           1.110    20.842    rojobot_1/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124    20.966 r  rojobot_1/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.858    21.824    rojobot_1/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.124    21.948 r  rojobot_1/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000    21.948    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.203    25.606    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.029    25.635    rojobot_1/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         25.635    
                         arrival time                         -21.948    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.557%)  route 1.851ns (72.443%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.649ns = ( 19.351 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.891    19.351    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    19.807 r  debouncer/swtch_db_reg[4]/Q
                         net (fo=3, routed)           1.201    21.008    rojobot_1/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.124    21.132 r  rojobot_1/inst/BOTCPU/DataOut[4]_i_2/O
                         net (fo=1, routed)           0.650    21.782    rojobot_1/inst/BOTCPU/DataOut[4]_i_2_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.124    21.906 r  rojobot_1/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000    21.906    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.203    25.606    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.031    25.637    rojobot_1/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         25.637    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.602ns  (logic 0.839ns (32.249%)  route 1.763ns (67.751%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.419    19.695 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=2, routed)           1.324    21.019    rojobot_1/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.296    21.315 r  rojobot_1/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.439    21.754    rojobot_1/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.124    21.878 r  rojobot_1/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000    21.878    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.770    25.416    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.029    25.637    rojobot_1/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         25.637    
                         arrival time                         -21.878    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.560ns  (logic 0.842ns (32.890%)  route 1.718ns (67.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.419    19.695 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=2, routed)           0.875    20.570    rojobot_1/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.299    20.869 r  rojobot_1/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.843    21.712    rojobot_1/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124    21.836 r  rojobot_1/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000    21.836    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.203    25.606    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.031    25.637    rojobot_1/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.637    
                         arrival time                         -21.836    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.464ns  (logic 0.704ns (28.568%)  route 1.760ns (71.432%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 25.413 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.649ns = ( 19.351 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.891    19.351    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/swtch_db_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    19.807 r  debouncer/swtch_db_reg[3]/Q
                         net (fo=3, routed)           0.958    20.765    rojobot_1/inst/BOTCPU/Bot_Config_reg[3]
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124    20.889 r  rojobot_1/inst/BOTCPU/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.803    21.692    rojobot_1/inst/BOTCPU/DataOut[3]_i_2_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.124    21.816 r  rojobot_1/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000    21.816    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.767    25.413    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.395    25.808    
                         clock uncertainty           -0.203    25.605    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.029    25.634    rojobot_1/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         25.634    
                         arrival time                         -21.816    
  -------------------------------------------------------------------
                         slack                                  3.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.254ns (30.478%)  route 0.579ns (69.522%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.666    -0.498    debouncer/clk_out1
    SLICE_X2Y14          FDRE                                         r  debouncer/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  debouncer/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.299    -0.034    rojobot_1/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.045     0.011 r  rojobot_1/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.280     0.291    rojobot_1/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.336 r  rojobot_1/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.336    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.203     0.031    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.123    rojobot_1/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.231ns (26.432%)  route 0.643ns (73.568%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=2, routed)           0.320    -0.064    rojobot_1/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.045    -0.019 r  rojobot_1/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.323     0.303    rojobot_1/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.348 r  rojobot_1/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.348    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.203     0.031    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.123    rojobot_1/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.231ns (27.362%)  route 0.613ns (72.638%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.670    -0.494    debouncer/clk_out1
    SLICE_X3Y5           FDRE                                         r  debouncer/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debouncer/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.360     0.007    rojobot_1/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.052 r  rojobot_1/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.253     0.306    rojobot_1/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.351 r  rojobot_1/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.351    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.946    -0.727    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.091     0.124    rojobot_1/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.231ns (26.286%)  route 0.648ns (73.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=2, routed)           0.331    -0.054    rojobot_1/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.045    -0.009 r  rojobot_1/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.317     0.308    rojobot_1/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  rojobot_1/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.943    -0.730    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.203     0.030    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.091     0.121    rojobot_1/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.254ns (29.590%)  route 0.604ns (70.410%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.663    -0.501    debouncer/clk_out1
    SLICE_X2Y18          FDRE                                         r  debouncer/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  debouncer/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.492     0.155    rojobot_1/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X5Y9           LUT4 (Prop_lut4_I0_O)        0.045     0.200 r  rojobot_1/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.112     0.313    rojobot_1/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.358 r  rojobot_1/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.203     0.031    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.091     0.122    rojobot_1/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.231ns (25.196%)  route 0.686ns (74.804%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.665    -0.499    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debouncer/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.450     0.092    rojobot_1/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.045     0.137 r  rojobot_1/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.236     0.373    rojobot_1/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.418 r  rojobot_1/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.418    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.203     0.031    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.123    rojobot_1/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.254ns (26.300%)  route 0.712ns (73.700%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.666    -0.498    debouncer/clk_out1
    SLICE_X2Y14          FDRE                                         r  debouncer/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  debouncer/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.424     0.091    rojobot_1/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.045     0.136 r  rojobot_1/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.287     0.423    rojobot_1/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.468 r  rojobot_1/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.468    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.203     0.032    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.091     0.123    rojobot_1/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.254ns (20.286%)  route 0.998ns (79.714%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.882     0.522    rojobot_1/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.567 r  rojobot_1/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.116     0.683    rojobot_1/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.045     0.728 r  rojobot_1/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.728    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.203     0.032    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120     0.152    rojobot_1/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.577    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.606ns  (logic 0.704ns (19.525%)  route 2.902ns (80.475%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.647ns = ( 19.353 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.893    19.353    debouncer/clk_out1
    SLICE_X7Y14          FDRE                                         r  debouncer/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456    19.809 r  debouncer/swtch_db_reg[0]/Q
                         net (fo=3, routed)           2.418    22.228    rojobot_1/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X6Y7           LUT4 (Prop_lut4_I0_O)        0.124    22.352 r  rojobot_1/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.483    22.835    rojobot_1/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124    22.959 r  rojobot_1/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    22.959    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.769    25.415    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.077    25.686    rojobot_1/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         25.686    
                         arrival time                         -22.959    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.937ns  (logic 0.704ns (23.973%)  route 2.233ns (76.027%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.456    19.732 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=2, routed)           1.080    20.812    rojobot_1/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124    20.936 r  rojobot_1/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           1.153    22.089    rojobot_1/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124    22.213 r  rojobot_1/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000    22.213    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.201    25.608    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.032    25.640    rojobot_1/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         25.640    
                         arrival time                         -22.213    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.859ns  (logic 0.766ns (26.791%)  route 2.093ns (73.209%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.518    19.797 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=2, routed)           1.514    21.311    rojobot_1/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124    21.435 r  rojobot_1/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.579    22.014    rojobot_1/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124    22.138 r  rojobot_1/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000    22.138    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.769    25.415    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)        0.029    25.638    rojobot_1/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                         -22.138    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.672ns  (logic 0.704ns (26.349%)  route 1.968ns (73.651%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.456    19.732 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=2, routed)           1.110    20.842    rojobot_1/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124    20.966 r  rojobot_1/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.858    21.824    rojobot_1/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.124    21.948 r  rojobot_1/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000    21.948    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.201    25.608    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.029    25.637    rojobot_1/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         25.637    
                         arrival time                         -21.948    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.557%)  route 1.851ns (72.443%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.649ns = ( 19.351 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.891    19.351    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    19.807 r  debouncer/swtch_db_reg[4]/Q
                         net (fo=3, routed)           1.201    21.008    rojobot_1/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.124    21.132 r  rojobot_1/inst/BOTCPU/DataOut[4]_i_2/O
                         net (fo=1, routed)           0.650    21.782    rojobot_1/inst/BOTCPU/DataOut[4]_i_2_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.124    21.906 r  rojobot_1/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000    21.906    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.201    25.608    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.031    25.639    rojobot_1/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         25.639    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.602ns  (logic 0.839ns (32.249%)  route 1.763ns (67.751%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.419    19.695 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=2, routed)           1.324    21.019    rojobot_1/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.296    21.315 r  rojobot_1/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.439    21.754    rojobot_1/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.124    21.878 r  rojobot_1/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000    21.878    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.770    25.416    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.029    25.639    rojobot_1/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         25.639    
                         arrival time                         -21.878    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.560ns  (logic 0.842ns (32.890%)  route 1.718ns (67.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.419    19.695 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=2, routed)           0.875    20.570    rojobot_1/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.299    20.869 r  rojobot_1/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.843    21.712    rojobot_1/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124    21.836 r  rojobot_1/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000    21.836    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.201    25.608    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.031    25.639    rojobot_1/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.639    
                         arrival time                         -21.836    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.464ns  (logic 0.704ns (28.568%)  route 1.760ns (71.432%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 25.413 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.649ns = ( 19.351 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.891    19.351    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/swtch_db_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    19.807 r  debouncer/swtch_db_reg[3]/Q
                         net (fo=3, routed)           0.958    20.765    rojobot_1/inst/BOTCPU/Bot_Config_reg[3]
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124    20.889 r  rojobot_1/inst/BOTCPU/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.803    21.692    rojobot_1/inst/BOTCPU/DataOut[3]_i_2_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.124    21.816 r  rojobot_1/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000    21.816    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.767    25.413    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.395    25.808    
                         clock uncertainty           -0.201    25.607    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.029    25.636    rojobot_1/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         25.636    
                         arrival time                         -21.816    
  -------------------------------------------------------------------
                         slack                                  3.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.254ns (30.478%)  route 0.579ns (69.522%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.666    -0.498    debouncer/clk_out1
    SLICE_X2Y14          FDRE                                         r  debouncer/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  debouncer/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.299    -0.034    rojobot_1/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.045     0.011 r  rojobot_1/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.280     0.291    rojobot_1/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.336 r  rojobot_1/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.336    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.201     0.029    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.121    rojobot_1/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.231ns (26.432%)  route 0.643ns (73.568%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=2, routed)           0.320    -0.064    rojobot_1/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.045    -0.019 r  rojobot_1/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.323     0.303    rojobot_1/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.348 r  rojobot_1/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.348    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.201     0.029    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.121    rojobot_1/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.231ns (27.362%)  route 0.613ns (72.638%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.670    -0.494    debouncer/clk_out1
    SLICE_X3Y5           FDRE                                         r  debouncer/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debouncer/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.360     0.007    rojobot_1/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.052 r  rojobot_1/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.253     0.306    rojobot_1/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.351 r  rojobot_1/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.351    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.946    -0.727    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.091     0.122    rojobot_1/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.231ns (26.286%)  route 0.648ns (73.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=2, routed)           0.331    -0.054    rojobot_1/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.045    -0.009 r  rojobot_1/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.317     0.308    rojobot_1/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  rojobot_1/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.943    -0.730    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.201     0.028    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.091     0.119    rojobot_1/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.254ns (29.590%)  route 0.604ns (70.410%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.663    -0.501    debouncer/clk_out1
    SLICE_X2Y18          FDRE                                         r  debouncer/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  debouncer/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.492     0.155    rojobot_1/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X5Y9           LUT4 (Prop_lut4_I0_O)        0.045     0.200 r  rojobot_1/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.112     0.313    rojobot_1/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.358 r  rojobot_1/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.201     0.029    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.091     0.120    rojobot_1/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.231ns (25.196%)  route 0.686ns (74.804%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.665    -0.499    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debouncer/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.450     0.092    rojobot_1/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.045     0.137 r  rojobot_1/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.236     0.373    rojobot_1/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.418 r  rojobot_1/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.418    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.201     0.029    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.121    rojobot_1/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.254ns (26.300%)  route 0.712ns (73.700%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.666    -0.498    debouncer/clk_out1
    SLICE_X2Y14          FDRE                                         r  debouncer/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  debouncer/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.424     0.091    rojobot_1/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.045     0.136 r  rojobot_1/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.287     0.423    rojobot_1/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.468 r  rojobot_1/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.468    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.201     0.030    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.091     0.121    rojobot_1/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.254ns (20.286%)  route 0.998ns (79.714%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.882     0.522    rojobot_1/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.567 r  rojobot_1/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.116     0.683    rojobot_1/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.045     0.728 r  rojobot_1/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.728    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.201     0.030    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120     0.150    rojobot_1/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.579    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 2.982ns (33.932%)  route 5.806ns (66.068%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[8]
                         net (fo=24, routed)          2.085     3.857    rojobot_1/inst/BOTCPU/upper_reg_banks/ADDRB0
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.009 r  rojobot_1/inst/BOTCPU/upper_reg_banks/RAMB/O
                         net (fo=9, routed)           1.882     5.891    rojobot_1/inst/BOTCPU/data_path_loop[4].second_operand.out_port_lut/I0
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.376     6.267 r  rojobot_1/inst/BOTCPU/data_path_loop[4].second_operand.out_port_lut/LUT5/O
                         net (fo=6, routed)           1.839     8.106    rojobot_1/inst/BOTREGIF/D[4]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_D)       -0.236    12.259    rojobot_1/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.122    rojobot_1/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.122    rojobot_1/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.122    rojobot_1/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[6]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.122    rojobot_1/inst/BOTREGIF/LocX_int_reg[6]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 4.151ns (46.420%)  route 4.791ns (53.580%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 12.080 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.037 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.037    rojobot_1/inst/BOTCPU/carry_arith_logical_7
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.260 r  rojobot_1/inst/BOTCPU/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.260    rojobot_1/inst/BOTCPU/arith_carry_value
    SLICE_X1Y12          FDRE                                         r  rojobot_1/inst/BOTCPU/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.767    12.080    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y12          FDRE                                         r  rojobot_1/inst/BOTCPU/arith_carry_flop/C
                         clock pessimism              0.568    12.648    
                         clock uncertainty           -0.078    12.570    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.062    12.632    rojobot_1/inst/BOTCPU/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 4.148ns (46.402%)  route 4.791ns (53.598%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.257 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.257    rojobot_1/inst/BOTCPU/arith_logical_value_5
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.078    12.571    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.633    rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 4.127ns (46.276%)  route 4.791ns (53.724%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.236 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.236    rojobot_1/inst/BOTCPU/arith_logical_value_7
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.078    12.571    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.633    rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 4.053ns (45.827%)  route 4.791ns (54.173%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.162 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.162    rojobot_1/inst/BOTCPU/arith_logical_value_6
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.078    12.571    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.633    rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 4.037ns (45.728%)  route 4.791ns (54.272%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.146 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.146    rojobot_1/inst/BOTCPU/arith_logical_value_4
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.078    12.571    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.633    rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  4.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/MapX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.276%)  route 0.218ns (60.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.637    -0.527    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDCE                                         r  rojobot_1/inst/BOTREGIF/MapX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  rojobot_1/inst/BOTREGIF/MapX_reg[0]/Q
                         net (fo=1, routed)           0.218    -0.168    worldmap_part_1/addra[0]
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.949    -0.724    worldmap_part_1/clka
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.078    -0.396    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.213    worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.353%)  route 0.123ns (46.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.667    -0.497    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y10          FDRE                                         r  rojobot_1/inst/BOTCPU/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  rojobot_1/inst/BOTCPU/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.123    -0.232    rojobot_1/inst/BOTCPU/stack_ram_low/DID1
    SLICE_X6Y9           RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.078    -0.402    
    SLICE_X6Y9           RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.281    rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.866%)  route 0.126ns (47.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.666    -0.498    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y12          FDRE                                         r  rojobot_1/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  rojobot_1/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.126    -0.231    rojobot_1/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X6Y11          RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X6Y11          RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.078    -0.403    
    SLICE_X6Y11          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.282    rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.045%)  route 0.217ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.637    -0.527    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X8Y14          FDCE                                         r  rojobot_1/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot_1/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.217    -0.146    worldmap_part_1/addra[3]
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.949    -0.724    worldmap_part_1/clka
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.078    -0.396    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.213    worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/MapX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.949%)  route 0.218ns (57.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.637    -0.527    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X8Y14          FDCE                                         r  rojobot_1/inst/BOTREGIF/MapX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot_1/inst/BOTREGIF/MapX_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.145    worldmap_part_1/addra[1]
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.949    -0.724    worldmap_part_1/clka
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.078    -0.396    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.213    worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.078    -0.402    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.148    rojobot_1/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.078    -0.402    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.148    rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.078    -0.402    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.148    rojobot_1/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.078    -0.402    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.148    rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.078    -0.402    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.148    rojobot_1/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.197ns  (logic 4.752ns (24.754%)  route 14.445ns (75.246%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.036    17.417    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.922    18.463    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.159ns  (logic 4.752ns (24.803%)  route 14.407ns (75.197%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.036    17.417    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.541 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.884    18.425    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.425    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.131ns  (logic 4.752ns (24.839%)  route 14.379ns (75.161%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.301    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.425 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.972    18.397    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.397    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.213ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.099ns  (logic 4.752ns (24.880%)  route 14.347ns (75.119%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 18.698 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.920    17.301    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.425 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.940    18.366    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.718    18.698    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.194    
                         clock uncertainty           -0.083    19.111    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.366    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.087ns  (logic 4.752ns (24.897%)  route 14.335ns (75.103%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.965    17.346    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.470 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.883    18.353    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.353    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.000ns  (logic 4.752ns (25.010%)  route 14.248ns (74.990%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.965    17.346    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.470 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.796    18.266    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.266    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.977ns  (logic 4.752ns (25.041%)  route 14.225ns (74.959%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.925    17.306    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.430 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.813    18.243    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.243    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.942ns  (logic 4.752ns (25.087%)  route 14.190ns (74.913%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.807    17.189    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.313 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__9/O
                         net (fo=2, routed)           0.896    18.209    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.209    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 4.752ns (25.114%)  route 14.170ns (74.886%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.073    17.455    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.579 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.609    18.188    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.188    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 4.752ns (25.114%)  route 14.170ns (74.886%))
  Logic Levels:           24  (CARRY4=4 LUT3=2 LUT4=6 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.806    -0.734    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X30Y32         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.216 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.289     1.073    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X23Y33         LUT5 (Prop_lut5_I1_O)        0.124     1.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.798     1.995    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X22Y33         LUT4 (Prop_lut4_I0_O)        0.124     2.119 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     2.119    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X22Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.651 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.651    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X22Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.765 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           0.640     3.405    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     3.529 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.945     4.474    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I0_O)        0.124     4.598 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11/O
                         net (fo=1, routed)           0.433     5.032    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_2__11_n_0
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124     5.156 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[8]_i_1__23/O
                         net (fo=12, routed)          1.024     6.179    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[8]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.010 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.477     7.487    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329     7.816 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26/O
                         net (fo=2, routed)           0.469     8.285    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__26_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.409 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.433     8.841    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.965 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.631     9.597    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X33Y25         LUT4 (Prop_lut4_I3_O)        0.124     9.721 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_12/O
                         net (fo=1, routed)           0.601    10.322    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_11
    SLICE_X33Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.446 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=41, routed)          0.970    11.416    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mmu_dcmode[0]
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.124    11.540 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__138/O
                         net (fo=2, routed)           0.439    11.980    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X38Y14         LUT4 (Prop_lut4_I2_O)        0.124    12.104 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__137/O
                         net (fo=13, routed)          0.695    12.799    mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/hit_fb
    SLICE_X38Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.923 r  mfp_sys/top/cpu/core/dcc/_wb_noavail_reg/q[0]_i_16__12/O
                         net (fo=1, routed)           0.161    13.084    mfp_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_12
    SLICE_X38Y22         LUT4 (Prop_lut4_I3_O)        0.124    13.208 r  mfp_sys/top/cpu/core/dcc/_killable_m_reg/q[0]_i_10__20/O
                         net (fo=14, routed)          0.679    13.886    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_12
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.124    14.010 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[20]_i_2__12/O
                         net (fo=5, routed)           0.685    14.695    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_30
    SLICE_X43Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.507    15.326    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X45Y19         LUT5 (Prop_lut5_I1_O)        0.118    15.444 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__155/O
                         net (fo=2, routed)           0.612    16.056    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X47Y18         LUT6 (Prop_lut6_I1_O)        0.326    16.382 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           1.073    17.455    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X61Y10         LUT3 (Prop_lut3_I2_O)        0.124    17.579 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.609    18.188    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.188    
  -------------------------------------------------------------------
                         slack                                  0.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.777%)  route 0.232ns (62.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X9Y5           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[10]/Q
                         net (fo=22, routed)          0.232    -0.149    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ADDRARDADDR[8]
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/clk_out1
    RAMB36_X0Y1          RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.251    -0.465    
                         clock uncertainty            0.083    -0.382    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.199    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.969%)  route 0.228ns (64.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.629    -0.535    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X41Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.228    -0.179    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.500    
                         clock uncertainty            0.083    -0.417    
    SLICE_X42Y16         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.230    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.969%)  route 0.228ns (64.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.629    -0.535    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X41Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[3]/Q
                         net (fo=7, routed)           0.228    -0.179    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A3
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X42Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.500    
                         clock uncertainty            0.083    -0.417    
    SLICE_X42Y16         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.187    -0.230    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.665    -0.499    debouncer/clk_out1
    SLICE_X0Y16          FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    debouncer/shift_pb1[3]
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.940    -0.733    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.248    -0.486    
                         clock uncertainty            0.083    -0.403    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091    -0.312    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debouncer/shift_swtch15_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.603    -0.561    debouncer/clk_out1
    SLICE_X4Y56          FDRE                                         r  debouncer/shift_swtch15_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  debouncer/shift_swtch15_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.366    debouncer/shift_swtch15[3]
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.045    -0.321 r  debouncer/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    debouncer/swtch_db[15]_i_1_n_0
    SLICE_X5Y56          FDRE                                         r  debouncer/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.874    -0.799    debouncer/clk_out1
    SLICE_X5Y56          FDRE                                         r  debouncer/swtch_db_reg[15]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.083    -0.465    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.091    -0.374    debouncer/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/clk_out1
    SLICE_X17Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[32]/Q
                         net (fo=1, routed)           0.057    -0.330    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/rx_if_data[19]
    SLICE_X16Y16         LUT4 (Prop_lut4_I1_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[4]_i_1__44/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/fdc_rdata_nxt[4]
    SLICE_X16Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.909    -0.764    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/clk_out1
    SLICE_X16Y16         FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism              0.249    -0.516    
                         clock uncertainty            0.083    -0.433    
    SLICE_X16Y16         FDRE (Hold_fdre_C_D)         0.092    -0.341    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.667    -0.497    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X3Y37          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.269    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[10]
    SLICE_X2Y37          LUT3 (Prop_lut3_I0_O)        0.045    -0.224 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[10]_i_1__31/O
                         net (fo=1, routed)           0.000    -0.224    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[10]
    SLICE_X2Y37          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.943    -0.730    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X2Y37          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.247    -0.484    
                         clock uncertainty            0.083    -0.401    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.120    -0.281    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X55Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[0]
    SLICE_X54Y11         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[16]_i_1__57/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[16]
    SLICE_X54Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X54Y11         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X54Y11         FDRE (Hold_fdre_C_D)         0.120    -0.320    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.627    -0.537    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/clk_out1
    SLICE_X59Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_23_16_/cregister/cregister/q_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.309    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_3[6]
    SLICE_X58Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[22]_i_1__52/O
                         net (fo=1, routed)           0.000    -0.264    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[22]
    SLICE_X58Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.900    -0.773    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X58Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.083    -0.441    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.120    -0.321    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.628    -0.536    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X59Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_0[4]
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.263 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[28]_i_1__48/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[28]
    SLICE_X58Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.902    -0.771    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X58Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X58Y14         FDRE (Hold_fdre_C_D)         0.120    -0.320    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.253ns  (logic 0.704ns (16.551%)  route 3.549ns (83.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.808    16.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X15Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X15Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.201    18.863    
    SLICE_X15Y10         FDRE (Setup_fdre_C_CE)      -0.205    18.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -16.944    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.114ns  (logic 0.704ns (17.114%)  route 3.410ns (82.886%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.668    16.804    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.201    18.862    
    SLICE_X14Y11         FDRE (Setup_fdre_C_CE)      -0.169    18.693    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -16.804    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.035ns  (logic 0.704ns (17.449%)  route 3.331ns (82.551%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.590    16.725    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.201    18.863    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.169    18.694    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]
  -------------------------------------------------------------------
                         required time                         18.694    
                         arrival time                         -16.725    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.035ns  (logic 0.704ns (17.449%)  route 3.331ns (82.551%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.590    16.725    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.201    18.863    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.169    18.694    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]
  -------------------------------------------------------------------
                         required time                         18.694    
                         arrival time                         -16.725    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.794ns  (logic 0.704ns (18.553%)  route 3.090ns (81.447%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.349    16.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X10Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.201    18.864    
    SLICE_X10Y10         FDRE (Setup_fdre_C_CE)      -0.169    18.695    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]
  -------------------------------------------------------------------
                         required time                         18.695    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.763ns  (logic 0.730ns (19.398%)  route 3.033ns (80.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.819    12.613    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=16, routed)          1.885    14.954    debouncer/IO_BotInfo[1]
    SLICE_X18Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.078 r  debouncer/DIGITS_d[56]_i_3/O
                         net (fo=1, routed)           0.639    15.717    debouncer/DIGITS_d[56]_i_3_n_0
    SLICE_X16Y13         LUT5 (Prop_lut5_I3_O)        0.150    15.867 r  debouncer/DIGITS_d[56]_i_1/O
                         net (fo=1, routed)           0.509    16.376    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][31]
    SLICE_X15Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X15Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.201    18.861    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)       -0.249    18.612    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]
  -------------------------------------------------------------------
                         required time                         18.612    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.967ns  (logic 0.704ns (17.746%)  route 3.263ns (82.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 f  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.597    15.743    debouncer/IO_BotInfo[7]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  debouncer/DIGITS_d[32]_i_2/O
                         net (fo=1, routed)           0.666    16.534    debouncer/DIGITS_d[32]_i_2_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.658 r  debouncer/DIGITS_d[32]_i_1/O
                         net (fo=1, routed)           0.000    16.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][17]
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.201    18.863    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.081    18.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -16.658    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.798ns  (logic 0.704ns (18.539%)  route 3.094ns (81.462%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 f  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.669    15.815    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/IO_BotInfo[1]
    SLICE_X14Y11         LUT6 (Prop_lut6_I4_O)        0.124    15.939 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[34]_i_3/O
                         net (fo=1, routed)           0.425    16.364    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA_reg[18]
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.488 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[34]_i_1/O
                         net (fo=1, routed)           0.000    16.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][19]
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.201    18.862    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)        0.077    18.939    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -16.488    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.775ns  (logic 0.842ns (22.302%)  route 2.933ns (77.698%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.819    12.613    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot_1/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=12, routed)          2.360    15.392    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/IO_BotInfo[5]
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.299    15.691 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[41]_i_2/O
                         net (fo=1, routed)           0.573    16.264    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA_reg[21]
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.388 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[41]_i_1/O
                         net (fo=1, routed)           0.000    16.388    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][23]
    SLICE_X17Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X17Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/C
                         clock pessimism              0.395    19.061    
                         clock uncertainty           -0.201    18.859    
    SLICE_X17Y11         FDRE (Setup_fdre_C_D)        0.031    18.890    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]
  -------------------------------------------------------------------
                         required time                         18.890    
                         arrival time                         -16.388    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.755ns  (logic 0.704ns (18.750%)  route 3.051ns (81.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.819    12.613    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=16, routed)          2.043    15.111    debouncer/IO_BotInfo[1]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.124    15.235 r  debouncer/DIGITS_d[49]_i_4/O
                         net (fo=1, routed)           1.008    16.243    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/swtch_db_reg[13]
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.367 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000    16.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][28]
    SLICE_X18Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.685    18.664    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X18Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.395    19.060    
                         clock uncertainty           -0.201    18.858    
    SLICE_X18Y12         FDRE (Setup_fdre_C_D)        0.031    18.889    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -16.367    
  -------------------------------------------------------------------
                         slack                                  2.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.130%)  route 0.554ns (74.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X11Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=2, routed)           0.554     0.171    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[9]
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.045     0.216 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.216    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][9]
    SLICE_X18Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X18Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X18Y10         FDCE (Hold_fdce_C_D)         0.092     0.091    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.038%)  route 0.557ns (74.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X13Y9          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=15, routed)          0.557     0.174    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[18]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.219 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[18]_i_1/O
                         net (fo=1, routed)           0.000     0.219    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][11]
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.092     0.091    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.837%)  route 0.563ns (75.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=5, routed)           0.563     0.208    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[5]
    SLICE_X7Y11          LUT6 (Prop_lut6_I0_O)        0.045     0.253 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.253    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][5]
    SLICE_X7Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.944    -0.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.201     0.029    
    SLICE_X7Y11          FDCE (Hold_fdce_C_D)         0.091     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.226ns (31.305%)  route 0.496ns (68.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.128    -0.368 r  rojobot_1/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=2, routed)           0.496     0.128    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[8]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.098     0.226 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.226    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][8]
    SLICE_X17Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X17Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X17Y9          FDCE (Hold_fdce_C_D)         0.091     0.091    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.695%)  route 0.599ns (76.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=17, routed)          0.599     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[17]
    SLICE_X8Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][17]
    SLICE_X8Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X8Y10          FDCE (Hold_fdce_C_D)         0.120     0.119    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.231ns (31.637%)  route 0.499ns (68.363%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.666    -0.498    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=2, routed)           0.335    -0.022    debouncer/IO_BotInfo[10]
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.023 r  debouncer/DIGITS_d[24]_i_2/O
                         net (fo=1, routed)           0.164     0.187    debouncer/DIGITS_d[24]_i_2_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.045     0.232 r  debouncer/DIGITS_d[24]_i_1/O
                         net (fo=1, routed)           0.000     0.232    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][13]
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.091     0.090    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.226ns (28.841%)  route 0.558ns (71.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  rojobot_1/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=14, routed)          0.558     0.162    debouncer/IO_BotInfo[24]
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.098     0.260 r  debouncer/DIGITS_d[3]_i_1/O
                         net (fo=1, routed)           0.000     0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][3]
    SLICE_X10Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.120     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.698%)  route 0.599ns (76.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=10, routed)          0.599     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[2]
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][2]
    SLICE_X8Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X8Y12          FDCE (Hold_fdce_C_D)         0.121     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.086%)  route 0.555ns (74.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.666    -0.498    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=2, routed)           0.555     0.199    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[12]
    SLICE_X18Y11         LUT6 (Prop_lut6_I0_O)        0.045     0.244 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][12]
    SLICE_X18Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X18Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X18Y11         FDCE (Hold_fdce_C_D)         0.091     0.090    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.140%)  route 0.585ns (75.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X11Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=15, routed)          0.585     0.202    debouncer/IO_BotInfo[22]
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.247 r  debouncer/DIGITS_d[1]_i_1/O
                         net (fo=1, routed)           0.000     0.247    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][1]
    SLICE_X11Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X11Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X11Y12         FDRE (Hold_fdre_C_D)         0.091     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.253ns  (logic 0.704ns (16.551%)  route 3.549ns (83.449%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.808    16.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X15Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X15Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.201    18.863    
    SLICE_X15Y10         FDRE (Setup_fdre_C_CE)      -0.205    18.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -16.944    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.114ns  (logic 0.704ns (17.114%)  route 3.410ns (82.886%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.668    16.804    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.201    18.862    
    SLICE_X14Y11         FDRE (Setup_fdre_C_CE)      -0.169    18.693    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]
  -------------------------------------------------------------------
                         required time                         18.693    
                         arrival time                         -16.804    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.035ns  (logic 0.704ns (17.449%)  route 3.331ns (82.551%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.590    16.725    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.201    18.863    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.169    18.694    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]
  -------------------------------------------------------------------
                         required time                         18.694    
                         arrival time                         -16.725    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.035ns  (logic 0.704ns (17.449%)  route 3.331ns (82.551%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.590    16.725    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.201    18.863    
    SLICE_X10Y11         FDRE (Setup_fdre_C_CE)      -0.169    18.694    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[36]
  -------------------------------------------------------------------
                         required time                         18.694    
                         arrival time                         -16.725    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.794ns  (logic 0.704ns (18.553%)  route 3.090ns (81.447%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.121    15.268    debouncer/IO_BotInfo[7]
    SLICE_X8Y10          LUT6 (Prop_lut6_I0_O)        0.124    15.392 r  debouncer/DIGITS_d[36]_i_3/O
                         net (fo=1, routed)           0.620    16.012    debouncer/DIGITS_d[36]_i_3_n_0
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.124    16.136 r  debouncer/DIGITS_d[36]_i_1/O
                         net (fo=5, routed)           0.349    16.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/E[1]
    SLICE_X10Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.201    18.864    
    SLICE_X10Y10         FDRE (Setup_fdre_C_CE)      -0.169    18.695    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[33]
  -------------------------------------------------------------------
                         required time                         18.695    
                         arrival time                         -16.485    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.763ns  (logic 0.730ns (19.398%)  route 3.033ns (80.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 18.667 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.819    12.613    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=16, routed)          1.885    14.954    debouncer/IO_BotInfo[1]
    SLICE_X18Y13         LUT6 (Prop_lut6_I2_O)        0.124    15.078 r  debouncer/DIGITS_d[56]_i_3/O
                         net (fo=1, routed)           0.639    15.717    debouncer/DIGITS_d[56]_i_3_n_0
    SLICE_X16Y13         LUT5 (Prop_lut5_I3_O)        0.150    15.867 r  debouncer/DIGITS_d[56]_i_1/O
                         net (fo=1, routed)           0.509    16.376    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][31]
    SLICE_X15Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.688    18.667    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X15Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]/C
                         clock pessimism              0.395    19.063    
                         clock uncertainty           -0.201    18.861    
    SLICE_X15Y12         FDRE (Setup_fdre_C_D)       -0.249    18.612    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[56]
  -------------------------------------------------------------------
                         required time                         18.612    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.967ns  (logic 0.704ns (17.746%)  route 3.263ns (82.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 f  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.597    15.743    debouncer/IO_BotInfo[7]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  debouncer/DIGITS_d[32]_i_2/O
                         net (fo=1, routed)           0.666    16.534    debouncer/DIGITS_d[32]_i_2_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.658 r  debouncer/DIGITS_d[32]_i_1/O
                         net (fo=1, routed)           0.000    16.658    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][17]
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.201    18.863    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.081    18.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[32]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -16.658    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.798ns  (logic 0.704ns (18.539%)  route 3.094ns (81.462%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 12.691 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.897    12.691    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.456    13.147 f  rojobot_1/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=8, routed)           2.669    15.815    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/IO_BotInfo[1]
    SLICE_X14Y11         LUT6 (Prop_lut6_I4_O)        0.124    15.939 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[34]_i_3/O
                         net (fo=1, routed)           0.425    16.364    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA_reg[18]
    SLICE_X14Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.488 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[34]_i_1/O
                         net (fo=1, routed)           0.000    16.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][19]
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X14Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.201    18.862    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)        0.077    18.939    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[34]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -16.488    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.775ns  (logic 0.842ns (22.302%)  route 2.933ns (77.698%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 18.665 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.819    12.613    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot_1/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=12, routed)          2.360    15.392    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/IO_BotInfo[5]
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.299    15.691 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[41]_i_2/O
                         net (fo=1, routed)           0.573    16.264    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA_reg[21]
    SLICE_X17Y11         LUT6 (Prop_lut6_I5_O)        0.124    16.388 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[41]_i_1/O
                         net (fo=1, routed)           0.000    16.388    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][23]
    SLICE_X17Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.686    18.665    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X17Y11         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/C
                         clock pessimism              0.395    19.061    
                         clock uncertainty           -0.201    18.859    
    SLICE_X17Y11         FDRE (Setup_fdre_C_D)        0.031    18.890    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]
  -------------------------------------------------------------------
                         required time                         18.890    
                         arrival time                         -16.388    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.522ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.755ns  (logic 0.704ns (18.750%)  route 3.051ns (81.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 18.664 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.819    12.613    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=16, routed)          2.043    15.111    debouncer/IO_BotInfo[1]
    SLICE_X18Y12         LUT4 (Prop_lut4_I1_O)        0.124    15.235 r  debouncer/DIGITS_d[49]_i_4/O
                         net (fo=1, routed)           1.008    16.243    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/swtch_db_reg[13]
    SLICE_X18Y12         LUT6 (Prop_lut6_I2_O)        0.124    16.367 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000    16.367    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][28]
    SLICE_X18Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.685    18.664    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X18Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.395    19.060    
                         clock uncertainty           -0.201    18.858    
    SLICE_X18Y12         FDRE (Setup_fdre_C_D)        0.031    18.889    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -16.367    
  -------------------------------------------------------------------
                         slack                                  2.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.130%)  route 0.554ns (74.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X11Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=2, routed)           0.554     0.171    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[9]
    SLICE_X18Y10         LUT6 (Prop_lut6_I0_O)        0.045     0.216 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.216    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][9]
    SLICE_X18Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X18Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X18Y10         FDCE (Hold_fdce_C_D)         0.092     0.091    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.038%)  route 0.557ns (74.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X13Y9          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=15, routed)          0.557     0.174    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[18]
    SLICE_X13Y10         LUT6 (Prop_lut6_I1_O)        0.045     0.219 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[18]_i_1/O
                         net (fo=1, routed)           0.000     0.219    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][11]
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.092     0.091    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.837%)  route 0.563ns (75.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=5, routed)           0.563     0.208    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[5]
    SLICE_X7Y11          LUT6 (Prop_lut6_I0_O)        0.045     0.253 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.253    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][5]
    SLICE_X7Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.944    -0.729    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y11          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.201     0.029    
    SLICE_X7Y11          FDCE (Hold_fdce_C_D)         0.091     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.226ns (31.305%)  route 0.496ns (68.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.128    -0.368 r  rojobot_1/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=2, routed)           0.496     0.128    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[8]
    SLICE_X17Y9          LUT6 (Prop_lut6_I0_O)        0.098     0.226 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.226    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][8]
    SLICE_X17Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X17Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X17Y9          FDCE (Hold_fdce_C_D)         0.091     0.091    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.695%)  route 0.599ns (76.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/LocX_reg[1]/Q
                         net (fo=17, routed)          0.599     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[17]
    SLICE_X8Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][17]
    SLICE_X8Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y10          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X8Y10          FDCE (Hold_fdce_C_D)         0.120     0.119    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.231ns (31.637%)  route 0.499ns (68.363%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.666    -0.498    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=2, routed)           0.335    -0.022    debouncer/IO_BotInfo[10]
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.045     0.023 r  debouncer/DIGITS_d[24]_i_2/O
                         net (fo=1, routed)           0.164     0.187    debouncer/DIGITS_d[24]_i_2_n_0
    SLICE_X13Y10         LUT5 (Prop_lut5_I0_O)        0.045     0.232 r  debouncer/DIGITS_d[24]_i_1/O
                         net (fo=1, routed)           0.000     0.232    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][13]
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X13Y10         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.091     0.090    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.226ns (28.841%)  route 0.558ns (71.159%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  rojobot_1/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=14, routed)          0.558     0.162    debouncer/IO_BotInfo[24]
    SLICE_X10Y12         LUT5 (Prop_lut5_I2_O)        0.098     0.260 r  debouncer/DIGITS_d[3]_i_1/O
                         net (fo=1, routed)           0.000     0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][3]
    SLICE_X10Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X10Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.120     0.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.698%)  route 0.599ns (76.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y8           FDCE                                         r  rojobot_1/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=10, routed)          0.599     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[2]
    SLICE_X8Y12          LUT6 (Prop_lut6_I2_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][2]
    SLICE_X8Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X8Y12          FDCE (Hold_fdce_C_D)         0.121     0.118    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.086%)  route 0.555ns (74.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.666    -0.498    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X7Y12          FDCE                                         r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  rojobot_1/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=2, routed)           0.555     0.199    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[12]
    SLICE_X18Y11         LUT6 (Prop_lut6_I0_O)        0.045     0.244 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000     0.244    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[3][12]
    SLICE_X18Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.914    -0.759    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X18Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.201    -0.001    
    SLICE_X18Y11         FDCE (Hold_fdce_C_D)         0.091     0.090    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.140%)  route 0.585ns (75.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.640    -0.524    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X11Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot_1/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=15, routed)          0.585     0.202    debouncer/IO_BotInfo[22]
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.247 r  debouncer/DIGITS_d[1]_i_1/O
                         net (fo=1, routed)           0.000     0.247    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14][1]
    SLICE_X11Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.912    -0.761    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X11Y12         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.201    -0.003    
    SLICE_X11Y12         FDRE (Hold_fdre_C_D)         0.091     0.088    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.606ns  (logic 0.704ns (19.525%)  route 2.902ns (80.475%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.647ns = ( 19.353 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.893    19.353    debouncer/clk_out1
    SLICE_X7Y14          FDRE                                         r  debouncer/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456    19.809 r  debouncer/swtch_db_reg[0]/Q
                         net (fo=3, routed)           2.418    22.228    rojobot_1/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X6Y7           LUT4 (Prop_lut4_I0_O)        0.124    22.352 r  rojobot_1/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.483    22.835    rojobot_1/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124    22.959 r  rojobot_1/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    22.959    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.769    25.415    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.077    25.684    rojobot_1/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         25.684    
                         arrival time                         -22.959    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             3.425ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.937ns  (logic 0.704ns (23.973%)  route 2.233ns (76.027%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.456    19.732 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=2, routed)           1.080    20.812    rojobot_1/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124    20.936 r  rojobot_1/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           1.153    22.089    rojobot_1/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124    22.213 r  rojobot_1/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000    22.213    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.203    25.606    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.032    25.638    rojobot_1/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                         -22.213    
  -------------------------------------------------------------------
                         slack                                  3.425    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.859ns  (logic 0.766ns (26.791%)  route 2.093ns (73.209%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.518    19.797 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=2, routed)           1.514    21.311    rojobot_1/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124    21.435 r  rojobot_1/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.579    22.014    rojobot_1/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124    22.138 r  rojobot_1/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000    22.138    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.769    25.415    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)        0.029    25.636    rojobot_1/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         25.636    
                         arrival time                         -22.138    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.672ns  (logic 0.704ns (26.349%)  route 1.968ns (73.651%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.456    19.732 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=2, routed)           1.110    20.842    rojobot_1/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124    20.966 r  rojobot_1/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.858    21.824    rojobot_1/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.124    21.948 r  rojobot_1/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000    21.948    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.203    25.606    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.029    25.635    rojobot_1/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         25.635    
                         arrival time                         -21.948    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.557%)  route 1.851ns (72.443%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.649ns = ( 19.351 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.891    19.351    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    19.807 r  debouncer/swtch_db_reg[4]/Q
                         net (fo=3, routed)           1.201    21.008    rojobot_1/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.124    21.132 r  rojobot_1/inst/BOTCPU/DataOut[4]_i_2/O
                         net (fo=1, routed)           0.650    21.782    rojobot_1/inst/BOTCPU/DataOut[4]_i_2_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.124    21.906 r  rojobot_1/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000    21.906    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.203    25.606    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.031    25.637    rojobot_1/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         25.637    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.602ns  (logic 0.839ns (32.249%)  route 1.763ns (67.751%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.419    19.695 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=2, routed)           1.324    21.019    rojobot_1/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.296    21.315 r  rojobot_1/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.439    21.754    rojobot_1/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.124    21.878 r  rojobot_1/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000    21.878    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.770    25.416    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.029    25.637    rojobot_1/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         25.637    
                         arrival time                         -21.878    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.560ns  (logic 0.842ns (32.890%)  route 1.718ns (67.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.419    19.695 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=2, routed)           0.875    20.570    rojobot_1/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.299    20.869 r  rojobot_1/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.843    21.712    rojobot_1/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124    21.836 r  rojobot_1/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000    21.836    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.203    25.606    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.031    25.637    rojobot_1/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.637    
                         arrival time                         -21.836    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.464ns  (logic 0.704ns (28.568%)  route 1.760ns (71.432%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 25.413 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.649ns = ( 19.351 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.891    19.351    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/swtch_db_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    19.807 r  debouncer/swtch_db_reg[3]/Q
                         net (fo=3, routed)           0.958    20.765    rojobot_1/inst/BOTCPU/Bot_Config_reg[3]
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124    20.889 r  rojobot_1/inst/BOTCPU/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.803    21.692    rojobot_1/inst/BOTCPU/DataOut[3]_i_2_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.124    21.816 r  rojobot_1/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000    21.816    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.767    25.413    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.395    25.808    
                         clock uncertainty           -0.203    25.605    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.029    25.634    rojobot_1/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         25.634    
                         arrival time                         -21.816    
  -------------------------------------------------------------------
                         slack                                  3.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.254ns (30.478%)  route 0.579ns (69.522%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.666    -0.498    debouncer/clk_out1
    SLICE_X2Y14          FDRE                                         r  debouncer/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  debouncer/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.299    -0.034    rojobot_1/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.045     0.011 r  rojobot_1/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.280     0.291    rojobot_1/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.336 r  rojobot_1/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.336    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.203     0.031    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.123    rojobot_1/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.231ns (26.432%)  route 0.643ns (73.568%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=2, routed)           0.320    -0.064    rojobot_1/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.045    -0.019 r  rojobot_1/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.323     0.303    rojobot_1/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.348 r  rojobot_1/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.348    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.203     0.031    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.123    rojobot_1/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.231ns (27.362%)  route 0.613ns (72.638%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.670    -0.494    debouncer/clk_out1
    SLICE_X3Y5           FDRE                                         r  debouncer/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debouncer/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.360     0.007    rojobot_1/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.052 r  rojobot_1/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.253     0.306    rojobot_1/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.351 r  rojobot_1/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.351    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.946    -0.727    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.091     0.124    rojobot_1/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.231ns (26.286%)  route 0.648ns (73.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=2, routed)           0.331    -0.054    rojobot_1/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.045    -0.009 r  rojobot_1/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.317     0.308    rojobot_1/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  rojobot_1/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.943    -0.730    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.203     0.030    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.091     0.121    rojobot_1/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.254ns (29.590%)  route 0.604ns (70.410%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.663    -0.501    debouncer/clk_out1
    SLICE_X2Y18          FDRE                                         r  debouncer/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  debouncer/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.492     0.155    rojobot_1/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X5Y9           LUT4 (Prop_lut4_I0_O)        0.045     0.200 r  rojobot_1/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.112     0.313    rojobot_1/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.358 r  rojobot_1/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.203     0.031    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.091     0.122    rojobot_1/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.231ns (25.196%)  route 0.686ns (74.804%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.665    -0.499    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debouncer/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.450     0.092    rojobot_1/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.045     0.137 r  rojobot_1/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.236     0.373    rojobot_1/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.418 r  rojobot_1/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.418    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.203     0.031    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.123    rojobot_1/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.254ns (26.300%)  route 0.712ns (73.700%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.666    -0.498    debouncer/clk_out1
    SLICE_X2Y14          FDRE                                         r  debouncer/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  debouncer/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.424     0.091    rojobot_1/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.045     0.136 r  rojobot_1/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.287     0.423    rojobot_1/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.468 r  rojobot_1/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.468    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.203     0.032    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.091     0.123    rojobot_1/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.254ns (20.286%)  route 0.998ns (79.714%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.882     0.522    rojobot_1/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.567 r  rojobot_1/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.116     0.683    rojobot_1/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.045     0.728 r  rojobot_1/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.728    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.203     0.032    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120     0.152    rojobot_1/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.577    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 2.982ns (33.932%)  route 5.806ns (66.068%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[8]
                         net (fo=24, routed)          2.085     3.857    rojobot_1/inst/BOTCPU/upper_reg_banks/ADDRB0
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.009 r  rojobot_1/inst/BOTCPU/upper_reg_banks/RAMB/O
                         net (fo=9, routed)           1.882     5.891    rojobot_1/inst/BOTCPU/data_path_loop[4].second_operand.out_port_lut/I0
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.376     6.267 r  rojobot_1/inst/BOTCPU/data_path_loop[4].second_operand.out_port_lut/LUT5/O
                         net (fo=6, routed)           1.839     8.106    rojobot_1/inst/BOTREGIF/D[4]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_D)       -0.236    12.259    rojobot_1/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.122    rojobot_1/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.122    rojobot_1/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.122    rojobot_1/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTREGIF/LocX_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 3.308ns (38.649%)  route 5.251ns (61.351%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 12.005 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.470     6.806    rojobot_1/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X6Y8           LUT5 (Prop_lut5_I2_O)        0.352     7.158 r  rojobot_1/inst/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.719     7.877    rojobot_1/inst/BOTREGIF/write_strobe_flop_1[0]
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.692    12.005    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X10Y8          FDCE                                         r  rojobot_1/inst/BOTREGIF/LocX_int_reg[6]/C
                         clock pessimism              0.568    12.573    
                         clock uncertainty           -0.078    12.495    
    SLICE_X10Y8          FDCE (Setup_fdce_C_CE)      -0.373    12.122    rojobot_1/inst/BOTREGIF/LocX_int_reg[6]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 4.151ns (46.420%)  route 4.791ns (53.580%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 12.080 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.037 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.037    rojobot_1/inst/BOTCPU/carry_arith_logical_7
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.260 r  rojobot_1/inst/BOTCPU/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.260    rojobot_1/inst/BOTCPU/arith_carry_value
    SLICE_X1Y12          FDRE                                         r  rojobot_1/inst/BOTCPU/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.767    12.080    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y12          FDRE                                         r  rojobot_1/inst/BOTCPU/arith_carry_flop/C
                         clock pessimism              0.568    12.648    
                         clock uncertainty           -0.078    12.570    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.062    12.632    rojobot_1/inst/BOTCPU/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 4.148ns (46.402%)  route 4.791ns (53.598%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.257 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.257    rojobot_1/inst/BOTCPU/arith_logical_value_5
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.078    12.571    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.633    rojobot_1/inst/BOTCPU/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.918ns  (logic 4.127ns (46.276%)  route 4.791ns (53.724%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.236 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.236    rojobot_1/inst/BOTCPU/arith_logical_value_7
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.078    12.571    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.633    rojobot_1/inst/BOTCPU/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 4.053ns (45.827%)  route 4.791ns (54.173%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.162 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.162    rojobot_1/inst/BOTCPU/arith_logical_value_6
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.078    12.571    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.633    rojobot_1/inst/BOTCPU/data_path_loop[6].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 4.037ns (45.728%)  route 4.791ns (54.272%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 12.081 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.858    -0.682    rojobot_1/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y5          RAMB18E1                                     r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y5          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.772 r  rojobot_1/inst/BOTSIMPGM/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          2.021     3.793    rojobot_1/inst/BOTCPU/lower_reg_banks/ADDRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.939 r  rojobot_1/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.040     4.979    rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y11          LUT5 (Prop_lut5_I0_O)        0.356     5.335 r  rojobot_1/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.730     7.065    rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/I0
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     7.391 r  rojobot_1/inst/BOTCPU/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.391    rojobot_1/inst/BOTCPU/half_arith_logical_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.923 r  rojobot_1/inst/BOTCPU/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.923    rojobot_1/inst/BOTCPU/carry_arith_logical_3
    SLICE_X1Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.146 r  rojobot_1/inst/BOTCPU/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.146    rojobot_1/inst/BOTCPU/arith_logical_value_4
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    12.081    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X1Y11          FDRE                                         r  rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop/C
                         clock pessimism              0.568    12.649    
                         clock uncertainty           -0.078    12.571    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.062    12.633    rojobot_1/inst/BOTCPU/data_path_loop[4].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  4.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/MapX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.276%)  route 0.218ns (60.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.637    -0.527    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X9Y14          FDCE                                         r  rojobot_1/inst/BOTREGIF/MapX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  rojobot_1/inst/BOTREGIF/MapX_reg[0]/Q
                         net (fo=1, routed)           0.218    -0.168    worldmap_part_1/addra[0]
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.949    -0.724    worldmap_part_1/clka
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.078    -0.396    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.213    worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/address_loop[3].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.353%)  route 0.123ns (46.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.667    -0.497    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y10          FDRE                                         r  rojobot_1/inst/BOTCPU/address_loop[3].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  rojobot_1/inst/BOTCPU/address_loop[3].pc_flop/Q
                         net (fo=3, routed)           0.123    -0.232    rojobot_1/inst/BOTCPU/stack_ram_low/DID1
    SLICE_X6Y9           RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.078    -0.402    
    SLICE_X6Y9           RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.281    rojobot_1/inst/BOTCPU/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.866%)  route 0.126ns (47.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.666    -0.498    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y12          FDRE                                         r  rojobot_1/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  rojobot_1/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.126    -0.231    rojobot_1/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X6Y11          RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X6Y11          RAMS32                                       r  rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.249    -0.481    
                         clock uncertainty            0.078    -0.403    
    SLICE_X6Y11          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.282    rojobot_1/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/MapX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.045%)  route 0.217ns (56.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.637    -0.527    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X8Y14          FDCE                                         r  rojobot_1/inst/BOTREGIF/MapX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot_1/inst/BOTREGIF/MapX_reg[3]/Q
                         net (fo=1, routed)           0.217    -0.146    worldmap_part_1/addra[3]
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.949    -0.724    worldmap_part_1/clka
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.078    -0.396    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.213    worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTREGIF/MapX_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.949%)  route 0.218ns (57.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.637    -0.527    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X8Y14          FDCE                                         r  rojobot_1/inst/BOTREGIF/MapX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  rojobot_1/inst/BOTREGIF/MapX_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.145    worldmap_part_1/addra[1]
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.949    -0.724    worldmap_part_1/clka
    RAMB36_X0Y3          RAMB36E1                                     r  worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.473    
                         clock uncertainty            0.078    -0.396    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.213    worldmap_part_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA/CLK
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.078    -0.402    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.148    rojobot_1/inst/BOTCPU/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.078    -0.402    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.148    rojobot_1/inst/BOTCPU/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB/CLK
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.078    -0.402    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.148    rojobot_1/inst/BOTCPU/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.078    -0.402    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.148    rojobot_1/inst/BOTCPU/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/inst/BOTCPU/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.073%)  route 0.285ns (66.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.668    -0.496    rojobot_1/inst/BOTCPU/clk_in
    SLICE_X5Y8           FDRE                                         r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  rojobot_1/inst/BOTCPU/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.285    -0.069    rojobot_1/inst/BOTCPU/stack_ram_low/ADDRD2
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTCPU/stack_ram_low/WCLK
    SLICE_X6Y9           RAMD32                                       r  rojobot_1/inst/BOTCPU/stack_ram_low/RAMC/CLK
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.078    -0.402    
    SLICE_X6Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.148    rojobot_1/inst/BOTCPU/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.079    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.606ns  (logic 0.704ns (19.525%)  route 2.902ns (80.475%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.647ns = ( 19.353 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.893    19.353    debouncer/clk_out1
    SLICE_X7Y14          FDRE                                         r  debouncer/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456    19.809 r  debouncer/swtch_db_reg[0]/Q
                         net (fo=3, routed)           2.418    22.228    rojobot_1/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X6Y7           LUT4 (Prop_lut4_I0_O)        0.124    22.352 r  rojobot_1/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.483    22.835    rojobot_1/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X6Y7           LUT5 (Prop_lut5_I2_O)        0.124    22.959 r  rojobot_1/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    22.959    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.769    25.415    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X6Y7           FDRE (Setup_fdre_C_D)        0.077    25.686    rojobot_1/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         25.686    
                         arrival time                         -22.959    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.937ns  (logic 0.704ns (23.973%)  route 2.233ns (76.027%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.456    19.732 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=2, routed)           1.080    20.812    rojobot_1/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124    20.936 r  rojobot_1/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           1.153    22.089    rojobot_1/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124    22.213 r  rojobot_1/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000    22.213    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.201    25.608    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.032    25.640    rojobot_1/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         25.640    
                         arrival time                         -22.213    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.859ns  (logic 0.766ns (26.791%)  route 2.093ns (73.209%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 19.279 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.819    19.279    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.518    19.797 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=2, routed)           1.514    21.311    rojobot_1/inst/BOTREGIF/MotCtl_in[5]
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.124    21.435 r  rojobot_1/inst/BOTREGIF/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.579    22.014    rojobot_1/inst/BOTCPU/BotInfo_int_reg[5]
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124    22.138 r  rojobot_1/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000    22.138    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.769    25.415    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)        0.029    25.638    rojobot_1/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                         -22.138    
  -------------------------------------------------------------------
                         slack                                  3.500    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.672ns  (logic 0.704ns (26.349%)  route 1.968ns (73.651%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.456    19.732 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=2, routed)           1.110    20.842    rojobot_1/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X9Y9           LUT6 (Prop_lut6_I5_O)        0.124    20.966 r  rojobot_1/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.858    21.824    rojobot_1/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.124    21.948 r  rojobot_1/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000    21.948    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.201    25.608    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.029    25.637    rojobot_1/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         25.637    
                         arrival time                         -21.948    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.555ns  (logic 0.704ns (27.557%)  route 1.851ns (72.443%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.649ns = ( 19.351 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.891    19.351    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    19.807 r  debouncer/swtch_db_reg[4]/Q
                         net (fo=3, routed)           1.201    21.008    rojobot_1/inst/BOTCPU/Bot_Config_reg[4]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.124    21.132 r  rojobot_1/inst/BOTCPU/DataOut[4]_i_2/O
                         net (fo=1, routed)           0.650    21.782    rojobot_1/inst/BOTCPU/DataOut[4]_i_2_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.124    21.906 r  rojobot_1/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000    21.906    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.201    25.608    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.031    25.639    rojobot_1/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         25.639    
                         arrival time                         -21.906    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.602ns  (logic 0.839ns (32.249%)  route 1.763ns (67.751%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.419    19.695 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=2, routed)           1.324    21.019    rojobot_1/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.296    21.315 r  rojobot_1/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.439    21.754    rojobot_1/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I5_O)        0.124    21.878 r  rojobot_1/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000    21.878    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.770    25.416    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X1Y8           FDRE (Setup_fdre_C_D)        0.029    25.639    rojobot_1/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         25.639    
                         arrival time                         -21.878    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.560ns  (logic 0.842ns (32.890%)  route 1.718ns (67.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.724ns = ( 19.276 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.816    19.276    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.419    19.695 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=2, routed)           0.875    20.570    rojobot_1/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.299    20.869 r  rojobot_1/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.843    21.712    rojobot_1/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X4Y10          LUT4 (Prop_lut4_I0_O)        0.124    21.836 r  rojobot_1/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000    21.836    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.768    25.414    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.201    25.608    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.031    25.639    rojobot_1/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.639    
                         arrival time                         -21.836    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.464ns  (logic 0.704ns (28.568%)  route 1.760ns (71.432%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 25.413 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.649ns = ( 19.351 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        1.891    19.351    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/swtch_db_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.456    19.807 r  debouncer/swtch_db_reg[3]/Q
                         net (fo=3, routed)           0.958    20.765    rojobot_1/inst/BOTCPU/Bot_Config_reg[3]
    SLICE_X3Y12          LUT4 (Prop_lut4_I0_O)        0.124    20.889 r  rojobot_1/inst/BOTCPU/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.803    21.692    rojobot_1/inst/BOTCPU/DataOut[3]_i_2_n_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.124    21.816 r  rojobot_1/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000    21.816    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         1.767    25.413    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.395    25.808    
                         clock uncertainty           -0.201    25.607    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.029    25.636    rojobot_1/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         25.636    
                         arrival time                         -21.816    
  -------------------------------------------------------------------
                         slack                                  3.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.254ns (30.478%)  route 0.579ns (69.522%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.666    -0.498    debouncer/clk_out1
    SLICE_X2Y14          FDRE                                         r  debouncer/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  debouncer/swtch_db_reg[6]/Q
                         net (fo=3, routed)           0.299    -0.034    rojobot_1/inst/BOTCPU/Bot_Config_reg[6]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.045     0.011 r  rojobot_1/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.280     0.291    rojobot_1/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.336 r  rojobot_1/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.336    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.201     0.029    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.121    rojobot_1/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.231ns (26.432%)  route 0.643ns (73.568%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=2, routed)           0.320    -0.064    rojobot_1/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.045    -0.019 r  rojobot_1/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.323     0.303    rojobot_1/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.045     0.348 r  rojobot_1/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.348    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.201     0.029    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.121    rojobot_1/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.231ns (27.362%)  route 0.613ns (72.638%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.670    -0.494    debouncer/clk_out1
    SLICE_X3Y5           FDRE                                         r  debouncer/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debouncer/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.360     0.007    rojobot_1/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X4Y8           LUT4 (Prop_lut4_I0_O)        0.045     0.052 r  rojobot_1/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.253     0.306    rojobot_1/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.351 r  rojobot_1/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.351    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.946    -0.727    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X1Y8           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.091     0.122    rojobot_1/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.231ns (26.286%)  route 0.648ns (73.714%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.638    -0.526    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y12          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=2, routed)           0.331    -0.054    rojobot_1/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.045    -0.009 r  rojobot_1/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.317     0.308    rojobot_1/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X3Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  rojobot_1/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.943    -0.730    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X3Y12          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.174    
                         clock uncertainty            0.201     0.028    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.091     0.119    rojobot_1/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.254ns (29.590%)  route 0.604ns (70.410%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.663    -0.501    debouncer/clk_out1
    SLICE_X2Y18          FDRE                                         r  debouncer/swtch_db_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  debouncer/swtch_db_reg[1]/Q
                         net (fo=3, routed)           0.492     0.155    rojobot_1/inst/BOTCPU/Bot_Config_reg[1]
    SLICE_X5Y9           LUT4 (Prop_lut4_I0_O)        0.045     0.200 r  rojobot_1/inst/BOTCPU/DataOut[1]_i_3/O
                         net (fo=1, routed)           0.112     0.313    rojobot_1/inst/BOTCPU/DataOut[1]_i_3_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.358 r  rojobot_1/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.201     0.029    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.091     0.120    rojobot_1/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.231ns (25.196%)  route 0.686ns (74.804%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.665    -0.499    debouncer/clk_out1
    SLICE_X1Y16          FDRE                                         r  debouncer/swtch_db_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  debouncer/swtch_db_reg[2]/Q
                         net (fo=3, routed)           0.450     0.092    rojobot_1/inst/BOTCPU/Bot_Config_reg[2]
    SLICE_X4Y12          LUT4 (Prop_lut4_I0_O)        0.045     0.137 r  rojobot_1/inst/BOTCPU/DataOut[2]_i_3/O
                         net (fo=1, routed)           0.236     0.373    rojobot_1/inst/BOTCPU/DataOut[2]_i_3_n_0
    SLICE_X4Y10          LUT4 (Prop_lut4_I2_O)        0.045     0.418 r  rojobot_1/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.418    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.944    -0.729    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y10          FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.173    
                         clock uncertainty            0.201     0.029    
    SLICE_X4Y10          FDRE (Hold_fdre_C_D)         0.092     0.121    rojobot_1/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.254ns (26.300%)  route 0.712ns (73.700%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.666    -0.498    debouncer/clk_out1
    SLICE_X2Y14          FDRE                                         r  debouncer/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  debouncer/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.424     0.091    rojobot_1/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X4Y9           LUT4 (Prop_lut4_I0_O)        0.045     0.136 r  rojobot_1/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.287     0.423    rojobot_1/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.468 r  rojobot_1/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.468    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X4Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.201     0.030    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.091     0.121    rojobot_1/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.254ns (20.286%)  route 0.998ns (79.714%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8360, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDCE (Prop_fdce_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=2, routed)           0.882     0.522    rojobot_1/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X7Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.567 r  rojobot_1/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.116     0.683    rojobot_1/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X6Y7           LUT5 (Prop_lut5_I4_O)        0.045     0.728 r  rojobot_1/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.728    rojobot_1/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=236, routed)         0.945    -0.728    rojobot_1/inst/BOTREGIF/clk_in
    SLICE_X6Y7           FDRE                                         r  rojobot_1/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.201     0.030    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120     0.150    rojobot_1/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.579    





