
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ./sample_circuits/c880.ckt: 0.0s 0.0s
T'000000001110000101100111100100110001000111110001100001010111 0'
T'010001100111101100010011111000010011000101001011110000100110 1'
T'110111000100101100110010100000001101101010101101001111000010 1'
T'111010110011011010111111010001001001011001010110100100010111 0'
T'000100001101101011111001110011000101010101001100100111010110 0'
T'110100101101110100000001001010001111101001100011101010001010 0'
T'110011100100110011100010101111000100110111100011010110111101 1'
T'111011100101110010111010010000111100101111101011111001111001 1'
T'011011011110101010101100111101010011010010001010111000100100 1'
T'110010001110111010101111110010111001010111001111010111101011 1'
T'111110010001100111110100001001010110111011010100100000111100 1'
T'111110101011110111111100100101111001001011100000010011111110 1'
T'111100100111000000011110011111100110101100101001111111000110 1'
T'011110011101001001110101110101111010010110011011011010010110 1'
T'011011011100011001111010111001111011101111101110110100100100 1'
T'101110010100010001010101000110010000010111101010000100111001 0'
T'100011100110010001011100111010001100001100010101001000110101 0'
T'111101000000100000111010000111101010001111010101100110010010 0'
T'110100010000010100100010010110010110100011010101011111100000 1'
T'111110001101101111001001100100000000100001000001010001110010 1'
T'100101101110000110011010110010111011001111011100010101001111 1'
T'111111100101100101000011110010000011110011010011010000000101 1'
T'100101100110011110100001110111110011010110001001101000000000 0'
T'010000111110111100000101110001001010011010110011110010110011 0'
T'111010111111101110000100111010000010111101101000001100011001 1'
T'110001111001010011100011000111101001011111001100100100111011 1'
T'101100011100011110000001001101010011010010000000111100111100 1'
T'111010001100011101111110010100010100101010111010000100010100 0'
T'100011010010001110101010010000011001110100001101001101010101 0'
T'000110011010101101110000010111001110111001111110111000101001 1'
T'101010110010000100000111000101101100101110011101010110110011 0'
T'100010110110111001110000010001010001111111001010010110000011 0'
T'101111111011111101010000011110010010010000010011000101011010 1'
T'101101101100110111000001110101111110110111011011010100100001 1'
T'011101011101111111111001111100010101100100100110111100100001 1'
T'111100011111001001100100111101101000110001010010011010101100 0'
T'001101111100100110001101000110101000100011110000111011010110 0'
T'100111111001001101101100100000101101111101011110011000100011 0'
T'000101011100110100100010010001001000101101011100000000110101 1'
T'100011100010101001101101100011101101010000011001010010011101 0'
T'101111010100001110001010100010011010110100111100011111010100 0'

#number of aborted faults = 75

#number of redundant faults = 1861

#number of calling podem1 = 2002

#total number of backtracks = 26261
#atpg: cputime for test pattern generation ./sample_circuits/c880.ckt: 1.0s 1.0s
