### Definition
+ Combination of [[Logic Gates]] and [[Sequential Circuits and Registers]] with a specific layout on a chip

### Circuit Description Options
+ boolean functions using [[Boolean Algebra]]
+ truth tables
+ circuit netlist
	+ connected logic gates
+ hardware description language
	+ code that describes physical hardware
	+ default
	+ e.g. SystemVerilog
+ examples
	+ ![](../../z_images/Pasted%20image%2020221014100827.png)
	+ ![](../../z_images/Pasted%20image%2020221014100914.png)


### Application Specific Integrated Circuit ASIC
+ chip that physically realizes a given circuit
+ ![](../../z_images/Pasted%20image%2020221014101730.png)

### Field Programmable Gate Arrays FPGA
+ existing hardware configured to correspond to a given circuit
+ tradeoff between hardware and software
	+ more efficient but more expensive than software
	+ less efficient but less expensive than hardware
+ ![](../../z_images/Pasted%20image%2020221014101850.png)

### Logic Synthesis
+ process of mapping abstract circuit description to circuit netlist
+ ![](../../z_images/Pasted%20image%2020221014102444.png)

### Addition of [[Binary Numbers]]
+ adder (sum of two bits)
	+ three inputs
		+ two digits to add
		+ carry over
	+ two outputs
		+ digit of sum
		+ carry over
+ n-bit addition
	+ cascading these adders
	+ ![](../../z_images/Pasted%20image%2020221014141349.png)

