

================================================================
== Vivado HLS Report for 'lec8Ex1'
================================================================
* Date:           Tue May  9 14:00:31 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hw4_data
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.756 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       63|       63| 0.630 us | 0.630 us |   64|   64| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |Loop_for_Loop_proc_U0  |Loop_for_Loop_proc  |       63|       63| 0.630 us | 0.630 us |   63|   63|   none  |
        +-----------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     155|     215|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|     155|     215|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-------+-----+-----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------+--------------------+---------+-------+-----+-----+-----+
    |Loop_for_Loop_proc_U0  |Loop_for_Loop_proc  |        0|      5|  155|  215|    0|
    +-----------------------+--------------------+---------+-------+-----+-----+-----+
    |Total                  |                    |        0|      5|  155|  215|    0|
    +-----------------------+--------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|in_r_address0   | out |    6|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_d0         | out |   32|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|in_r_we0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_address1   | out |    6|  ap_memory |     in_r     |     array    |
|in_r_ce1        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_d1         | out |   32|  ap_memory |     in_r     |     array    |
|in_r_q1         |  in |   32|  ap_memory |     in_r     |     array    |
|in_r_we1        | out |    1|  ap_memory |     in_r     |     array    |
|a               |  in |   16|   ap_none  |       a      |    scalar    |
|b               |  in |   16|   ap_none  |       b      |    scalar    |
|c               |  in |   32|   ap_none  |       c      |    scalar    |
|out_r_address0  | out |    6|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
|out_r_q0        |  in |   32|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_address1  | out |    6|  ap_memory |     out_r    |     array    |
|out_r_ce1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d1        | out |   32|  ap_memory |     out_r    |     array    |
|out_r_q1        |  in |   32|  ap_memory |     out_r    |     array    |
|out_r_we1       | out |    1|  ap_memory |     out_r    |     array    |
|ap_clk          |  in |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    lec8Ex1   | return value |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.49>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c) nounwind" [data_lec8Ex1.c:4]   --->   Operation 3 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b) nounwind" [data_lec8Ex1.c:4]   --->   Operation 4 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %a) nounwind" [data_lec8Ex1.c:4]   --->   Operation 5 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (5.49ns)   --->   "call fastcc void @Loop_for_Loop_proc(i16 %a_read, i16 %b_read, [60 x i32]* %in_r, i32 %c_read, [60 x i32]* %out_r)" [data_lec8Ex1.c:4]   --->   Operation 6 'call' <Predicate = true> <Delay = 5.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [data_lec8Ex1.c:13]   --->   Operation 7 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i32]* %in_r) nounwind, !map !19"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %a) nounwind, !map !25"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %b) nounwind, !map !31"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %c) nounwind, !map !35"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i32]* %out_r) nounwind, !map !39"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @lec8Ex1_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @Loop_for_Loop_proc(i16 %a_read, i16 %b_read, [60 x i32]* %in_r, i32 %c_read, [60 x i32]* %out_r)" [data_lec8Ex1.c:4]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [data_lec8Ex1.c:27]   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_read                    (read                ) [ 001]
b_read                    (read                ) [ 001]
a_read                    (read                ) [ 001]
specdataflowpipeline_ln13 (specdataflowpipeline) [ 000]
specbitsmap_ln0           (specbitsmap         ) [ 000]
specbitsmap_ln0           (specbitsmap         ) [ 000]
specbitsmap_ln0           (specbitsmap         ) [ 000]
specbitsmap_ln0           (specbitsmap         ) [ 000]
specbitsmap_ln0           (specbitsmap         ) [ 000]
spectopmodule_ln0         (spectopmodule       ) [ 000]
call_ln4                  (call                ) [ 000]
ret_ln27                  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_for_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lec8Ex1_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="c_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="b_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="a_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_Loop_for_Loop_proc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="0" index="2" bw="16" slack="0"/>
<pin id="52" dir="0" index="3" bw="32" slack="0"/>
<pin id="53" dir="0" index="4" bw="32" slack="0"/>
<pin id="54" dir="0" index="5" bw="32" slack="0"/>
<pin id="55" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln4/1 "/>
</bind>
</comp>

<comp id="62" class="1005" name="c_read_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="1"/>
<pin id="64" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="67" class="1005" name="b_read_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="1"/>
<pin id="69" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="72" class="1005" name="a_read_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="1"/>
<pin id="74" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="42" pin="2"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="36" pin="2"/><net_sink comp="48" pin=2"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="60"><net_src comp="30" pin="2"/><net_sink comp="48" pin=4"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="48" pin=5"/></net>

<net id="65"><net_src comp="30" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="48" pin=4"/></net>

<net id="70"><net_src comp="36" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="75"><net_src comp="42" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="48" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {1 2 }
 - Input state : 
	Port: lec8Ex1 : in_r | {1 2 }
	Port: lec8Ex1 : a | {1 }
	Port: lec8Ex1 : b | {1 }
	Port: lec8Ex1 : c | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   | grp_Loop_for_Loop_proc_fu_48 |    5    |  0.872  |   211   |   164   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       c_read_read_fu_30      |    0    |    0    |    0    |    0    |
|   read   |       b_read_read_fu_36      |    0    |    0    |    0    |    0    |
|          |       a_read_read_fu_42      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    5    |  0.872  |   211   |   164   |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|a_read_reg_72|   16   |
|b_read_reg_67|   16   |
|c_read_reg_62|   32   |
+-------------+--------+
|    Total    |   64   |
+-------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| grp_Loop_for_Loop_proc_fu_48 |  p1  |   2  |  16  |   32   ||    9    |
| grp_Loop_for_Loop_proc_fu_48 |  p2  |   2  |  16  |   32   ||    9    |
| grp_Loop_for_Loop_proc_fu_48 |  p4  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   128  ||  2.616  ||    27   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    0   |   211  |   164  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   275  |   191  |
+-----------+--------+--------+--------+--------+
