$date
	Wed Jul  5 16:47:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seq_non_overlap_tb $end
$var wire 1 ! mealy_output $end
$var reg 1 " clk $end
$var reg 1 # data_stream $end
$var reg 1 $ reset $end
$scope module DUT $end
$var wire 1 % clk $end
$var wire 1 & data_stream $end
$var wire 1 ! mealy_output $end
$var wire 1 ' reset $end
$var reg 4 ( next_state [3:0] $end
$var reg 4 ) present_state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b1 (
1'
0&
0%
1$
0#
0"
x!
$end
#5
0!
b1 )
1"
1%
#10
0"
0%
#15
1"
1%
#20
0"
0%
#25
1"
1%
#30
0"
0%
0$
0'
#35
1"
1%
1$
1'
#40
0"
0%
#45
b10 )
b10 (
1"
1%
1#
1&
#50
0"
0%
#55
1"
1%
#60
0"
0%
#65
b11 )
b1 (
1"
1%
0#
0&
#70
0"
0%
#75
1!
b100 )
b10 (
1"
1%
1#
1&
#80
0"
0%
#85
0!
b1 )
b1 (
1"
1%
0#
0&
#90
0"
0%
#95
b10 )
b10 (
1"
1%
1#
1&
#100
0"
0%
#105
b11 )
b1 (
1"
1%
0#
0&
#110
0"
0%
#115
1!
b100 )
b10 (
1"
1%
1#
1&
#120
0"
0%
#125
0!
b1 )
b1 (
1"
1%
0#
0&
#130
0"
0%
#135
b10 )
b10 (
1"
1%
1#
1&
#140
0"
0%
#145
b11 )
b1 (
1"
1%
0#
0&
#150
0"
0%
#155
b1 )
1"
1%
#160
0"
0%
#165
1"
1%
#170
0"
0%
#175
1"
1%
#180
0"
0%
#185
1"
1%
#190
0"
0%
#195
1"
1%
