
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106175                       # Number of seconds simulated
sim_ticks                                106174652241                       # Number of ticks simulated
final_tick                               633950028786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 160984                       # Simulator instruction rate (inst/s)
host_op_rate                                   204064                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1959109                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377832                       # Number of bytes of host memory used
host_seconds                                 54195.38                       # Real time elapsed on the host
sim_insts                                  8724601573                       # Number of instructions simulated
sim_ops                                   11059310506                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1076992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3521536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1747456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      3524224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1826176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1829120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1742464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3531776                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18837376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5170048                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5170048                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8414                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        27512                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13652                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        27533                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14267                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        14290                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13613                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        27592                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                147167                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           40391                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                40391                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33167389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16458316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33192706                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        39784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17199736                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        40989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17227464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        43400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16411299                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33263834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               177418768                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        39784                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        40989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        43400                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             354435                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48693807                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48693807                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48693807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33167389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16458316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33192706                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        39784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17199736                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        40989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17227464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        43400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16411299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33263834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              226112575                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20643722                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16890552                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025798                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8655779                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136992                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92361                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199171012                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115387767                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20643722                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10273221                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24100511                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5503922                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5379977                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12185427                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2027003                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232103386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208002875     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1125485      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1786201      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2422129      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2489119      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2104061      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1172541      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1755460      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11245515      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232103386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081078                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.453184                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197127921                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7440450                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24056273                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27224                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3451513                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398152                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141619165                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3451513                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197664821                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1461592                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4731589                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23553046                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1240820                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141568705                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          184                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        182546                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       533565                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197564200                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658555687                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658555687                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26018668                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35504                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18641                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3687965                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13266569                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84782                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1759944                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141407041                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134419236                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18424                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15429333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36772717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1616                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232103386                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579135                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269990                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175153239     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23472359     10.11%     85.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11878465      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8914437      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7004471      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2834103      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1790236      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931787      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       124289      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232103386                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25197     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81812     36.63%     47.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116367     52.09%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113057358     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001714      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12182639      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160663      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134419236                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527930                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223376                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501183657                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156872531                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132392191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134642612                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271617                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2122288                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94230                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3451513                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1162554                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121557                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141442807                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        22387                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13266569                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183833                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18642                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        102422                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          536                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315390                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132552191                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11462506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1867044                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18622886                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18844182                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160380                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.520598                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132392406                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132392191                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75995710                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204764115                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519969                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18393870                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2051304                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228651873                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538150                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385922                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178131934     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25057212     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9451989      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4503886      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3823906      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2181003      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888949      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       862186      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2750808      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228651873                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2750808                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367343193                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286337215                       # The number of ROB writes
system.switch_cpus0.timesIdled                3022171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22512088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.546155                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.546155                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392749                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392749                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596597807                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184430624                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131275120                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus1.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18870047                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17028493                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       987640                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7121060                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         6750307                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1042790                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        43701                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    200111921                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118656013                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18870047                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      7793097                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23465324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3101630                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      13533394                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11481966                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       992372                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    239199938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.581929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.899259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       215734614     90.19%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          836575      0.35%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1710921      0.72%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          722062      0.30%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3903438      1.63%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3473583      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          675762      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1407341      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10735642      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    239199938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074112                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.466020                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198732453                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     14925130                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23378793                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74758                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2088799                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1655145                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          500                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     139132231                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2767                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2088799                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       198953362                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       13168491                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1033902                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23251246                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       704131                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     139059200                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          164                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        322205                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       246098                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         6622                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    163249140                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    654968007                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    654968007                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    144903675                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        18345447                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16129                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8132                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1704846                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     32815615                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     16603398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       151700                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       804710                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         138791191                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133466629                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        72637                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     10638444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     25511440                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    239199938                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.557971                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.353151                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    191581262     80.09%     80.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14371633      6.01%     86.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11721902      4.90%     91.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5072388      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6382457      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6136830      2.57%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3486282      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       275114      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       172070      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    239199938                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         337709     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2606298     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        75738      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     83720717     62.73%     62.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1165433      0.87%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7994      0.01%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     32006384     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     16566101     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133466629                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.524189                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3019745                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022625                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    509225573                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    149449295                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132334187                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136486374                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       239678                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1253551                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          517                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3488                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       100532                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        11787                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2088799                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       12718127                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       202934                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    138807440                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     32815615                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     16603398                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8135                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        134442                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           92                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3488                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       576138                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       582390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1158528                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132536481                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     31900313                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       930143                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   70                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            48464893                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17367662                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          16564580                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520536                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132337772                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132334187                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71472974                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        140912437                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519741                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507216                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107553218                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126392810                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     12429566                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16113                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1009310                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    237111139                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.355225                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    191215387     80.64%     80.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16797812      7.08%     87.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7861514      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      7757736      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2122863      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      8966917      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       673302      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       491951      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1223657      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    237111139                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107553218                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126392810                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              48064915                       # Number of memory references committed
system.switch_cpus1.commit.loads             31562054                       # Number of loads committed
system.switch_cpus1.commit.membars               8044                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16691108                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112393482                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1224336                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1223657                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           374709533                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          279733755                       # The number of ROB writes
system.switch_cpus1.timesIdled                4351759                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15415536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107553218                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126392810                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107553218                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.367344                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.367344                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.422414                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.422414                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655243612                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      153671468                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      165700830                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16088                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus2.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20062827                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16450883                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1966933                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8241524                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7831227                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2058214                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87824                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    191481005                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             114080438                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20062827                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9889441                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25088078                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5595508                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      10123218                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11799355                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1952914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230289417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.952515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       205201339     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2721396      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3145249      1.37%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1728315      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1984390      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1094701      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          745996      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1944341      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11723690      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230289417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078797                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.448050                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       189915674                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     11717948                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24878341                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       198687                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3578766                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3258700                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18350                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     139259851                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        91023                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3578766                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       190222005                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4231777                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6631124                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24781761                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       843975                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     139174350                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          230                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        216465                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       391345                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    193405448                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    648029000                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    648029000                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165054563                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        28350867                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36305                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20206                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2259195                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13285567                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7241817                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       189659                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1607957                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         138961030                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36383                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        131282108                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       185711                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17433264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40381620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3965                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230289417                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.570074                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.260887                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    174981005     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22242917      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11947281      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8279261      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7233643      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3699351      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       898328      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       575497      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       432134      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230289417                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34325     12.14%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        121396     42.95%     55.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       126944     44.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109884246     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2053285      1.56%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16074      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12141231      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7187272      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     131282108                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.515609                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             282665                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    493322008                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    156431915                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    129094658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     131564773                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       328828                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2348550                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          831                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1242                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       165121                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8040                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1147                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3578766                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3741732                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       145528                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    138997536                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        59290                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13285567                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7241817                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20194                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        101935                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1242                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1138031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1105606                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2243637                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    129341758                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11399318                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1940349                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18584858                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18094147                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7185540                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.507989                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             129096592                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            129094658                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76723897                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        200986659                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.507018                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381736                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96925596                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118915863                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20083081                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32418                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1978130                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    226710651                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524527                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.342841                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    178133082     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22526718      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9442009      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5672768      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3924612      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2537524      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1315957      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1058835      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2099146      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    226710651                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96925596                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118915863                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18013713                       # Number of memory references committed
system.switch_cpus2.commit.loads             10937017                       # Number of loads committed
system.switch_cpus2.commit.membars              16174                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17018775                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107207561                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2419365                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2099146                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           363609799                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          281576729                       # The number of ROB writes
system.switch_cpus2.timesIdled                2937147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               24326057                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96925596                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118915863                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96925596                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.626917                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.626917                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.380674                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.380674                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       583445429                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      179163936                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      129964699                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32388                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18902685                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17059332                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       991686                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7056121                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         6756348                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1042934                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        43583                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    200385977                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             118856942                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18902685                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      7799282                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23505265                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        3123285                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      13325253                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11500191                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       996405                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    239323366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.582702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.900531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       215818101     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          837627      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1714455      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          722525      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3907840      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3479787      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          671740      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1410861      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10760430      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    239323366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074240                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.466810                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       199030233                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     14693610                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23418085                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        75060                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       2106373                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1656774                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          499                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     139387888                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2766                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       2106373                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       199251356                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       12930760                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1047095                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23290504                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       697271                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     139312736                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          503                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        316039                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       245376                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         5044                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    163558642                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    656155832                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    656155832                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    145055511                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        18503125                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16166                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8161                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1703840                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     32875583                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     16621733                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       151213                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       807310                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         139037657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16215                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133645120                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        73911                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     10753455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     25866240                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    239323366                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.558429                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.353740                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    191656757     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     14373680      6.01%     86.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11732941      4.90%     90.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      5079535      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6394897      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      6145853      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3492014      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       275496      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       172193      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    239323366                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         338284     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2612503     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        75851      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     83839730     62.73%     62.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1167325      0.87%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8002      0.01%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     32046491     23.98%     87.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     16583572     12.41%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133645120                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.524890                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            3026638                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022647                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    509714155                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    149810782                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    132503136                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136671758                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       238668                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1279040                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          509                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         3465                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       100906                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        11807                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       2106373                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       12489938                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       201124                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    139053961                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     32875583                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     16621733                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8163                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        133336                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           89                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         3465                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       577340                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       587169                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1164509                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132708276                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     31938229                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       936844                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            48520237                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17389031                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          16582008                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.521211                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             132506814                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            132503136                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         71575255                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        141149851                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520405                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.507087                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    107667455                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126526762                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     12542315                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16129                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1013418                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    237216993                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533380                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.355605                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    191276253     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     16812626      7.09%     87.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7869583      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      7762482      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      2125648      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      8977266      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       676775      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       492928      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1223432      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    237216993                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    107667455                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126526762                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              48117362                       # Number of memory references committed
system.switch_cpus3.commit.loads             31596540                       # Number of loads committed
system.switch_cpus3.commit.membars               8052                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16708746                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112512494                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1225562                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1223432                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           375062313                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          280244719                       # The number of ROB writes
system.switch_cpus3.timesIdled                4359601                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               15292108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          107667455                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126526762                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    107667455                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.364832                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.364832                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.422863                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.422863                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       656063821                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      153874084                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      165953140                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16104                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus4.numCycles               254615467                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18714685                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16703873                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1493663                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     12542739                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12198248                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1128990                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        45528                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    197671573                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             106262121                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18714685                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     13327238                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             23697908                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4883734                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4690006                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11961413                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1466284                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    229441149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.519162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.759366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       205743241     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3604666      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1830466      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3568487      1.56%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1151824      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3303652      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          523481      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          842919      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         8872413      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    229441149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073502                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.417344                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       195732366                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6674830                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23650779                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19109                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3364064                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1773884                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        17599                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     118928145                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        33203                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3364064                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       195953766                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4178561                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1806363                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23438070                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       700318                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     118760627                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         92762                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       537072                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    155721439                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    538332987                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    538332987                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    126409268                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29312171                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16016                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8105                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1604854                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     21365187                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3491600                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        23039                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       795028                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         118146578                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16076                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        110671576                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        71774                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     21205647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     43465996                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          116                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    229441149                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482353                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.095451                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    180920020     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     15283723      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     16240138      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9407524      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      4862330      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1218554      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1447111      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        33743      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        28006      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    229441149                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         186186     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         75408     23.25%     80.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        62675     19.33%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     86821676     78.45%     78.45% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       871434      0.79%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7911      0.01%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     19508454     17.63%     96.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3462101      3.13%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     110671576                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.434662                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             324269                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002930                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    451180344                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    139368594                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    107865896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     110995845                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        87731                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4333257                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          302                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        79249                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3364064                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3362745                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        85541                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    118162734                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        15240                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     21365187                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3491600                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8103                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         39454                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1813                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          302                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1009622                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       573661                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1583283                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    109262180                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     19225264                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1409396                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   80                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            22687193                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16605852                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3461929                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.429126                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             107890082                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            107865896                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         65269314                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        142382950                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.423642                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.458407                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     85946726                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     96807093                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21359992                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        15960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1484245                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    226077085                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.428204                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297751                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    190008497     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     14188986      6.28%     90.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9098661      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2865146      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4748615      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       929115      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       589555      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       540098      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3108412      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    226077085                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     85946726                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      96807093                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              20444281                       # Number of memory references committed
system.switch_cpus4.commit.loads             17031930                       # Number of loads committed
system.switch_cpus4.commit.membars               7962                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          14848972                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         84614436                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1214620                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3108412                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           341135433                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          239700885                       # The number of ROB writes
system.switch_cpus4.timesIdled                4400836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               25174318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           85946726                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             96807093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     85946726                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.962480                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.962480                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.337555                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.337555                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       507794749                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      140605582                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      126223171                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         15946                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18748454                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16733917                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1495634                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12546417                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12219164                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1130018                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        45535                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    198008602                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             106447029                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18748454                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     13349182                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23738424                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4891639                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4650850                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11981230                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1468214                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    229785460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.519280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.759595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       206047036     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3612652      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1832242      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3574988      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1152076      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3308863      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          523908      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          844671      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         8889024      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    229785460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073634                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.418070                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       196069077                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6636191                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23691202                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19026                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3369963                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1777410                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        17621                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     119132836                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        33338                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3369963                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       196290647                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4132102                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1814494                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23478241                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       700006                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     118964748                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          154                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         92306                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       537130                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    155984036                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    539247045                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    539247045                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    126609500                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        29374531                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16042                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8122                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1604398                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     21405008                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3496253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        23081                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       796025                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         118348984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16100                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        110858658                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        72074                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     21252434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     43552250                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    229785460                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482444                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.095556                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    181186804     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15302672      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     16268075      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9424492      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      4871488      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1220898      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1449319      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        33692      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        28020      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    229785460                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         186430     57.41%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         75506     23.25%     80.66% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        62798     19.34%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     86968719     78.45%     78.45% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       872529      0.79%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7922      0.01%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     19542594     17.63%     96.87% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3466894      3.13%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     110858658                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.435396                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             324734                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002929                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    451899584                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    139617806                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    108048328                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     111183392                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        88153                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4342715                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          292                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        79300                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3369963                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3315869                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        85658                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    118365172                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        15192                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     21405008                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3496253                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8118                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         39551                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1820                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          292                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1009635                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       575620                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1585255                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    109447944                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19260159                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1410714                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            22726869                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16635195                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3466710                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.429856                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             108072393                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            108048328                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         65380801                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        142609649                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.424359                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458460                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     86087624                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     96962724                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21406692                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        15979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1486210                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    226415497                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.428251                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297882                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    190292289     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14208794      6.28%     90.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9112287      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2870149      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4756472      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       930090      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       590079      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       540599      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3114738      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    226415497                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     86087624                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      96962724                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20479243                       # Number of memory references committed
system.switch_cpus5.commit.loads             17062290                       # Number of loads committed
system.switch_cpus5.commit.membars               7972                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          14873120                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         84749510                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1216259                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3114738                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           341669850                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          240111486                       # The number of ROB writes
system.switch_cpus5.timesIdled                4408478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               24830014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           86087624                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             96962724                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     86087624                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.957632                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.957632                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.338108                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.338108                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       508656532                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      140839979                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      126442521                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         15964                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus6.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20042957                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16433838                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1962450                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8245713                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7824728                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2056843                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        87925                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    191308683                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             113975179                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20042957                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9881571                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25064033                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5580027                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      10365564                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11786689                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1948978                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    230324201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.951555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       205260168     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2718032      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3141244      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1727143      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1985107      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1093048      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          743686      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1942584      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11713189      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    230324201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078719                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.447636                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       189750011                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11953312                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24856505                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       196788                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3567584                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3255950                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18337                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     139130763                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        91004                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3567584                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       190054392                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4173559                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      6931320                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24759822                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       837515                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     139045613                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          215                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        213576                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       389025                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    193236809                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    647428070                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    647428070                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    164967077                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        28269705                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        36335                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        20246                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2248097                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13268932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7235798                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       190890                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1609514                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         138833416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        36409                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        131184611                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       184363                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17381695                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     40223838                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4007                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    230324201                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.569565                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.260406                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    175056761     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22222514      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11943883      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8271867      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7229497      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3696526      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       895702      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       575708      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       431743      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    230324201                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34385     12.20%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        120449     42.72%     54.92% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       127109     45.08%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    109802249     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2051861      1.56%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16066      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12131478      9.25%     94.52% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7182957      5.48%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     131184611                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515226                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             281943                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002149                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    493159727                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    156252755                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    129003489                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     131466554                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       330218                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2337701                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          830                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1238                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       162855                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8034                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked         1253                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3567584                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3688134                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       143492                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    138869943                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        60058                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13268932                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7235798                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        20227                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        101150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1238                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1135812                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1103364                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2239176                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    129250087                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11392183                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1934522                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  118                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18573421                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18082806                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7181238                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507629                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             129005323                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            129003489                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         76668139                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        200827305                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506660                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381762                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     96874184                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    118852840                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20018282                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32402                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1973752                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    226756617                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524143                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342357                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    178204802     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22511467      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9437806      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5673928      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3921164      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2537505      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1314739      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1058286      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2096920      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    226756617                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     96874184                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     118852840                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18004170                       # Number of memory references committed
system.switch_cpus6.commit.loads             10931231                       # Number of loads committed
system.switch_cpus6.commit.membars              16166                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17009771                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        107150748                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2418090                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2096920                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           363530169                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          281309922                       # The number of ROB writes
system.switch_cpus6.timesIdled                2931289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               24291273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           96874184                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            118852840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     96874184                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.628311                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.628311                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380472                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380472                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       583033746                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      179042022                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      129849733                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32372                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus7.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18923044                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17077570                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       992143                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7181276                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         6770277                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1046248                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        44028                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    200704379                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             118992130                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18923044                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      7816525                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23534201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3115862                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      13044276                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11517476                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       996807                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    239381773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.583139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.901055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       215847572     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          840298      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1719165      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          725294      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         3910704      1.63%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3482658      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          677786      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1410870      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10767426      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    239381773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074320                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.467341                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       199346817                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     14414251                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23447389                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        74898                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2098413                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1658493                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          504                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     139526479                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2750                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2098413                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       199566911                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles       12655476                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1043773                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23320553                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       696640                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     139452607                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          176                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        316293                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       244499                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         6099                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    163721234                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    656820967                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    656820967                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    145295207                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        18426018                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16175                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8158                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1696231                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     32909714                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     16647479                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       151560                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       807064                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         139183631                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16224                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        133840064                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        73351                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     10684103                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     25607998                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    239381773                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.559107                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354436                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    191643120     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     14400347      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11748223      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5085929      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6402582      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      6155838      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      3496890      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       276126      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       172718      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    239381773                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         338677     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       2614696     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        76086      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     83957882     62.73%     62.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1168594      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         8016      0.01%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     32096050     23.98%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     16609522     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     133840064                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.525656                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3029459                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022635                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    510164711                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    149887425                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    132701731                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     136869523                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       240005                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1263796                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          513                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         3476                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       100708                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        11821                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2098413                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles       12214318                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       201776                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    139199936                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1277                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     32909714                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     16647479                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8158                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        134169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           79                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         3476                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       580116                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       583775                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1163891                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    132906000                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     31988896                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       934064                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   81                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            48596780                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17414509                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          16607884                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521987                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             132705419                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            132701731                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         71677918                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        141315154                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521185                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507220                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    107842464                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    126732958                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     12482198                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        16157                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1013925                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    237283360                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534100                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.356335                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    191267565     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     16837796      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      7883488      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      7777852      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2126833      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      8995387      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       675777      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       493595      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1225067      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    237283360                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    107842464                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     126732958                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              48192686                       # Number of memory references committed
system.switch_cpus7.commit.loads             31645915                       # Number of loads committed
system.switch_cpus7.commit.membars               8066                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16736119                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        112696007                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1227697                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1225067                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           375273124                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          280528928                       # The number of ROB writes
system.switch_cpus7.timesIdled                4366402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               15233701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          107842464                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            126732958                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    107842464                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.360995                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.360995                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423550                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423550                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       657070433                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      154101727                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      166163600                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         16132                       # number of misc regfile writes
system.l20.replacements                          8455                       # number of replacements
system.l20.tagsinuse                      4095.359061                       # Cycle average of tags in use
system.l20.total_refs                          304346                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12551                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.248745                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.588098                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.826908                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2482.727347                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1522.216708                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002887                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.606135                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.371635                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        32300                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32302                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10010                       # number of Writeback hits
system.l20.Writeback_hits::total                10010                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          155                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  155                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        32455                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32457                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        32455                       # number of overall hits
system.l20.overall_hits::total                  32457                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8415                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8454                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8415                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8454                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8415                       # number of overall misses
system.l20.overall_misses::total                 8454                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35430372                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3822708448                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3858138820                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35430372                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3822708448                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3858138820                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35430372                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3822708448                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3858138820                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        40715                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              40756                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10010                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10010                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          155                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              155                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        40870                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               40911                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        40870                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              40911                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.206681                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.207430                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.205897                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.206644                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.205897                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.206644                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 454273.137017                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 456368.443340                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 454273.137017                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 456368.443340                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 454273.137017                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 456368.443340                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4448                       # number of writebacks
system.l20.writebacks::total                     4448                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8414                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8453                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8414                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8453                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8414                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8453                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     32628395                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3217709094                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3250337489                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     32628395                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3217709094                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3250337489                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     32628395                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3217709094                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3250337489                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.206656                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.207405                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.206619                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.206619                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 836625.512821                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 382423.234371                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 384518.808589                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 836625.512821                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 382423.234371                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 384518.808589                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 836625.512821                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 382423.234371                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 384518.808589                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         27549                       # number of replacements
system.l21.tagsinuse                      4095.909785                       # Cycle average of tags in use
system.l21.total_refs                          389954                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31645                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.322768                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.063161                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.070811                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3344.902747                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           736.873065                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002457                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000994                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.816627                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.179901                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        50241                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  50242                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20549                       # number of Writeback hits
system.l21.Writeback_hits::total                20549                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           76                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   76                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        50317                       # number of demand (read+write) hits
system.l21.demand_hits::total                   50318                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        50317                       # number of overall hits
system.l21.overall_hits::total                  50318                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        27512                       # number of ReadReq misses
system.l21.ReadReq_misses::total                27549                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        27512                       # number of demand (read+write) misses
system.l21.demand_misses::total                 27549                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        27512                       # number of overall misses
system.l21.overall_misses::total                27549                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35780669                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  14753722895                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    14789503564                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35780669                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  14753722895                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     14789503564                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35780669                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  14753722895                       # number of overall miss cycles
system.l21.overall_miss_latency::total    14789503564                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77753                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77791                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20549                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20549                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           76                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               76                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77829                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77867                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77829                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77867                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.353838                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.354141                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.353493                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.353796                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.353493                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.353796                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 967045.108108                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 536265.007815                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 536843.571963                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 967045.108108                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 536265.007815                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 536843.571963                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 967045.108108                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 536265.007815                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 536843.571963                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5037                       # number of writebacks
system.l21.writebacks::total                     5037                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        27512                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           27549                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        27512                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            27549                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        27512                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           27549                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     33110429                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  12776301679                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  12809412108                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     33110429                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  12776301679                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  12809412108                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     33110429                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  12776301679                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  12809412108                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.353838                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.354141                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.353493                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.353796                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.353493                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.353796                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 894876.459459                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 464390.145355                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 464968.314930                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 894876.459459                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 464390.145355                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 464968.314930                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 894876.459459                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 464390.145355                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 464968.314930                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         13694                       # number of replacements
system.l22.tagsinuse                      4095.452541                       # Cycle average of tags in use
system.l22.total_refs                          404506                       # Total number of references to valid blocks.
system.l22.sampled_refs                         17790                       # Sample count of references to valid blocks.
system.l22.avg_refs                         22.737830                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           84.073855                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.718254                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2789.199222                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1213.461210                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020526                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002128                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.680957                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.296255                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        40599                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40600                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           23033                       # number of Writeback hits
system.l22.Writeback_hits::total                23033                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          150                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        40749                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40750                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        40749                       # number of overall hits
system.l22.overall_hits::total                  40750                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        13644                       # number of ReadReq misses
system.l22.ReadReq_misses::total                13683                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            8                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        13652                       # number of demand (read+write) misses
system.l22.demand_misses::total                 13691                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        13652                       # number of overall misses
system.l22.overall_misses::total                13691                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     31875111                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6779152166                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6811027277                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      4671718                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      4671718                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     31875111                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6783823884                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6815698995                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     31875111                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6783823884                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6815698995                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        54243                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              54283                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        23033                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            23033                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          158                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              158                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        54401                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               54441                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        54401                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              54441                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.251535                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.252068                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.050633                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.050633                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.250951                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.251483                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.250951                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.251483                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 817310.538462                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 496859.584140                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 497772.950157                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 583964.750000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 583964.750000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 817310.538462                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 496910.627307                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 497823.314221                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 817310.538462                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 496910.627307                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 497823.314221                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                8252                       # number of writebacks
system.l22.writebacks::total                     8252                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        13644                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           13683                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            8                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        13652                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            13691                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        13652                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           13691                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     29074098                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5799189558                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5828263656                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      4097318                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      4097318                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     29074098                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5803286876                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5832360974                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     29074098                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5803286876                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5832360974                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.251535                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.252068                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.050633                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.050633                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.250951                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.251483                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.250951                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.251483                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 745489.692308                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 425035.880827                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 425949.254988                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 512164.750000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 512164.750000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 745489.692308                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 425086.937885                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 425999.632898                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 745489.692308                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 425086.937885                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 425999.632898                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         27570                       # number of replacements
system.l23.tagsinuse                      4095.910318                       # Cycle average of tags in use
system.l23.total_refs                          390001                       # Total number of references to valid blocks.
system.l23.sampled_refs                         31666                       # Sample count of references to valid blocks.
system.l23.avg_refs                         12.316080                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           10.066280                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     4.056069                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3344.268303                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           737.519666                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002458                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000990                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.816472                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.180059                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        50276                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  50277                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           20561                       # number of Writeback hits
system.l23.Writeback_hits::total                20561                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           76                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   76                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        50352                       # number of demand (read+write) hits
system.l23.demand_hits::total                   50353                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        50352                       # number of overall hits
system.l23.overall_hits::total                  50353                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        27533                       # number of ReadReq misses
system.l23.ReadReq_misses::total                27570                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        27533                       # number of demand (read+write) misses
system.l23.demand_misses::total                 27570                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        27533                       # number of overall misses
system.l23.overall_misses::total                27570                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     31615842                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data  14452710660                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total    14484326502                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     31615842                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data  14452710660                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total     14484326502                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     31615842                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data  14452710660                       # number of overall miss cycles
system.l23.overall_miss_latency::total    14484326502                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        77809                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              77847                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        20561                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            20561                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           76                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               76                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        77885                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               77923                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        77885                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              77923                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.353854                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.354156                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.353508                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.353811                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.353508                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.353811                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 854482.216216                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 524923.207061                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 525365.487922                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 854482.216216                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 524923.207061                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 525365.487922                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 854482.216216                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 524923.207061                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 525365.487922                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                5040                       # number of writebacks
system.l23.writebacks::total                     5040                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        27533                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           27570                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        27533                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            27570                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        27533                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           27570                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     28958569                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data  12474666292                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total  12503624861                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     28958569                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data  12474666292                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total  12503624861                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     28958569                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data  12474666292                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total  12503624861                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.353854                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.354156                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.353508                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.353811                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.353508                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.353811                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 782664.027027                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 453080.532161                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 453522.845883                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 782664.027027                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 453080.532161                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 453522.845883                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 782664.027027                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 453080.532161                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 453522.845883                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         14300                       # number of replacements
system.l24.tagsinuse                      4095.809387                       # Cycle average of tags in use
system.l24.total_refs                          222232                       # Total number of references to valid blocks.
system.l24.sampled_refs                         18396                       # Sample count of references to valid blocks.
system.l24.avg_refs                         12.080452                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           53.090816                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     7.682492                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2910.419937                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1124.616142                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.012962                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001876                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.710552                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.274564                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        39184                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  39185                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            6878                       # number of Writeback hits
system.l24.Writeback_hits::total                 6878                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           71                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   71                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        39255                       # number of demand (read+write) hits
system.l24.demand_hits::total                   39256                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        39255                       # number of overall hits
system.l24.overall_hits::total                  39256                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           33                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        14267                       # number of ReadReq misses
system.l24.ReadReq_misses::total                14300                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           33                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        14267                       # number of demand (read+write) misses
system.l24.demand_misses::total                 14300                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           33                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        14267                       # number of overall misses
system.l24.overall_misses::total                14300                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     20420322                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   6398727555                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     6419147877                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     20420322                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   6398727555                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      6419147877                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     20420322                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   6398727555                       # number of overall miss cycles
system.l24.overall_miss_latency::total     6419147877                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           34                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        53451                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              53485                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         6878                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             6878                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           71                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               71                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           34                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        53522                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               53556                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           34                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        53522                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              53556                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.266917                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.267365                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.266563                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.267010                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.970588                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.266563                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.267010                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 618797.636364                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 448498.461835                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 448891.459930                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 618797.636364                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 448498.461835                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 448891.459930                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 618797.636364                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 448498.461835                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 448891.459930                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                2151                       # number of writebacks
system.l24.writebacks::total                     2151                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        14267                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           14300                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        14267                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            14300                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        14267                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           14300                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     18050922                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   5373743379                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   5391794301                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     18050922                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   5373743379                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   5391794301                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     18050922                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   5373743379                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   5391794301                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.266917                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.267365                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.266563                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.267010                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.970588                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.266563                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.267010                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 546997.636364                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 376655.455176                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 377048.552517                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 546997.636364                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 376655.455176                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 377048.552517                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 546997.636364                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 376655.455176                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 377048.552517                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         14324                       # number of replacements
system.l25.tagsinuse                      4095.804264                       # Cycle average of tags in use
system.l25.total_refs                          222298                       # Total number of references to valid blocks.
system.l25.sampled_refs                         18420                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.068295                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.063447                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     7.136431                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2913.091684                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1122.512702                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.012955                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001742                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.711204                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.274051                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        39246                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  39247                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            6882                       # number of Writeback hits
system.l25.Writeback_hits::total                 6882                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           72                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        39318                       # number of demand (read+write) hits
system.l25.demand_hits::total                   39319                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        39318                       # number of overall hits
system.l25.overall_hits::total                  39319                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        14290                       # number of ReadReq misses
system.l25.ReadReq_misses::total                14324                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        14290                       # number of demand (read+write) misses
system.l25.demand_misses::total                 14324                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        14290                       # number of overall misses
system.l25.overall_misses::total                14324                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     30809711                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   6228193957                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     6259003668                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     30809711                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   6228193957                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      6259003668                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     30809711                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   6228193957                       # number of overall miss cycles
system.l25.overall_miss_latency::total     6259003668                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        53536                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              53571                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         6882                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             6882                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           72                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        53608                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               53643                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        53608                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              53643                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.266923                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.267383                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.266565                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.267025                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.266565                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.267025                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 906167.970588                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 435842.824143                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 436959.206088                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 906167.970588                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 435842.824143                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 436959.206088                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 906167.970588                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 435842.824143                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 436959.206088                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                2154                       # number of writebacks
system.l25.writebacks::total                     2154                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        14290                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           14324                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        14290                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            14324                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        14290                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           14324                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     28368419                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   5201705279                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   5230073698                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     28368419                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   5201705279                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   5230073698                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     28368419                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   5201705279                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   5230073698                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.266923                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.267383                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.266565                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.267025                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.266565                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.267025                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 834365.264706                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 364010.166480                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 365126.619520                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 834365.264706                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 364010.166480                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 365126.619520                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 834365.264706                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 364010.166480                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 365126.619520                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         13652                       # number of replacements
system.l26.tagsinuse                      4095.464554                       # Cycle average of tags in use
system.l26.total_refs                          404498                       # Total number of references to valid blocks.
system.l26.sampled_refs                         17748                       # Sample count of references to valid blocks.
system.l26.avg_refs                         22.791188                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           83.552854                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     7.803100                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2789.901626                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1214.206974                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020399                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001905                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.681128                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.296437                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        40611                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  40612                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           23012                       # number of Writeback hits
system.l26.Writeback_hits::total                23012                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          150                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        40761                       # number of demand (read+write) hits
system.l26.demand_hits::total                   40762                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        40761                       # number of overall hits
system.l26.overall_hits::total                  40762                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        13606                       # number of ReadReq misses
system.l26.ReadReq_misses::total                13642                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            7                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        13613                       # number of demand (read+write) misses
system.l26.demand_misses::total                 13649                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        13613                       # number of overall misses
system.l26.overall_misses::total                13649                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     30115044                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   6873404926                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     6903519970                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      4340795                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      4340795                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     30115044                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   6877745721                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      6907860765                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     30115044                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   6877745721                       # number of overall miss cycles
system.l26.overall_miss_latency::total     6907860765                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        54217                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              54254                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        23012                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            23012                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          157                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              157                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        54374                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               54411                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        54374                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              54411                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.250954                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.251447                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.044586                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.044586                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.250359                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.250850                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.250359                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.250850                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst       836529                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 505174.549904                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 506048.964228                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 620113.571429                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 620113.571429                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst       836529                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 505233.653199                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 506107.463184                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst       836529                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 505233.653199                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 506107.463184                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                8261                       # number of writebacks
system.l26.writebacks::total                     8261                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        13606                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           13642                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            7                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        13613                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            13649                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        13613                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           13649                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     27527929                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5895719182                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5923247111                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      3836920                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      3836920                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     27527929                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5899556102                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5927084031                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     27527929                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5899556102                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5927084031                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.250954                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.251447                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.044586                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.044586                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.250359                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.250850                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.250359                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.250850                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 764664.694444                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 433317.593856                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 434191.988785                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 548131.428571                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 548131.428571                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 764664.694444                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 433376.632777                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 434250.423548                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 764664.694444                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 433376.632777                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 434250.423548                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         27631                       # number of replacements
system.l27.tagsinuse                      4095.909928                       # Cycle average of tags in use
system.l27.total_refs                          390142                       # Total number of references to valid blocks.
system.l27.sampled_refs                         31727                       # Sample count of references to valid blocks.
system.l27.avg_refs                         12.296845                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           10.063463                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     4.470729                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  3343.169731                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data           738.206006                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002457                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001091                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.816204                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.180226                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        50362                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  50363                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           20616                       # number of Writeback hits
system.l27.Writeback_hits::total                20616                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           76                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   76                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        50438                       # number of demand (read+write) hits
system.l27.demand_hits::total                   50439                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        50438                       # number of overall hits
system.l27.overall_hits::total                  50439                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        27592                       # number of ReadReq misses
system.l27.ReadReq_misses::total                27631                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        27592                       # number of demand (read+write) misses
system.l27.demand_misses::total                 27631                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        27592                       # number of overall misses
system.l27.overall_misses::total                27631                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     33768781                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  14182988657                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    14216757438                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     33768781                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  14182988657                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     14216757438                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     33768781                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  14182988657                       # number of overall miss cycles
system.l27.overall_miss_latency::total    14216757438                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        77954                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              77994                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        20616                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            20616                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           76                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               76                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        78030                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               78070                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        78030                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              78070                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.353952                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.354271                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.353608                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.353926                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.353608                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.353926                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 865866.179487                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 514025.393484                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 514522.002027                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 865866.179487                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 514025.393484                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 514522.002027                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 865866.179487                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 514025.393484                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 514522.002027                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                5048                       # number of writebacks
system.l27.writebacks::total                     5048                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        27592                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           27631                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        27592                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            27631                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        27592                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           27631                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     30968336                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data  12201449132                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total  12232417468                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     30968336                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data  12201449132                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total  12232417468                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     30968336                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data  12201449132                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total  12232417468                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.353952                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.354271                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.353608                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.353926                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.353608                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.353926                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 794059.897436                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 442209.667005                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 442706.288878                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 794059.897436                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 442209.667005                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 442706.288878                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 794059.897436                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 442209.667005                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 442706.288878                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.945293                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012193471                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1961615.253876                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.945293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064015                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825233                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12185375                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12185375                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12185375                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12185375                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12185375                       # number of overall hits
system.cpu0.icache.overall_hits::total       12185375                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     44464437                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44464437                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     44464437                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44464437                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     44464437                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44464437                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12185427                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12185427                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12185427                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12185427                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12185427                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12185427                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 855085.326923                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 855085.326923                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 855085.326923                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 855085.326923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 855085.326923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 855085.326923                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35954601                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35954601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35954601                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 876941.487805                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40870                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568653                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41126                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.203108                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.149221                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.850779                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910739                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089261                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382712                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382712                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056044                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438756                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438756                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438756                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438756                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130791                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130791                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          918                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131709                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131709                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131709                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131709                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24366945143                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24366945143                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     77432391                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     77432391                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24444377534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24444377534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24444377534                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24444377534                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513503                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513503                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570465                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570465                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570465                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570465                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186304.448647                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186304.448647                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84349.009804                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84349.009804                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185593.828318                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185593.828318                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185593.828318                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185593.828318                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10010                       # number of writebacks
system.cpu0.dcache.writebacks::total            10010                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90076                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90076                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90839                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90839                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90839                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90839                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40870                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40870                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5997598620                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5997598620                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9991443                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9991443                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6007590063                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6007590063                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6007590063                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6007590063                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147306.855459                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 147306.855459                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64460.922581                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64460.922581                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 146992.661194                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 146992.661194                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 146992.661194                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 146992.661194                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               579.038441                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1042438675                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1794214.586919                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.032165                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   542.006276                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059346                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.868600                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.927946                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11481910                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11481910                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11481910                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11481910                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11481910                       # number of overall hits
system.cpu1.icache.overall_hits::total       11481910                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     47924818                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     47924818                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     47924818                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     47924818                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     47924818                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     47924818                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11481966                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11481966                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11481966                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11481966                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11481966                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11481966                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 855800.321429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 855800.321429                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 855800.321429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 855800.321429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 855800.321429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 855800.321429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     36180983                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     36180983                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     36180983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     36180983                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     36180983                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     36180983                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 952131.131579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 952131.131579                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 952131.131579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 952131.131579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 952131.131579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 952131.131579                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77829                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               448740414                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78085                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5746.819671                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.896738                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.103262                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437097                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562903                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     30099571                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       30099571                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     16486265                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      16486265                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8058                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8058                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8044                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8044                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     46585836                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        46585836                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     46585836                       # number of overall hits
system.cpu1.dcache.overall_hits::total       46585836                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       280447                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       280447                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          273                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          273                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       280720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        280720                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       280720                       # number of overall misses
system.cpu1.dcache.overall_misses::total       280720                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  71611792415                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  71611792415                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     27146666                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     27146666                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  71638939081                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  71638939081                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  71638939081                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  71638939081                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     30380018                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     30380018                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     16486538                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     16486538                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8044                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8044                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     46866556                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46866556                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     46866556                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46866556                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009231                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009231                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005990                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005990                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005990                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005990                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 255348.755433                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 255348.755433                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 99438.336996                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99438.336996                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 255197.132662                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 255197.132662                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 255197.132662                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 255197.132662                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20549                       # number of writebacks
system.cpu1.dcache.writebacks::total            20549                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       202694                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       202694                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          197                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          197                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       202891                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       202891                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       202891                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       202891                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77753                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77753                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           76                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77829                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77829                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77829                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77829                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  18422435418                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18422435418                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5207465                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5207465                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  18427642883                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18427642883                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  18427642883                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18427642883                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001661                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001661                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 236935.364783                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 236935.364783                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 68519.276316                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68519.276316                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 236770.906513                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 236770.906513                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 236770.906513                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 236770.906513                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               519.181574                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013123452                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1940849.524904                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.045883                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   481.135690                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060971                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.771051                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.832022                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11799301                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11799301                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11799301                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11799301                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11799301                       # number of overall hits
system.cpu2.icache.overall_hits::total       11799301                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     48505927                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     48505927                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     48505927                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     48505927                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     48505927                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     48505927                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11799355                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11799355                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11799355                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11799355                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11799355                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11799355                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 898257.907407                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 898257.907407                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 898257.907407                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 898257.907407                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 898257.907407                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 898257.907407                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     32286845                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32286845                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     32286845                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32286845                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     32286845                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32286845                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 807171.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 807171.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 807171.125000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 807171.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 807171.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 807171.125000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 54401                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172382097                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54657                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3153.888743                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.957142                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.042858                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.913895                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.086105                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8324107                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8324107                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7036514                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7036514                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17242                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17242                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16194                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15360621                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15360621                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15360621                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15360621                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       185311                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       185311                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5472                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5472                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       190783                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        190783                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       190783                       # number of overall misses
system.cpu2.dcache.overall_misses::total       190783                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  43150332577                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43150332577                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   2115318645                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2115318645                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  45265651222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  45265651222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  45265651222                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  45265651222                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8509418                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8509418                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7041986                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7041986                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16194                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16194                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15551404                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15551404                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15551404                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15551404                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021777                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021777                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000777                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000777                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012268                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012268                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012268                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012268                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 232853.595183                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 232853.595183                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 386571.389803                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 386571.389803                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 237262.498346                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 237262.498346                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 237262.498346                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 237262.498346                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets     13066697                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             86                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 151938.337209                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23033                       # number of writebacks
system.cpu2.dcache.writebacks::total            23033                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       131068                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       131068                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         5314                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5314                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       136382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       136382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       136382                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       136382                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        54243                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        54243                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        54401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54401                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54401                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9558839632                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9558839632                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     14477890                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     14477890                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9573317522                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9573317522                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9573317522                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9573317522                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003498                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003498                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003498                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003498                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 176222.547278                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 176222.547278                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 91632.215190                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91632.215190                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 175976.866638                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 175976.866638                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 175976.866638                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 175976.866638                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               578.719156                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1042456899                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1794245.953528                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    36.712901                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   542.006256                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.058835                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868600                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.927435                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11500134                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11500134                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11500134                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11500134                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11500134                       # number of overall hits
system.cpu3.icache.overall_hits::total       11500134                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total           57                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     41886944                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     41886944                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     41886944                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     41886944                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     41886944                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     41886944                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11500191                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11500191                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11500191                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11500191                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11500191                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11500191                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 734858.666667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 734858.666667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 734858.666667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 734858.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 734858.666667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 734858.666667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     32039406                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     32039406                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     32039406                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     32039406                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     32039406                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     32039406                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 843142.263158                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 843142.263158                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 843142.263158                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 843142.263158                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 843142.263158                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 843142.263158                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 77885                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               448795927                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 78141                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5743.411615                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.896864                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.103136                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.437097                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.562903                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     30137122                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       30137122                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     16504208                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      16504208                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8069                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8069                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8052                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8052                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     46641330                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        46641330                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     46641330                       # number of overall hits
system.cpu3.dcache.overall_hits::total       46641330                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       280531                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       280531                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          275                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       280806                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        280806                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       280806                       # number of overall misses
system.cpu3.dcache.overall_misses::total       280806                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  70535773528                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  70535773528                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     28421710                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28421710                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  70564195238                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  70564195238                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  70564195238                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  70564195238                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     30417653                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     30417653                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     16504483                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     16504483                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8069                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8052                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8052                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     46922136                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     46922136                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     46922136                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     46922136                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009223                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009223                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005985                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005985                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005985                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005985                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 251436.645248                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 251436.645248                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 103351.672727                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 103351.672727                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 251291.622109                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 251291.622109                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 251291.622109                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 251291.622109                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        20561                       # number of writebacks
system.cpu3.dcache.writebacks::total            20561                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       202722                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       202722                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          199                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          199                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       202921                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       202921                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       202921                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       202921                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        77809                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        77809                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           76                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        77885                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        77885                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        77885                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        77885                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  18123524707                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18123524707                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5270142                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5270142                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  18128794849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  18128794849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  18128794849                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  18128794849                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001660                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001660                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001660                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001660                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 232923.244188                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 232923.244188                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69343.973684                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69343.973684                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 232763.623920                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 232763.623920                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 232763.623920                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 232763.623920                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               558.493414                       # Cycle average of tags in use
system.cpu4.icache.total_refs               932106400                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1661508.734403                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    32.476347                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.017067                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.052045                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842976                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.895021                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11961368                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11961368                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11961368                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11961368                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11961368                       # number of overall hits
system.cpu4.icache.overall_hits::total       11961368                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     25345873                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     25345873                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     25345873                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     25345873                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     25345873                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     25345873                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11961413                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11961413                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11961413                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11961413                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11961413                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11961413                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 563241.622222                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 563241.622222                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 563241.622222                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 563241.622222                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 563241.622222                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 563241.622222                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     20798511                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     20798511                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     20798511                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     20798511                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     20798511                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     20798511                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 611720.911765                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 611720.911765                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 611720.911765                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 611720.911765                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 611720.911765                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 611720.911765                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 53522                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               224321368                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 53778                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4171.247871                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   203.459101                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    52.540899                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.794762                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.205238                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     17551648                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       17551648                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3395891                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3395891                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8036                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8036                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         7973                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7973                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     20947539                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        20947539                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     20947539                       # number of overall hits
system.cpu4.dcache.overall_hits::total       20947539                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       184011                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       184011                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          339                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          339                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       184350                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        184350                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       184350                       # number of overall misses
system.cpu4.dcache.overall_misses::total       184350                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  43154061944                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  43154061944                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     29152639                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     29152639                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  43183214583                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  43183214583                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  43183214583                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  43183214583                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     17735659                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     17735659                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3396230                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3396230                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         7973                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7973                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     21131889                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21131889                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     21131889                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21131889                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010375                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010375                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000100                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008724                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008724                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008724                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008724                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 234518.925195                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 234518.925195                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 85995.985251                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 85995.985251                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 234245.807339                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 234245.807339                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 234245.807339                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 234245.807339                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6878                       # number of writebacks
system.cpu4.dcache.writebacks::total             6878                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       130560                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       130560                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          268                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          268                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       130828                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       130828                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       130828                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       130828                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        53451                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        53451                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           71                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        53522                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        53522                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        53522                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        53522                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9084065255                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9084065255                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4624004                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4624004                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9088689259                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9088689259                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9088689259                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9088689259                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002533                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002533                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 169951.268545                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 169951.268545                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65126.816901                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65126.816901                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 169812.212903                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 169812.212903                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 169812.212903                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 169812.212903                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               558.608559                       # Cycle average of tags in use
system.cpu5.icache.total_refs               932126215                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1658587.571174                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.487520                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.121039                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.053666                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841540                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.895206                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11981183                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11981183                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11981183                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11981183                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11981183                       # number of overall hits
system.cpu5.icache.overall_hits::total       11981183                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     43605168                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     43605168                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     43605168                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     43605168                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     43605168                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     43605168                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11981230                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11981230                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11981230                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11981230                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11981230                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11981230                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 927769.531915                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 927769.531915                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 927769.531915                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 927769.531915                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 927769.531915                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 927769.531915                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     31188829                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     31188829                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     31188829                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     31188829                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     31188829                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     31188829                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 891109.400000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 891109.400000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 891109.400000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 891109.400000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 891109.400000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 891109.400000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 53608                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               224358461                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 53864                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4165.276641                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   202.553605                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    53.446395                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.791225                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.208775                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     17584155                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       17584155                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3400465                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3400465                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8039                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8039                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7982                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7982                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     20984620                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        20984620                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     20984620                       # number of overall hits
system.cpu5.dcache.overall_hits::total       20984620                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       184136                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       184136                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          347                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          347                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       184483                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        184483                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       184483                       # number of overall misses
system.cpu5.dcache.overall_misses::total       184483                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  42117207468                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  42117207468                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     30061458                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     30061458                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  42147268926                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  42147268926                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  42147268926                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  42147268926                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     17768291                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     17768291                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3400812                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3400812                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8039                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7982                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7982                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     21169103                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21169103                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     21169103                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21169103                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010363                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010363                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000102                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008715                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008715                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008715                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008715                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 228728.806252                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 228728.806252                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86632.443804                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86632.443804                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 228461.532640                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 228461.532640                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 228461.532640                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 228461.532640                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6882                       # number of writebacks
system.cpu5.dcache.writebacks::total             6882                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       130600                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       130600                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          275                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          275                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       130875                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       130875                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       130875                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       130875                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        53536                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        53536                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           72                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        53608                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        53608                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        53608                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        53608                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8917740945                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8917740945                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4687613                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4687613                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8922428558                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8922428558                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8922428558                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8922428558                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002532                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002532                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 166574.659014                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 166574.659014                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65105.736111                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65105.736111                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 166438.377817                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 166438.377817                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 166438.377817                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 166438.377817                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               517.669102                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1013110787                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1952043.905588                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    35.669102                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.057162                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.829598                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11786636                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11786636                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11786636                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11786636                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11786636                       # number of overall hits
system.cpu6.icache.overall_hits::total       11786636                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     45316787                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     45316787                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     45316787                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     45316787                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     45316787                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     45316787                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11786689                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11786689                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11786689                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11786689                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11786689                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11786689                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 855033.716981                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 855033.716981                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 855033.716981                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 855033.716981                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 855033.716981                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 855033.716981                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           16                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           16                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     30487171                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     30487171                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     30487171                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     30487171                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     30487171                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     30487171                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 823977.594595                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 823977.594595                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 823977.594595                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 823977.594595                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 823977.594595                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 823977.594595                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 54374                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               172370947                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 54630                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3155.243401                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.956165                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.043835                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.913891                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.086109                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8316805                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8316805                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7032725                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7032725                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17191                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17191                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16186                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16186                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15349530                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15349530                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15349530                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15349530                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       185399                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       185399                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         5524                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         5524                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       190923                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        190923                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       190923                       # number of overall misses
system.cpu6.dcache.overall_misses::total       190923                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  43721314451                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  43721314451                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   2175877478                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2175877478                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  45897191929                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  45897191929                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  45897191929                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  45897191929                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8502204                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8502204                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7038249                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7038249                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17191                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16186                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16186                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15540453                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15540453                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15540453                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15540453                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021806                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021806                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000785                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000785                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012286                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012286                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012286                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012286                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 235822.817011                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 235822.817011                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 393895.271180                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 393895.271180                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 240396.347894                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 240396.347894                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 240396.347894                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 240396.347894                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets     14348621                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             90                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 159429.122222                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        23012                       # number of writebacks
system.cpu6.dcache.writebacks::total            23012                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       131182                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       131182                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         5367                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         5367                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       136549                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       136549                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       136549                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       136549                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        54217                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        54217                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          157                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        54374                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        54374                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        54374                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        54374                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   9653098792                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9653098792                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     14121251                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     14121251                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   9667220043                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   9667220043                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9667220043                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9667220043                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006377                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006377                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003499                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003499                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003499                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003499                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 178045.609163                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 178045.609163                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 89944.273885                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 89944.273885                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 177791.224537                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 177791.224537                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 177791.224537                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 177791.224537                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               579.919480                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1042474185                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1788120.385935                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    38.906945                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.012536                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.062351                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867007                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.929358                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11517420                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11517420                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11517420                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11517420                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11517420                       # number of overall hits
system.cpu7.icache.overall_hits::total       11517420                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     44692595                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     44692595                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     44692595                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     44692595                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     44692595                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     44692595                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11517476                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11517476                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11517476                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11517476                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11517476                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11517476                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 798082.053571                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 798082.053571                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 798082.053571                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 798082.053571                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 798082.053571                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 798082.053571                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           16                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           16                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     34202597                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     34202597                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     34202597                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     34202597                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     34202597                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     34202597                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 855064.925000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 855064.925000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 855064.925000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 855064.925000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 855064.925000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 855064.925000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 78030                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               448868204                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 78286                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5733.697008                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.897961                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.102039                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437101                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562899                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     30183450                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       30183450                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     16530134                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      16530134                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8078                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8078                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         8066                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8066                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     46713584                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        46713584                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     46713584                       # number of overall hits
system.cpu7.dcache.overall_hits::total       46713584                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       281294                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       281294                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          270                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          270                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       281564                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        281564                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       281564                       # number of overall misses
system.cpu7.dcache.overall_misses::total       281564                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  69587375354                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  69587375354                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     26656779                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     26656779                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  69614032133                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  69614032133                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  69614032133                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  69614032133                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     30464744                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     30464744                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     16530404                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     16530404                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         8066                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         8066                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     46995148                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     46995148                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     46995148                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     46995148                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009233                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009233                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005991                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005991                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005991                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005991                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 247383.077328                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 247383.077328                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 98728.811111                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 98728.811111                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 247240.528381                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 247240.528381                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 247240.528381                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 247240.528381                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        20616                       # number of writebacks
system.cpu7.dcache.writebacks::total            20616                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       203340                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       203340                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          194                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          194                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       203534                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       203534                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       203534                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       203534                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        77954                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        77954                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           76                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        78030                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        78030                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        78030                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        78030                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  17861020414                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  17861020414                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      5213093                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5213093                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  17866233507                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  17866233507                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  17866233507                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  17866233507                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001660                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001660                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001660                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001660                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 229122.564769                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 229122.564769                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 68593.328947                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68593.328947                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 228966.211803                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 228966.211803                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 228966.211803                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 228966.211803                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
