cdl_pll.c:18:5:root_xtal_24mhz_get_rate	0	static
cdl_pll.c:22:5:root_xtal_36mhz_get_rate	0	static
cdl_pll.c:26:5:root_rosc_100mhz_get_rate	0	static
cdl_pll.c:30:5:root_rosc_25mhz_get_rate	0	static
cdl_pll.c:53:5:clk_rate_change_cb	16	static
cdl_pll.c:364:13:brite_get_pll_rate_table	0	static
cdl_pll.c:456:12:brite_pll_round_rate	0	static
cdl_pll.c:576:5:brite_arm_pll_set_rate	24	static
cdl_pll.c:536:5:brite_arm_pll_set_parent	24	static
cdl_pll.c:780:5:brite_set_arm_clk_parent	16	static
cdl_pll.c:34:5:clk_get_parent_rate	0	static
cdl_pll.c:477:5:brite_arm_pll_get_rate	8	static
cdl_pll.c:809:5:brite_get_arm_clk_rate	0	static
cdl_pll.c:1001:5:brite_get_uart_clk_rate_2.part.3	8	static
cdl_pll.c:1001:5:brite_get_uart_clk_rate_2	0	static
cdl_pll.c:41:5:clk_get_rate	0	static
cdl_pll.c:45:5:clk_set_rate	0	static
cdl_pll.c:49:5:clk_set_parent	0	static
cdl_pll.c:183:6:clk_register_callback	0	static
cdl_pll.c:204:14:clk_name_to_clk	24	static
cdl_pll.c:215:6:print_clk_name	16	static
cdl_pll.c:507:5:brite_arm_pll_get_actual_rate	8	static
cdl_pll.c:522:5:brite_arm_pll_get_current_xin_type	0	static
cdl_pll.c:641:5:brite_ddr_pll_get_rate	4	static
cdl_pll.c:682:5:brite_ddr_pll_set_rate	16	static
cdl_pll.c:765:5:brite_arm_clk_get_current_xin_type	0	static
cdl_pll.c:820:5:brite_get_arm_clk_child_div	0	static
cdl_pll.c:827:5:brite_set_arm_clk_child_div	4	static
cdl_pll.c:841:5:brite_get_arm_clk_child_rate	16	static
cdl_pll.c:893:5:brite_get_arm_axi_clk_rate	0	static
cdl_pll.c:906:5:brite_get_arm_ahb_clk_rate	0	static
cdl_pll.c:920:5:brite_get_arm_apb0_clk_rate	0	static
cdl_pll.c:933:5:brite_get_arm_apb1_clk_rate	0	static
cdl_pll.c:946:5:brite_get_arm_rom_clk_rate	0	static
cdl_pll.c:959:5:brite_get_sdmmc_clk_rate	0	static
cdl_pll.c:972:5:brite_get_nfc_clk_rate	0	static
cdl_pll.c:856:5:brite_set_arm_clk_child_rate	24	static
cdl_pll.c:898:5:brite_set_arm_axi_clk_rate	0	static
cdl_pll.c:911:5:brite_set_arm_ahb_clk_rate	0	static
cdl_pll.c:925:5:brite_set_arm_apb0_clk_rate	0	static
cdl_pll.c:938:5:brite_set_arm_apb1_clk_rate	0	static
cdl_pll.c:951:5:brite_set_arm_rom_clk_rate	0	static
cdl_pll.c:964:5:brite_set_sdmmc_clk_rate	0	static
cdl_pll.c:977:5:brite_set_nfc_clk_rate	0	static
cdl_pll.c:984:5:brite_get_uart_clk_div	0	static
cdl_pll.c:989:5:brite_set_uart_clk_div	0	static
cdl_pll.c:1023:5:brite_get_uart_clk_rate	0	static
cdl_pll.c:1028:6:brite_uart_clk_div_block_reset	0	static
cdl_pll.c:1041:5:brite_set_all_clock_default	8	static
cdl_pll.c:1094:6:brite_get_all_clock_rate	32	static
cdl_pll.c:1146:6:brite_pll_init	16	static
