# To-design-and-verify-a-simple-Multi-cycle-RISC-processor-in-Verilog
