

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Wed May 20 01:57:29 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	text3,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15  0000                     
    16                           ; Version 2.20
    17                           ; Generated 12/02/2020 GMT
    18                           ; 
    19                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4550 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50  0000                     _TMR1	set	4046
    51  0000                     _PIR1bits	set	3998
    52  0000                     _T1CONbits	set	4045
    53  0000                     _T1CON	set	4045
    54  0000                     _TRISDbits	set	3989
    55  0000                     _LATDbits	set	3980
    56  0000                     _TMR1IF	set	31984
    57  0000                     _TMR1ON	set	32360
    58  0000                     _IRCF2	set	32414
    59  0000                     _IRCF1	set	32413
    60  0000                     _IRCF0	set	32412
    61  0000                     _SCS1	set	32409
    62  0000                     _SCS0	set	32408
    63                           
    64                           ; #config settings
    65                           
    66                           	psect	cinit
    67  007F8A                     __pcinit:
    68                           	callstack 0
    69  007F8A                     start_initialization:
    70                           	callstack 0
    71  007F8A                     __initialization:
    72                           	callstack 0
    73  007F8A                     end_of_initialization:
    74                           	callstack 0
    75  007F8A                     __end_of__initialization:
    76                           	callstack 0
    77  007F8A  0100               	movlb	0
    78  007F8C  EFD3  F03F         	goto	_main	;jump to C main() function
    79                           
    80                           	psect	cstackCOMRAM
    81  000001                     __pcstackCOMRAM:
    82                           	callstack 0
    83  000001                     timer1_delay@count:
    84                           	callstack 0
    85                           
    86                           ; 2 bytes @ 0x0
    87  000001                     	ds	2
    88  000003                     
    89                           ; 1 bytes @ 0x2
    90 ;;
    91 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    92 ;;
    93 ;; *************** function _main *****************
    94 ;; Defined at:
    95 ;;		line 17 in file "main.c"
    96 ;; Parameters:    Size  Location     Type
    97 ;;		None
    98 ;; Auto vars:     Size  Location     Type
    99 ;;		None
   100 ;; Return value:  Size  Location     Type
   101 ;;                  1    wreg      void 
   102 ;; Registers used:
   103 ;;		wreg, status,2, status,0, cstack
   104 ;; Tracked objects:
   105 ;;		On entry : 0/0
   106 ;;		On exit  : 0/0
   107 ;;		Unchanged: 0/0
   108 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   109 ;;      Params:         0       0       0       0       0       0       0       0       0
   110 ;;      Locals:         0       0       0       0       0       0       0       0       0
   111 ;;      Temps:          0       0       0       0       0       0       0       0       0
   112 ;;      Totals:         0       0       0       0       0       0       0       0       0
   113 ;;Total ram usage:        0 bytes
   114 ;; Hardware stack levels required when called:    2
   115 ;; This function calls:
   116 ;;		_port_init
   117 ;;		_timer1_delay
   118 ;; This function is called by:
   119 ;;		Startup code after reset
   120 ;; This function uses a non-reentrant model
   121 ;;
   122                           
   123                           	psect	text0
   124  007FA6                     __ptext0:
   125                           	callstack 0
   126  007FA6                     _main:
   127                           	callstack 29
   128  007FA6                     
   129                           ;main.c: 18:     port_init();
   130  007FA6  ECC8  F03F         	call	_port_init	;wreg free
   131  007FAA                     l751:
   132                           
   133                           ;main.c: 21:         LATDbits.LATD1 ^= 1;
   134  007FAA  728C               	btg	140,1,c	;volatile
   135                           
   136                           ;main.c: 22:         timer1_delay();
   137  007FAC  ECDC  F03F         	call	_timer1_delay	;wreg free
   138  007FB0  EFD5  F03F         	goto	l751
   139  007FB4  EF00  F000         	goto	start
   140  007FB8                     __end_of_main:
   141                           	callstack 0
   142                           
   143 ;; *************** function _timer1_delay *****************
   144 ;; Defined at:
   145 ;;		line 43 in file "main.c"
   146 ;; Parameters:    Size  Location     Type
   147 ;;		None
   148 ;; Auto vars:     Size  Location     Type
   149 ;;  count           2    0[COMRAM] int 
   150 ;; Return value:  Size  Location     Type
   151 ;;                  1    wreg      void 
   152 ;; Registers used:
   153 ;;		wreg, status,2, status,0
   154 ;; Tracked objects:
   155 ;;		On entry : 0/0
   156 ;;		On exit  : 0/0
   157 ;;		Unchanged: 0/0
   158 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   159 ;;      Params:         0       0       0       0       0       0       0       0       0
   160 ;;      Locals:         2       0       0       0       0       0       0       0       0
   161 ;;      Temps:          0       0       0       0       0       0       0       0       0
   162 ;;      Totals:         2       0       0       0       0       0       0       0       0
   163 ;;Total ram usage:        2 bytes
   164 ;; Hardware stack levels used:    1
   165 ;; This function calls:
   166 ;;		Nothing
   167 ;; This function is called by:
   168 ;;		_main
   169 ;; This function uses a non-reentrant model
   170 ;;
   171                           
   172                           	psect	text1
   173  007FB8                     __ptext1:
   174                           	callstack 0
   175  007FB8                     _timer1_delay:
   176                           	callstack 30
   177  007FB8                     
   178                           ;main.c: 44:     int count = 0;
   179  007FB8  0E00               	movlw	0
   180  007FBA  6E02               	movwf	(timer1_delay@count+1)^0,c
   181  007FBC  0E00               	movlw	0
   182  007FBE  6E01               	movwf	timer1_delay@count^0,c
   183                           
   184                           ;main.c: 45:     while(count != 500){
   185  007FC0  EFF4  F03F         	goto	l747
   186  007FC4                     l741:
   187                           
   188                           ;main.c: 46:     T1CON=0x80;
   189  007FC4  0E80               	movlw	128
   190  007FC6  6ECD               	movwf	205,c	;volatile
   191                           
   192                           ;main.c: 47:     TMR1=0xf830;
   193  007FC8  0EF8               	movlw	248
   194  007FCA  6ECF               	movwf	207,c	;volatile
   195  007FCC  0E30               	movlw	48
   196  007FCE  6ECE               	movwf	206,c	;volatile
   197  007FD0                     
   198                           ;main.c: 48:     T1CONbits.TMR1ON=1;
   199  007FD0  80CD               	bsf	205,0,c	;volatile
   200  007FD2                     l51:
   201  007FD2  A09E               	btfss	158,0,c	;volatile
   202  007FD4  EFEE  F03F         	goto	u11
   203  007FD8  EFF0  F03F         	goto	u10
   204  007FDC                     u11:
   205  007FDC  EFE9  F03F         	goto	l51
   206  007FE0                     u10:
   207  007FE0                     
   208                           ;main.c: 51:     TMR1ON=0;
   209  007FE0  90CD               	bcf	4045,0,c	;volatile
   210                           
   211                           ;main.c: 52:     TMR1IF=0;
   212  007FE2  909E               	bcf	3998,0,c	;volatile
   213  007FE4                     
   214                           ;main.c: 53:     count++;
   215  007FE4  4A01               	infsnz	timer1_delay@count^0,f,c
   216  007FE6  2A02               	incf	(timer1_delay@count+1)^0,f,c
   217  007FE8                     l747:
   218                           
   219                           ;main.c: 45:     while(count != 500){
   220  007FE8  0EF4               	movlw	244
   221  007FEA  1801               	xorwf	timer1_delay@count^0,w,c
   222  007FEC  E106               	bnz	u21
   223  007FEE  0402               	decf	(timer1_delay@count+1)^0,w,c
   224  007FF0  A4D8               	btfss	status,2,c
   225  007FF2  EFFD  F03F         	goto	u21
   226  007FF6  EFFF  F03F         	goto	u20
   227  007FFA                     u21:
   228  007FFA  EFE2  F03F         	goto	l741
   229  007FFE                     u20:
   230  007FFE  0012               	return		;funcret
   231  008000                     __end_of_timer1_delay:
   232                           	callstack 0
   233                           
   234 ;; *************** function _port_init *****************
   235 ;; Defined at:
   236 ;;		line 33 in file "main.c"
   237 ;; Parameters:    Size  Location     Type
   238 ;;		None
   239 ;; Auto vars:     Size  Location     Type
   240 ;;		None
   241 ;; Return value:  Size  Location     Type
   242 ;;                  1    wreg      void 
   243 ;; Registers used:
   244 ;;		cstack
   245 ;; Tracked objects:
   246 ;;		On entry : 0/0
   247 ;;		On exit  : 0/0
   248 ;;		Unchanged: 0/0
   249 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   250 ;;      Params:         0       0       0       0       0       0       0       0       0
   251 ;;      Locals:         0       0       0       0       0       0       0       0       0
   252 ;;      Temps:          0       0       0       0       0       0       0       0       0
   253 ;;      Totals:         0       0       0       0       0       0       0       0       0
   254 ;;Total ram usage:        0 bytes
   255 ;; Hardware stack levels used:    1
   256 ;; Hardware stack levels required when called:    1
   257 ;; This function calls:
   258 ;;		_internal_8
   259 ;; This function is called by:
   260 ;;		_main
   261 ;; This function uses a non-reentrant model
   262 ;;
   263                           
   264                           	psect	text2
   265  007F90                     __ptext2:
   266                           	callstack 0
   267  007F90                     _port_init:
   268                           	callstack 29
   269  007F90                     
   270                           ;main.c: 34:     internal_8();
   271  007F90  ECCD  F03F         	call	_internal_8	;wreg free
   272  007F94                     
   273                           ;main.c: 35:     TRISDbits.TRISD1 = 0;
   274  007F94  9295               	bcf	149,1,c	;volatile
   275  007F96                     
   276                           ;main.c: 36:     LATDbits.LATD1 = 0;
   277  007F96  928C               	bcf	140,1,c	;volatile
   278  007F98  0012               	return		;funcret
   279  007F9A                     __end_of_port_init:
   280                           	callstack 0
   281                           
   282 ;; *************** function _internal_8 *****************
   283 ;; Defined at:
   284 ;;		line 11 in file "18F4550_Internal.c"
   285 ;; Parameters:    Size  Location     Type
   286 ;;		None
   287 ;; Auto vars:     Size  Location     Type
   288 ;;		None
   289 ;; Return value:  Size  Location     Type
   290 ;;                  1    wreg      void 
   291 ;; Registers used:
   292 ;;		None
   293 ;; Tracked objects:
   294 ;;		On entry : 0/0
   295 ;;		On exit  : 0/0
   296 ;;		Unchanged: 0/0
   297 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   298 ;;      Params:         0       0       0       0       0       0       0       0       0
   299 ;;      Locals:         0       0       0       0       0       0       0       0       0
   300 ;;      Temps:          0       0       0       0       0       0       0       0       0
   301 ;;      Totals:         0       0       0       0       0       0       0       0       0
   302 ;;Total ram usage:        0 bytes
   303 ;; Hardware stack levels used:    1
   304 ;; This function calls:
   305 ;;		Nothing
   306 ;; This function is called by:
   307 ;;		_port_init
   308 ;; This function uses a non-reentrant model
   309 ;;
   310                           
   311                           	psect	text3
   312  007F9A                     __ptext3:
   313                           	callstack 0
   314  007F9A                     _internal_8:
   315                           	callstack 29
   316  007F9A  90D3               	bcf	4051,0,c	;volatile
   317  007F9C  92D3               	bcf	4051,1,c	;volatile
   318  007F9E  88D3               	bsf	4051,4,c	;volatile
   319  007FA0  8AD3               	bsf	4051,5,c	;volatile
   320  007FA2  8CD3               	bsf	4051,6,c	;volatile
   321  007FA4  0012               	return		;funcret
   322  007FA6                     __end_of_internal_8:
   323                           	callstack 0
   324  0000                     
   325                           	psect	rparam
   326  0000                     
   327                           	psect	idloc
   328                           
   329                           ;Config register IDLOC0 @ 0x200000
   330                           ;	unspecified, using default values
   331  200000                     	org	2097152
   332  200000  FF                 	db	255
   333                           
   334                           ;Config register IDLOC1 @ 0x200001
   335                           ;	unspecified, using default values
   336  200001                     	org	2097153
   337  200001  FF                 	db	255
   338                           
   339                           ;Config register IDLOC2 @ 0x200002
   340                           ;	unspecified, using default values
   341  200002                     	org	2097154
   342  200002  FF                 	db	255
   343                           
   344                           ;Config register IDLOC3 @ 0x200003
   345                           ;	unspecified, using default values
   346  200003                     	org	2097155
   347  200003  FF                 	db	255
   348                           
   349                           ;Config register IDLOC4 @ 0x200004
   350                           ;	unspecified, using default values
   351  200004                     	org	2097156
   352  200004  FF                 	db	255
   353                           
   354                           ;Config register IDLOC5 @ 0x200005
   355                           ;	unspecified, using default values
   356  200005                     	org	2097157
   357  200005  FF                 	db	255
   358                           
   359                           ;Config register IDLOC6 @ 0x200006
   360                           ;	unspecified, using default values
   361  200006                     	org	2097158
   362  200006  FF                 	db	255
   363                           
   364                           ;Config register IDLOC7 @ 0x200007
   365                           ;	unspecified, using default values
   366  200007                     	org	2097159
   367  200007  FF                 	db	255
   368                           
   369                           	psect	config
   370                           
   371                           ;Config register CONFIG1L @ 0x300000
   372                           ;	PLL Prescaler Selection bits
   373                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   374                           ;	System Clock Postscaler Selection bits
   375                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   376                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   377                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   378  300000                     	org	3145728
   379  300000  01                 	db	1
   380                           
   381                           ;Config register CONFIG1H @ 0x300001
   382                           ;	Oscillator Selection bits
   383                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   384                           ;	Fail-Safe Clock Monitor Enable bit
   385                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   386                           ;	Internal/External Oscillator Switchover bit
   387                           ;	IESO = ON, Oscillator Switchover mode enabled
   388  300001                     	org	3145729
   389  300001  89                 	db	137
   390                           
   391                           ;Config register CONFIG2L @ 0x300002
   392                           ;	Power-up Timer Enable bit
   393                           ;	PWRT = OFF, PWRT disabled
   394                           ;	Brown-out Reset Enable bits
   395                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   396                           ;	Brown-out Reset Voltage bits
   397                           ;	BORV = 3, Minimum setting 2.05V
   398                           ;	USB Voltage Regulator Enable bit
   399                           ;	VREGEN = OFF, USB voltage regulator disabled
   400  300002                     	org	3145730
   401  300002  1F                 	db	31
   402                           
   403                           ;Config register CONFIG2H @ 0x300003
   404                           ;	Watchdog Timer Enable bit
   405                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   406                           ;	Watchdog Timer Postscale Select bits
   407                           ;	WDTPS = 0xF, unprogrammed default
   408  300003                     	org	3145731
   409  300003  1E                 	db	30
   410                           
   411                           ; Padding undefined space
   412  300004                     	org	3145732
   413  300004  FF                 	db	255
   414                           
   415                           ;Config register CONFIG3H @ 0x300005
   416                           ;	CCP2 MUX bit
   417                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   418                           ;	PORTB A/D Enable bit
   419                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   420                           ;	Low-Power Timer 1 Oscillator Enable bit
   421                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   422                           ;	MCLR Pin Enable bit
   423                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   424  300005                     	org	3145733
   425  300005  03                 	db	3
   426                           
   427                           ;Config register CONFIG4L @ 0x300006
   428                           ;	Stack Full/Underflow Reset Enable bit
   429                           ;	STVREN = ON, Stack full/underflow will cause Reset
   430                           ;	Single-Supply ICSP Enable bit
   431                           ;	LVP = ON, Single-Supply ICSP enabled
   432                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   433                           ;	ICPRT = OFF, ICPORT disabled
   434                           ;	Extended Instruction Set Enable bit
   435                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   436                           ;	Background Debugger Enable bit
   437                           ;	DEBUG = 0x1, unprogrammed default
   438  300006                     	org	3145734
   439  300006  85                 	db	133
   440                           
   441                           ; Padding undefined space
   442  300007                     	org	3145735
   443  300007  FF                 	db	255
   444                           
   445                           ;Config register CONFIG5L @ 0x300008
   446                           ;	Code Protection bit
   447                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   448                           ;	Code Protection bit
   449                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   450                           ;	Code Protection bit
   451                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   452                           ;	Code Protection bit
   453                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   454  300008                     	org	3145736
   455  300008  0F                 	db	15
   456                           
   457                           ;Config register CONFIG5H @ 0x300009
   458                           ;	Boot Block Code Protection bit
   459                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   460                           ;	Data EEPROM Code Protection bit
   461                           ;	CPD = OFF, Data EEPROM is not code-protected
   462  300009                     	org	3145737
   463  300009  C0                 	db	192
   464                           
   465                           ;Config register CONFIG6L @ 0x30000A
   466                           ;	Write Protection bit
   467                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   468                           ;	Write Protection bit
   469                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   470                           ;	Write Protection bit
   471                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   472                           ;	Write Protection bit
   473                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   474  30000A                     	org	3145738
   475  30000A  0F                 	db	15
   476                           
   477                           ;Config register CONFIG6H @ 0x30000B
   478                           ;	Configuration Register Write Protection bit
   479                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   480                           ;	Boot Block Write Protection bit
   481                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   482                           ;	Data EEPROM Write Protection bit
   483                           ;	WRTD = OFF, Data EEPROM is not write-protected
   484  30000B                     	org	3145739
   485  30000B  E0                 	db	224
   486                           
   487                           ;Config register CONFIG7L @ 0x30000C
   488                           ;	Table Read Protection bit
   489                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   490                           ;	Table Read Protection bit
   491                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   492                           ;	Table Read Protection bit
   493                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   494                           ;	Table Read Protection bit
   495                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   496  30000C                     	org	3145740
   497  30000C  0F                 	db	15
   498                           
   499                           ;Config register CONFIG7H @ 0x30000D
   500                           ;	Boot Block Table Read Protection bit
   501                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   502  30000D                     	org	3145741
   503  30000D  40                 	db	64
   504                           tosu	equ	0xFFF
   505                           tosh	equ	0xFFE
   506                           tosl	equ	0xFFD
   507                           stkptr	equ	0xFFC
   508                           pclatu	equ	0xFFB
   509                           pclath	equ	0xFFA
   510                           pcl	equ	0xFF9
   511                           tblptru	equ	0xFF8
   512                           tblptrh	equ	0xFF7
   513                           tblptrl	equ	0xFF6
   514                           tablat	equ	0xFF5
   515                           prodh	equ	0xFF4
   516                           prodl	equ	0xFF3
   517                           indf0	equ	0xFEF
   518                           postinc0	equ	0xFEE
   519                           postdec0	equ	0xFED
   520                           preinc0	equ	0xFEC
   521                           plusw0	equ	0xFEB
   522                           fsr0h	equ	0xFEA
   523                           fsr0l	equ	0xFE9
   524                           wreg	equ	0xFE8
   525                           indf1	equ	0xFE7
   526                           postinc1	equ	0xFE6
   527                           postdec1	equ	0xFE5
   528                           preinc1	equ	0xFE4
   529                           plusw1	equ	0xFE3
   530                           fsr1h	equ	0xFE2
   531                           fsr1l	equ	0xFE1
   532                           bsr	equ	0xFE0
   533                           indf2	equ	0xFDF
   534                           postinc2	equ	0xFDE
   535                           postdec2	equ	0xFDD
   536                           preinc2	equ	0xFDC
   537                           plusw2	equ	0xFDB
   538                           fsr2h	equ	0xFDA
   539                           fsr2l	equ	0xFD9
   540                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_timer1_delay

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      15
                          _port_init
                       _timer1_delay
 ---------------------------------------------------------------------------------
 (1) _timer1_delay                                         2     2      0      15
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 (1) _port_init                                            0     0      0       0
                         _internal_8
 ---------------------------------------------------------------------------------
 (2) _internal_8                                           0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _port_init
     _internal_8
   _timer1_delay

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Wed May 20 01:57:29 2020

                     l13 7FA4                       l51 7FD2                       l53 7FE0  
                     l46 7F98                       l55 7FFE                       u10 7FE0  
                     u11 7FDC                       u20 7FFE                       u21 7FFA  
                    l731 7F9A                      l733 7F90                      l741 7FC4  
                    l735 7F94                      l743 7FD0                      l751 7FAA  
                    l737 7F96                      l745 7FE4                      l747 7FE8  
                    l739 7FB8                      l749 7FA6                     _SCS0 007E98  
                   _SCS1 007E99                     _TMR1 000FCE                     _main 7FA6  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  _T1CON 000FCD                    _IRCF0 007E9C                    _IRCF1 007E9D  
                  _IRCF2 007E9E                    status 000FD8          __initialization 7F8A  
           __end_of_main 7FB8                   ??_main 0003            __activetblptr 000000  
                 _TMR1IF 007CF0                   _TMR1ON 007E68               __accesstop 0060  
__end_of__initialization 7F8A            ___rparam_used 000001           __pcstackCOMRAM 0001  
     __size_of_port_init 000A                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7F8A            ?_timer1_delay 0001                  __ramtop 0800  
                __ptext0 7FA6                  __ptext1 7FB8                  __ptext2 7F90  
                __ptext3 7F9A                _T1CONbits 000FCD               _internal_8 7F9A  
   end_of_initialization 7F8A        __end_of_port_init 7F9A           ??_timer1_delay 0001  
              _TRISDbits 000F95              ?_internal_8 0001      start_initialization 7F8A  
   __end_of_timer1_delay 8000      __size_of_internal_8 000C                 _LATDbits 000F8C  
               _PIR1bits 000F9E                _port_init 7F90                 __Hrparam 0000  
               __Lrparam 0000               ?_port_init 0001             ??_internal_8 0001  
  __size_of_timer1_delay 0048            __size_of_main 0012       __end_of_internal_8 7FA6  
           _timer1_delay 7FB8        timer1_delay@count 0001              ??_port_init 0001  
