//
// Copyright (c) 2012 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARMIPI_CAL_H_INC_
#define ___ARMIPI_CAL_H_INC_

// Register MIPI_CAL_MIPI_CAL_CTRL_0
#define MIPI_CAL_MIPI_CAL_CTRL_0                        _MK_ADDR_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_SECURE                         0x0
#define MIPI_CAL_MIPI_CAL_CTRL_0_WORD_COUNT                     0x1
#define MIPI_CAL_MIPI_CAL_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x2a000000)
#define MIPI_CAL_MIPI_CAL_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x3f000013)
#define MIPI_CAL_MIPI_CAL_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_READ_MASK                      _MK_MASK_CONST(0x3f000013)
#define MIPI_CAL_MIPI_CAL_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x3f000012)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_STARTCAL_SHIFT                        _MK_SHIFT_CONST(0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_STARTCAL_FIELD                        _MK_FIELD_CONST(0x1, MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_STARTCAL_SHIFT)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_STARTCAL_RANGE                        0:0
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_STARTCAL_WOFFSET                      0x0
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_STARTCAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_STARTCAL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_STARTCAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_STARTCAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_AUTOCAL_EN_SHIFT                      _MK_SHIFT_CONST(1)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_AUTOCAL_EN_FIELD                      _MK_FIELD_CONST(0x1, MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_AUTOCAL_EN_SHIFT)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_AUTOCAL_EN_RANGE                      1:1
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_AUTOCAL_EN_WOFFSET                    0x0
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_AUTOCAL_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_AUTOCAL_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_AUTOCAL_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_AUTOCAL_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_CLKEN_OVR_SHIFT                       _MK_SHIFT_CONST(4)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_CLKEN_OVR_FIELD                       _MK_FIELD_CONST(0x1, MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_CLKEN_OVR_SHIFT)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_CLKEN_OVR_RANGE                       4:4
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_CLKEN_OVR_WOFFSET                     0x0
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_CLKEN_OVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_CLKEN_OVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_CLKEN_OVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_CLKEN_OVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_CLKEN_OVR_INIT_ENUM                   CLK_GATED
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_CLKEN_OVR_CLK_GATED                   _MK_ENUM_CONST(0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_CLKEN_OVR_CLK_ALWAYS_ON                       _MK_ENUM_CONST(1)

#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_PRESCALE_SHIFT                        _MK_SHIFT_CONST(24)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_PRESCALE_FIELD                        _MK_FIELD_CONST(0x3, MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_PRESCALE_SHIFT)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_PRESCALE_RANGE                        25:24
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_PRESCALE_WOFFSET                      0x0
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_PRESCALE_DEFAULT                      _MK_MASK_CONST(0x2)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_PRESCALE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_PRESCALE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_PRESCALE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_NOISE_FLT_SHIFT                       _MK_SHIFT_CONST(26)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_NOISE_FLT_FIELD                       _MK_FIELD_CONST(0xf, MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_NOISE_FLT_SHIFT)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_NOISE_FLT_RANGE                       29:26
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_NOISE_FLT_WOFFSET                     0x0
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_NOISE_FLT_DEFAULT                     _MK_MASK_CONST(0xa)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_NOISE_FLT_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_NOISE_FLT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_CTRL_0_MIPI_CAL_NOISE_FLT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0                       _MK_ADDR_CONST(0x4)
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_SECURE                        0x0
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_WORD_COUNT                    0x1
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_RESET_VAL                     _MK_MASK_CONST(0xffffffff)
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_MIPI_CAL_AUTOCAL_PERIOD_SHIFT                 _MK_SHIFT_CONST(0)
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_MIPI_CAL_AUTOCAL_PERIOD_FIELD                 _MK_FIELD_CONST(0xffffffff, MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_MIPI_CAL_AUTOCAL_PERIOD_SHIFT)
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_MIPI_CAL_AUTOCAL_PERIOD_RANGE                 31:0
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_MIPI_CAL_AUTOCAL_PERIOD_WOFFSET                       0x0
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_MIPI_CAL_AUTOCAL_PERIOD_DEFAULT                       _MK_MASK_CONST(0xffffffff)
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_MIPI_CAL_AUTOCAL_PERIOD_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_MIPI_CAL_AUTOCAL_PERIOD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_MIPI_CAL_AUTOCAL_PERIOD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0_MIPI_CAL_AUTOCAL_PERIOD_INIT_ENUM                     -1


// Register MIPI_CAL_CIL_MIPI_CAL_STATUS_0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0                  _MK_ADDR_CONST(0x8)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_SECURE                   0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_WORD_COUNT                       0x1
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xf1f1fff1)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_SHIFT                    _MK_SHIFT_CONST(0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_FIELD                    _MK_FIELD_CONST(0x1, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_RANGE                    0:0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_WOFFSET                  0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_ACTIVE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_SHIFT                   _MK_SHIFT_CONST(4)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_FIELD                   _MK_FIELD_CONST(0xf, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_RANGE                   7:4
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_WOFFSET                 0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_TERMADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_SHIFT                       _MK_SHIFT_CONST(8)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_FIELD                       _MK_FIELD_CONST(0xf, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_RANGE                       11:8
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_WOFFSET                     0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_UP_ADJ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_SHIFT                       _MK_SHIFT_CONST(12)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_FIELD                       _MK_FIELD_CONST(0xf, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_RANGE                       15:12
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_WOFFSET                     0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_CAL_DRIV_DN_ADJ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_SHIFT                 _MK_SHIFT_CONST(16)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_FIELD                 _MK_FIELD_CONST(0x1, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_RANGE                 16:16
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_WOFFSET                       0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_SHIFT                    _MK_SHIFT_CONST(20)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_FIELD                    _MK_FIELD_CONST(0x1, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_RANGE                    20:20
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_WOFFSET                  0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_SHIFT                    _MK_SHIFT_CONST(21)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_FIELD                    _MK_FIELD_CONST(0x1, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_RANGE                    21:21
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_WOFFSET                  0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIC_SHIFT                    _MK_SHIFT_CONST(22)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIC_FIELD                    _MK_FIELD_CONST(0x1, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIC_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIC_RANGE                    22:22
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIC_WOFFSET                  0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIC_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIC_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSID_SHIFT                    _MK_SHIFT_CONST(23)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSID_FIELD                    _MK_FIELD_CONST(0x1, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSID_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSID_RANGE                    23:23
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSID_WOFFSET                  0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSID_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIE_SHIFT                    _MK_SHIFT_CONST(24)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIE_FIELD                    _MK_FIELD_CONST(0x1, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIE_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIE_RANGE                    24:24
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIE_WOFFSET                  0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIE_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_CSIE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIA_SHIFT                    _MK_SHIFT_CONST(28)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIA_FIELD                    _MK_FIELD_CONST(0x1, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIA_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIA_RANGE                    28:28
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIA_WOFFSET                  0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIA_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIB_SHIFT                    _MK_SHIFT_CONST(29)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIB_FIELD                    _MK_FIELD_CONST(0x1, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIB_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIB_RANGE                    29:29
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIB_WOFFSET                  0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIB_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIC_SHIFT                    _MK_SHIFT_CONST(30)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIC_FIELD                    _MK_FIELD_CONST(0x1, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIC_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIC_RANGE                    30:30
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIC_WOFFSET                  0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIC_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIC_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSIC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSID_SHIFT                    _MK_SHIFT_CONST(31)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSID_FIELD                    _MK_FIELD_CONST(0x1, MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSID_SHIFT)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSID_RANGE                    31:31
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSID_WOFFSET                  0x0
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSID_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CIL_MIPI_CAL_STATUS_0_MIPI_AUTO_CAL_DONE_DSID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 12 [0xc]

// Reserved address 16 [0x10]

// Register MIPI_CAL_CILA_MIPI_CAL_CONFIG_0
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0                 _MK_ADDR_CONST(0x14)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_SECURE                  0x0
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_WORD_COUNT                      0x1
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x200000)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_SHIFT                  _MK_SHIFT_CONST(0)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_SHIFT)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_RANGE                  4:0
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_WOFFSET                        0x0
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_SHIFT                  _MK_SHIFT_CONST(8)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_SHIFT)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_RANGE                  12:8
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_WOFFSET                        0x0
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_SHIFT                  _MK_SHIFT_CONST(16)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_SHIFT)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_RANGE                  20:16
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_WOFFSET                        0x0
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_SHIFT                     _MK_SHIFT_CONST(21)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_FIELD                     _MK_FIELD_CONST(0x1, MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_SHIFT)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_RANGE                     21:21
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_WOFFSET                   0x0
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_DEFAULT                   _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_SHIFT                 _MK_SHIFT_CONST(30)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_FIELD                 _MK_FIELD_CONST(0x1, MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_SHIFT)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_RANGE                 30:30
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_WOFFSET                       0x0
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MIPI_CAL_CILB_MIPI_CAL_CONFIG_0
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0                 _MK_ADDR_CONST(0x18)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_SECURE                  0x0
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_WORD_COUNT                      0x1
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x200000)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_SHIFT                  _MK_SHIFT_CONST(0)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_SHIFT)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_RANGE                  4:0
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_WOFFSET                        0x0
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_SHIFT                  _MK_SHIFT_CONST(8)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_SHIFT)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_RANGE                  12:8
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_WOFFSET                        0x0
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_SHIFT                  _MK_SHIFT_CONST(16)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_SHIFT)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_RANGE                  20:16
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_WOFFSET                        0x0
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_SHIFT                     _MK_SHIFT_CONST(21)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_FIELD                     _MK_FIELD_CONST(0x1, MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_SHIFT)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_RANGE                     21:21
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_WOFFSET                   0x0
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_DEFAULT                   _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_SHIFT                 _MK_SHIFT_CONST(30)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_FIELD                 _MK_FIELD_CONST(0x1, MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_SHIFT)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_RANGE                 30:30
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_WOFFSET                       0x0
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MIPI_CAL_CILC_MIPI_CAL_CONFIG_0
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0                 _MK_ADDR_CONST(0x1c)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_SECURE                  0x0
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_WORD_COUNT                      0x1
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x200000)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSC_SHIFT                  _MK_SHIFT_CONST(0)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSC_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSC_SHIFT)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSC_RANGE                  4:0
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSC_WOFFSET                        0x0
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSC_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSC_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSC_SHIFT                  _MK_SHIFT_CONST(8)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSC_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSC_SHIFT)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSC_RANGE                  12:8
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSC_WOFFSET                        0x0
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSC_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSC_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSC_SHIFT                  _MK_SHIFT_CONST(16)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSC_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSC_SHIFT)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSC_RANGE                  20:16
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSC_WOFFSET                        0x0
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSC_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSC_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELC_SHIFT                     _MK_SHIFT_CONST(21)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELC_FIELD                     _MK_FIELD_CONST(0x1, MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELC_SHIFT)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELC_RANGE                     21:21
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELC_WOFFSET                   0x0
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELC_DEFAULT                   _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEC_SHIFT                 _MK_SHIFT_CONST(30)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEC_FIELD                 _MK_FIELD_CONST(0x1, MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEC_SHIFT)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEC_RANGE                 30:30
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEC_WOFFSET                       0x0
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEC_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MIPI_CAL_CILD_MIPI_CAL_CONFIG_0
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0                 _MK_ADDR_CONST(0x20)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_SECURE                  0x0
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_WORD_COUNT                      0x1
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x200000)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_SHIFT                  _MK_SHIFT_CONST(0)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_SHIFT)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_RANGE                  4:0
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_WOFFSET                        0x0
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_SHIFT                  _MK_SHIFT_CONST(8)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_SHIFT)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_RANGE                  12:8
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_WOFFSET                        0x0
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_SHIFT                  _MK_SHIFT_CONST(16)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_SHIFT)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_RANGE                  20:16
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_WOFFSET                        0x0
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_SHIFT                     _MK_SHIFT_CONST(21)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_FIELD                     _MK_FIELD_CONST(0x1, MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_SHIFT)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_RANGE                     21:21
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_WOFFSET                   0x0
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_DEFAULT                   _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_SELD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_SHIFT                 _MK_SHIFT_CONST(30)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_FIELD                 _MK_FIELD_CONST(0x1, MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_SHIFT)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_RANGE                 30:30
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_WOFFSET                       0x0
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILD_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register MIPI_CAL_CILE_MIPI_CAL_CONFIG_0
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0                 _MK_ADDR_CONST(0x24)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_SECURE                  0x0
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_WORD_COUNT                      0x1
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSE_SHIFT                  _MK_SHIFT_CONST(0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSE_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSE_SHIFT)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSE_RANGE                  4:0
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSE_WOFFSET                        0x0
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSE_SHIFT                  _MK_SHIFT_CONST(8)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSE_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSE_SHIFT)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSE_RANGE                  12:8
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSE_WOFFSET                        0x0
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSE_SHIFT                  _MK_SHIFT_CONST(16)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSE_FIELD                  _MK_FIELD_CONST(0x1f, MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSE_SHIFT)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSE_RANGE                  20:16
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSE_WOFFSET                        0x0
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSE_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_SELE_SHIFT                     _MK_SHIFT_CONST(21)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_SELE_FIELD                     _MK_FIELD_CONST(0x1, MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_SELE_SHIFT)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_SELE_RANGE                     21:21
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_SELE_WOFFSET                   0x0
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_SELE_DEFAULT                   _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_SELE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_SELE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_SELE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEE_SHIFT                 _MK_SHIFT_CONST(30)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEE_FIELD                 _MK_FIELD_CONST(0x1, MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEE_SHIFT)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEE_RANGE                 30:30
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEE_WOFFSET                       0x0
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEE_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_CILE_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 40 [0x28]

// Reserved address 44 [0x2c]

// Reserved address 48 [0x30]

// Reserved address 52 [0x34]

// Register MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0                 _MK_ADDR_CONST(0x38)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_SECURE                  0x0
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_WORD_COUNT                      0x1
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x200000)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIA_SHIFT                       _MK_SHIFT_CONST(0)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIA_FIELD                       _MK_FIELD_CONST(0x1f, MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIA_SHIFT)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIA_RANGE                       4:0
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIA_WOFFSET                     0x0
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIA_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIA_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIA_SHIFT                       _MK_SHIFT_CONST(8)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIA_FIELD                       _MK_FIELD_CONST(0x1f, MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIA_SHIFT)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIA_RANGE                       12:8
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIA_WOFFSET                     0x0
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIA_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIA_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIA_SHIFT                       _MK_SHIFT_CONST(16)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIA_FIELD                       _MK_FIELD_CONST(0x1f, MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIA_SHIFT)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIA_RANGE                       20:16
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIA_WOFFSET                     0x0
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIA_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIA_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIA_SHIFT                  _MK_SHIFT_CONST(21)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIA_FIELD                  _MK_FIELD_CONST(0x1, MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIA_SHIFT)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIA_RANGE                  21:21
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIA_WOFFSET                        0x0
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIA_DEFAULT                        _MK_MASK_CONST(0x1)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIA_SHIFT                      _MK_SHIFT_CONST(30)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIA_FIELD                      _MK_FIELD_CONST(0x1, MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIA_SHIFT)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIA_RANGE                      30:30
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIA_WOFFSET                    0x0
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIA_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0                 _MK_ADDR_CONST(0x3c)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_SECURE                  0x0
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_WORD_COUNT                      0x1
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x200000)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIB_SHIFT                       _MK_SHIFT_CONST(0)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIB_FIELD                       _MK_FIELD_CONST(0x1f, MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIB_SHIFT)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIB_RANGE                       4:0
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIB_WOFFSET                     0x0
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIB_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIB_SHIFT                       _MK_SHIFT_CONST(8)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIB_FIELD                       _MK_FIELD_CONST(0x1f, MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIB_SHIFT)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIB_RANGE                       12:8
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIB_WOFFSET                     0x0
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIB_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIB_SHIFT                       _MK_SHIFT_CONST(16)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIB_FIELD                       _MK_FIELD_CONST(0x1f, MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIB_SHIFT)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIB_RANGE                       20:16
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIB_WOFFSET                     0x0
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIB_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIB_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIB_SHIFT                  _MK_SHIFT_CONST(21)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIB_FIELD                  _MK_FIELD_CONST(0x1, MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIB_SHIFT)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIB_RANGE                  21:21
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIB_WOFFSET                        0x0
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIB_DEFAULT                        _MK_MASK_CONST(0x1)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIB_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIB_SHIFT                      _MK_SHIFT_CONST(30)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIB_FIELD                      _MK_FIELD_CONST(0x1, MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIB_SHIFT)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIB_RANGE                      30:30
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIB_WOFFSET                    0x0
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIB_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0                 _MK_ADDR_CONST(0x40)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_SECURE                  0x0
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_WORD_COUNT                      0x1
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x200000)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIC_SHIFT                       _MK_SHIFT_CONST(0)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIC_FIELD                       _MK_FIELD_CONST(0x1f, MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIC_SHIFT)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIC_RANGE                       4:0
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIC_WOFFSET                     0x0
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIC_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIC_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSIC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIC_SHIFT                       _MK_SHIFT_CONST(8)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIC_FIELD                       _MK_FIELD_CONST(0x1f, MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIC_SHIFT)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIC_RANGE                       12:8
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIC_WOFFSET                     0x0
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIC_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIC_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSIC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIC_SHIFT                       _MK_SHIFT_CONST(16)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIC_FIELD                       _MK_FIELD_CONST(0x1f, MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIC_SHIFT)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIC_RANGE                       20:16
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIC_WOFFSET                     0x0
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIC_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIC_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSIC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIC_SHIFT                  _MK_SHIFT_CONST(21)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIC_FIELD                  _MK_FIELD_CONST(0x1, MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIC_SHIFT)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIC_RANGE                  21:21
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIC_WOFFSET                        0x0
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIC_DEFAULT                        _MK_MASK_CONST(0x1)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSIC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIC_SHIFT                      _MK_SHIFT_CONST(30)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIC_FIELD                      _MK_FIELD_CONST(0x1, MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIC_SHIFT)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIC_RANGE                      30:30
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIC_WOFFSET                    0x0
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIC_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSIC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MIPI_CAL_DSID_MIPI_CAL_CONFIG_0
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0                 _MK_ADDR_CONST(0x44)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_SECURE                  0x0
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_WORD_COUNT                      0x1
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x200000)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x403f1f1f)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSID_SHIFT                       _MK_SHIFT_CONST(0)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSID_FIELD                       _MK_FIELD_CONST(0x1f, MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSID_SHIFT)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSID_RANGE                       4:0
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSID_WOFFSET                     0x0
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSID_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_TERMOSDSID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSID_SHIFT                       _MK_SHIFT_CONST(8)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSID_FIELD                       _MK_FIELD_CONST(0x1f, MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSID_SHIFT)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSID_RANGE                       12:8
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSID_WOFFSET                     0x0
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSID_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPUOSDSID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSID_SHIFT                       _MK_SHIFT_CONST(16)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSID_FIELD                       _MK_FIELD_CONST(0x1f, MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSID_SHIFT)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSID_RANGE                       20:16
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSID_WOFFSET                     0x0
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSID_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSID_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_HSPDOSDSID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSID_SHIFT                  _MK_SHIFT_CONST(21)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSID_FIELD                  _MK_FIELD_CONST(0x1, MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSID_SHIFT)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSID_RANGE                  21:21
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSID_WOFFSET                        0x0
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSID_DEFAULT                        _MK_MASK_CONST(0x1)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSID_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_SELDSID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSID_SHIFT                      _MK_SHIFT_CONST(30)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSID_FIELD                      _MK_FIELD_CONST(0x1, MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSID_SHIFT)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSID_RANGE                      30:30
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSID_WOFFSET                    0x0
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSID_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSID_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MIPI_CAL_DSID_MIPI_CAL_CONFIG_0_MIPI_CAL_OVERIDEDSID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 72 [0x48]

// Reserved address 76 [0x4c]

// Reserved address 80 [0x50]

// Reserved address 84 [0x54]

// Register MIPI_CAL_MIPI_BIAS_PAD_CFG0_0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0                   _MK_ADDR_CONST(0x58)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_SECURE                    0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_WORD_COUNT                        0x1
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_E_VCLAMP_REF_SHIFT                  _MK_SHIFT_CONST(0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_E_VCLAMP_REF_FIELD                  _MK_FIELD_CONST(0x1, MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_E_VCLAMP_REF_SHIFT)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_E_VCLAMP_REF_RANGE                  0:0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_E_VCLAMP_REF_WOFFSET                        0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_E_VCLAMP_REF_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_E_VCLAMP_REF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_E_VCLAMP_REF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_E_VCLAMP_REF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_PDVCLAMP_SHIFT                      _MK_SHIFT_CONST(1)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_PDVCLAMP_FIELD                      _MK_FIELD_CONST(0x1, MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_PDVCLAMP_SHIFT)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_PDVCLAMP_RANGE                      1:1
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_PDVCLAMP_WOFFSET                    0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_PDVCLAMP_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_PDVCLAMP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_PDVCLAMP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG0_0_MIPI_BIAS_PAD_PDVCLAMP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register MIPI_CAL_MIPI_BIAS_PAD_CFG1_0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0                   _MK_ADDR_CONST(0x5c)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_SECURE                    0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_WORD_COUNT                        0x1
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_RESET_MASK                        _MK_MASK_CONST(0x7070707)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_READ_MASK                         _MK_MASK_CONST(0x7070707)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_WRITE_MASK                        _MK_MASK_CONST(0x7070707)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TERM_REF_SHIFT                        _MK_SHIFT_CONST(0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TERM_REF_FIELD                        _MK_FIELD_CONST(0x7, MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TERM_REF_SHIFT)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TERM_REF_RANGE                        2:0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TERM_REF_WOFFSET                      0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TERM_REF_DEFAULT                      _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TERM_REF_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TERM_REF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TERM_REF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_UP_REF_SHIFT                     _MK_SHIFT_CONST(8)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_UP_REF_FIELD                     _MK_FIELD_CONST(0x7, MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_UP_REF_SHIFT)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_UP_REF_RANGE                     10:8
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_UP_REF_WOFFSET                   0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_UP_REF_DEFAULT                   _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_UP_REF_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_UP_REF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_UP_REF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_DN_REF_SHIFT                     _MK_SHIFT_CONST(16)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_DN_REF_FIELD                     _MK_FIELD_CONST(0x7, MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_DN_REF_SHIFT)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_DN_REF_RANGE                     18:16
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_DN_REF_WOFFSET                   0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_DN_REF_DEFAULT                   _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_DN_REF_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_DN_REF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_DRIV_DN_REF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TEST_SEL_SHIFT                        _MK_SHIFT_CONST(24)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TEST_SEL_FIELD                        _MK_FIELD_CONST(0x7, MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TEST_SEL_SHIFT)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TEST_SEL_RANGE                        26:24
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TEST_SEL_WOFFSET                      0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TEST_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TEST_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TEST_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG1_0_PAD_TEST_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register MIPI_CAL_MIPI_BIAS_PAD_CFG2_0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0                   _MK_ADDR_CONST(0x60)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_SECURE                    0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_WORD_COUNT                        0x1
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_RESET_MASK                        _MK_MASK_CONST(0x7ff73)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_READ_MASK                         _MK_MASK_CONST(0x7ff73)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_WRITE_MASK                        _MK_MASK_CONST(0x7ff73)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VBYPASS_SHIFT                 _MK_SHIFT_CONST(0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VBYPASS_FIELD                 _MK_FIELD_CONST(0x1, MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VBYPASS_SHIFT)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VBYPASS_RANGE                 0:0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VBYPASS_WOFFSET                       0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VBYPASS_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VBYPASS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VBYPASS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VBYPASS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_PDVREG_SHIFT                  _MK_SHIFT_CONST(1)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_PDVREG_FIELD                  _MK_FIELD_CONST(0x1, MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_PDVREG_SHIFT)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_PDVREG_RANGE                  1:1
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_PDVREG_WOFFSET                        0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_PDVREG_DEFAULT                        _MK_MASK_CONST(0x1)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_PDVREG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_PDVREG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_PDVREG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VAUXP_LEVEL_SHIFT                     _MK_SHIFT_CONST(4)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VAUXP_LEVEL_FIELD                     _MK_FIELD_CONST(0x7, MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VAUXP_LEVEL_SHIFT)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VAUXP_LEVEL_RANGE                     6:4
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VAUXP_LEVEL_WOFFSET                   0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VAUXP_LEVEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VAUXP_LEVEL_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VAUXP_LEVEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VAUXP_LEVEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_SPARE_SHIFT                   _MK_SHIFT_CONST(8)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_SPARE_FIELD                   _MK_FIELD_CONST(0xff, MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_SPARE_SHIFT)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_SPARE_RANGE                   15:8
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_SPARE_WOFFSET                 0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_SPARE_DEFAULT                 _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_SPARE_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_SPARE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_SPARE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VCLAMP_LEVEL_SHIFT                    _MK_SHIFT_CONST(16)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VCLAMP_LEVEL_FIELD                    _MK_FIELD_CONST(0x7, MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VCLAMP_LEVEL_SHIFT)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VCLAMP_LEVEL_RANGE                    18:16
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VCLAMP_LEVEL_WOFFSET                  0x0
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VCLAMP_LEVEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VCLAMP_LEVEL_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VCLAMP_LEVEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define MIPI_CAL_MIPI_BIAS_PAD_CFG2_0_PAD_VCLAMP_LEVEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARMIPI_CAL_REGS(_op_) \
_op_(MIPI_CAL_MIPI_CAL_CTRL_0) \
_op_(MIPI_CAL_MIPI_CAL_AUTOCAL_CTRL0_0) \
_op_(MIPI_CAL_CIL_MIPI_CAL_STATUS_0) \
_op_(MIPI_CAL_CILA_MIPI_CAL_CONFIG_0) \
_op_(MIPI_CAL_CILB_MIPI_CAL_CONFIG_0) \
_op_(MIPI_CAL_CILC_MIPI_CAL_CONFIG_0) \
_op_(MIPI_CAL_CILD_MIPI_CAL_CONFIG_0) \
_op_(MIPI_CAL_CILE_MIPI_CAL_CONFIG_0) \
_op_(MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0) \
_op_(MIPI_CAL_DSIB_MIPI_CAL_CONFIG_0) \
_op_(MIPI_CAL_DSIC_MIPI_CAL_CONFIG_0) \
_op_(MIPI_CAL_DSID_MIPI_CAL_CONFIG_0) \
_op_(MIPI_CAL_MIPI_BIAS_PAD_CFG0_0) \
_op_(MIPI_CAL_MIPI_BIAS_PAD_CFG1_0) \
_op_(MIPI_CAL_MIPI_BIAS_PAD_CFG2_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_MIPI_CAL   0x00000000

//
// ARMIPI_CAL REGISTER BANKS
//

#define MIPI_CAL0_FIRST_REG 0x0000 // MIPI_CAL_MIPI_CAL_CTRL_0
#define MIPI_CAL0_LAST_REG 0x0008 // MIPI_CAL_CIL_MIPI_CAL_STATUS_0
#define MIPI_CAL1_FIRST_REG 0x0014 // MIPI_CAL_CILA_MIPI_CAL_CONFIG_0
#define MIPI_CAL1_LAST_REG 0x0024 // MIPI_CAL_CILE_MIPI_CAL_CONFIG_0
#define MIPI_CAL2_FIRST_REG 0x0038 // MIPI_CAL_DSIA_MIPI_CAL_CONFIG_0
#define MIPI_CAL2_LAST_REG 0x0044 // MIPI_CAL_DSID_MIPI_CAL_CONFIG_0
#define MIPI_CAL3_FIRST_REG 0x0058 // MIPI_CAL_MIPI_BIAS_PAD_CFG0_0
#define MIPI_CAL3_LAST_REG 0x0060 // MIPI_CAL_MIPI_BIAS_PAD_CFG2_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARMIPI_CAL_H_INC_
