// Seed: 2112253755
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0
    , id_3,
    output id_1,
    input id_2
);
  initial id_1 = 1;
  logic id_4;
endmodule
