
---------- Begin Simulation Statistics ----------
simSeconds                                   0.040246                       # Number of seconds simulated (Second)
simTicks                                  40245879500                       # Number of ticks simulated (Tick)
finalTick                                151923806000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1026.94                       # Real time elapsed on the host (Second)
hostTickRate                                 39189959                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8589668                       # Number of bytes of host memory used (Byte)
simInsts                                    200000003                       # Number of instructions simulated (Count)
simOps                                      379530606                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   194753                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     369573                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data     32568368                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          32568368                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data     32568368                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         32568368                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data        56601                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           56601                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data        56601                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          56601                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data   3791325500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   3791325500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data   3791325500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   3791325500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data     32624969                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      32624969                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     32624969                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     32624969                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.001735                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001735                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.001735                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001735                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 66983.366018                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 66983.366018                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 66983.366018                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 66983.366018                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          243                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      20.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        43720                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             43720                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data        10406                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         10406                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data        10406                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        10406                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data        46195                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        46195                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data        46195                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        46195                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data   3542357000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3542357000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data   3542357000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3542357000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.001416                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001416                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.001416                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001416                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 76682.692932                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 76682.692932                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 76682.692932                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 76682.692932                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  46195                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::switch_cpus.data            4                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total            4                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::switch_cpus.data            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total            4                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus.data        23000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total        23000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::switch_cpus.data            4                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total            4                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::switch_cpus.data            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total            4                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data     20898831                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        20898831                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data        13741                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         13741                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data    253314500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    253314500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data     20912572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     20912572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.000657                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000657                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 18434.939233                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 18434.939233                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data        10406                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        10406                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data         3335                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         3335                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data     47206000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     47206000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.000159                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000159                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 14154.722639                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 14154.722639                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data     11669537                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       11669537                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data        42860                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        42860                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data   3538011000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   3538011000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data     11712397                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     11712397                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.003659                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003659                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 82548.086794                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 82548.086794                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data        42860                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        42860                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data   3495151000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   3495151000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.003659                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003659                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 81548.086794                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 81548.086794                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             67694424                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              47219                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1433.626803                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   228.750718                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data   795.249282                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.223389                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.776611                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           44                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           99                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          609                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          244                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          130546103                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         130546103                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst     16414468                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          16414468                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     16414468                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         16414468                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst       883349                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          883349                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst       883349                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         883349                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst  11366677997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  11366677997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst  11366677997                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  11366677997                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst     17297817                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      17297817                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     17297817                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     17297817                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.051067                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.051067                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.051067                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.051067                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 12867.709135                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 12867.709135                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 12867.709135                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 12867.709135                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs         1547                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           38                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      40.710526                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       855037                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            855037                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst        28292                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         28292                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst        28292                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        28292                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst       855057                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       855057                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst       855057                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       855057                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst  10320609498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  10320609498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst  10320609498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  10320609498                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.049431                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.049431                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.049431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.049431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 12070.083630                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12070.083630                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 12070.083630                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12070.083630                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                 855037                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     16414468                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        16414468                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst       883349                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        883349                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst  11366677997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  11366677997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     17297817                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     17297817                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.051067                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.051067                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 12867.709135                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 12867.709135                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst        28292                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        28292                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst       855057                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       855057                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst  10320609498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  10320609498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.049431                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.049431                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 12070.083630                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12070.083630                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           939.220442                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            124184472                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             855980                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             145.078707                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   761.736875                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   177.483566                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.743884                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.173324                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.917207                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          943                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          819                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.920898                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           35450691                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          35450691                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF  40245879500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   118                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst         854891                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data           3813                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    858704                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst        854891                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data          3813                       # number of overall hits (Count)
system.l2.overallHits::total                   858704                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst          166                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data        42382                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   42548                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst          166                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data        42382                       # number of overall misses (Count)
system.l2.overallMisses::total                  42548                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     15537000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data   3432992000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         3448529000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     15537000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data   3432992000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        3448529000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst       855057                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data        46195                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                901252                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst       855057                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data        46195                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               901252                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.000194                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.917459                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.047210                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.000194                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.917459                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.047210                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 93596.385542                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 81001.179746                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    81050.319639                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 93596.385542                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 81001.179746                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   81050.319639                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                42422                       # number of writebacks (Count)
system.l2.writebacks::total                     42422                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst          166                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data        42382                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               42548                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          166                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data        42382                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              42548                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     13877000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data   3009172000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3023049000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     13877000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data   3009172000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3023049000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.000194                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.917459                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.047210                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.000194                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.917459                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.047210                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 83596.385542                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 71001.179746                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 71050.319639                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 83596.385542                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 71001.179746                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 71050.319639                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                          42778                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           58                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             58                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::switch_cpus.inst       854891                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             854891                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          166                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              166                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     15537000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     15537000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst       855057                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         855057                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.000194                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.000194                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 93596.385542                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 93596.385542                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          166                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          166                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     13877000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     13877000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.000194                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.000194                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 83596.385542                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 83596.385542                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data          567                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   567                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data        42293                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               42293                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data   3424899500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     3424899500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data        42860                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             42860                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.986771                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.986771                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 80980.292247                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80980.292247                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data        42293                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           42293                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data   3001969500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   3001969500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.986771                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.986771                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 70980.292247                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70980.292247                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data         3246                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3246                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data           89                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total              89                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data      8092500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total      8092500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data         3335                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          3335                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.026687                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.026687                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 90926.966292                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 90926.966292                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data           89                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total           89                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data      7202500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total      7202500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.026687                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.026687                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 80926.966292                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 80926.966292                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       855037                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           855037                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       855037                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       855037                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        43720                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            43720                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        43720                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        43720                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                        32768                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      3471500                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      75546                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      45.952135                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      59.726577                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst               97                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     12609.015790                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst    47.744268                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 19954.513365                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001823                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.002960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.384797                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.001457                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.608963                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   44                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   91                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  959                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 9542                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                22132                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    7252714                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   7252714                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     42422.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       166.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples     42382.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000196008250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2606                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2606                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              135250                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              39832                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       42548                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      42422                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     42548                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    42422                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 42548                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                42422                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   42456                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      59                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    310                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    363                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2594                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2609                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2608                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2610                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2610                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2624                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2612                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2609                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2610                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2608                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2606                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.321182                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.287559                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      0.994451                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4                 1      0.04%      0.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6                 1      0.04%      0.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                 1      0.04%      0.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9                 3      0.12%      0.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11                4      0.15%      0.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                1      0.04%      0.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                3      0.12%      0.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                8      0.31%      0.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15               28      1.07%      1.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16             2038     78.20%     80.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17              158      6.06%     86.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18              309     11.86%     98.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19               33      1.27%     99.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20               11      0.42%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21                2      0.08%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22                2      0.08%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23                2      0.08%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26                1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2606                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2606                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.266309                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.252782                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.685238                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             2243     86.07%     86.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               49      1.88%     87.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              302     11.59%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               10      0.38%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2606                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2723072                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2715008                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              67660889.35887213                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              67460521.02054323                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   40243781000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     473623.41                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        10624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data      2712448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2712960                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 263977.334623784292                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 67396912.024248346686                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 67409633.823507323861                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          166                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data        42382                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        42422                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst      6982500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data   1270261250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 977981730500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     42063.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     29971.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  23053645.05                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        10624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data      2712448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2723072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        10624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        10624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2715008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2715008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst          166                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data        42382                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           42548                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        42422                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          42422                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst       263977                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data     67396912                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          67660889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst       263977                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        263977                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     67460521                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         67460521                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     67460521                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst       263977                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data     67396912                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        135121410                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                42548                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               42390                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2601                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2644                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2704                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2695                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2693                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2686                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2660                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         2696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2697                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               479468750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             212740000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1277243750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11268.89                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30018.89                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               37643                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              38401                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            88.47                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         8892                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   611.202879                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   432.523332                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   379.580449                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         1086     12.21%     12.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1226     13.79%     26.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          725      8.15%     34.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          653      7.34%     41.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          553      6.22%     47.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          482      5.42%     53.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          556      6.25%     59.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          721      8.11%     67.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2890     32.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         8892                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2723072                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            2712960                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               67.660889                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               67.409634                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.53                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.53                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               89.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        30544920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        16231215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      149197440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     108800460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3176459520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2358733530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  13468016160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   19307983245                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   479.750560                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34970960750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1343680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3931238750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        32958240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        17513925                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      154595280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     112475340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3176459520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2613671160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  13253426400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   19361099865                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   481.070363                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34413253500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1343680000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4488946000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 255                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         42422                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               165                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              42293                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             42293                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            255                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       127683                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       127683                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  127683                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      5438080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      5438080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5438080                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              42548                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    42548    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                42548                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           265780500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          224295000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          85135                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        42587                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                 80491759                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded               212009582                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded              178                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued              204656521                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued         252175                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined     22225930                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined     31349733                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved          166                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples     79490867                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       2.574592                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.343661                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0          24601964     30.95%     30.95% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1           7742769      9.74%     40.69% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2           9011349     11.34%     52.03% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3          10478556     13.18%     65.21% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4           8808705     11.08%     76.29% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5           7152378      9.00%     85.29% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6           6867202      8.64%     93.93% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7           3368088      4.24%     98.16% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8           1459856      1.84%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total      79490867                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu         2208982     69.17%     69.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%     69.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%     69.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     69.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     69.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     69.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     69.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     69.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     69.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     69.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     69.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     69.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     69.17% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu         189957      5.95%     75.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     75.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt           4456      0.14%     75.26% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc        214262      6.71%     81.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     81.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     81.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift          217      0.01%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     81.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead         178643      5.59%     87.57% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite        100444      3.15%     90.71% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead       218528      6.84%     97.55% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite        78141      2.45%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass      4380347      2.14%      2.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu    148770708     72.69%     74.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult        75771      0.04%     74.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv      1332376      0.65%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd      1911162      0.93%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     76.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd       323784      0.16%     76.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu      2621134      1.28%     77.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp        71328      0.03%     77.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt      2071329      1.01%     78.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc      2197743      1.07%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift       484973      0.24%     80.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     80.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     80.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd       512815      0.25%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.50% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt       204953      0.10%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult       286090      0.14%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt        95332      0.05%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead     22614920     11.05%     91.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite     11394370      5.57%     97.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead      4088036      2.00%     99.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite      1219350      0.60%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total    204656521                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 2.542577                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                     3193630                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.015605                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads        458623885                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites       214206047                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses    186586187                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads          33625826                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites         20036310                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses     16065919                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses           186316768                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses             17153036                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numInsts                 203133206                       # Number of executed instructions (Count)
system.switch_cpus.numLoadInsts              26329550                       # Number of load instructions executed (Count)
system.switch_cpus.numSquashedInsts           1523312                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.numNop                           0                       # Number of nop insts executed (Count)
system.switch_cpus.numRefs                   38792601                       # Number of memory reference insts executed (Count)
system.switch_cpus.numBranches               19499389                       # Number of branches executed (Count)
system.switch_cpus.numStoreInsts             12463051                       # Number of stores executed (Count)
system.switch_cpus.numRate                   2.523652                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.timesIdled                  394959                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                 1000892                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.committedInsts           100000002                       # Number of Instructions Simulated (Count)
system.switch_cpus.committedOps             189783783                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.cpi                       0.804918                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus.totalCpi                  0.804918                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus.ipc                       1.242363                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus.totalIpc                  1.242363                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus.intRegfileReads          309407674                       # Number of integer regfile reads (Count)
system.switch_cpus.intRegfileWrites         156258231                       # Number of integer regfile writes (Count)
system.switch_cpus.fpRegfileReads            20844678                       # Number of floating regfile reads (Count)
system.switch_cpus.fpRegfileWrites           12853296                       # Number of floating regfile writes (Count)
system.switch_cpus.ccRegfileReads           108959983                       # number of cc regfile reads (Count)
system.switch_cpus.ccRegfileWrites           62328644                       # number of cc regfile writes (Count)
system.switch_cpus.miscRegfileReads          75904894                       # number of misc regfile reads (Count)
system.switch_cpus.MemDepUnit__0.insertedLoads     27182568                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores     13073248                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads      3518961                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores       786305                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups        22605591                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted     15815773                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect       821308                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups     11041981                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits        10448356                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.946239                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed         1729760                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups      1698158                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits      1245750                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses       452408                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted         3229                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.commit.commitSquashedInsts     22222535                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls           12                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts       614976                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples     76295822                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     2.487473                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     2.817919                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0     25946126     34.01%     34.01% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1     12602848     16.52%     50.53% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2     10347964     13.56%     64.09% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3      8163248     10.70%     74.79% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4      2576706      3.38%     78.17% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5      2280183      2.99%     81.15% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6      1561442      2.05%     83.20% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7      1619568      2.12%     85.32% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8     11197737     14.68%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total     76295822                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.instsCommitted    100000002                       # Number of instructions committed (Count)
system.switch_cpus.commit.opsCommitted      189783783                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.commit.memRefs            36216568                       # Number of memory references committed (Count)
system.switch_cpus.commit.loads              24527910                       # Number of loads committed (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   8                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.branches           18333071                       # Number of branches committed (Count)
system.switch_cpus.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus.commit.floating           14630578                       # Number of committed floating point instructions. (Count)
system.switch_cpus.commit.integer           177178464                       # Number of committed integer instructions. (Count)
system.switch_cpus.commit.functionCalls       1518254                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass      3659715      1.93%      1.93% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu    139020150     73.25%     75.18% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult        75727      0.04%     75.22% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv      1240225      0.65%     75.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd      1380423      0.73%     76.60% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     76.60% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     76.60% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     76.60% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.60% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     76.60% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     76.60% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     76.60% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd       261858      0.14%     76.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.74% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu      2376320      1.25%     77.99% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp        71322      0.04%     78.03% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt      1932340      1.02%     79.05% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc      2123090      1.12%     80.17% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift       342008      0.18%     80.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     80.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     80.35% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd       512045      0.27%     80.62% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.62% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.62% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt       190664      0.10%     80.72% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.72% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.72% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult       285996      0.15%     80.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt        95332      0.05%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.92% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead     20895319     11.01%     91.93% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite     10558557      5.56%     97.49% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead      3632591      1.91%     99.40% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite      1130101      0.60%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total    189783783                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples     11197737                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.decode.idleCycles         34179155                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles      10088461                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles          32961934                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles       1639437                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         621878                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved     10254104                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred        207188                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts      218630097                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts        495929                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.fetch.icacheStallCycles     35153371                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus.fetch.insts              116459688                       # Number of instructions fetch has processed (Count)
system.switch_cpus.fetch.branches            22605591                       # Number of branches that fetch encountered (Count)
system.switch_cpus.fetch.predictedBranches     13423866                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles              43498828                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles         1657996                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles          875                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles         7793                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.pendingQuiesceStallCycles          762                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles          240                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines          17297821                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes        362759                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples     79490867                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      2.827621                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     3.475380                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0         43168347     54.31%     54.31% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1          2343746      2.95%     57.25% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2          2015050      2.53%     59.79% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3          1988146      2.50%     62.29% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4          3374890      4.25%     66.54% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5          2668818      3.36%     69.89% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6          1511763      1.90%     71.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7          2843356      3.58%     75.37% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8         19576751     24.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total     79490867                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.branchRate          0.280844                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetch.rate                1.446852                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            621878                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles            2584327                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles            70013                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts      212009760                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts       101967                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts         27182568                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts        13073248                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts           149                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents               799                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents            69114                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents         6869                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect       215311                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect       489040                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts       704351                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit        202908198                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount       202652106                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst         145467935                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst         260449113                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                2.517675                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.558527                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads             5426292                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads         2654654                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses        20550                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation         6869                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores        1384587                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads        15373                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache              9                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples     24527909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean      3.040725                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev     1.600455                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9       24502989     99.90%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19         1360      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29         9791      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39        11817      0.05%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49          315      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59           82      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69           59      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79          145      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89          317      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99           66      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109           27      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119          397      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129          132      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139            9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149           44      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159           42      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169            5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179          181      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209            6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229           10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239            4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249            5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259           12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279            8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows           76      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value          669                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total     24527909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.dtb.rdAccesses        26354252                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.dtb.wrAccesses        12487032                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.dtb.rdMisses                78                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.dtb.wrMisses              1989                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.itb.wrAccesses        17299383                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.itb.wrMisses              1620                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         621878                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         35089924                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles         2723149                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles          33563443                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles       7492471                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts      216771853                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents          5978                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents        2287095                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents         131029                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents        4771655                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands    248765491                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups           556724508                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups        333438912                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.fpLookups          24389741                       # Number of floating rename lookups (Count)
system.switch_cpus.rename.committedMaps     218069031                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps         30696393                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts           7242846                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                277094263                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               427211372                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts        100000002                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps          189783783                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp             858392                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        86142                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       855037                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             2831                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             42860                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            42860                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         855057                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          3335                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2565151                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       138585                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2703736                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    109446016                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5754560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               115200576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           42778                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2715008                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            944030                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000264                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.016239                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  943781     99.97%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     249      0.03%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              944030                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 151923806000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1799999000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy        1282585500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          69293498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1802484                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       901232                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             249                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          249                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
