// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="LeNet_LeNet,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.057000,HLS_SYN_LAT=71371,HLS_SYN_TPT=none,HLS_SYN_MEM=13,HLS_SYN_DSP=0,HLS_SYN_FF=2780,HLS_SYN_LUT=12438,HLS_VERSION=2021_2}" *)

module LeNet (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        image_data_address0,
        image_data_ce0,
        image_data_q0,
        param_arr_address0,
        param_arr_ce0,
        param_arr_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] image_data_address0;
output   image_data_ce0;
input  [15:0] image_data_q0;
output  [11:0] param_arr_address0;
output   param_arr_ce0;
input  [15:0] param_arr_q0;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] param_arr_address0;
reg param_arr_ce0;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state21;
wire   [15:0] layer5_output_V_q0;
reg   [15:0] val_V_reg_349;
wire    ap_CS_fsm_state22;
reg   [7:0] layer4_flatten_V_address0;
reg    layer4_flatten_V_ce0;
reg    layer4_flatten_V_we0;
wire   [15:0] layer4_flatten_V_q0;
reg   [6:0] kernel_weight_layer1_V_address0;
reg    kernel_weight_layer1_V_ce0;
reg    kernel_weight_layer1_V_we0;
wire   [15:0] kernel_weight_layer1_V_q0;
reg   [9:0] kernel_weight_layer3_V_address0;
reg    kernel_weight_layer3_V_ce0;
reg    kernel_weight_layer3_V_we0;
wire   [15:0] kernel_weight_layer3_V_q0;
reg    kernel_weight_layer3_V_ce1;
wire   [15:0] kernel_weight_layer3_V_q1;
reg    kernel_weight_layer3_V_ce2;
wire   [15:0] kernel_weight_layer3_V_q2;
reg   [3:0] kernel_bias_layer3_V_address0;
reg    kernel_bias_layer3_V_ce0;
reg    kernel_bias_layer3_V_we0;
wire   [15:0] kernel_bias_layer3_V_q0;
reg   [10:0] dense_param_weight_arr_V_address0;
reg    dense_param_weight_arr_V_ce0;
reg    dense_param_weight_arr_V_we0;
wire   [15:0] dense_param_weight_arr_V_q0;
reg   [3:0] dense_param_bias_arr_V_address0;
reg    dense_param_bias_arr_V_ce0;
reg    dense_param_bias_arr_V_we0;
wire   [15:0] dense_param_bias_arr_V_q0;
reg   [9:0] image_data_r_V_address0;
reg    image_data_r_V_ce0;
reg    image_data_r_V_we0;
wire   [15:0] image_data_r_V_q0;
reg   [10:0] layer1_output_V_address0;
reg    layer1_output_V_ce0;
reg    layer1_output_V_we0;
reg   [15:0] layer1_output_V_d0;
wire   [15:0] layer1_output_V_q0;
reg   [10:0] layer1_output_V_address1;
reg    layer1_output_V_ce1;
reg    layer1_output_V_we1;
wire   [15:0] layer1_output_V_q1;
reg   [8:0] layer2_output_V_address0;
reg    layer2_output_V_ce0;
reg    layer2_output_V_we0;
reg   [15:0] layer2_output_V_d0;
wire   [15:0] layer2_output_V_q0;
reg   [8:0] layer2_output_V_address1;
reg    layer2_output_V_ce1;
wire   [15:0] layer2_output_V_q1;
reg    layer2_output_V_ce2;
wire   [15:0] layer2_output_V_q2;
reg   [9:0] layer3_output_V_address0;
reg    layer3_output_V_ce0;
reg    layer3_output_V_we0;
reg   [15:0] layer3_output_V_d0;
wire   [15:0] layer3_output_V_q0;
reg   [9:0] layer3_output_V_address1;
reg    layer3_output_V_ce1;
wire   [15:0] layer3_output_V_q1;
reg   [7:0] layer4_output_V_address0;
reg    layer4_output_V_ce0;
reg    layer4_output_V_we0;
reg   [15:0] layer4_output_V_d0;
wire   [15:0] layer4_output_V_q0;
reg    layer4_output_V_ce1;
wire   [15:0] layer4_output_V_q1;
reg   [3:0] layer5_output_V_address0;
reg    layer5_output_V_ce0;
reg    layer5_output_V_we0;
reg   [15:0] layer5_output_V_d0;
reg   [3:0] layer5_output_V_address1;
reg    layer5_output_V_ce1;
reg    layer5_output_V_we1;
wire   [15:0] layer5_output_V_q1;
wire    grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_ready;
wire   [6:0] grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_kernel_weight_layer1_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_kernel_weight_layer1_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_kernel_weight_layer1_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_kernel_weight_layer1_V_d0;
wire   [11:0] grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_param_arr_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_param_arr_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_ready;
wire   [9:0] grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_r_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_r_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_r_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_r_V_d0;
wire   [9:0] grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_ready;
wire   [10:0] grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_layer1_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_layer1_output_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_layer1_output_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_layer1_output_V_d0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_ready;
wire   [8:0] grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_layer2_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_layer2_output_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_layer2_output_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_layer2_output_V_d0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_ready;
wire   [9:0] grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_layer3_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_layer3_output_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_layer3_output_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_layer3_output_V_d0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_ready;
wire   [7:0] grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_layer4_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_layer4_output_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_layer4_output_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_layer4_output_V_d0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_ready;
wire   [3:0] grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_layer5_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_layer5_output_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_layer5_output_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_layer5_output_V_d0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_ready;
wire   [11:0] grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_param_arr_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_param_arr_ce0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_2_03_out;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_2_03_out_ap_vld;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_1_02_out;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_1_02_out_ap_vld;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_0_01_out;
wire    grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_0_01_out_ap_vld;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_start;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_done;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_idle;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_ready;
wire   [6:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_kernel_weight_layer1_V_address0;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_kernel_weight_layer1_V_ce0;
wire   [10:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_address0;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_ce0;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_we0;
wire   [15:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_d0;
wire   [10:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_address1;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_ce1;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_we1;
wire   [15:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_d1;
wire   [9:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_image_data_r_V_address0;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_image_data_r_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_ready;
wire   [9:0] grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_kernel_weight_layer3_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_kernel_weight_layer3_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_kernel_weight_layer3_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_kernel_weight_layer3_V_d0;
wire   [11:0] grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_param_arr_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_param_arr_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_ready;
wire   [10:0] grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_d0;
wire   [10:0] grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_address1;
wire    grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_ce1;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_grp_sigmoid_fu_354_p_din1;
wire    grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_ready;
wire   [3:0] grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_kernel_bias_layer3_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_kernel_bias_layer3_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_kernel_bias_layer3_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_kernel_bias_layer3_V_d0;
wire   [11:0] grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_param_arr_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_param_arr_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_ready;
wire   [10:0] grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer1_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer1_output_V_ce0;
wire   [8:0] grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_d0;
wire   [8:0] grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_address1;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_ce1;
wire    grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_ready;
wire   [10:0] grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_dense_param_weight_arr_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_dense_param_weight_arr_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_dense_param_weight_arr_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_dense_param_weight_arr_V_d0;
wire   [11:0] grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_param_arr_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_param_arr_ce0;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_start;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_done;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_idle;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_ready;
wire   [8:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_address0;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_ce0;
wire   [8:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_address1;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_ce1;
wire   [8:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_address2;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_ce2;
wire   [9:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_address0;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_ce0;
wire   [9:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_address1;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_ce1;
wire   [9:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_address2;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_ce2;
wire   [9:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_address0;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_ce0;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_we0;
wire   [15:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_d0;
wire   [9:0] grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_address1;
wire    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_ce1;
wire    grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_ready;
wire   [3:0] grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_dense_param_bias_arr_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_dense_param_bias_arr_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_dense_param_bias_arr_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_dense_param_bias_arr_V_d0;
wire   [11:0] grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_param_arr_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_param_arr_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_ready;
wire   [9:0] grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_d0;
wire   [9:0] grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_address1;
wire    grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_ce1;
wire   [3:0] grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_kernel_bias_layer3_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_kernel_bias_layer3_V_ce0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_grp_sigmoid_fu_354_p_din1;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_ready;
wire   [9:0] grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer3_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer3_output_V_ce0;
wire   [7:0] grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_d0;
wire   [7:0] grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_address1;
wire    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_ce1;
wire    grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_ready;
wire   [7:0] grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_output_V_ce0;
wire   [7:0] grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_flatten_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_flatten_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_flatten_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_flatten_V_d0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_ready;
wire   [3:0] grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_d0;
wire   [3:0] grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_address1;
wire    grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_ce1;
wire    grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_we1;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_d1;
wire   [7:0] grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer4_flatten_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer4_flatten_V_ce0;
wire   [10:0] grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_dense_param_weight_arr_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_dense_param_weight_arr_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_ready;
wire   [3:0] grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_we0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_d0;
wire   [3:0] grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_address1;
wire    grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_ce1;
wire   [3:0] grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_dense_param_bias_arr_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_dense_param_bias_arr_V_ce0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_start;
wire    grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_done;
wire    grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_idle;
wire    grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_ready;
wire   [3:0] grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_layer5_output_V_address0;
wire    grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_layer5_output_V_ce0;
wire   [15:0] grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_index_10_out;
wire    grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_index_10_out_ap_vld;
reg   [15:0] grp_sigmoid_fu_354_x;
wire   [15:0] grp_sigmoid_fu_354_ap_return;
reg    grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_start_reg;
reg    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_start_reg;
reg    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_start_reg;
reg    grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_start_reg;
reg    grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_start_reg;
reg    grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_start_reg;
reg    grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_start_reg;
reg   [24:0] ap_NS_fsm;
wire    ap_NS_fsm_state3;
reg    grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_start_reg;
wire    ap_NS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_start_reg;
wire    ap_NS_fsm_state7;
reg    grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_start_reg;
wire    ap_NS_fsm_state9;
reg    grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_start_reg;
reg    grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_start_reg;
wire    ap_NS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg    grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_start_reg;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
reg    grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_start_reg;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
reg   [15:0] index_10_loc_fu_70;
wire    ap_CS_fsm_state25;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_block_state4_on_subcall_done;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_block_state6_on_subcall_done;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_block_state8_on_subcall_done;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_block_state10_on_subcall_done;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_block_state12_on_subcall_done;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_start_reg = 1'b0;
#0 grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_start_reg = 1'b0;
end

LeNet_layer4_flatten_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
layer4_flatten_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer4_flatten_V_address0),
    .ce0(layer4_flatten_V_ce0),
    .we0(layer4_flatten_V_we0),
    .d0(grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_flatten_V_d0),
    .q0(layer4_flatten_V_q0)
);

LeNet_kernel_weight_layer1_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 75 ),
    .AddressWidth( 7 ))
kernel_weight_layer1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kernel_weight_layer1_V_address0),
    .ce0(kernel_weight_layer1_V_ce0),
    .we0(kernel_weight_layer1_V_we0),
    .d0(grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_kernel_weight_layer1_V_d0),
    .q0(kernel_weight_layer1_V_q0)
);

LeNet_kernel_weight_layer3_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 900 ),
    .AddressWidth( 10 ))
kernel_weight_layer3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kernel_weight_layer3_V_address0),
    .ce0(kernel_weight_layer3_V_ce0),
    .we0(kernel_weight_layer3_V_we0),
    .d0(grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_kernel_weight_layer3_V_d0),
    .q0(kernel_weight_layer3_V_q0),
    .address1(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_address1),
    .ce1(kernel_weight_layer3_V_ce1),
    .q1(kernel_weight_layer3_V_q1),
    .address2(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_address2),
    .ce2(kernel_weight_layer3_V_ce2),
    .q2(kernel_weight_layer3_V_q2)
);

LeNet_kernel_bias_layer3_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
kernel_bias_layer3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kernel_bias_layer3_V_address0),
    .ce0(kernel_bias_layer3_V_ce0),
    .we0(kernel_bias_layer3_V_we0),
    .d0(grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_kernel_bias_layer3_V_d0),
    .q0(kernel_bias_layer3_V_q0)
);

LeNet_dense_param_weight_arr_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
dense_param_weight_arr_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_param_weight_arr_V_address0),
    .ce0(dense_param_weight_arr_V_ce0),
    .we0(dense_param_weight_arr_V_we0),
    .d0(grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_dense_param_weight_arr_V_d0),
    .q0(dense_param_weight_arr_V_q0)
);

LeNet_dense_param_bias_arr_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_param_bias_arr_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_param_bias_arr_V_address0),
    .ce0(dense_param_bias_arr_V_ce0),
    .we0(dense_param_bias_arr_V_we0),
    .d0(grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_dense_param_bias_arr_V_d0),
    .q0(dense_param_bias_arr_V_q0)
);

LeNet_image_data_r_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
image_data_r_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(image_data_r_V_address0),
    .ce0(image_data_r_V_ce0),
    .we0(image_data_r_V_we0),
    .d0(grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_r_V_d0),
    .q0(image_data_r_V_q0)
);

LeNet_layer1_output_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 1728 ),
    .AddressWidth( 11 ))
layer1_output_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer1_output_V_address0),
    .ce0(layer1_output_V_ce0),
    .we0(layer1_output_V_we0),
    .d0(layer1_output_V_d0),
    .q0(layer1_output_V_q0),
    .address1(layer1_output_V_address1),
    .ce1(layer1_output_V_ce1),
    .we1(layer1_output_V_we1),
    .d1(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_d1),
    .q1(layer1_output_V_q1)
);

LeNet_layer2_output_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 432 ),
    .AddressWidth( 9 ))
layer2_output_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer2_output_V_address0),
    .ce0(layer2_output_V_ce0),
    .we0(layer2_output_V_we0),
    .d0(layer2_output_V_d0),
    .q0(layer2_output_V_q0),
    .address1(layer2_output_V_address1),
    .ce1(layer2_output_V_ce1),
    .q1(layer2_output_V_q1),
    .address2(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_address2),
    .ce2(layer2_output_V_ce2),
    .q2(layer2_output_V_q2)
);

LeNet_layer3_output_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
layer3_output_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer3_output_V_address0),
    .ce0(layer3_output_V_ce0),
    .we0(layer3_output_V_we0),
    .d0(layer3_output_V_d0),
    .q0(layer3_output_V_q0),
    .address1(layer3_output_V_address1),
    .ce1(layer3_output_V_ce1),
    .q1(layer3_output_V_q1)
);

LeNet_layer4_output_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
layer4_output_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer4_output_V_address0),
    .ce0(layer4_output_V_ce0),
    .we0(layer4_output_V_we0),
    .d0(layer4_output_V_d0),
    .q0(layer4_output_V_q0),
    .address1(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_address1),
    .ce1(layer4_output_V_ce1),
    .q1(layer4_output_V_q1)
);

LeNet_layer5_output_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
layer5_output_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer5_output_V_address0),
    .ce0(layer5_output_V_ce0),
    .we0(layer5_output_V_we0),
    .d0(layer5_output_V_d0),
    .q0(layer5_output_V_q0),
    .address1(layer5_output_V_address1),
    .ce1(layer5_output_V_ce1),
    .we1(layer5_output_V_we1),
    .d1(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_d1),
    .q1(layer5_output_V_q1)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3 grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_ready),
    .kernel_weight_layer1_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_kernel_weight_layer1_V_address0),
    .kernel_weight_layer1_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_kernel_weight_layer1_V_ce0),
    .kernel_weight_layer1_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_kernel_weight_layer1_V_we0),
    .kernel_weight_layer1_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_kernel_weight_layer1_V_d0),
    .param_arr_address0(grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_param_arr_address0),
    .param_arr_ce0(grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_param_arr_ce0),
    .param_arr_q0(param_arr_q0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13 grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_ready),
    .image_data_r_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_r_V_address0),
    .image_data_r_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_r_V_ce0),
    .image_data_r_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_r_V_we0),
    .image_data_r_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_r_V_d0),
    .image_data_address0(grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_address0),
    .image_data_ce0(grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_ce0),
    .image_data_q0(image_data_q0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_ready),
    .layer1_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_layer1_output_V_address0),
    .layer1_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_layer1_output_V_ce0),
    .layer1_output_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_layer1_output_V_we0),
    .layer1_output_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_layer1_output_V_d0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3 grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_ready),
    .layer2_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_layer2_output_V_address0),
    .layer2_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_layer2_output_V_ce0),
    .layer2_output_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_layer2_output_V_we0),
    .layer2_output_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_layer2_output_V_d0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1 grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_ready),
    .layer3_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_layer3_output_V_address0),
    .layer3_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_layer3_output_V_ce0),
    .layer3_output_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_layer3_output_V_we0),
    .layer3_output_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_layer3_output_V_d0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32 grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_ready),
    .layer4_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_layer4_output_V_address0),
    .layer4_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_layer4_output_V_ce0),
    .layer4_output_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_layer4_output_V_we0),
    .layer4_output_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_layer4_output_V_d0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_15_44 grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_ready),
    .layer5_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_layer5_output_V_address0),
    .layer5_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_layer5_output_V_ce0),
    .layer5_output_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_layer5_output_V_we0),
    .layer5_output_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_layer5_output_V_d0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_15_4 grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_ready),
    .param_arr_address0(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_param_arr_address0),
    .param_arr_ce0(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_param_arr_ce0),
    .param_arr_q0(param_arr_q0),
    .kernel_bias_layer1_V_2_03_out(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_2_03_out),
    .kernel_bias_layer1_V_2_03_out_ap_vld(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_2_03_out_ap_vld),
    .kernel_bias_layer1_V_1_02_out(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_1_02_out),
    .kernel_bias_layer1_V_1_02_out_ap_vld(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_1_02_out_ap_vld),
    .kernel_bias_layer1_V_0_01_out(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_0_01_out),
    .kernel_bias_layer1_V_0_01_out_ap_vld(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_0_01_out_ap_vld)
);

LeNet_LeNet_Pipeline_kernel_row_loop_row_loop_column grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_start),
    .ap_done(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_done),
    .ap_idle(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_ready),
    .kernel_weight_layer1_V_address0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_kernel_weight_layer1_V_address0),
    .kernel_weight_layer1_V_ce0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_kernel_weight_layer1_V_ce0),
    .kernel_weight_layer1_V_q0(kernel_weight_layer1_V_q0),
    .layer1_output_V_address0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_address0),
    .layer1_output_V_ce0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_ce0),
    .layer1_output_V_we0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_we0),
    .layer1_output_V_d0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_d0),
    .layer1_output_V_q0(layer1_output_V_q0),
    .layer1_output_V_address1(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_address1),
    .layer1_output_V_ce1(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_ce1),
    .layer1_output_V_we1(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_we1),
    .layer1_output_V_d1(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_d1),
    .layer1_output_V_q1(layer1_output_V_q1),
    .image_data_r_V_address0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_image_data_r_V_address0),
    .image_data_r_V_ce0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_image_data_r_V_ce0),
    .image_data_r_V_q0(image_data_r_V_q0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8 grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_ready),
    .kernel_weight_layer3_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_kernel_weight_layer3_V_address0),
    .kernel_weight_layer3_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_kernel_weight_layer3_V_ce0),
    .kernel_weight_layer3_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_kernel_weight_layer3_V_we0),
    .kernel_weight_layer3_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_kernel_weight_layer3_V_d0),
    .param_arr_address0(grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_param_arr_address0),
    .param_arr_ce0(grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_param_arr_ce0),
    .param_arr_q0(param_arr_q0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_ready),
    .layer1_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_address0),
    .layer1_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_ce0),
    .layer1_output_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_we0),
    .layer1_output_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_d0),
    .layer1_output_V_address1(grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_address1),
    .layer1_output_V_ce1(grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_ce1),
    .layer1_output_V_q1(layer1_output_V_q1),
    .kernel_bias_layer1_V_0_01_reload(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_0_01_out),
    .kernel_bias_layer1_V_1_02_reload(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_1_02_out),
    .kernel_bias_layer1_V_2_03_reload(grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_kernel_bias_layer1_V_2_03_out),
    .grp_sigmoid_fu_354_p_din1(grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_grp_sigmoid_fu_354_p_din1),
    .grp_sigmoid_fu_354_p_dout0(grp_sigmoid_fu_354_ap_return)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_24_9 grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_ready),
    .kernel_bias_layer3_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_kernel_bias_layer3_V_address0),
    .kernel_bias_layer3_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_kernel_bias_layer3_V_ce0),
    .kernel_bias_layer3_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_kernel_bias_layer3_V_we0),
    .kernel_bias_layer3_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_kernel_bias_layer3_V_d0),
    .param_arr_address0(grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_param_arr_address0),
    .param_arr_ce0(grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_param_arr_ce0),
    .param_arr_q0(param_arr_q0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_ready),
    .layer1_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer1_output_V_address0),
    .layer1_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer1_output_V_ce0),
    .layer1_output_V_q0(layer1_output_V_q0),
    .layer2_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_address0),
    .layer2_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_ce0),
    .layer2_output_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_we0),
    .layer2_output_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_d0),
    .layer2_output_V_address1(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_address1),
    .layer2_output_V_ce1(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_ce1),
    .layer2_output_V_q1(layer2_output_V_q1)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_28_10 grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_ready),
    .dense_param_weight_arr_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_dense_param_weight_arr_V_address0),
    .dense_param_weight_arr_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_dense_param_weight_arr_V_ce0),
    .dense_param_weight_arr_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_dense_param_weight_arr_V_we0),
    .dense_param_weight_arr_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_dense_param_weight_arr_V_d0),
    .param_arr_address0(grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_param_arr_address0),
    .param_arr_ce0(grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_param_arr_ce0),
    .param_arr_q0(param_arr_q0)
);

LeNet_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_start),
    .ap_done(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_done),
    .ap_idle(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_ready),
    .layer2_output_V_address0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_address0),
    .layer2_output_V_ce0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_ce0),
    .layer2_output_V_q0(layer2_output_V_q0),
    .layer2_output_V_address1(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_address1),
    .layer2_output_V_ce1(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_ce1),
    .layer2_output_V_q1(layer2_output_V_q1),
    .layer2_output_V_address2(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_address2),
    .layer2_output_V_ce2(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_ce2),
    .layer2_output_V_q2(layer2_output_V_q2),
    .kernel_weight_layer3_V_address0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_address0),
    .kernel_weight_layer3_V_ce0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_ce0),
    .kernel_weight_layer3_V_q0(kernel_weight_layer3_V_q0),
    .kernel_weight_layer3_V_address1(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_address1),
    .kernel_weight_layer3_V_ce1(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_ce1),
    .kernel_weight_layer3_V_q1(kernel_weight_layer3_V_q1),
    .kernel_weight_layer3_V_address2(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_address2),
    .kernel_weight_layer3_V_ce2(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_ce2),
    .kernel_weight_layer3_V_q2(kernel_weight_layer3_V_q2),
    .layer3_output_V_address0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_address0),
    .layer3_output_V_ce0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_ce0),
    .layer3_output_V_we0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_we0),
    .layer3_output_V_d0(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_d0),
    .layer3_output_V_address1(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_address1),
    .layer3_output_V_ce1(grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_ce1),
    .layer3_output_V_q1(layer3_output_V_q1)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_30_11 grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_ready),
    .dense_param_bias_arr_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_dense_param_bias_arr_V_address0),
    .dense_param_bias_arr_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_dense_param_bias_arr_V_ce0),
    .dense_param_bias_arr_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_dense_param_bias_arr_V_we0),
    .dense_param_bias_arr_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_dense_param_bias_arr_V_d0),
    .param_arr_address0(grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_param_arr_address0),
    .param_arr_ce0(grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_param_arr_ce0),
    .param_arr_q0(param_arr_q0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_ready),
    .layer3_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_address0),
    .layer3_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_ce0),
    .layer3_output_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_we0),
    .layer3_output_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_d0),
    .layer3_output_V_address1(grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_address1),
    .layer3_output_V_ce1(grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_ce1),
    .layer3_output_V_q1(layer3_output_V_q1),
    .kernel_bias_layer3_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_kernel_bias_layer3_V_address0),
    .kernel_bias_layer3_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_kernel_bias_layer3_V_ce0),
    .kernel_bias_layer3_V_q0(kernel_bias_layer3_V_q0),
    .grp_sigmoid_fu_354_p_din1(grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_grp_sigmoid_fu_354_p_din1),
    .grp_sigmoid_fu_354_p_dout0(grp_sigmoid_fu_354_ap_return)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3 grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_ready),
    .layer3_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer3_output_V_address0),
    .layer3_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer3_output_V_ce0),
    .layer3_output_V_q0(layer3_output_V_q0),
    .layer4_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_address0),
    .layer4_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_ce0),
    .layer4_output_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_we0),
    .layer4_output_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_d0),
    .layer4_output_V_address1(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_address1),
    .layer4_output_V_ce1(grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_ce1),
    .layer4_output_V_q1(layer4_output_V_q1)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3 grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_ready),
    .layer4_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_output_V_address0),
    .layer4_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_output_V_ce0),
    .layer4_output_V_q0(layer4_output_V_q0),
    .layer4_flatten_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_flatten_V_address0),
    .layer4_flatten_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_flatten_V_ce0),
    .layer4_flatten_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_flatten_V_we0),
    .layer4_flatten_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_flatten_V_d0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_18_5 grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_ready),
    .layer5_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_address0),
    .layer5_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_ce0),
    .layer5_output_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_we0),
    .layer5_output_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_d0),
    .layer5_output_V_q0(layer5_output_V_q0),
    .layer5_output_V_address1(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_address1),
    .layer5_output_V_ce1(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_ce1),
    .layer5_output_V_we1(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_we1),
    .layer5_output_V_d1(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_d1),
    .layer5_output_V_q1(layer5_output_V_q1),
    .layer4_flatten_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer4_flatten_V_address0),
    .layer4_flatten_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer4_flatten_V_ce0),
    .layer4_flatten_V_q0(layer4_flatten_V_q0),
    .dense_param_weight_arr_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_dense_param_weight_arr_V_address0),
    .dense_param_weight_arr_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_dense_param_weight_arr_V_ce0),
    .dense_param_weight_arr_V_q0(dense_param_weight_arr_V_q0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_23_6 grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_ready),
    .layer5_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_address0),
    .layer5_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_ce0),
    .layer5_output_V_we0(grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_we0),
    .layer5_output_V_d0(grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_d0),
    .layer5_output_V_address1(grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_address1),
    .layer5_output_V_ce1(grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_ce1),
    .layer5_output_V_q1(layer5_output_V_q1),
    .dense_param_bias_arr_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_dense_param_bias_arr_V_address0),
    .dense_param_bias_arr_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_dense_param_bias_arr_V_ce0),
    .dense_param_bias_arr_V_q0(dense_param_bias_arr_V_q0)
);

LeNet_LeNet_Pipeline_VITIS_LOOP_52_14 grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_start),
    .ap_done(grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_done),
    .ap_idle(grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_idle),
    .ap_ready(grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_ready),
    .val_V(val_V_reg_349),
    .layer5_output_V_address0(grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_layer5_output_V_address0),
    .layer5_output_V_ce0(grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_layer5_output_V_ce0),
    .layer5_output_V_q0(layer5_output_V_q0),
    .index_10_out(grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_index_10_out),
    .index_10_out_ap_vld(grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_index_10_out_ap_vld)
);

LeNet_sigmoid grp_sigmoid_fu_354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x(grp_sigmoid_fu_354_x),
    .ap_return(grp_sigmoid_fu_354_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state13) & (1'b1 == ap_CS_fsm_state12))) begin
            grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state7) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state5) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state3) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state9) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_start_reg <= 1'b1;
        end else if ((grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_ready == 1'b1)) begin
            grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_index_10_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        index_10_loc_fu_70 <= grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_index_10_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        val_V_reg_349 <= layer5_output_V_q0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_on_subcall_done)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        dense_param_bias_arr_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_dense_param_bias_arr_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dense_param_bias_arr_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_dense_param_bias_arr_V_address0;
    end else begin
        dense_param_bias_arr_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        dense_param_bias_arr_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_dense_param_bias_arr_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dense_param_bias_arr_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_dense_param_bias_arr_V_ce0;
    end else begin
        dense_param_bias_arr_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dense_param_bias_arr_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_dense_param_bias_arr_V_we0;
    end else begin
        dense_param_bias_arr_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_param_weight_arr_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_dense_param_weight_arr_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_param_weight_arr_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_dense_param_weight_arr_V_address0;
    end else begin
        dense_param_weight_arr_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_param_weight_arr_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_dense_param_weight_arr_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_param_weight_arr_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_dense_param_weight_arr_V_ce0;
    end else begin
        dense_param_weight_arr_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_param_weight_arr_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_dense_param_weight_arr_V_we0;
    end else begin
        dense_param_weight_arr_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_sigmoid_fu_354_x = grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_grp_sigmoid_fu_354_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_sigmoid_fu_354_x = grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_grp_sigmoid_fu_354_p_din1;
    end else begin
        grp_sigmoid_fu_354_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        image_data_r_V_address0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_image_data_r_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_data_r_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_r_V_address0;
    end else begin
        image_data_r_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        image_data_r_V_ce0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_image_data_r_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        image_data_r_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_r_V_ce0;
    end else begin
        image_data_r_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        image_data_r_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_r_V_we0;
    end else begin
        image_data_r_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        kernel_bias_layer3_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_kernel_bias_layer3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        kernel_bias_layer3_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_kernel_bias_layer3_V_address0;
    end else begin
        kernel_bias_layer3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        kernel_bias_layer3_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_kernel_bias_layer3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        kernel_bias_layer3_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_kernel_bias_layer3_V_ce0;
    end else begin
        kernel_bias_layer3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        kernel_bias_layer3_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_kernel_bias_layer3_V_we0;
    end else begin
        kernel_bias_layer3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        kernel_weight_layer1_V_address0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_kernel_weight_layer1_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_weight_layer1_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_kernel_weight_layer1_V_address0;
    end else begin
        kernel_weight_layer1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        kernel_weight_layer1_V_ce0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_kernel_weight_layer1_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_weight_layer1_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_kernel_weight_layer1_V_ce0;
    end else begin
        kernel_weight_layer1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_weight_layer1_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_kernel_weight_layer1_V_we0;
    end else begin
        kernel_weight_layer1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        kernel_weight_layer3_V_address0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        kernel_weight_layer3_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_kernel_weight_layer3_V_address0;
    end else begin
        kernel_weight_layer3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        kernel_weight_layer3_V_ce0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        kernel_weight_layer3_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_kernel_weight_layer3_V_ce0;
    end else begin
        kernel_weight_layer3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        kernel_weight_layer3_V_ce1 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_ce1;
    end else begin
        kernel_weight_layer3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        kernel_weight_layer3_V_ce2 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_kernel_weight_layer3_V_ce2;
    end else begin
        kernel_weight_layer3_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        kernel_weight_layer3_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_kernel_weight_layer3_V_we0;
    end else begin
        kernel_weight_layer3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        layer1_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer1_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        layer1_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer1_output_V_address0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer1_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_layer1_output_V_address0;
    end else begin
        layer1_output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        layer1_output_V_address1 = grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer1_output_V_address1 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_address1;
    end else begin
        layer1_output_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        layer1_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer1_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        layer1_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer1_output_V_ce0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer1_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_layer1_output_V_ce0;
    end else begin
        layer1_output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        layer1_output_V_ce1 = grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer1_output_V_ce1 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_ce1;
    end else begin
        layer1_output_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        layer1_output_V_d0 = grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer1_output_V_d0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer1_output_V_d0 = grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_layer1_output_V_d0;
    end else begin
        layer1_output_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        layer1_output_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_layer1_output_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer1_output_V_we0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer1_output_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_layer1_output_V_we0;
    end else begin
        layer1_output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer1_output_V_we1 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_layer1_output_V_we1;
    end else begin
        layer1_output_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        layer2_output_V_address0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer2_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer2_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_layer2_output_V_address0;
    end else begin
        layer2_output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        layer2_output_V_address1 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer2_output_V_address1 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_address1;
    end else begin
        layer2_output_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        layer2_output_V_ce0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer2_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer2_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_layer2_output_V_ce0;
    end else begin
        layer2_output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        layer2_output_V_ce1 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        layer2_output_V_ce1 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_ce1;
    end else begin
        layer2_output_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        layer2_output_V_ce2 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer2_output_V_ce2;
    end else begin
        layer2_output_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        layer2_output_V_d0 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer2_output_V_d0 = grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_layer2_output_V_d0;
    end else begin
        layer2_output_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        layer2_output_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_layer2_output_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer2_output_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_layer2_output_V_we0;
    end else begin
        layer2_output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        layer3_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer3_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer3_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer3_output_V_address0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer3_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_layer3_output_V_address0;
    end else begin
        layer3_output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        layer3_output_V_address1 = grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer3_output_V_address1 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_address1;
    end else begin
        layer3_output_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        layer3_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer3_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer3_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer3_output_V_ce0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer3_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_layer3_output_V_ce0;
    end else begin
        layer3_output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        layer3_output_V_ce1 = grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer3_output_V_ce1 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_ce1;
    end else begin
        layer3_output_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        layer3_output_V_d0 = grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer3_output_V_d0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer3_output_V_d0 = grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_layer3_output_V_d0;
    end else begin
        layer3_output_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        layer3_output_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_layer3_output_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer3_output_V_we0 = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_layer3_output_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer3_output_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_layer3_output_V_we0;
    end else begin
        layer3_output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        layer4_flatten_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer4_flatten_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer4_flatten_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_flatten_V_address0;
    end else begin
        layer4_flatten_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        layer4_flatten_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer4_flatten_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer4_flatten_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_flatten_V_ce0;
    end else begin
        layer4_flatten_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        layer4_flatten_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_flatten_V_we0;
    end else begin
        layer4_flatten_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        layer4_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer4_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer4_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_layer4_output_V_address0;
    end else begin
        layer4_output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        layer4_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_layer4_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer4_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer4_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_layer4_output_V_ce0;
    end else begin
        layer4_output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        layer4_output_V_ce1 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_ce1;
    end else begin
        layer4_output_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        layer4_output_V_d0 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer4_output_V_d0 = grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_layer4_output_V_d0;
    end else begin
        layer4_output_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        layer4_output_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_layer4_output_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer4_output_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_layer4_output_V_we0;
    end else begin
        layer4_output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        layer5_output_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer5_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_layer5_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer5_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer5_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer5_output_V_address0 = grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_layer5_output_V_address0;
    end else begin
        layer5_output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        layer5_output_V_address1 = grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer5_output_V_address1 = grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_address1;
    end else begin
        layer5_output_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        layer5_output_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer5_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_layer5_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer5_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer5_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer5_output_V_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_layer5_output_V_ce0;
    end else begin
        layer5_output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        layer5_output_V_ce1 = grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer5_output_V_ce1 = grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_ce1;
    end else begin
        layer5_output_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        layer5_output_V_d0 = grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer5_output_V_d0 = grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer5_output_V_d0 = grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_layer5_output_V_d0;
    end else begin
        layer5_output_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        layer5_output_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_layer5_output_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer5_output_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        layer5_output_V_we0 = grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_layer5_output_V_we0;
    end else begin
        layer5_output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        layer5_output_V_we1 = grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_layer5_output_V_we1;
    end else begin
        layer5_output_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        param_arr_address0 = grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_param_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        param_arr_address0 = grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_param_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        param_arr_address0 = grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_param_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        param_arr_address0 = grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_param_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        param_arr_address0 = grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_param_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        param_arr_address0 = grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_param_arr_address0;
    end else begin
        param_arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        param_arr_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_param_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        param_arr_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_param_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        param_arr_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_param_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        param_arr_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_param_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        param_arr_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_param_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        param_arr_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_param_arr_ce0;
    end else begin
        param_arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b0 == ap_block_state12_on_subcall_done) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state13 = ap_NS_fsm[32'd12];

assign ap_NS_fsm_state3 = ap_NS_fsm[32'd2];

assign ap_NS_fsm_state5 = ap_NS_fsm[32'd4];

assign ap_NS_fsm_state7 = ap_NS_fsm[32'd6];

assign ap_NS_fsm_state9 = ap_NS_fsm[32'd8];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_done == 1'b0) | (grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state12_on_subcall_done = ((grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_done == 1'b0) | (grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_done == 1'b0) | (grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_done == 1'b0) | (grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_done == 1'b0) | (grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_done == 1'b0) | (grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_done == 1'b0) | (grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_done == 1'b0) | (grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_done == 1'b0) | (grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state6_on_subcall_done = ((grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_done == 1'b0) | (grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state8_on_subcall_done = ((grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_done == 1'b0) | (grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_done == 1'b0));
end

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign ap_return = index_10_loc_fu_70;

assign grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_11_2_VITIS_LOOP_12_3_fu_270_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_12_2_VITIS_LOOP_13_3_fu_147_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel3_fu_264_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_12_4_loop_row_loop_column_loop_output_channel_fu_231_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_15_44_fu_187_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_15_4_fu_193_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_18_5_fu_276_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_19_5_VITIS_LOOP_21_7_VITIS_LOOP_22_8_fu_209_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_23_6_fu_283_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_24_9_fu_224_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4_loop_output_channel_final_fu_216_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_28_10_fu_237_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_loop_output_channel_final_fu_258_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_30_11_fu_251_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_52_14_fu_289_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_32_fu_181_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_169_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init1_fu_175_ap_start_reg;

assign grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_start = grp_LeNet_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_loop_output_channel_init_fu_163_ap_start_reg;

assign grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_start = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_fu_202_ap_start_reg;

assign grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_start = grp_LeNet_Pipeline_kernel_row_loop_row_loop_column_loop_output_channel_fu_244_ap_start_reg;

assign image_data_address0 = grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_address0;

assign image_data_ce0 = grp_LeNet_Pipeline_VITIS_LOOP_38_12_VITIS_LOOP_39_13_fu_155_image_data_ce0;

endmodule //LeNet
