#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun Oct 06 21:37:30 2019
# Process ID: 26880
# Log file: E:/ECE433/ECE433/Lab5/planAhead_run_1/planAhead.log
# Journal file: E:/ECE433/ECE433/Lab5/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1740 day(s)
INFO: [Device 21-36] Loading parts and site information from E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/ECE433/ECE433/Lab5/pa.fromHdl.tcl
# create_project -name Lab5 -dir "E:/ECE433/ECE433/Lab5/planAhead_run_1" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Lab5TopLevel.ucf" [current_fileset -constrset]
Adding file 'E:/ECE433/ECE433/Lab5/Lab5TopLevel.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {DelayLoop.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PositiveClockedOneShot.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Debouncer2019fall.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {UniversalCounterWithoutLatch.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DebouncedOneShot.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {StopwatchController2019fall.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SmartCounter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Refreshing7Seg.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DriverMux.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BCDto7Segment.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Stopwatch2019fallUnit.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SevenSegDriver.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Pulse1second.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Pulse1Minute.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Pulse10millisecond.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DisplayMux.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ClockModule2019.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Lab5TopLevel.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Lab5TopLevel $srcset
# add_files [list {Lab5TopLevel.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/DelayLoop.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/PositiveClockedOneShot.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/Debouncer2019fall.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/UniversalCounterWithoutLatch.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/DebouncedOneShot.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/StopwatchController2019fall.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/SmartCounter.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/Refreshing7Seg.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/DriverMux.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/BCDto7Segment.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/Stopwatch2019fallUnit.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/SevenSegDriver.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/Pulse1second.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/Pulse1Minute.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/Pulse10millisecond.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/DisplayMux.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/ClockModule2019.v" into library work
Analyzing Verilog file "E:/ECE433/ECE433/Lab5/Lab5TopLevel.v" into library work
Loading clock regions from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/ECE433/ECE433/Lab5/Lab5TopLevel.ucf]
Finished Parsing UCF File [E:/ECE433/ECE433/Lab5/Lab5TopLevel.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 531c8dc1
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 578.988 ; gain = 144.949
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {DisplayCode[7]} {DisplayCode[6]} {DisplayCode[5]} {DisplayCode[4]} {DisplayCode[3]} {DisplayCode[2]} {DisplayCode[1]} {DisplayCode[0]}]]
save_constraints
