"use strict";(self.webpackChunkfreewili_docs=self.webpackChunkfreewili_docs||[]).push([[5238],{3560:(e,t,i)=>{i.r(t),i.d(t,{assets:()=>c,contentTitle:()=>n,default:()=>h,frontMatter:()=>r,metadata:()=>d,toc:()=>l});var a=i(4848),s=i(8453);const r={sidebar_position:1},n="iCE40 FPGA",d={id:"hardware-low-level-details/ice40-fpga/ice40-fpga",title:"iCE40 FPGA",description:"The FREE-WILi contains an iCE40 FPGA between the RP2040 main processor and the IO drivers. The FPGA allows sophisticated high speed IO and state machines that can process IO and communicate to the RP2040 or communicate to the host directly using high speed USB.",source:"@site/docs/hardware-low-level-details/ice40-fpga/ice40-fpga.md",sourceDirName:"hardware-low-level-details/ice40-fpga",slug:"/hardware-low-level-details/ice40-fpga/",permalink:"/hardware-low-level-details/ice40-fpga/",draft:!1,unlisted:!1,editUrl:"https://github.com/freewili/FreeWili_WebDocs/blob/main/docs/hardware-low-level-details/ice40-fpga/ice40-fpga.md",tags:[],version:"current",lastUpdatedAt:1723174889e3,sidebarPosition:1,frontMatter:{sidebar_position:1},sidebar:"tutorialSidebar",previous:{title:"Hardware Low Level Details",permalink:"/hardware-low-level-details/"},next:{title:"FPGA Programming",permalink:"/hardware-low-level-details/ice40-fpga/fpga-programming"}},c={},l=[];function o(e){const t={a:"a",h1:"h1",header:"header",img:"img",p:"p",table:"table",tbody:"tbody",td:"td",th:"th",thead:"thead",tr:"tr",...(0,s.R)(),...e.components};return(0,a.jsxs)(a.Fragment,{children:[(0,a.jsx)(t.header,{children:(0,a.jsx)(t.h1,{id:"ice40-fpga",children:"iCE40 FPGA"})}),"\n",(0,a.jsx)(t.p,{children:"The FREE-WILi contains an iCE40 FPGA between the RP2040 main processor and the IO drivers. The FPGA allows sophisticated high speed IO and state machines that can process IO and communicate to the RP2040 or communicate to the host directly using high speed USB."}),"\n",(0,a.jsxs)(t.p,{children:["The FPGA contains a ",(0,a.jsx)(t.a,{href:"/hardware-low-level-details/ice40-fpga/fpga-default-application/",children:"default application"})," so changing FPGA configuration is entirely optional. But changing the configuration is allowed and can be done at anytime and an unlimited number of times. See ",(0,a.jsx)(t.a,{href:"/hardware-low-level-details/ice40-fpga/fpga-programming/",children:"FPGA Programming"})," for details."]}),"\n",(0,a.jsx)(t.p,{children:"The FPGA is connected to a high speed FTDI USB interface and an 8Mbyte Serial SRAM. The block diagram is shown below."}),"\n",(0,a.jsx)("div",{class:"text--center",children:(0,a.jsxs)("figure",{children:[(0,a.jsx)(t.p,{children:(0,a.jsx)(t.img,{alt:"FPGA ",src:i(4291).A+"",title:"FPGA ",width:"1354",height:"666"})}),(0,a.jsx)("figcaption",{})]})}),"\n",(0,a.jsx)(t.p,{children:"The part numbers associated with the FPGA IO system are below:"}),"\n",(0,a.jsxs)(t.table,{children:[(0,a.jsx)(t.thead,{children:(0,a.jsxs)(t.tr,{children:[(0,a.jsx)(t.th,{children:"Part"}),(0,a.jsx)(t.th,{children:"Part Number"}),(0,a.jsx)(t.th,{children:"Notes"})]})}),(0,a.jsxs)(t.tbody,{children:[(0,a.jsxs)(t.tr,{children:[(0,a.jsx)(t.td,{children:"FTDI USB"}),(0,a.jsx)(t.td,{children:"FT232HQ"}),(0,a.jsxs)(t.td,{children:["Operates in FT1248 mode. ",(0,a.jsx)(t.a,{href:"https://ftdichip.com/products/ft232hq/",children:"https://ftdichip.com/products/ft232hq/"})]})]}),(0,a.jsxs)(t.tr,{children:[(0,a.jsx)(t.td,{children:"Serial SRAM 8 MByte"}),(0,a.jsx)(t.td,{children:"APS6404L-3SQR-ZR"}),(0,a.jsx)(t.td,{children:(0,a.jsx)(t.a,{href:"https://www.apmemory.com",children:"https://www.apmemory.com"})})]}),(0,a.jsxs)(t.tr,{children:[(0,a.jsx)(t.td,{children:"FPGA"}),(0,a.jsx)(t.td,{children:"ICE40UP5K-SG48I"}),(0,a.jsx)(t.td,{children:(0,a.jsx)(t.a,{href:"https://www.latticesemi.com/en/Products/FPGAandCPLD/iCE40UltraPlus",children:"https://www.latticesemi.com/en/Products/FPGAandCPLD/iCE40UltraPlus"})})]})]})]})]})}function h(e={}){const{wrapper:t}={...(0,s.R)(),...e.components};return t?(0,a.jsx)(t,{...e,children:(0,a.jsx)(o,{...e})}):o(e)}},4291:(e,t,i)=>{i.d(t,{A:()=>a});const a=i.p+"assets/images/fpga_overview-1d7ac38d02ed306035c9db184c365c70.png"},8453:(e,t,i)=>{i.d(t,{R:()=>n,x:()=>d});var a=i(6540);const s={},r=a.createContext(s);function n(e){const t=a.useContext(r);return a.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function d(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:n(e.components),a.createElement(r.Provider,{value:t},e.children)}}}]);