// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Thu Jul 17 22:01:50 2025
// Host        : DESKTOP-EFRMAI2 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top top_OV7670_QVGA_SIM_0_0 -prefix
//               top_OV7670_QVGA_SIM_0_0_ top_OV7670_QVGA_SIM_0_0_stub.v
// Design      : top_OV7670_QVGA_SIM_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "OV7670_QVGA_SIM,Vivado 2023.2" *)
module top_OV7670_QVGA_SIM_0_0(clk, pclk, vsync, href, data_out)
/* synthesis syn_black_box black_box_pad_pin="vsync,href,data_out[7:0]" */
/* synthesis syn_force_seq_prim="clk" */
/* synthesis syn_force_seq_prim="pclk" */;
  input clk /* synthesis syn_isclock = 1 */;
  output pclk /* synthesis syn_isclock = 1 */;
  output vsync;
  output href;
  output [7:0]data_out;
endmodule
