#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555b8e0f3920 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555b8dff6a00 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale -9 -11;
P_0x555b8e0332f0 .param/str "RAM_INIT_FILE" 0 3 5, "./test/2-bin/0-fundamental_testing/dum_dum.hex.txt";
P_0x555b8e033330 .param/l "TIMEOUT_CYCLES" 0 3 6, +C4<00000000000000000000000001100100>;
L_0x555b8e12ede0 .functor BUFZ 1, L_0x555b8e11e0f0, C4<0>, C4<0>, C4<0>;
L_0x555b8e12eea0 .functor BUFZ 1, v0x555b8e114ab0_0, C4<0>, C4<0>, C4<0>;
v0x555b8e11d280_0 .net "active", 0 0, v0x555b8e117280_0;  1 drivers
v0x555b8e11d340_0 .net "address", 31 0, v0x555b8e118f10_0;  1 drivers
v0x555b8e11d400_0 .net "byte_en", 3 0, v0x555b8e113840_0;  1 drivers
v0x555b8e11d530_0 .var "check_read", 0 0;
v0x555b8e11d5f0_0 .var "check_write", 0 0;
v0x555b8e11d6b0_0 .var "clk", 0 0;
v0x555b8e11d750_0 .net "r_data", 31 0, v0x555b8e11ce30_0;  1 drivers
v0x555b8e11d810_0 .net "read_cpu", 0 0, L_0x555b8e11e0f0;  1 drivers
v0x555b8e11d8b0_0 .net "read_ram", 0 0, L_0x555b8e12ede0;  1 drivers
v0x555b8e11d9e0_0 .net "reg_output", 31 0, v0x555b8e116810_0;  1 drivers
v0x555b8e11da80_0 .var "reset", 0 0;
v0x555b8e11db20_0 .net "w_data", 31 0, v0x555b8e114080_0;  1 drivers
v0x555b8e11dc70_0 .var "wait_r_i", 0 0;
v0x555b8e11dd10_0 .net "wait_r_o", 0 0, L_0x555b8e0c86e0;  1 drivers
v0x555b8e11ddb0_0 .net "write_cpu", 0 0, v0x555b8e114ab0_0;  1 drivers
v0x555b8e11de50_0 .net "write_ram", 0 0, L_0x555b8e12eea0;  1 drivers
S_0x555b8dff6c30 .scope module, "cpuInst" "mips_cpu_bus" 3 40, 4 1 0, S_0x555b8dff6a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
v0x555b8e11afc0_0 .net "active", 0 0, v0x555b8e117280_0;  alias, 1 drivers
v0x555b8e11b0d0_0 .net "address", 31 0, v0x555b8e118f10_0;  alias, 1 drivers
v0x555b8e11b190_0 .net "byteenable", 3 0, v0x555b8e113840_0;  alias, 1 drivers
v0x555b8e11b2b0_0 .net "clk", 0 0, v0x555b8e11d6b0_0;  1 drivers
v0x555b8e11b350_0 .var "instructions", 31 0;
v0x555b8e11b460_0 .var "is_active", 0 0;
v0x555b8e11b520_0 .var "is_reset", 0 0;
v0x555b8e11b5e0_0 .net "read", 0 0, L_0x555b8e11e0f0;  alias, 1 drivers
v0x555b8e11b680_0 .var "read_mem", 31 0;
v0x555b8e11b740_0 .net "readdata", 31 0, v0x555b8e11ce30_0;  alias, 1 drivers
v0x555b8e11b800_0 .net "register_v0", 31 0, v0x555b8e116810_0;  alias, 1 drivers
v0x555b8e11b910_0 .net "reset", 0 0, v0x555b8e11da80_0;  1 drivers
v0x555b8e11b9b0_0 .net "waitrequest", 0 0, L_0x555b8e0c86e0;  alias, 1 drivers
v0x555b8e11ba50_0 .net "write", 0 0, v0x555b8e114ab0_0;  alias, 1 drivers
v0x555b8e11bb40_0 .net "writedata", 31 0, v0x555b8e114080_0;  alias, 1 drivers
E_0x555b8dfe8c60 .event negedge, v0x555b8e11b460_0;
E_0x555b8dfe89a0 .event posedge, v0x555b8e11b520_0;
S_0x555b8dfd8f90 .scope module, "cpuCU" "ControlUnit" 4 19, 5 1 0, S_0x555b8dff6c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "OPCODE";
    .port_info 1 /INPUT 1 "waitrequest";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "RAMreadReq";
    .port_info 5 /OUTPUT 1 "ACTIVE";
    .port_info 6 /OUTPUT 1 "HALT";
    .port_info 7 /OUTPUT 1 "STALL";
    .port_info 8 /OUTPUT 32 "PCOffset";
    .port_info 9 /INPUT 32 "RAMDATA";
    .port_info 10 /OUTPUT 32 "RAMADDR";
    .port_info 11 /OUTPUT 1 "RAMWRITE";
    .port_info 12 /OUTPUT 32 "RAMOUT";
    .port_info 13 /OUTPUT 5 "Rs";
    .port_info 14 /OUTPUT 5 "Rt";
    .port_info 15 /OUTPUT 5 "Rd";
    .port_info 16 /OUTPUT 32 "regv0";
    .port_info 17 /OUTPUT 1 "WENREG";
    .port_info 18 /OUTPUT 32 "OP1";
    .port_info 19 /OUTPUT 32 "OP2";
    .port_info 20 /OUTPUT 5 "SHAMT";
    .port_info 21 /OUTPUT 4 "byteEnable";
    .port_info 22 /OUTPUT 32 "LSRAMIN";
    .port_info 23 /OUTPUT 32 "LSRSDATA";
    .port_info 24 /OUTPUT 32 "LSRTDATA";
L_0x555b8dfd4570 .functor OR 1, L_0x555b8e11e0f0, v0x555b8e114ab0_0, C4<0>, C4<0>;
L_0x555b8e0fa370 .functor AND 1, L_0x555b8e0c86e0, L_0x555b8dfd4570, C4<1>, C4<1>;
L_0x555b8e11e0f0 .functor OR 1, v0x555b8e114400_0, v0x555b8e1175d0_0, C4<0>, C4<0>;
L_0x555b8e12e2c0 .functor AND 1, v0x555b8e119d80_0, L_0x555b8e12e220, C4<1>, C4<1>;
L_0x555b8e12e4b0 .functor AND 1, v0x555b8e117530_0, L_0x555b8e12e380, C4<1>, C4<1>;
v0x555b8e117af0_0 .net "ACTIVE", 0 0, v0x555b8e117280_0;  alias, 1 drivers
v0x555b8e117bb0_0 .var "ALUCODE", 5 0;
v0x555b8e117c80_0 .net "CONDITIONMET", 0 0, v0x555b8e10ea10_0;  1 drivers
v0x555b8e117d50_0 .net "EQ", 0 0, v0x555b8e1110f0_0;  1 drivers
v0x555b8e117df0_0 .net "EXEC1", 0 0, v0x555b8e117490_0;  1 drivers
v0x555b8e117ee0_0 .net "EXEC2", 0 0, v0x555b8e117530_0;  1 drivers
v0x555b8e117f80_0 .net "FETCH", 0 0, v0x555b8e1175d0_0;  1 drivers
v0x555b8e118070_0 .var "FUNCCODE", 5 0;
v0x555b8e118110_0 .var "HALT", 0 0;
v0x555b8e118240_0 .var "IW", 31 0;
v0x555b8e118330_0 .var "Immediate", 15 0;
v0x555b8e118410_0 .net "Itype", 0 0, v0x555b8e1113a0_0;  1 drivers
v0x555b8e1184b0_0 .net "Jtype", 0 0, v0x555b8e111460_0;  1 drivers
v0x555b8e118550_0 .net "LSRAMADDR", 31 0, v0x555b8e113d40_0;  1 drivers
v0x555b8e1185f0_0 .net "LSRAMIN", 31 0, v0x555b8e114080_0;  alias, 1 drivers
v0x555b8e118690_0 .var "LSRSDATA", 31 0;
v0x555b8e118730_0 .var "LSRTDATA", 31 0;
v0x555b8e118910_0 .net "N", 0 0, v0x555b8e111570_0;  1 drivers
v0x555b8e1189b0_0 .net "NEQ", 0 0, v0x555b8e111660_0;  1 drivers
v0x555b8e118a50_0 .var "OP1", 31 0;
v0x555b8e118b40_0 .var "OP2", 31 0;
v0x555b8e118c30_0 .var "OPCODE", 5 0;
v0x555b8e118d10_0 .net "P", 0 0, v0x555b8e111830_0;  1 drivers
v0x555b8e118db0_0 .net "PC", 31 0, v0x555b8e115040_0;  1 drivers
v0x555b8e118e70_0 .var "PCOffset", 31 0;
v0x555b8e118f10_0 .var "RAMADDR", 31 0;
v0x555b8e118fd0_0 .net "RAMDATA", 31 0, v0x555b8e11ce30_0;  alias, 1 drivers
v0x555b8e1190c0_0 .var "RAMOUT", 31 0;
v0x555b8e119180_0 .net "RAMWRITE", 0 0, v0x555b8e114ab0_0;  alias, 1 drivers
v0x555b8e119250_0 .net "RAM_read_data", 0 0, v0x555b8e114400_0;  1 drivers
v0x555b8e119320_0 .net "RAMreadReq", 0 0, L_0x555b8e11e0f0;  alias, 1 drivers
v0x555b8e1193c0_0 .net "RESULT", 31 0, v0x555b8e1108e0_0;  1 drivers
v0x555b8e119490_0 .net "RT", 4 0, v0x555b8e111960_0;  1 drivers
v0x555b8e119560_0 .var "Rd", 4 0;
v0x555b8e119630_0 .net "RdDATA", 31 0, v0x555b8e114850_0;  1 drivers
v0x555b8e119700_0 .var "Rs", 4 0;
v0x555b8e1197d0_0 .net "RsDATA", 31 0, v0x555b8e116270_0;  1 drivers
v0x555b8e1198a0_0 .var "Rt", 4 0;
v0x555b8e119970_0 .net "RtDATA", 31 0, v0x555b8e116480_0;  1 drivers
v0x555b8e119a40_0 .net "Rtype", 0 0, v0x555b8e111a40_0;  1 drivers
v0x555b8e119b10_0 .var "SHAMT", 4 0;
v0x555b8e119c00_0 .var "STALL", 0 0;
v0x555b8e119ca0_0 .var "Target", 25 0;
v0x555b8e119d80_0 .var "WENREG", 0 0;
v0x555b8e119e40_0 .net "Z", 0 0, v0x555b8e111b00_0;  1 drivers
v0x555b8e119ee0_0 .net *"_ivl_1", 0 0, L_0x555b8dfd4570;  1 drivers
v0x555b8e119fa0_0 .net *"_ivl_11", 0 0, L_0x555b8e12e380;  1 drivers
v0x555b8e11a060_0 .net *"_ivl_7", 0 0, L_0x555b8e12e220;  1 drivers
v0x555b8e11a120_0 .net "byteEnable", 3 0, v0x555b8e113840_0;  alias, 1 drivers
v0x555b8e11a1e0_0 .net "clock", 0 0, v0x555b8e11d6b0_0;  alias, 1 drivers
v0x555b8e11a280_0 .net "isArith", 0 0, v0x555b8e111cd0_0;  1 drivers
v0x555b8e11a350_0 .net "isBranch", 0 0, v0x555b8e111d90_0;  1 drivers
v0x555b8e11a420_0 .net "isLink", 0 0, v0x555b8e111e50_0;  1 drivers
v0x555b8e11a4f0_0 .var "isLoad", 0 0;
v0x555b8e11a590_0 .var "isStore", 0 0;
v0x555b8e11a630_0 .var "jump_const", 0 0;
v0x555b8e11a700_0 .var "jump_r", 0 0;
v0x555b8e11a7d0_0 .var "jump_reg_value", 31 0;
v0x555b8e11a8a0_0 .var "regData", 31 0;
v0x555b8e11a970_0 .net "regv0", 31 0, v0x555b8e116810_0;  alias, 1 drivers
v0x555b8e11aa40_0 .net "reset", 0 0, v0x555b8e11da80_0;  alias, 1 drivers
v0x555b8e11aae0_0 .net "waitreqflag", 0 0, L_0x555b8e0fa370;  1 drivers
v0x555b8e11abb0_0 .net "waitrequest", 0 0, L_0x555b8e0c86e0;  alias, 1 drivers
E_0x555b8dfbed10 .event posedge, v0x555b8e117530_0;
E_0x555b8e0fa3e0 .event posedge, v0x555b8e113910_0;
E_0x555b8e0fa1c0 .event posedge, v0x555b8e1139d0_0;
L_0x555b8e12e220 .reduce/nor L_0x555b8e0fa370;
L_0x555b8e12e380 .reduce/nor L_0x555b8e0fa370;
S_0x555b8e02fbd0 .scope module, "cpuALU" "ALU_comb" 5 479, 6 199 0, S_0x555b8dfd8f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pos";
    .port_info 2 /INPUT 1 "neg";
    .port_info 3 /INPUT 1 "eql";
    .port_info 4 /INPUT 1 "neq";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /INPUT 6 "opcode";
    .port_info 8 /INPUT 5 "shamt";
    .port_info 9 /INPUT 32 "a";
    .port_info 10 /INPUT 32 "b";
    .port_info 11 /OUTPUT 32 "r";
    .port_info 12 /OUTPUT 1 "comp_met";
    .port_info 13 /OUTPUT 32 "HI_o";
    .port_info 14 /OUTPUT 32 "LO_o";
v0x555b8e10f820_0 .net "HI", 31 0, v0x555b8e0f5190_0;  1 drivers
v0x555b8e10f950_0 .net "HI_o", 31 0, v0x555b8e10f3f0_0;  1 drivers
v0x555b8e10fa10_0 .net "LO", 31 0, v0x555b8e0f5b60_0;  1 drivers
v0x555b8e10fb00_0 .net "LO_o", 31 0, v0x555b8e10f5b0_0;  1 drivers
v0x555b8e10fba0_0 .net "a", 31 0, v0x555b8e118a50_0;  1 drivers
v0x555b8e10fc90_0 .var "alu_in_a", 31 0;
v0x555b8e10fd60_0 .var "alu_in_b", 31 0;
v0x555b8e10fe30_0 .var "alu_opcode", 5 0;
v0x555b8e10ff00_0 .net "alu_out", 31 0, v0x555b8e10dd80_0;  1 drivers
v0x555b8e110030_0 .net "b", 31 0, v0x555b8e118b40_0;  1 drivers
v0x555b8e1100f0_0 .net "clk", 0 0, v0x555b8e11d6b0_0;  alias, 1 drivers
v0x555b8e1101c0_0 .net "compA", 31 0, v0x555b8e10e5a0_0;  1 drivers
v0x555b8e110290_0 .net "compB", 31 0, v0x555b8e10e660_0;  1 drivers
v0x555b8e110360_0 .net "compOp", 5 0, v0x555b8e10ece0_0;  1 drivers
v0x555b8e110430_0 .net "comp_met", 0 0, v0x555b8e10ea10_0;  alias, 1 drivers
v0x555b8e110500_0 .net "eql", 0 0, v0x555b8e1110f0_0;  alias, 1 drivers
v0x555b8e1105d0_0 .net "neg", 0 0, v0x555b8e111570_0;  alias, 1 drivers
v0x555b8e1106a0_0 .net "neq", 0 0, v0x555b8e111660_0;  alias, 1 drivers
v0x555b8e110770_0 .net "opcode", 5 0, v0x555b8e117bb0_0;  1 drivers
v0x555b8e110810_0 .net "pos", 0 0, v0x555b8e111830_0;  alias, 1 drivers
v0x555b8e1108e0_0 .var "r", 31 0;
v0x555b8e110980_0 .net "reset", 0 0, v0x555b8e11da80_0;  alias, 1 drivers
v0x555b8e110a50_0 .net "shamt", 4 0, v0x555b8e119b10_0;  1 drivers
v0x555b8e110b20_0 .net "zero", 0 0, v0x555b8e111b00_0;  alias, 1 drivers
E_0x555b8e0f34e0/0 .event anyedge, v0x555b8e10edc0_0, v0x555b8e10ead0_0, v0x555b8e10e950_0, v0x555b8e10ef40_0;
E_0x555b8e0f34e0/1 .event anyedge, v0x555b8e10ec20_0, v0x555b8e10ece0_0, v0x555b8e10e5a0_0, v0x555b8e10e660_0;
E_0x555b8e0f34e0/2 .event anyedge, v0x555b8e10e3c0_0, v0x555b8e10e740_0, v0x555b8e110770_0, v0x555b8e10dd80_0;
E_0x555b8e0f34e0 .event/or E_0x555b8e0f34e0/0, E_0x555b8e0f34e0/1, E_0x555b8e0f34e0/2;
E_0x555b8dfd4d80 .event posedge, v0x555b8e10dd80_0;
S_0x555b8e02fed0 .scope module, "ALU" "alu_op" 6 224, 6 81 0, S_0x555b8e02fbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 5 "shamt";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /OUTPUT 32 "r";
    .port_info 6 /OUTPUT 32 "LO";
    .port_info 7 /OUTPUT 32 "HI";
v0x555b8e0f5190_0 .var "HI", 31 0;
v0x555b8e0f5b60_0 .var "LO", 31 0;
v0x555b8e0f60d0_0 .net "RESET", 0 0, v0x555b8e11da80_0;  alias, 1 drivers
v0x555b8e0fa420_0 .net "a", 31 0, v0x555b8e10fc90_0;  1 drivers
v0x555b8e0f2cb0_0 .net "b", 31 0, v0x555b8e10fd60_0;  1 drivers
v0x555b8e0a99c0_0 .net "opcode", 5 0, v0x555b8e10fe30_0;  1 drivers
v0x555b8e0c8840_0 .var "product", 63 0;
v0x555b8e10dd80_0 .var "r", 31 0;
v0x555b8e10de60_0 .net "shamt", 4 0, v0x555b8e119b10_0;  alias, 1 drivers
E_0x555b8e0ca6f0/0 .event anyedge, v0x555b8e0f60d0_0, v0x555b8e0a99c0_0, v0x555b8e0fa420_0, v0x555b8e0f2cb0_0;
E_0x555b8e0ca6f0/1 .event anyedge, v0x555b8e0f5b60_0, v0x555b8e0f5190_0, v0x555b8e0c8840_0, v0x555b8e10de60_0;
E_0x555b8e0ca6f0 .event/or E_0x555b8e0ca6f0/0, E_0x555b8e0ca6f0/1;
S_0x555b8e10e040 .scope module, "COMP" "comparator" 6 235, 6 1 0, S_0x555b8e02fbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "pos";
    .port_info 3 /INPUT 1 "neg";
    .port_info 4 /INPUT 1 "eql";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /INPUT 1 "neq";
    .port_info 7 /INPUT 32 "r";
    .port_info 8 /OUTPUT 32 "aluA";
    .port_info 9 /OUTPUT 32 "aluB";
    .port_info 10 /OUTPUT 6 "opcode";
    .port_info 11 /OUTPUT 1 "met";
v0x555b8e10e3c0_0 .net "a", 31 0, v0x555b8e118a50_0;  alias, 1 drivers
v0x555b8e10e4c0_0 .var "acc", 31 0;
v0x555b8e10e5a0_0 .var "aluA", 31 0;
v0x555b8e10e660_0 .var "aluB", 31 0;
v0x555b8e10e740_0 .net "b", 31 0, v0x555b8e118b40_0;  alias, 1 drivers
L_0x7f3c6c4c0018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b8e10e870_0 .net "c_0", 31 0, L_0x7f3c6c4c0018;  1 drivers
v0x555b8e10e950_0 .net "eql", 0 0, v0x555b8e1110f0_0;  alias, 1 drivers
v0x555b8e10ea10_0 .var "met", 0 0;
v0x555b8e10ead0_0 .net "neg", 0 0, v0x555b8e111570_0;  alias, 1 drivers
v0x555b8e10ec20_0 .net "neq", 0 0, v0x555b8e111660_0;  alias, 1 drivers
v0x555b8e10ece0_0 .var "opcode", 5 0;
v0x555b8e10edc0_0 .net "pos", 0 0, v0x555b8e111830_0;  alias, 1 drivers
v0x555b8e10ee80_0 .net "r", 31 0, v0x555b8e10dd80_0;  alias, 1 drivers
v0x555b8e10ef40_0 .net "zero", 0 0, v0x555b8e111b00_0;  alias, 1 drivers
E_0x555b8e0caf30/0 .event anyedge, v0x555b8e10edc0_0, v0x555b8e10e3c0_0, v0x555b8e10ead0_0, v0x555b8e10e950_0;
E_0x555b8e0caf30/1 .event anyedge, v0x555b8e10ec20_0, v0x555b8e10e740_0, v0x555b8e10dd80_0, v0x555b8e10e4c0_0;
E_0x555b8e0caf30/2 .event anyedge, v0x555b8e10ef40_0;
E_0x555b8e0caf30 .event/or E_0x555b8e0caf30/0, E_0x555b8e0caf30/1, E_0x555b8e0caf30/2;
S_0x555b8e10f160 .scope module, "H_L" "HILO" 6 251, 6 65 0, S_0x555b8e02fbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "LO";
    .port_info 2 /INPUT 32 "HI";
    .port_info 3 /OUTPUT 32 "LO_out";
    .port_info 4 /OUTPUT 32 "HI_out";
v0x555b8e10f310_0 .net "HI", 31 0, v0x555b8e0f5190_0;  alias, 1 drivers
v0x555b8e10f3f0_0 .var "HI_out", 31 0;
v0x555b8e10f4b0_0 .net "LO", 31 0, v0x555b8e0f5b60_0;  alias, 1 drivers
v0x555b8e10f5b0_0 .var "LO_out", 31 0;
v0x555b8e10f670_0 .net "clk", 0 0, v0x555b8e11d6b0_0;  alias, 1 drivers
E_0x555b8e0cb8d0 .event posedge, v0x555b8e10f670_0;
S_0x555b8e110d30 .scope module, "cpuIR" "IR" 5 459, 7 1 0, S_0x555b8dfd8f90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IW";
    .port_info 1 /OUTPUT 1 "Rtype";
    .port_info 2 /OUTPUT 1 "Itype";
    .port_info 3 /OUTPUT 1 "Jtype";
    .port_info 4 /OUTPUT 1 "isArith";
    .port_info 5 /OUTPUT 1 "isBranch";
    .port_info 6 /OUTPUT 1 "P";
    .port_info 7 /OUTPUT 1 "N";
    .port_info 8 /OUTPUT 1 "Z";
    .port_info 9 /OUTPUT 1 "EQ";
    .port_info 10 /OUTPUT 1 "NEQ";
    .port_info 11 /OUTPUT 1 "link";
    .port_info 12 /OUTPUT 1 "signReqd";
    .port_info 13 /OUTPUT 6 "OPCODE";
    .port_info 14 /OUTPUT 6 "FUNCCODE";
    .port_info 15 /OUTPUT 5 "RT";
v0x555b8e1110f0_0 .var "EQ", 0 0;
v0x555b8e111200_0 .var "FUNCCODE", 5 0;
v0x555b8e1112e0_0 .net "IW", 31 0, v0x555b8e118240_0;  1 drivers
v0x555b8e1113a0_0 .var "Itype", 0 0;
v0x555b8e111460_0 .var "Jtype", 0 0;
v0x555b8e111570_0 .var "N", 0 0;
v0x555b8e111660_0 .var "NEQ", 0 0;
v0x555b8e111750_0 .var "OPCODE", 5 0;
v0x555b8e111830_0 .var "P", 0 0;
v0x555b8e111960_0 .var "RT", 4 0;
v0x555b8e111a40_0 .var "Rtype", 0 0;
v0x555b8e111b00_0 .var "Z", 0 0;
v0x555b8e111bf0_0 .var "funccode", 5 0;
v0x555b8e111cd0_0 .var "isArith", 0 0;
v0x555b8e111d90_0 .var "isBranch", 0 0;
v0x555b8e111e50_0 .var "link", 0 0;
v0x555b8e111f10_0 .var "opcode", 5 0;
v0x555b8e112100_0 .var "rt", 4 0;
v0x555b8e1121e0_0 .var "signReqd", 0 0;
E_0x555b8e0cc0d0/0 .event anyedge, v0x555b8e1112e0_0, v0x555b8e111f10_0, v0x555b8e111bf0_0, v0x555b8e112100_0;
E_0x555b8e0cc0d0/1 .event anyedge, v0x555b8e111a40_0;
E_0x555b8e0cc0d0 .event/or E_0x555b8e0cc0d0/0, E_0x555b8e0cc0d0/1;
S_0x555b8e1124a0 .scope module, "cpuLAS" "loadandstore" 5 529, 8 25 0, S_0x555b8dfd8f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cycle";
    .port_info 1 /INPUT 1 "fetch";
    .port_info 2 /INPUT 32 "reg_s";
    .port_info 3 /INPUT 32 "reg_t";
    .port_info 4 /INPUT 32 "mem_read";
    .port_info 5 /INPUT 32 "instruction";
    .port_info 6 /OUTPUT 4 "byteenable";
    .port_info 7 /OUTPUT 32 "reg_write";
    .port_info 8 /OUTPUT 32 "mem_write";
    .port_info 9 /OUTPUT 1 "reg_enable";
    .port_info 10 /OUTPUT 5 "reg_write_index";
    .port_info 11 /OUTPUT 32 "mem_address";
    .port_info 12 /OUTPUT 1 "write_enable";
    .port_info 13 /OUTPUT 1 "read_enable";
v0x555b8e113690_0 .net "a_extended_byte", 31 0, L_0x555b8e12e840;  1 drivers
v0x555b8e113770_0 .net "a_extended_half", 31 0, L_0x555b8e12eac0;  1 drivers
v0x555b8e113840_0 .var "byteenable", 3 0;
v0x555b8e113910_0 .net "cycle", 0 0, v0x555b8e117490_0;  alias, 1 drivers
v0x555b8e1139d0_0 .net "fetch", 0 0, v0x555b8e1175d0_0;  alias, 1 drivers
v0x555b8e113ae0_0 .net "instruction", 31 0, v0x555b8e118240_0;  alias, 1 drivers
v0x555b8e113ba0_0 .net "l_extended_byte", 31 0, L_0x555b8e12e980;  1 drivers
v0x555b8e113c70_0 .net "l_extended_half", 31 0, L_0x555b8e12eca0;  1 drivers
v0x555b8e113d40_0 .var "mem_address", 31 0;
v0x555b8e113e00_0 .var "mem_byte", 7 0;
v0x555b8e113ef0_0 .var "mem_half", 15 0;
v0x555b8e113fc0_0 .net "mem_read", 31 0, v0x555b8e11ce30_0;  alias, 1 drivers
v0x555b8e114080_0 .var "mem_write", 31 0;
v0x555b8e114160_0 .net "offset", 15 0, L_0x555b8e12e740;  1 drivers
v0x555b8e114240_0 .net "opcode1", 2 0, L_0x555b8e12e570;  1 drivers
v0x555b8e114320_0 .net "opcode2", 2 0, L_0x555b8e12e610;  1 drivers
v0x555b8e114400_0 .var "read_enable", 0 0;
v0x555b8e1145d0_0 .var "reg_enable", 0 0;
v0x555b8e114690_0 .net "reg_s", 31 0, v0x555b8e118690_0;  1 drivers
v0x555b8e114770_0 .net "reg_t", 31 0, v0x555b8e118730_0;  1 drivers
v0x555b8e114850_0 .var "reg_write", 31 0;
v0x555b8e114930_0 .var "reg_write_index", 4 0;
v0x555b8e114a10_0 .var "u", 0 0;
v0x555b8e114ab0_0 .var "write_enable", 0 0;
E_0x555b8e0c9680/0 .event anyedge, v0x555b8e114240_0, v0x555b8e113910_0, v0x555b8e114690_0, v0x555b8e114160_0;
E_0x555b8e0c9680/1 .event anyedge, v0x555b8e1112e0_0, v0x555b8e114320_0, v0x555b8e113fc0_0, v0x555b8e113d40_0;
E_0x555b8e0c9680/2 .event anyedge, v0x555b8e112af0_0, v0x555b8e112bb0_0, v0x555b8e112c90_0, v0x555b8e1132c0_0;
E_0x555b8e0c9680/3 .event anyedge, v0x555b8e113380_0, v0x555b8e113460_0, v0x555b8e114770_0, v0x555b8e1139d0_0;
E_0x555b8e0c9680 .event/or E_0x555b8e0c9680/0, E_0x555b8e0c9680/1, E_0x555b8e0c9680/2, E_0x555b8e0c9680/3;
L_0x555b8e12e570 .part v0x555b8e118240_0, 29, 3;
L_0x555b8e12e610 .part v0x555b8e118240_0, 26, 3;
L_0x555b8e12e740 .part v0x555b8e118240_0, 0, 16;
S_0x555b8e112710 .scope module, "b" "extend8" 8 195, 8 1 0, S_0x555b8e1124a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /OUTPUT 32 "a_extended";
    .port_info 3 /OUTPUT 32 "l_extended";
L_0x7f3c6c4c0060 .functor BUFT 1, C4<111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555b8e112910_0 .net/2u *"_ivl_0", 23 0, L_0x7f3c6c4c0060;  1 drivers
L_0x7f3c6c4c00a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b8e112a10_0 .net/2u *"_ivl_4", 23 0, L_0x7f3c6c4c00a8;  1 drivers
v0x555b8e112af0_0 .net "a", 7 0, v0x555b8e113e00_0;  1 drivers
v0x555b8e112bb0_0 .net "a_extended", 31 0, L_0x555b8e12e840;  alias, 1 drivers
v0x555b8e112c90_0 .net "l_extended", 31 0, L_0x555b8e12e980;  alias, 1 drivers
v0x555b8e112dc0_0 .net "u", 0 0, v0x555b8e114a10_0;  1 drivers
L_0x555b8e12e840 .concat [ 8 24 0 0], v0x555b8e113e00_0, L_0x7f3c6c4c0060;
L_0x555b8e12e980 .concat [ 8 24 0 0], v0x555b8e113e00_0, L_0x7f3c6c4c00a8;
S_0x555b8e112f00 .scope module, "h" "extend16" 8 197, 8 13 0, S_0x555b8e1124a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 1 "u";
    .port_info 2 /OUTPUT 32 "a_extended";
    .port_info 3 /OUTPUT 32 "l_extended";
L_0x7f3c6c4c00f0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555b8e113100_0 .net/2u *"_ivl_0", 15 0, L_0x7f3c6c4c00f0;  1 drivers
L_0x7f3c6c4c0138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b8e1131e0_0 .net/2u *"_ivl_4", 15 0, L_0x7f3c6c4c0138;  1 drivers
v0x555b8e1132c0_0 .net "a", 15 0, v0x555b8e113ef0_0;  1 drivers
v0x555b8e113380_0 .net "a_extended", 31 0, L_0x555b8e12eac0;  alias, 1 drivers
v0x555b8e113460_0 .net "l_extended", 31 0, L_0x555b8e12eca0;  alias, 1 drivers
v0x555b8e113590_0 .net "u", 0 0, v0x555b8e114a10_0;  alias, 1 drivers
L_0x555b8e12eac0 .concat [ 16 16 0 0], v0x555b8e113ef0_0, L_0x7f3c6c4c00f0;
L_0x555b8e12eca0 .concat [ 16 16 0 0], v0x555b8e113ef0_0, L_0x7f3c6c4c0138;
S_0x555b8e114d30 .scope module, "cpuPC" "pc" 5 514, 9 1 0, S_0x555b8dfd8f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "halt";
    .port_info 3 /INPUT 32 "PCOffset";
    .port_info 4 /INPUT 1 "updatePC";
    .port_info 5 /INPUT 32 "reg_jump_value";
    .port_info 6 /INPUT 1 "jump_r";
    .port_info 7 /INPUT 1 "jump_const";
    .port_info 8 /OUTPUT 32 "PC";
v0x555b8e115040_0 .var "PC", 31 0;
v0x555b8e115140_0 .net "PCOffset", 31 0, v0x555b8e118e70_0;  1 drivers
v0x555b8e115220_0 .net "clk", 0 0, v0x555b8e11d6b0_0;  alias, 1 drivers
v0x555b8e115310_0 .net "halt", 0 0, v0x555b8e118110_0;  1 drivers
v0x555b8e1153b0_0 .net "jump_const", 0 0, v0x555b8e11a630_0;  1 drivers
v0x555b8e1154c0_0 .net "jump_r", 0 0, v0x555b8e11a700_0;  1 drivers
v0x555b8e115580_0 .var "o_delay", 0 0;
v0x555b8e115640_0 .var "r_delay", 0 0;
v0x555b8e115700_0 .net "reg_jump_value", 31 0, v0x555b8e11a7d0_0;  1 drivers
v0x555b8e1157e0_0 .net "reset", 0 0, v0x555b8e11da80_0;  alias, 1 drivers
v0x555b8e115880_0 .net "updatePC", 0 0, L_0x555b8e12e4b0;  1 drivers
S_0x555b8e115ab0 .scope module, "cpuRegFile" "registerfile" 5 498, 10 1 0, S_0x555b8dfd8f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WENREG";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 5 "Rs";
    .port_info 4 /INPUT 5 "Rt";
    .port_info 5 /INPUT 5 "Rd";
    .port_info 6 /INPUT 32 "RdDATA";
    .port_info 7 /OUTPUT 32 "RsDATA";
    .port_info 8 /OUTPUT 32 "RtDATA";
    .port_info 9 /OUTPUT 32 "register_v0";
v0x555b8e115fd0_0 .net "Rd", 4 0, v0x555b8e119560_0;  1 drivers
v0x555b8e1160d0_0 .net "RdDATA", 31 0, v0x555b8e11a8a0_0;  1 drivers
v0x555b8e1161b0_0 .net "Rs", 4 0, v0x555b8e119700_0;  1 drivers
v0x555b8e116270_0 .var "RsDATA", 31 0;
v0x555b8e116350_0 .net "Rt", 4 0, v0x555b8e1198a0_0;  1 drivers
v0x555b8e116480_0 .var "RtDATA", 31 0;
v0x555b8e116560_0 .net "WENREG", 0 0, L_0x555b8e12e2c0;  1 drivers
v0x555b8e116620_0 .net "clk", 0 0, v0x555b8e11d6b0_0;  alias, 1 drivers
v0x555b8e1166c0 .array "regFile", 31 0, 31 0;
v0x555b8e116810_0 .var "register_v0", 31 0;
v0x555b8e1168f0_0 .net "reset", 0 0, v0x555b8e11da80_0;  alias, 1 drivers
E_0x555b8e0c9af0 .event posedge, v0x555b8e0f60d0_0, v0x555b8e10f670_0;
S_0x555b8e115cd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 22, 10 22 0, S_0x555b8e115ab0;
 .timescale 0 0;
v0x555b8e115ed0_0 .var/2s "i", 31 0;
S_0x555b8e116ad0 .scope module, "cpuSM" "statemac" 5 444, 11 1 0, S_0x555b8dfd8f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "halt";
    .port_info 1 /INPUT 1 "waitrequest";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "active";
    .port_info 5 /OUTPUT 1 "f";
    .port_info 6 /OUTPUT 1 "e1";
    .port_info 7 /OUTPUT 1 "e2";
P_0x555b8e116c60 .param/l "exec1" 0 11 12, C4<011>;
P_0x555b8e116ca0 .param/l "exec2" 0 11 12, C4<101>;
P_0x555b8e116ce0 .param/l "fetch" 0 11 12, C4<001>;
P_0x555b8e116d20 .param/l "halt_state" 0 11 12, C4<000>;
P_0x555b8e116d60 .param/l "stall_e1" 0 11 12, C4<100>;
P_0x555b8e116da0 .param/l "stall_e2" 0 11 12, C4<110>;
P_0x555b8e116de0 .param/l "stall_f" 0 11 12, C4<010>;
v0x555b8e117280_0 .var "active", 0 0;
v0x555b8e117340_0 .net "clk", 0 0, v0x555b8e11d6b0_0;  alias, 1 drivers
v0x555b8e117490_0 .var "e1", 0 0;
v0x555b8e117530_0 .var "e2", 0 0;
v0x555b8e1175d0_0 .var "f", 0 0;
v0x555b8e117670_0 .net "halt", 0 0, v0x555b8e118110_0;  alias, 1 drivers
v0x555b8e117710_0 .net "reset", 0 0, v0x555b8e11da80_0;  alias, 1 drivers
v0x555b8e117840_0 .var "state", 2 0;
v0x555b8e1178e0_0 .net "waitrequest", 0 0, L_0x555b8e0fa370;  alias, 1 drivers
S_0x555b8e11bd90 .scope module, "ramInst" "RAM_8x_40000_avalon" 3 29, 12 1 0, S_0x555b8dff6a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 4 "byte_en";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /INPUT 1 "in_waitreq";
    .port_info 8 /OUTPUT 1 "waitreq";
P_0x555b8e11bf90 .param/str "RAM_INIT_FILE" 0 12 14, "./test/2-bin/0-fundamental_testing/dum_dum.hex.txt";
L_0x555b8e0c86e0 .functor BUFZ 1, v0x555b8e11dc70_0, C4<0>, C4<0>, C4<0>;
L_0x555b8e0b1720 .functor AND 1, v0x555b8e11d6b0_0, L_0x555b8e11df80, C4<1>, C4<1>;
v0x555b8e11c640_0 .net *"_ivl_4", 0 0, L_0x555b8e11df80;  1 drivers
v0x555b8e11c720_0 .net *"_ivl_6", 0 0, L_0x555b8e0b1720;  1 drivers
v0x555b8e11c7e0_0 .net "address", 31 0, v0x555b8e118f10_0;  alias, 1 drivers
v0x555b8e11c8d0_0 .net "byte_en", 3 0, v0x555b8e113840_0;  alias, 1 drivers
v0x555b8e11c990_0 .net "clk", 0 0, v0x555b8e11d6b0_0;  alias, 1 drivers
v0x555b8e11ca80_0 .net "in_waitreq", 0 0, v0x555b8e11dc70_0;  1 drivers
v0x555b8e11cb40_0 .var "mapped_address", 31 0;
v0x555b8e11cc20 .array "memory", 0 39999, 7 0;
v0x555b8e11cce0_0 .net "read", 0 0, L_0x555b8e12ede0;  alias, 1 drivers
v0x555b8e11ce30_0 .var "read_data", 31 0;
v0x555b8e11cef0_0 .net "waitreq", 0 0, L_0x555b8e0c86e0;  alias, 1 drivers
v0x555b8e11cf90_0 .net "write", 0 0, L_0x555b8e12eea0;  alias, 1 drivers
v0x555b8e11d050_0 .net "write_data", 31 0, v0x555b8e114080_0;  alias, 1 drivers
E_0x555b8e11c030 .event posedge, L_0x555b8e0b1720;
L_0x555b8e11df80 .reduce/nor L_0x555b8e0c86e0;
S_0x555b8e11c2b0 .scope begin, "$unm_blk_176" "$unm_blk_176" 12 21, 12 21 0, S_0x555b8e11bd90;
 .timescale 0 0;
v0x555b8e11c460_0 .var/i "i", 31 0;
v0x555b8e11c560_0 .var/i "j", 31 0;
    .scope S_0x555b8e11bd90;
T_0 ;
    %fork t_1, S_0x555b8e11c2b0;
    %jmp t_0;
    .scope S_0x555b8e11c2b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e11c460_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x555b8e11c460_0;
    %cmpi/s 40000, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x555b8e11c460_0;
    %store/vec4a v0x555b8e11cc20, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555b8e11c460_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555b8e11c460_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 12 31 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x555b8e11bf90 {0 0 0};
    %vpi_call/w 12 32 "$readmemh", P_0x555b8e11bf90, v0x555b8e11cc20, 32'sb00000000000000000100111000100000, 32'sb00000000000000001001110000111111 {0 0 0};
    %pushi/vec4 20000, 0, 32;
    %store/vec4 v0x555b8e11c560_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x555b8e11c560_0;
    %cmpi/s 20030, 0, 32;
    %jmp/0xz T_0.3, 5;
    %vpi_call/w 12 36 "$display", "RAM : INIT : RAM contents at %h are: %h", v0x555b8e11c560_0, &A<v0x555b8e11cc20, v0x555b8e11c560_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555b8e11c560_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555b8e11c560_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x555b8e11bd90;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x555b8e11bd90;
T_1 ;
    %wait E_0x555b8e11c030;
    %load/vec4 v0x555b8e11cce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x555b8e11c7e0_0;
    %cmpi/u 20000, 0, 32;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x555b8e11c7e0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x555b8e11cc20, 4;
    %load/vec4 v0x555b8e11c7e0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x555b8e11cc20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e11c7e0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x555b8e11cc20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x555b8e11c7e0_0;
    %load/vec4a v0x555b8e11cc20, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e11ce30_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 3217031168, 0, 33;
    %load/vec4 v0x555b8e11c7e0_0;
    %pad/u 33;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x555b8e11c7e0_0;
    %pad/u 33;
    %cmpi/u 3217051168, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x555b8e11c7e0_0;
    %pad/u 35;
    %pushi/vec4 3892840900, 0, 32;
    %concati/vec4 3, 0, 3;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555b8e11cc20, 4;
    %load/vec4 v0x555b8e11c7e0_0;
    %pad/u 35;
    %pushi/vec4 3892840900, 0, 32;
    %concati/vec4 2, 0, 3;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555b8e11cc20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e11c7e0_0;
    %pad/u 35;
    %pushi/vec4 3892840900, 0, 32;
    %concati/vec4 1, 0, 3;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555b8e11cc20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e11c7e0_0;
    %pad/u 34;
    %subi 3217011168, 0, 34;
    %ix/vec4 4;
    %load/vec4a v0x555b8e11cc20, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e11ce30_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e11ce30_0, 0, 32;
T_1.5 ;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x555b8e11cf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x555b8e11c7e0_0;
    %cmpi/u 20000, 0, 32;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v0x555b8e11c7e0_0;
    %store/vec4 v0x555b8e11cb40_0, 0, 32;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 3217031168, 0, 33;
    %load/vec4 v0x555b8e11c7e0_0;
    %pad/u 33;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x555b8e11c7e0_0;
    %pad/u 33;
    %cmpi/u 3217051168, 0, 33;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x555b8e11c7e0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %pad/u 32;
    %store/vec4 v0x555b8e11cb40_0, 0, 32;
T_1.10 ;
T_1.9 ;
    %load/vec4 v0x555b8e11c8d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x555b8e11d050_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x555b8e11cb40_0;
    %store/vec4a v0x555b8e11cc20, 4, 0;
T_1.12 ;
    %load/vec4 v0x555b8e11c8d0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x555b8e11d050_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x555b8e11cb40_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x555b8e11cc20, 4, 0;
T_1.14 ;
    %load/vec4 v0x555b8e11c8d0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0x555b8e11d050_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x555b8e11cb40_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x555b8e11cc20, 4, 0;
T_1.16 ;
    %load/vec4 v0x555b8e11c8d0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v0x555b8e11d050_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x555b8e11cb40_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x555b8e11cc20, 4, 0;
T_1.18 ;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555b8e116ad0;
T_2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555b8e117840_0, 0, 3;
    %end;
    .thread T_2, $init;
    .scope S_0x555b8e116ad0;
T_3 ;
    %wait E_0x555b8e0cb8d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e1175d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e117490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e117530_0, 0, 1;
    %load/vec4 v0x555b8e117840_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %vpi_call/w 11 27 "$display", "FSM: FETCH" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e117280_0, 0, 1;
    %load/vec4 v0x555b8e1178e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x555b8e117670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x555b8e117710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
T_3.13 ;
T_3.11 ;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e1175d0_0, 0, 1;
    %jmp T_3.7;
T_3.1 ;
    %vpi_call/w 11 45 "$display", "FSM: EXEC1" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e117280_0, 0, 1;
    %load/vec4 v0x555b8e1178e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x555b8e117710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
T_3.17 ;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e117490_0, 0, 1;
    %jmp T_3.7;
T_3.2 ;
    %vpi_call/w 11 60 "$display", "FSM: EXEC2" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e117280_0, 0, 1;
    %load/vec4 v0x555b8e1178e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e117530_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %vpi_call/w 11 72 "$display", "FSM: HALT" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e117280_0, 0, 1;
    %load/vec4 v0x555b8e117710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
T_3.21 ;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e117280_0, 0, 1;
    %load/vec4 v0x555b8e1178e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.22, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
T_3.23 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e117280_0, 0, 1;
    %load/vec4 v0x555b8e1178e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
T_3.25 ;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e117280_0, 0, 1;
    %load/vec4 v0x555b8e1178e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
    %jmp T_3.27;
T_3.26 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555b8e117840_0, 0;
T_3.27 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555b8e110d30;
T_4 ;
    %wait E_0x555b8e0cc0d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e111a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e1113a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e111460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e111cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e111d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e111830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e111570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e111b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e1110f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e111660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e111e50_0, 0, 1;
    %load/vec4 v0x555b8e1112e0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x555b8e111f10_0, 0, 6;
    %load/vec4 v0x555b8e1112e0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x555b8e111bf0_0, 0, 6;
    %load/vec4 v0x555b8e1112e0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555b8e112100_0, 0, 5;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e111a40_0, 0, 1;
    %load/vec4 v0x555b8e111bf0_0;
    %store/vec4 v0x555b8e111200_0, 0, 6;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e111460_0, 0, 1;
    %load/vec4 v0x555b8e111f10_0;
    %store/vec4 v0x555b8e111750_0, 0, 6;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e1113a0_0, 0, 1;
    %load/vec4 v0x555b8e111f10_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e112100_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555b8e111f10_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e112100_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x555b8e111f10_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e112100_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x555b8e111f10_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e112100_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.4, 9;
    %load/vec4 v0x555b8e112100_0;
    %store/vec4 v0x555b8e111960_0, 0, 5;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x555b8e111f10_0;
    %store/vec4 v0x555b8e111750_0, 0, 6;
    %load/vec4 v0x555b8e111bf0_0;
    %store/vec4 v0x555b8e111200_0, 0, 6;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 12, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e111cd0_0, 0, 1;
T_4.6 ;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 1, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e111d90_0, 0, 1;
T_4.8 ;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e1110f0_0, 0, 1;
T_4.10 ;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e111830_0, 0, 1;
T_4.12 ;
    %load/vec4 v0x555b8e111f10_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e112100_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555b8e111f10_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e112100_0;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.14, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e111830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e111b00_0, 0, 1;
T_4.14 ;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 6, 0, 6;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e111570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e111b00_0, 0, 1;
T_4.16 ;
    %load/vec4 v0x555b8e111f10_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e112100_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555b8e111f10_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e112100_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.18, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e111570_0, 0, 1;
T_4.18 ;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e111660_0, 0, 1;
T_4.20 ;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e111a40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e111bf0_0;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x555b8e111f10_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e112100_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x555b8e111f10_0;
    %pushi/vec4 1, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e112100_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.22, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e111e50_0, 0, 1;
T_4.22 ;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 10, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e111f10_0;
    %cmpi/e 11, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e1121e0_0, 0, 1;
T_4.24 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555b8e02fed0;
T_5 ;
    %wait E_0x555b8e0ca6f0;
    %load/vec4 v0x555b8e0f60d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e0f5b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e0f5190_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555b8e0a99c0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.2 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %add;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.3 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %add;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.4 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %and;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.5 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %and;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.6 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %div;
    %store/vec4 v0x555b8e0f5b60_0, 0, 32;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %mod;
    %store/vec4 v0x555b8e0f5190_0, 0, 32;
    %jmp T_5.30;
T_5.7 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %div;
    %store/vec4 v0x555b8e0f5b60_0, 0, 32;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %mod;
    %store/vec4 v0x555b8e0f5190_0, 0, 32;
    %jmp T_5.30;
T_5.8 ;
    %load/vec4 v0x555b8e0f5b60_0;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.9 ;
    %load/vec4 v0x555b8e0f5190_0;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.10 ;
    %load/vec4 v0x555b8e0fa420_0;
    %pad/u 64;
    %load/vec4 v0x555b8e0f2cb0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x555b8e0c8840_0, 0, 64;
    %load/vec4 v0x555b8e0c8840_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x555b8e0f5b60_0, 0, 32;
    %load/vec4 v0x555b8e0c8840_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x555b8e0f5190_0, 0, 32;
    %jmp T_5.30;
T_5.11 ;
    %load/vec4 v0x555b8e0fa420_0;
    %pad/u 64;
    %load/vec4 v0x555b8e0f2cb0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x555b8e0c8840_0, 0, 64;
    %load/vec4 v0x555b8e0c8840_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x555b8e0f5b60_0, 0, 32;
    %load/vec4 v0x555b8e0c8840_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x555b8e0f5190_0, 0, 32;
    %jmp T_5.30;
T_5.12 ;
    %load/vec4 v0x555b8e0fa420_0;
    %store/vec4 v0x555b8e0f5b60_0, 0, 32;
    %jmp T_5.30;
T_5.13 ;
    %load/vec4 v0x555b8e0fa420_0;
    %store/vec4 v0x555b8e0f5190_0, 0, 32;
    %jmp T_5.30;
T_5.14 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %or;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.15 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %or;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.16 ;
    %load/vec4 v0x555b8e0fa420_0;
    %ix/getv 4, v0x555b8e0f2cb0_0;
    %shiftl 4;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.17 ;
    %load/vec4 v0x555b8e0fa420_0;
    %ix/getv 4, v0x555b8e10de60_0;
    %shiftl 4;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.18 ;
    %load/vec4 v0x555b8e0fa420_0;
    %ix/getv 4, v0x555b8e10de60_0;
    %shiftr 4;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.19 ;
    %load/vec4 v0x555b8e0fa420_0;
    %ix/getv 4, v0x555b8e0f2cb0_0;
    %shiftr 4;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.20 ;
    %load/vec4 v0x555b8e0fa420_0;
    %ix/getv 4, v0x555b8e10de60_0;
    %shiftr 4;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.21 ;
    %load/vec4 v0x555b8e0fa420_0;
    %ix/getv 4, v0x555b8e0f2cb0_0;
    %shiftr 4;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.22 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.23 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.24 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.25 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.26 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %sub;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.27 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %xor;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.28 ;
    %load/vec4 v0x555b8e0fa420_0;
    %load/vec4 v0x555b8e0f2cb0_0;
    %xor;
    %store/vec4 v0x555b8e10dd80_0, 0, 32;
    %jmp T_5.30;
T_5.30 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555b8e10e040;
T_6 ;
    %wait E_0x555b8e0caf30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e10ea10_0, 0, 1;
    %load/vec4 v0x555b8e10edc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x555b8e10e3c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e10e3c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e10ea10_0, 0, 1;
T_6.2 ;
T_6.0 ;
    %load/vec4 v0x555b8e10ead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x555b8e10e3c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e10ea10_0, 0, 1;
T_6.6 ;
T_6.4 ;
    %load/vec4 v0x555b8e10e950_0;
    %flag_set/vec4 8;
    %load/vec4 v0x555b8e10ec20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.8, 9;
    %load/vec4 v0x555b8e10e3c0_0;
    %store/vec4 v0x555b8e10e5a0_0, 0, 32;
    %load/vec4 v0x555b8e10e740_0;
    %store/vec4 v0x555b8e10e660_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x555b8e10ece0_0, 0, 6;
    %load/vec4 v0x555b8e10ee80_0;
    %store/vec4 v0x555b8e10e4c0_0, 0, 32;
    %load/vec4 v0x555b8e10e4c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e10e950_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x555b8e10e4c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e10ec20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.10, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e10ea10_0, 0, 1;
T_6.10 ;
T_6.8 ;
    %load/vec4 v0x555b8e10ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x555b8e10e3c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e10ea10_0, 0, 1;
T_6.14 ;
T_6.12 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555b8e10f160;
T_7 ;
    %wait E_0x555b8e0cb8d0;
    %load/vec4 v0x555b8e10f4b0_0;
    %assign/vec4 v0x555b8e10f5b0_0, 0;
    %load/vec4 v0x555b8e10f310_0;
    %assign/vec4 v0x555b8e10f3f0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555b8e02fbd0;
T_8 ;
    %wait E_0x555b8dfd4d80;
    %vpi_call/w 6 260 "$display", "ALU: ALU input A:", v0x555b8e10fc90_0 {0 0 0};
    %vpi_call/w 6 261 "$display", "ALU: ALU input B:", v0x555b8e10fd60_0 {0 0 0};
    %vpi_call/w 6 262 "$display", "ALU: ALU opcode:", v0x555b8e10fe30_0 {0 0 0};
    %vpi_call/w 6 263 "$display", "ALU: ALU r:", v0x555b8e10ff00_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x555b8e02fbd0;
T_9 ;
Ewait_0 .event/or E_0x555b8e0f34e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555b8e110810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e1105d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e110500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e110b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e1106a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x555b8e110360_0;
    %store/vec4 v0x555b8e10fe30_0, 0, 6;
    %load/vec4 v0x555b8e1101c0_0;
    %store/vec4 v0x555b8e10fc90_0, 0, 32;
    %load/vec4 v0x555b8e110290_0;
    %store/vec4 v0x555b8e10fd60_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x555b8e10fba0_0;
    %store/vec4 v0x555b8e10fc90_0, 0, 32;
    %load/vec4 v0x555b8e110030_0;
    %store/vec4 v0x555b8e10fd60_0, 0, 32;
    %load/vec4 v0x555b8e110770_0;
    %store/vec4 v0x555b8e10fe30_0, 0, 6;
    %load/vec4 v0x555b8e10ff00_0;
    %store/vec4 v0x555b8e1108e0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555b8e115ab0;
T_10 ;
    %wait E_0x555b8e0c9af0;
    %load/vec4 v0x555b8e1161b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555b8e1166c0, 4;
    %assign/vec4 v0x555b8e116270_0, 0;
    %load/vec4 v0x555b8e116350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555b8e1166c0, 4;
    %assign/vec4 v0x555b8e116480_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555b8e1166c0, 4;
    %assign/vec4 v0x555b8e116810_0, 0;
    %load/vec4 v0x555b8e1168f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %fork t_3, S_0x555b8e115cd0;
    %jmp t_2;
    .scope S_0x555b8e115cd0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e115ed0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x555b8e115ed0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555b8e115ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b8e1166c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555b8e115ed0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x555b8e115ed0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .scope S_0x555b8e115ab0;
t_2 %join;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555b8e116560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x555b8e1160d0_0;
    %load/vec4 v0x555b8e115fd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b8e1166c0, 0, 4;
T_10.4 ;
T_10.1 ;
    %vpi_call/w 10 30 "$display", "REG File: 2 and 4 %h, %h", &A<v0x555b8e1166c0, 2>, &A<v0x555b8e1166c0, 4> {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x555b8e114d30;
T_11 ;
    %wait E_0x555b8e0cb8d0;
    %load/vec4 v0x555b8e1157e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x555b8e115040_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e115640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e115580_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555b8e115310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b8e115040_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 9 26 "$display", "PC: not reset or halt" {0 0 0};
    %load/vec4 v0x555b8e115880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %vpi_call/w 9 29 "$display", "PC: current value before increment: %h", v0x555b8e115040_0 {0 0 0};
    %load/vec4 v0x555b8e1154c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %vpi_call/w 9 33 "$display", "PC: In jump_r" {0 0 0};
    %load/vec4 v0x555b8e115700_0;
    %muli 4, 0, 32;
    %assign/vec4 v0x555b8e115040_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x555b8e1153b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %vpi_call/w 9 37 "$display", "PC: In jump_const" {0 0 0};
    %load/vec4 v0x555b8e115040_0;
    %load/vec4 v0x555b8e115140_0;
    %add;
    %assign/vec4 v0x555b8e115040_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 9 41 "$display", "PC: normal increment" {0 0 0};
    %load/vec4 v0x555b8e115040_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555b8e115040_0, 0;
T_11.9 ;
T_11.7 ;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555b8e1124a0;
T_12 ;
    %wait E_0x555b8e0c9680;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e114ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e114400_0, 0, 1;
    %load/vec4 v0x555b8e114240_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x555b8e113910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x555b8e114690_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555b8e114160_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x555b8e113d40_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555b8e113840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e114400_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e1145d0_0, 0, 1;
    %load/vec4 v0x555b8e113ae0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555b8e114930_0, 0, 5;
    %load/vec4 v0x555b8e114320_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.12;
T_12.4 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.12;
T_12.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e114a10_0, 0, 1;
    %load/vec4 v0x555b8e113d40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555b8e113e00_0, 0, 8;
    %jmp T_12.18;
T_12.13 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x555b8e113e00_0, 0, 8;
    %jmp T_12.18;
T_12.14 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x555b8e113e00_0, 0, 8;
    %jmp T_12.18;
T_12.15 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x555b8e113e00_0, 0, 8;
    %jmp T_12.18;
T_12.16 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x555b8e113e00_0, 0, 8;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %load/vec4 v0x555b8e113e00_0;
    %cmpi/e 255, 127, 8;
    %jmp/0xz  T_12.19, 4;
    %load/vec4 v0x555b8e113690_0;
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.20;
T_12.19 ;
    %load/vec4 v0x555b8e113ba0_0;
    %store/vec4 v0x555b8e114850_0, 0, 32;
T_12.20 ;
    %jmp T_12.12;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e114a10_0, 0, 1;
    %load/vec4 v0x555b8e113d40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555b8e113e00_0, 0, 8;
    %jmp T_12.26;
T_12.21 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x555b8e113e00_0, 0, 8;
    %jmp T_12.26;
T_12.22 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x555b8e113e00_0, 0, 8;
    %jmp T_12.26;
T_12.23 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x555b8e113e00_0, 0, 8;
    %jmp T_12.26;
T_12.24 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x555b8e113e00_0, 0, 8;
    %jmp T_12.26;
T_12.26 ;
    %pop/vec4 1;
    %load/vec4 v0x555b8e113ba0_0;
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.12;
T_12.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e114a10_0, 0, 1;
    %load/vec4 v0x555b8e113d40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555b8e113ef0_0, 0, 16;
    %jmp T_12.30;
T_12.27 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e113ef0_0, 0, 16;
    %jmp T_12.30;
T_12.28 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e113ef0_0, 0, 16;
    %jmp T_12.30;
T_12.30 ;
    %pop/vec4 1;
    %load/vec4 v0x555b8e113ef0_0;
    %cmpi/e 65535, 32767, 16;
    %jmp/0xz  T_12.31, 4;
    %load/vec4 v0x555b8e113770_0;
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %load/vec4 v0x555b8e113c70_0;
    %store/vec4 v0x555b8e114850_0, 0, 32;
T_12.32 ;
    %jmp T_12.12;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e114a10_0, 0, 1;
    %load/vec4 v0x555b8e113d40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.34, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555b8e113ef0_0, 0, 16;
    %jmp T_12.36;
T_12.33 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e113ef0_0, 0, 16;
    %jmp T_12.36;
T_12.34 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e113ef0_0, 0, 16;
    %jmp T_12.36;
T_12.36 ;
    %pop/vec4 1;
    %load/vec4 v0x555b8e113c70_0;
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.12;
T_12.9 ;
    %load/vec4 v0x555b8e113d40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.40, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.42;
T_12.37 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.42;
T_12.38 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e114770_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.42;
T_12.39 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e114770_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.42;
T_12.40 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x555b8e114770_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.42;
T_12.42 ;
    %pop/vec4 1;
    %jmp T_12.12;
T_12.10 ;
    %load/vec4 v0x555b8e113d40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.48;
T_12.43 ;
    %load/vec4 v0x555b8e114770_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.48;
T_12.44 ;
    %load/vec4 v0x555b8e114770_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.48;
T_12.45 ;
    %load/vec4 v0x555b8e114770_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.48;
T_12.46 ;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e113fc0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %jmp T_12.48;
T_12.48 ;
    %pop/vec4 1;
    %jmp T_12.12;
T_12.12 ;
    %pop/vec4 1;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555b8e114240_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e114320_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.49, 8;
    %load/vec4 v0x555b8e113910_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e1139d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.51, 8;
    %load/vec4 v0x555b8e114160_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x555b8e114850_0, 0, 32;
    %load/vec4 v0x555b8e113ae0_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555b8e114930_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e1145d0_0, 0, 1;
T_12.51 ;
    %jmp T_12.50;
T_12.49 ;
    %load/vec4 v0x555b8e114240_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_12.53, 4;
    %load/vec4 v0x555b8e113910_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555b8e1139d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.55, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e114ab0_0, 0, 1;
    %load/vec4 v0x555b8e114690_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x555b8e114160_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x555b8e113d40_0, 0, 32;
    %load/vec4 v0x555b8e114770_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555b8e114770_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e114770_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e114770_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e114080_0, 0, 32;
    %load/vec4 v0x555b8e114320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.57, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.58, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.59, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b8e113840_0, 0, 4;
    %jmp T_12.61;
T_12.57 ;
    %load/vec4 v0x555b8e113d40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.62, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.63, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.64, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.65, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b8e113840_0, 0, 4;
    %jmp T_12.67;
T_12.62 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555b8e113840_0, 0, 4;
    %jmp T_12.67;
T_12.63 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555b8e113840_0, 0, 4;
    %jmp T_12.67;
T_12.64 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555b8e113840_0, 0, 4;
    %jmp T_12.67;
T_12.65 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555b8e113840_0, 0, 4;
    %jmp T_12.67;
T_12.67 ;
    %pop/vec4 1;
    %jmp T_12.61;
T_12.58 ;
    %load/vec4 v0x555b8e113d40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.68, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.69, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b8e113840_0, 0, 4;
    %jmp T_12.71;
T_12.68 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555b8e113840_0, 0, 4;
    %jmp T_12.71;
T_12.69 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x555b8e113840_0, 0, 4;
    %jmp T_12.71;
T_12.71 ;
    %pop/vec4 1;
    %jmp T_12.61;
T_12.59 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555b8e113840_0, 0, 4;
    %jmp T_12.61;
T_12.61 ;
    %pop/vec4 1;
T_12.55 ;
T_12.53 ;
T_12.50 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555b8dfd8f90;
T_13 ;
    %wait E_0x555b8e0fa1c0;
    %vpi_call/w 5 124 "$display", "CTRL: Here is the result = %d", v0x555b8e1193c0_0 {0 0 0};
    %load/vec4 v0x555b8e118db0_0;
    %store/vec4 v0x555b8e118f10_0, 0, 32;
    %vpi_call/w 5 127 "$display", "CTRL: Read instruction at RAM address: %h", v0x555b8e118f10_0 {0 0 0};
    %load/vec4 v0x555b8e118db0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e118110_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555b8dfd8f90;
T_14 ;
    %wait E_0x555b8e0fa3e0;
    %vpi_call/w 5 139 "$display", "CTRL: RAM INFO DATA READ: %h", v0x555b8e118fd0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e119d80_0, 0, 1;
    %load/vec4 v0x555b8e118fd0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555b8e118fd0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e118fd0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b8e118fd0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b8e118240_0, 0, 32;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x555b8e118c30_0, 0, 6;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x555b8e118070_0, 0, 6;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555b8e119700_0, 0, 5;
    %vpi_call/w 5 148 "$display", "CTRL : instruction word: %h, opcode: %b, funccode: %b", v0x555b8e118240_0, v0x555b8e118c30_0, v0x555b8e118070_0 {0 0 0};
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_14.0, 4;
    %vpi_call/w 5 154 "$display", "RRRRRRRRRR type" {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_14.2, 4;
    %vpi_call/w 5 160 "$display", "JJJJJJJJJJJ type" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 5 166 "$display", "IIIIIIIIII type" {0 0 0};
T_14.3 ;
T_14.1 ;
    %vpi_call/w 5 174 "$display", "DECODE: Decoding is done, enterring parameter assginment" {0 0 0};
    %load/vec4 v0x555b8e119a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 33, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 42, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555b8e119700_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555b8e1198a0_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555b8e119560_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e119b10_0, 0, 5;
    %load/vec4 v0x555b8e118070_0;
    %store/vec4 v0x555b8e117bb0_0, 0, 6;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 26, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 27, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 24, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 25, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555b8e119700_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555b8e1198a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e119560_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e119b10_0, 0, 5;
    %load/vec4 v0x555b8e118070_0;
    %store/vec4 v0x555b8e117bb0_0, 0, 6;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 2, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e119700_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555b8e1198a0_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555b8e119560_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x555b8e119b10_0, 0, 5;
    %load/vec4 v0x555b8e118070_0;
    %store/vec4 v0x555b8e117bb0_0, 0, 6;
    %vpi_call/w 5 201 "$display", "CTRL: SLL SHAMT %h, Instruction:%h, FUNCCODE:%b", v0x555b8e119b10_0, v0x555b8e118240_0, v0x555b8e118070_0 {0 0 0};
    %vpi_call/w 5 202 "$display", "HHHHHHHHH ALU CODE %h", v0x555b8e117bb0_0 {0 0 0};
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 17, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 19, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_14.12, 4;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555b8e119700_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e1198a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e119560_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e119b10_0, 0, 5;
    %load/vec4 v0x555b8e118070_0;
    %store/vec4 v0x555b8e117bb0_0, 0, 6;
    %vpi_call/w 5 211 "$display", "Detect JR in EXEC 1, Rs: %d", v0x555b8e119700_0 {0 0 0};
    %jmp T_14.13;
T_14.12 ;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_14.14, 4;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555b8e119700_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e1198a0_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555b8e119560_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e119b10_0, 0, 5;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555b8e117bb0_0, 0, 6;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 16, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 18, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_14.16, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e119700_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e1198a0_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555b8e119560_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e119b10_0, 0, 5;
    %load/vec4 v0x555b8e118070_0;
    %store/vec4 v0x555b8e117bb0_0, 0, 6;
T_14.16 ;
T_14.15 ;
T_14.13 ;
T_14.11 ;
T_14.9 ;
T_14.7 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x555b8e118410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.18, 8;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_14.20, 4;
    %load/vec4 v0x555b8e119490_0;
    %cmpi/e 1, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e119490_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e119490_0;
    %cmpi/e 0, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e119490_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_14.22, 4;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555b8e119700_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e1198a0_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555b8e118330_0, 0, 16;
T_14.22 ;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555b8e117bb0_0, 0, 6;
    %jmp T_14.21;
T_14.20 ;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 7, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_14.24, 4;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555b8e119700_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e1198a0_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555b8e118330_0, 0, 16;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555b8e117bb0_0, 0, 6;
    %jmp T_14.25;
T_14.24 ;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 12, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 10, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 11, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_14.26, 4;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555b8e119700_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555b8e1198a0_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555b8e118330_0, 0, 16;
    %load/vec4 v0x555b8e118c30_0;
    %store/vec4 v0x555b8e117bb0_0, 0, 6;
    %load/vec4 v0x555b8e1198a0_0;
    %store/vec4 v0x555b8e119560_0, 0, 5;
    %vpi_call/w 5 256 "$display", "CTRL: INFO: ADDIU called" {0 0 0};
    %vpi_call/w 5 257 "$display", "CTRL: INPUT INFO: Rs = %h Rt = %h Immediate = %h ALUCODE = %h Rd = %h", &PV<v0x555b8e118240_0, 21, 5>, &PV<v0x555b8e118240_0, 16, 5>, &PV<v0x555b8e118240_0, 0, 16>, v0x555b8e118c30_0, v0x555b8e119700_0 {0 0 0};
    %jmp T_14.27;
T_14.26 ;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 32, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 40, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 41, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_14.28, 4;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x555b8e119700_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555b8e1198a0_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555b8e118330_0, 0, 16;
    %load/vec4 v0x555b8e118c30_0;
    %parti/s 3, 3, 3;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_14.30, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e11a4f0_0, 0, 1;
    %load/vec4 v0x555b8e118550_0;
    %store/vec4 v0x555b8e118f10_0, 0, 32;
    %jmp T_14.31;
T_14.30 ;
    %load/vec4 v0x555b8e118c30_0;
    %parti/s 3, 3, 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_14.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e11a590_0, 0, 1;
T_14.32 ;
T_14.31 ;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555b8e117bb0_0, 0, 6;
    %jmp T_14.29;
T_14.28 ;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_14.34, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555b8e119700_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x555b8e1198a0_0, 0, 5;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555b8e118330_0, 0, 16;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x555b8e117bb0_0, 0, 6;
T_14.34 ;
T_14.29 ;
T_14.27 ;
T_14.25 ;
T_14.21 ;
    %jmp T_14.19;
T_14.18 ;
    %load/vec4 v0x555b8e1184b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.36, 8;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 26, 0, 2;
    %store/vec4 v0x555b8e119ca0_0, 0, 26;
T_14.36 ;
T_14.19 ;
T_14.5 ;
    %load/vec4 v0x555b8e11a420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.38, 8;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_14.40, 4;
    %load/vec4 v0x555b8e118240_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x555b8e119560_0, 0, 5;
    %jmp T_14.41;
T_14.40 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x555b8e119560_0, 0, 5;
T_14.41 ;
T_14.38 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555b8dfd8f90;
T_15 ;
    %wait E_0x555b8dfbed10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e11a700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e11a630_0, 0, 1;
    %vpi_call/w 5 306 "$display", "CTRL: Instruction again: %b, FUNCCODE: %b", v0x555b8e118240_0, v0x555b8e118070_0 {0 0 0};
    %load/vec4 v0x555b8e119a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 33, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 42, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x555b8e1197d0_0;
    %store/vec4 v0x555b8e118a50_0, 0, 32;
    %load/vec4 v0x555b8e119970_0;
    %store/vec4 v0x555b8e118b40_0, 0, 32;
    %load/vec4 v0x555b8e1193c0_0;
    %store/vec4 v0x555b8e11a8a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e119d80_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x555b8e119970_0;
    %store/vec4 v0x555b8e118a50_0, 0, 32;
    %load/vec4 v0x555b8e1197d0_0;
    %store/vec4 v0x555b8e118b40_0, 0, 32;
    %load/vec4 v0x555b8e1193c0_0;
    %store/vec4 v0x555b8e11a8a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e119d80_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 26, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 27, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 24, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 25, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x555b8e1197d0_0;
    %store/vec4 v0x555b8e118a50_0, 0, 32;
    %load/vec4 v0x555b8e119970_0;
    %store/vec4 v0x555b8e118b40_0, 0, 32;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 2, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x555b8e119970_0;
    %store/vec4 v0x555b8e118a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e118b40_0, 0, 32;
    %load/vec4 v0x555b8e1193c0_0;
    %store/vec4 v0x555b8e11a8a0_0, 0, 32;
    %vpi_call/w 5 338 "$display", "CTRL: INFO: Currently in the SLL statement" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e119d80_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 19, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x555b8e1197d0_0;
    %store/vec4 v0x555b8e118a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e118b40_0, 0, 32;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 16, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 18, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_15.12, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e118a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e118b40_0, 0, 32;
    %load/vec4 v0x555b8e1193c0_0;
    %store/vec4 v0x555b8e11a8a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e119d80_0, 0, 1;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_15.14, 4;
    %vpi_call/w 5 356 "$display", "Arrived at jr: %h, Rs: %d", v0x555b8e1197d0_0, v0x555b8e119700_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e118a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e118b40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e11a700_0, 0, 1;
    %load/vec4 v0x555b8e1197d0_0;
    %store/vec4 v0x555b8e11a7d0_0, 0, 32;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x555b8e118070_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_15.16, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e118a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e118b40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e11a700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e119d80_0, 0, 1;
    %load/vec4 v0x555b8e118db0_0;
    %store/vec4 v0x555b8e11a8a0_0, 0, 32;
    %load/vec4 v0x555b8e1197d0_0;
    %store/vec4 v0x555b8e11a7d0_0, 0, 32;
T_15.16 ;
T_15.15 ;
T_15.13 ;
T_15.11 ;
T_15.9 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x555b8e118410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.18, 8;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_15.20, 4;
    %load/vec4 v0x555b8e119490_0;
    %cmpi/e 1, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e119490_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e119490_0;
    %cmpi/e 0, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e119490_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_15.22, 4;
    %load/vec4 v0x555b8e117c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.24, 8;
    %load/vec4 v0x555b8e118330_0;
    %pad/u 32;
    %store/vec4 v0x555b8e118e70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e11a630_0, 0, 1;
    %load/vec4 v0x555b8e11a420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.26, 8;
    %load/vec4 v0x555b8e118db0_0;
    %store/vec4 v0x555b8e11a8a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e119d80_0, 0, 1;
T_15.26 ;
T_15.24 ;
T_15.22 ;
    %jmp T_15.21;
T_15.20 ;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 7, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 9, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 9;
    %flag_or 4, 8;
    %jmp/0xz  T_15.28, 4;
    %load/vec4 v0x555b8e117c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.30, 8;
    %load/vec4 v0x555b8e118330_0;
    %pad/u 32;
    %store/vec4 v0x555b8e118e70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e11a630_0, 0, 1;
T_15.30 ;
    %jmp T_15.29;
T_15.28 ;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 12, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 10, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 11, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_15.32, 4;
    %load/vec4 v0x555b8e1197d0_0;
    %store/vec4 v0x555b8e118a50_0, 0, 32;
    %load/vec4 v0x555b8e118330_0;
    %pad/u 32;
    %store/vec4 v0x555b8e118b40_0, 0, 32;
    %load/vec4 v0x555b8e1193c0_0;
    %store/vec4 v0x555b8e11a8a0_0, 0, 32;
    %vpi_call/w 5 402 "$display", "CTRL: Here is the RsDATA in andi = %d", v0x555b8e1197d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e119d80_0, 0, 1;
    %jmp T_15.33;
T_15.32 ;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 32, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 40, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 41, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_15.34, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e118a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b8e118b40_0, 0, 32;
    %load/vec4 v0x555b8e118c30_0;
    %parti/s 3, 3, 3;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_15.36, 4;
    %load/vec4 v0x555b8e119630_0;
    %store/vec4 v0x555b8e11a8a0_0, 0, 32;
    %load/vec4 v0x555b8e1198a0_0;
    %store/vec4 v0x555b8e119560_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e119d80_0, 0, 1;
    %jmp T_15.37;
T_15.36 ;
    %load/vec4 v0x555b8e118c30_0;
    %parti/s 3, 3, 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_15.38, 4;
    %load/vec4 v0x555b8e118550_0;
    %store/vec4 v0x555b8e118f10_0, 0, 32;
T_15.38 ;
T_15.37 ;
    %jmp T_15.35;
T_15.34 ;
    %load/vec4 v0x555b8e118c30_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_15.40, 4;
    %load/vec4 v0x555b8e1198a0_0;
    %store/vec4 v0x555b8e119560_0, 0, 5;
    %load/vec4 v0x555b8e119630_0;
    %store/vec4 v0x555b8e11a8a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b8e119d80_0, 0, 1;
    %jmp T_15.41;
T_15.40 ;
    %load/vec4 v0x555b8e1184b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.42, 8;
    %load/vec4 v0x555b8e119ca0_0;
    %pad/u 32;
    %store/vec4 v0x555b8e118e70_0, 0, 32;
T_15.42 ;
T_15.41 ;
T_15.35 ;
T_15.33 ;
T_15.29 ;
T_15.21 ;
T_15.18 ;
T_15.1 ;
    %vpi_call/w 5 439 "$display", "CTRL: Here is the result = %d", v0x555b8e1193c0_0 {0 0 0};
    %jmp T_15;
    .thread T_15;
    .scope S_0x555b8dff6c30;
T_16 ;
    %wait E_0x555b8dfe89a0;
    %vpi_call/w 4 42 "$display", "CPU : INFO   : Resetting." {0 0 0};
    %jmp T_16;
    .thread T_16;
    .scope S_0x555b8dff6c30;
T_17 ;
    %wait E_0x555b8e0cb8d0;
    %load/vec4 v0x555b8e11afc0_0;
    %store/vec4 v0x555b8e11b460_0, 0, 1;
    %load/vec4 v0x555b8e11b910_0;
    %store/vec4 v0x555b8e11b520_0, 0, 1;
    %load/vec4 v0x555b8e11b0d0_0;
    %store/vec4 v0x555b8e11b350_0, 0, 32;
    %load/vec4 v0x555b8e11b740_0;
    %store/vec4 v0x555b8e11b680_0, 0, 32;
    %load/vec4 v0x555b8e11b5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x555b8dff6c30;
T_18 ;
    %wait E_0x555b8dfe8c60;
    %vpi_call/w 4 57 "$display", "CPU : OUT   : %d", v0x555b8e11b800_0 {0 0 0};
    %jmp T_18;
    .thread T_18;
    .scope S_0x555b8dff6a00;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b8e11d6b0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_19.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 500, 0;
    %load/vec4 v0x555b8e11d6b0_0;
    %nor/r;
    %store/vec4 v0x555b8e11d6b0_0, 0, 1;
    %delay 500, 0;
    %load/vec4 v0x555b8e11d6b0_0;
    %nor/r;
    %store/vec4 v0x555b8e11d6b0_0, 0, 1;
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 68 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x555b8e033330 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x555b8dff6a00;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b8e11da80_0, 0;
    %wait E_0x555b8e0cb8d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b8e11da80_0, 0;
    %wait E_0x555b8e0cb8d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b8e11da80_0, 0;
    %vpi_call/w 3 81 "$display", "TB : Reset is now low." {0 0 0};
    %wait E_0x555b8e0cb8d0;
    %load/vec4 v0x555b8e11d280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %jmp T_20.1;
T_20.0 ;
    %vpi_call/w 3 83 "$display", "TB : CPU did not set active=1 after reset." {0 0 0};
T_20.1 ;
T_20.2 ;
    %load/vec4 v0x555b8e11d280_0;
    %flag_set/vec4 8;
    %jmp/0xz T_20.3, 8;
    %wait E_0x555b8e0cb8d0;
    %jmp T_20.2;
T_20.3 ;
    %vpi_call/w 3 91 "$display", "TB : finished; running=0" {0 0 0};
    %vpi_call/w 3 92 "$display", "TB : INFO : register_v0=%h", v0x555b8e11d9e0_0 {0 0 0};
    %vpi_call/w 3 97 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x555b8dff6a00;
T_21 ;
    %wait E_0x555b8e0cb8d0;
    %load/vec4 v0x555b8e11d810_0;
    %load/vec4 v0x555b8e11dc70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b8e11d530_0, 0;
T_21.0 ;
    %load/vec4 v0x555b8e11d530_0;
    %load/vec4 v0x555b8e11dc70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x555b8e11d810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.4, 4;
    %jmp T_21.5;
T_21.4 ;
    %vpi_call/w 3 110 "$fatal", 32'sb00000000000000000000000000000010, "TB : Read disabled during wait request" {0 0 0};
T_21.5 ;
T_21.2 ;
    %load/vec4 v0x555b8e11d530_0;
    %load/vec4 v0x555b8e11dc70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b8e11d530_0, 0;
    %load/vec4 v0x555b8e11d810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.8, 4;
    %jmp T_21.9;
T_21.8 ;
    %vpi_call/w 3 114 "$fatal", 32'sb00000000000000000000000000000010, "TB : Read not executed after wait request" {0 0 0};
T_21.9 ;
T_21.6 ;
    %load/vec4 v0x555b8e11ddb0_0;
    %load/vec4 v0x555b8e11dc70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b8e11d5f0_0, 0;
T_21.10 ;
    %load/vec4 v0x555b8e11d5f0_0;
    %load/vec4 v0x555b8e11dc70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %load/vec4 v0x555b8e11ddb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.14, 4;
    %jmp T_21.15;
T_21.14 ;
    %vpi_call/w 3 122 "$fatal", 32'sb00000000000000000000000000000010, "TB : Write disabled during wait request" {0 0 0};
T_21.15 ;
T_21.12 ;
    %load/vec4 v0x555b8e11d5f0_0;
    %load/vec4 v0x555b8e11dc70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b8e11d5f0_0, 0;
    %load/vec4 v0x555b8e11ddb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.18, 4;
    %jmp T_21.19;
T_21.18 ;
    %vpi_call/w 3 126 "$fatal", 32'sb00000000000000000000000000000010, "TB : Write not executed after wait request" {0 0 0};
T_21.19 ;
T_21.16 ;
    %load/vec4 v0x555b8e11d810_0;
    %load/vec4 v0x555b8e11ddb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.20, 8;
    %vpi_call/w 3 129 "$fatal", 32'sb00000000000000000000000000000010, "TB : CPU tries to read from RAM while trying to write to it." {0 0 0};
T_21.20 ;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "test/0-MIPS_tb_RAM/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_ControlUnit.v";
    "rtl/mips_cpu_ALU_comb.v";
    "rtl/mips_cpu_IR.v";
    "rtl/mips_cpu_loadandstore.v";
    "rtl/mips_cpu_PC.v";
    "rtl/mips_cpu_registerfile.v";
    "rtl/mips_cpu_statemac.v";
    "test/0-MIPS_tb_RAM/RAM_8x_40000_avalon.v";
