// Seed: 883919601
module module_0 (
    output supply1 id_0,
    output supply1 id_1
);
endmodule
module module_1 #(
    parameter id_3 = 32'd17,
    parameter id_8 = 32'd12
) (
    output supply1 id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri1 _id_3,
    input supply1 id_4,
    input supply0 id_5,
    output logic id_6,
    output uwire id_7,
    input tri0 _id_8,
    output supply1 id_9,
    output tri0 id_10,
    input supply1 id_11,
    input tri id_12,
    output supply0 id_13,
    output tri id_14,
    output uwire id_15,
    input supply1 id_16,
    input supply1 id_17,
    output supply1 id_18,
    input wor id_19,
    input supply1 id_20
);
  logic id_22;
  module_0 modCall_1 (
      id_15,
      id_1
  );
  assign modCall_1.id_0 = 0;
  parameter id_23 = 1;
  assign id_9 = id_19;
  parameter id_24 = id_23[id_3][id_8 : 1'b0] * id_23;
  logic id_25 = -1;
  wire id_26, id_27;
  initial begin : LABEL_0
    id_6 = id_24;
    begin : LABEL_1
      begin : LABEL_2
        $clog2(91);
        ;
        return -1;
        if (1'b0) id_22 <= id_27;
      end
    end
  end
  assign id_13 = id_26;
endmodule
