read -sv run_verilog_mid/adder_32b_9_85_44e5853e6ddba961fd9bb13ddacca788.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_85_44e5853e6ddba961fd9bb13ddacca788_yosys.v
