[[back to Contents]](https://github.com/Amulek1416/verilog-help-sheet/blob/main/README.md)
# Procedural Statements (Verilog)
Procedural statements are used to 

There are two procedural statements in Verilog, `always` and `initial`

## always

## initial

[[back to Contents]](https://github.com/Amulek1416/verilog-help-sheet/blob/main/README.md)
