Info: Generated by version: 19.4 build 64
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/mark_for_codepoint/mark_for_codepoint.ip --synthesis=VERILOG --output-directory=/home/canesche/HLStools/intel/a.prj/components/mark_for_codepoint/mark_for_codepoint --family="Arria 10" --part=10AX115U1F45I1SG
Info: mark_for_codepoint: "Transforming system: mark_for_codepoint"
Info: mark_for_codepoint: "Naming system components in system: mark_for_codepoint"
Info: mark_for_codepoint: "Processing generation queue"
Info: mark_for_codepoint: "Generating: mark_for_codepoint"
Info: mark_for_codepoint: "Generating: mark_for_codepoint_internal"
Info: mark_for_codepoint: Done "mark_for_codepoint" with 2 modules, 69 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/canesche/HLStools/intel/a.prj/components/mark_for_codepoint/mark_for_codepoint.ip --synthesis=VERILOG --ipxact --output-directory=/home/canesche/HLStools/intel/a.prj/components/mark_for_codepoint/mark_for_codepoint --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
