# written for flow package Vivado 
set sdc_version 1.7 

create_clock -name clk -period 20.0 -waveform { 0.0 10.0 } [get_ports {clk}]
set_clock_uncertainty 0.0 [get_clocks {clk}]

create_clock -name virtual_io_clk -period 20.0
## IO TIMING CONSTRAINTS
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {rst}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_0_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_0_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_0_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_0_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_0_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_1_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_1_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_1_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_1_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_1_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_2_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_2_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_2_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_2_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_2_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_3_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_3_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_3_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_3_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_3_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_4_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_4_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_4_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_4_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_4_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_5_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_5_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_5_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_5_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_5_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_6_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_6_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_6_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_6_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_6_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_7_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_7_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_7_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_7_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_7_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_8_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_8_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_8_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_8_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_8_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_9_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_9_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_9_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_9_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_9_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_10_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_10_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_10_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_10_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_10_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_11_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_11_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_11_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_11_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_11_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_12_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_12_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_12_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_12_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_12_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_13_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_13_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_13_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_13_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_13_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_14_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_14_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_14_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_14_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_14_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_15_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_15_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_15_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_15_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_15_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_15_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_16_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_16_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_16_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_16_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_16_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_16_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_17_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_17_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_17_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_17_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_17_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_17_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_18_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_18_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_18_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_18_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_18_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_18_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_19_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_19_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_19_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_19_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_19_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_19_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_20_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_20_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_20_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_20_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_20_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_20_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_21_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_21_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_21_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_21_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_21_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_21_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_22_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_22_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_22_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_22_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_22_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_22_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_23_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_23_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_23_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_23_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_23_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_23_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_24_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_24_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_24_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_24_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_24_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_24_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_25_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_25_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_25_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_25_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_25_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_25_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_26_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_26_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_26_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_26_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_26_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_26_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_27_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_27_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_27_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_27_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_27_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_27_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_28_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_28_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_28_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_28_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_28_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_28_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_29_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_29_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_29_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_29_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_29_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_29_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_30_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_30_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_30_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_30_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_30_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_30_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_31_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_31_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_31_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_31_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_31_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_31_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_32_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_32_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_32_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_32_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_32_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_32_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_33_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_33_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_33_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_33_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_33_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_33_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_34_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_34_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_34_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_34_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_34_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_34_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_35_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_35_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_35_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_35_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_35_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_35_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_36_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_36_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_36_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_36_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_36_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_36_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_37_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_37_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_37_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_37_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_37_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_37_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_38_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_38_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_38_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_38_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_38_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_38_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_39_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_39_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_39_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_39_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_39_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_39_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_40_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_40_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_40_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_40_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_40_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_40_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_41_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_41_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_41_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_41_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_41_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_41_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_42_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_42_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_42_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_42_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_42_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_42_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_43_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_43_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_43_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_43_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_43_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_43_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_44_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_44_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_44_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_44_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_44_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_44_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_45_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_45_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_45_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_45_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_45_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_45_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_46_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_46_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_46_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_46_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_46_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_46_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_47_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_47_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_47_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_47_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_47_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_47_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_48_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_48_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_48_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_48_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_48_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_48_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_49_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_49_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_49_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_49_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_49_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_49_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_50_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_50_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_50_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_50_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_50_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_50_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_51_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_51_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_51_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_51_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_51_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_51_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_52_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_52_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_52_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_52_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_52_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_52_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_53_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_53_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_53_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_53_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_53_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_53_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_54_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_54_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_54_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_54_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_54_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_54_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_55_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_55_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_55_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_55_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_55_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_55_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_56_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_56_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_56_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_56_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_56_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_56_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_57_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_57_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_57_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_57_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_57_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_57_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_58_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_58_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_58_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_58_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_58_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_58_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_59_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_59_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_59_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_59_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_59_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_59_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_60_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_60_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_60_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_60_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_60_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_60_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_61_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_61_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_61_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_61_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_61_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_61_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_62_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_62_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_62_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_62_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_62_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_62_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_63_wadr[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_63_d[*]}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_63_we}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {vec_rsc_0_63_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {vec_rsc_0_63_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {vec_rsc_triosy_0_63_lz}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {p_rsc_dat[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {p_rsc_triosy_lz}]
set_input_delay -clock [get_clocks {clk}] 0.0 [get_ports {r_rsc_dat[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {r_rsc_triosy_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_0_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_0_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_0_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_1_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_1_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_1_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_2_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_2_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_2_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_3_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_3_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_3_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_4_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_4_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_4_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_5_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_5_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_5_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_6_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_6_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_6_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_7_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_7_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_7_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_8_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_8_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_8_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_9_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_9_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_9_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_10_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_10_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_10_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_11_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_11_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_11_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_12_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_12_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_12_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_13_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_13_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_13_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_14_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_14_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_14_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_15_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_15_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_15_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_16_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_16_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_16_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_17_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_17_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_17_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_18_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_18_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_18_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_19_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_19_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_19_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_20_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_20_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_20_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_21_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_21_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_21_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_22_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_22_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_22_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_23_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_23_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_23_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_24_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_24_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_24_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_25_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_25_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_25_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_26_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_26_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_26_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_27_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_27_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_27_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_28_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_28_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_28_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_29_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_29_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_29_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_30_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_30_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_30_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_31_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_31_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_31_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_32_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_32_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_32_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_33_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_33_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_33_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_34_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_34_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_34_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_35_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_35_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_35_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_36_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_36_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_36_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_37_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_37_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_37_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_38_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_38_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_38_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_39_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_39_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_39_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_40_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_40_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_40_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_41_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_41_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_41_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_42_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_42_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_42_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_43_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_43_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_43_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_44_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_44_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_44_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_45_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_45_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_45_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_46_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_46_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_46_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_47_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_47_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_47_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_48_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_48_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_48_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_49_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_49_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_49_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_50_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_50_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_50_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_51_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_51_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_51_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_52_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_52_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_52_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_53_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_53_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_53_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_54_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_54_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_54_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_55_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_55_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_55_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_56_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_56_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_56_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_57_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_57_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_57_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_58_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_58_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_58_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_59_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_59_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_59_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_60_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_60_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_60_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_61_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_61_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_61_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_62_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_62_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_62_lz}]
set_output_delay -clock [get_clocks {clk}] 1.17 [get_ports {twiddle_rsc_0_63_radr[*]}]
set_input_delay -clock [get_clocks {clk}] 1.51 [get_ports {twiddle_rsc_0_63_q[*]}]
set_output_delay -clock [get_clocks {clk}] 0.0 [get_ports {twiddle_rsc_triosy_0_63_lz}]

