module Master(clk, reset,start, slaveSelect, masterDataToSend, masterDataReceived,SCLK, CS, MOSI, MISO);
input clk,reset,start,MISO;
input [1:0]slaveSelect;
input [7:0]masterDataToSend;
output reg [7:0]masterDataReceived;
output reg SCLK;
output reg[2:0]CS;
output reg MOSI;
integer i;
//assign SCLK=clk;

// 00 first slave
// 01 second slave
// 10 third slave
// CS[0] for first slave

always@(posedge start)
begin
i<=0;
CS<=(slaveSelect==2'b00)?3'b011:(slaveSelect==2'b01)?3'b101:(slaveSelect==2'b10)?3'b110:3'b111;
end

//always@(posedge reset)
//masterDataReceived <=8'b00000000;

//assign SCLK=clk;
//wire s;
//assign s=&CS;

always@(posedge clk or posedge reset)
begin

if(reset)begin
masterDataReceived <=8'b00000000;
i<=0;
end
else if(i<=7)
begin
MOSI <= masterDataToSend[i];
i=i+1;
end
else //8-bitfinsh
CS<=3'b111;
if(&CS==1'b0)
SCLK<=clk;
else
SCLK<=1'bz;
end


always@(negedge clk or posedge reset) begin
if(reset)begin
masterDataReceived <=8'b00000000;
i<=0;
end
else if(&CS==1'b0)
masterDataReceived <= {MISO,masterDataReceived[7:1]};
if(&CS==1'b0)
SCLK<=clk;
else
SCLK<=1'bz;
end
endmodule



module MasterTB();
reg clk,reset,start,MISO;
reg [1:0]slaveSelect;
reg [7:0]masterDataToSend;
wire [7:0]masterDataReceived;
wire SCLK,CS,MOSI;
Master M(clk, reset,start, slaveSelect, masterDataToSend, masterDataReceived,SCLK, CS, MOSI, MISO);
initial
begin
clk=1'b0;
reset=1'b1;
start=1'b0;
#5
reset=1'b0;
start=1'b1;
slaveSelect=2'b00;
masterDataToSend=8'b11010011;
#5
MISO=1'b0;
#10
MISO=1'b1;
#10
MISO=1'b1;
#10
MISO=1'b0;
#10
MISO=1'b0;
#10
MISO=1'b1;
#10
MISO=1'b1;
#10
MISO=1'b1;
#5
reset=1'b1;
start=1'b0;
//#50
//slaveSelect=2'b01;
//#50
//slaveSelect=2'b10;

#16
reset=1'b0;
start=1'b1;
slaveSelect=2'b11;

end
always 
#5 clk = ~clk;
endmodule

