Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8ffa7ff841be440c834069fd6c787024 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_project_1_voto_ABC_behav xil_defaultlib.tb_project_1_voto_ABC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.project_1_voto_ABC [project_1_voto_abc_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_project_1_voto_abc
Built simulation snapshot tb_project_1_voto_ABC_behav
