--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml debounce_test.twx debounce_test.ncd -o debounce_test.twr
debounce_test.pcf

Design file:              debounce_test.ncd
Physical constraint file: debounce_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 529 paths analyzed, 201 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.031ns.
--------------------------------------------------------------------------------

Paths for end point d_reg_0 (SLICE_X6Y4.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_reg (FF)
  Destination:          d_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.991ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.274 - 0.279)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_reg to d_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.AQ      Tcko                  0.408   db_reg
                                                       db_reg
    SLICE_X10Y11.A2      net (fanout=1)        0.956   db_reg
    SLICE_X10Y11.A       Tilo                  0.205   db_reg
                                                       db_tick1
    SLICE_X6Y4.CE        net (fanout=2)        1.087   db_tick
    SLICE_X6Y4.CLK       Tceck                 0.335   d_reg<3>
                                                       d_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (0.948ns logic, 2.043ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit/state_reg_FSM_FFd1 (FF)
  Destination:          d_reg_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.611 - 0.593)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit/state_reg_FSM_FFd1 to d_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.AQ      Tcko                  0.447   db_unit/state_reg_FSM_FFd3
                                                       db_unit/state_reg_FSM_FFd1
    SLICE_X10Y11.A6      net (fanout=8)        0.542   db_unit/state_reg_FSM_FFd1
    SLICE_X10Y11.A       Tilo                  0.205   db_reg
                                                       db_tick1
    SLICE_X6Y4.CE        net (fanout=2)        1.087   db_tick
    SLICE_X6Y4.CLK       Tceck                 0.335   d_reg<3>
                                                       d_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (0.987ns logic, 1.629ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point d_reg_3 (SLICE_X6Y4.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_reg (FF)
  Destination:          d_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.971ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.274 - 0.279)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_reg to d_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.AQ      Tcko                  0.408   db_reg
                                                       db_reg
    SLICE_X10Y11.A2      net (fanout=1)        0.956   db_reg
    SLICE_X10Y11.A       Tilo                  0.205   db_reg
                                                       db_tick1
    SLICE_X6Y4.CE        net (fanout=2)        1.087   db_tick
    SLICE_X6Y4.CLK       Tceck                 0.315   d_reg<3>
                                                       d_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.928ns logic, 2.043ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit/state_reg_FSM_FFd1 (FF)
  Destination:          d_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.611 - 0.593)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit/state_reg_FSM_FFd1 to d_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.AQ      Tcko                  0.447   db_unit/state_reg_FSM_FFd3
                                                       db_unit/state_reg_FSM_FFd1
    SLICE_X10Y11.A6      net (fanout=8)        0.542   db_unit/state_reg_FSM_FFd1
    SLICE_X10Y11.A       Tilo                  0.205   db_reg
                                                       db_tick1
    SLICE_X6Y4.CE        net (fanout=2)        1.087   db_tick
    SLICE_X6Y4.CLK       Tceck                 0.315   d_reg<3>
                                                       d_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (0.967ns logic, 1.629ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point d_reg_2 (SLICE_X6Y4.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_reg (FF)
  Destination:          d_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.970ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.274 - 0.279)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_reg to d_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.AQ      Tcko                  0.408   db_reg
                                                       db_reg
    SLICE_X10Y11.A2      net (fanout=1)        0.956   db_reg
    SLICE_X10Y11.A       Tilo                  0.205   db_reg
                                                       db_tick1
    SLICE_X6Y4.CE        net (fanout=2)        1.087   db_tick
    SLICE_X6Y4.CLK       Tceck                 0.314   d_reg<3>
                                                       d_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (0.927ns logic, 2.043ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit/state_reg_FSM_FFd1 (FF)
  Destination:          d_reg_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.611 - 0.593)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit/state_reg_FSM_FFd1 to d_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.AQ      Tcko                  0.447   db_unit/state_reg_FSM_FFd3
                                                       db_unit/state_reg_FSM_FFd1
    SLICE_X10Y11.A6      net (fanout=8)        0.542   db_unit/state_reg_FSM_FFd1
    SLICE_X10Y11.A       Tilo                  0.205   db_reg
                                                       db_tick1
    SLICE_X6Y4.CE        net (fanout=2)        1.087   db_tick
    SLICE_X6Y4.CLK       Tceck                 0.314   d_reg<3>
                                                       d_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.595ns (0.966ns logic, 1.629ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point d_reg_7 (SLICE_X6Y5.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d_reg_7 (FF)
  Destination:          d_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d_reg_7 to d_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y5.DQ        Tcko                  0.200   d_reg<7>
                                                       d_reg_7
    SLICE_X6Y5.D6        net (fanout=2)        0.026   d_reg<7>
    SLICE_X6Y5.CLK       Tah         (-Th)    -0.237   d_reg<7>
                                                       d_reg<7>_rt
                                                       Mcount_d_reg_xor<7>
                                                       d_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_1 (SLICE_X14Y1.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               disp_unit/q_reg_1 (FF)
  Destination:          disp_unit/q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: disp_unit/q_reg_1 to disp_unit/q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y1.BQ       Tcko                  0.200   disp_unit/q_reg<3>
                                                       disp_unit/q_reg_1
    SLICE_X14Y1.B5       net (fanout=1)        0.070   disp_unit/q_reg<1>
    SLICE_X14Y1.CLK      Tah         (-Th)    -0.234   disp_unit/q_reg<3>
                                                       disp_unit/q_reg<1>_rt
                                                       disp_unit/Mcount_q_reg_cy<3>
                                                       disp_unit/q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point disp_unit/q_reg_5 (SLICE_X14Y2.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               disp_unit/q_reg_5 (FF)
  Destination:          disp_unit/q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: disp_unit/q_reg_5 to disp_unit/q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y2.BQ       Tcko                  0.200   disp_unit/q_reg<7>
                                                       disp_unit/q_reg_5
    SLICE_X14Y2.B5       net (fanout=1)        0.070   disp_unit/q_reg<5>
    SLICE_X14Y2.CLK      Tah         (-Th)    -0.234   disp_unit/q_reg<7>
                                                       disp_unit/q_reg<5>_rt
                                                       disp_unit/Mcount_q_reg_cy<7>
                                                       disp_unit/q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: d_reg<3>/CLK
  Logical resource: d_reg_0/CK
  Location pin: SLICE_X6Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: d_reg<3>/CLK
  Logical resource: d_reg_1/CK
  Location pin: SLICE_X6Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.031|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 529 paths, 0 nets, and 138 connections

Design statistics:
   Minimum period:   3.031ns{1}   (Maximum frequency: 329.924MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 13 18:44:19 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 210 MB



