// Seed: 4198400274
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wand id_5,
    input tri1 id_6,
    input wand id_7,
    input wire id_8,
    input tri id_9,
    input wor id_10,
    output tri id_11,
    input tri1 id_12
);
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1
);
  logic id_3[1 : 1];
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
macromodule module_2 (
    input supply0 id_0,
    output tri1 id_1,
    input tri id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_11 = 0;
endmodule
