Analysis & Synthesis report for traffic_led
Thu Jun 29 14:43:01 2023
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Inverted Register Statistics
  9. Parameter Settings for User Entity Instance: state_trans_model:u0_state_trans_model
 10. Parameter Settings for User Entity Instance: bit_seg_module:u1_bit_seg_module
 11. Parameter Settings for User Entity Instance: led_module:u2_led_module
 12. Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_counter:count_s_rtl_0
 13. Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_counter:t_count_rtl_1
 14. Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Div0
 15. Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0
 16. Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Div3
 17. Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Mod3
 18. Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Div1
 19. Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Div2
 21. Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2
 22. Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add11
 23. Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add12
 24. Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add17
 25. Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add18
 26. Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add19
 27. Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add22
 28. Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add23
 29. Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add24
 30. Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add25
 31. Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add1
 32. Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add2
 33. Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add3
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu Jun 29 14:43:01 2023         ;
; Quartus II Version          ; 6.0 Build 202 06/20/2006 SP 1 SJ Full Version ;
; Revision Name               ; traffic_led                                   ;
; Top-level Entity Name       ; traffic_led                                   ;
; Family                      ; ACEX1K                                        ;
; Total logic elements        ; 1,037                                         ;
; Total pins                  ; 62                                            ;
; Total memory bits           ; 0                                             ;
; Total PLLs                  ; 0                                             ;
+-----------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                              ;
+------------------------------------------------------------+---------------+---------------+
; Option                                                     ; Setting       ; Default Value ;
+------------------------------------------------------------+---------------+---------------+
; Device                                                     ; EP1K30TC144-3 ;               ;
; Top-level entity name                                      ; traffic_led   ; traffic_led   ;
; Family name                                                ; ACEX1K        ; Stratix       ;
; Use smart compilation                                      ; Off           ; Off           ;
; Create Debugging Nodes for IP Cores                        ; Off           ; Off           ;
; Preserve fewer node names                                  ; On            ; On            ;
; Disable OpenCore Plus hardware evaluation                  ; Off           ; Off           ;
; Verilog Version                                            ; Verilog_2001  ; Verilog_2001  ;
; VHDL Version                                               ; VHDL93        ; VHDL93        ;
; State Machine Processing                                   ; Auto          ; Auto          ;
; Extract Verilog State Machines                             ; On            ; On            ;
; Extract VHDL State Machines                                ; On            ; On            ;
; Add Pass-Through Logic to Inferred RAMs                    ; On            ; On            ;
; NOT Gate Push-Back                                         ; On            ; On            ;
; Power-Up Don't Care                                        ; On            ; On            ;
; Remove Redundant Logic Cells                               ; Off           ; Off           ;
; Remove Duplicate Registers                                 ; On            ; On            ;
; Ignore CARRY Buffers                                       ; Off           ; Off           ;
; Ignore CASCADE Buffers                                     ; Off           ; Off           ;
; Ignore GLOBAL Buffers                                      ; Off           ; Off           ;
; Ignore ROW GLOBAL Buffers                                  ; Off           ; Off           ;
; Ignore LCELL Buffers                                       ; Off           ; Off           ;
; Ignore SOFT Buffers                                        ; On            ; On            ;
; Limit AHDL Integers to 32 Bits                             ; Off           ; Off           ;
; Auto Implement in ROM                                      ; Off           ; Off           ;
; Optimization Technique -- FLEX 10K/10KE/10KA/ACEX 1K       ; Area          ; Area          ;
; Carry Chain Length -- FLEX 10K                             ; 32            ; 32            ;
; Cascade Chain Length                                       ; 2             ; 2             ;
; Auto Carry Chains                                          ; On            ; On            ;
; Auto Open-Drain Pins                                       ; On            ; On            ;
; Remove Duplicate Logic                                     ; On            ; On            ;
; Auto ROM Replacement                                       ; On            ; On            ;
; Auto RAM Replacement                                       ; On            ; On            ;
; Auto Clock Enable Replacement                              ; On            ; On            ;
; Auto Resource Sharing                                      ; Off           ; Off           ;
; Allow Any RAM Size For Recognition                         ; Off           ; Off           ;
; Allow Any ROM Size For Recognition                         ; Off           ; Off           ;
; Ignore translate_off and translate_on Synthesis Directives ; Off           ; Off           ;
; Show Parameter Settings Tables in Synthesis Report         ; On            ; On            ;
; HDL message level                                          ; Level2        ; Level2        ;
+------------------------------------------------------------+---------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; bit_seg_module.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/NEW PROJECT/bit_seg_module.v           ;
; led_module.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/NEW PROJECT/led_module.v               ;
; state_trans_model.v              ; yes             ; User Verilog HDL File        ; C:/Users/Administrator/Desktop/NEW PROJECT/state_trans_model.v        ;
; traffic_led.v                    ; yes             ; Other                        ; C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led.v              ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/lpm_counter.tdf           ;
; lpm_constant.inc                 ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_constant.inc          ;
; lpm_decode.inc                   ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_decode.inc            ;
; lpm_add_sub.inc                  ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.inc           ;
; cmpconst.inc                     ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/cmpconst.inc              ;
; lpm_compare.inc                  ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_compare.inc           ;
; lpm_counter.inc                  ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/lpm_counter.inc           ;
; dffeea.inc                       ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/dffeea.inc                ;
; alt_synch_counter.inc            ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_synch_counter.inc     ;
; alt_synch_counter_f.inc          ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_synch_counter_f.inc   ;
; alt_counter_f10ke.inc            ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.inc     ;
; alt_counter_stratix.inc          ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_counter_stratix.inc   ;
; aglobal60.inc                    ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/aglobal60.inc             ;
; alt_counter_f10ke.tdf            ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf     ;
; flex10ke_lcell.inc               ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/flex10ke_lcell.inc        ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/lpm_divide.tdf            ;
; abs_divider.inc                  ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/abs_divider.inc           ;
; sign_div_unsign.inc              ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/sign_div_unsign.inc       ;
; db/lpm_divide_41m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/NEW PROJECT/db/lpm_divide_41m.tdf      ;
; db/sign_div_unsign_glh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/NEW PROJECT/db/sign_div_unsign_glh.tdf ;
; db/alt_u_div_4le.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/NEW PROJECT/db/alt_u_div_4le.tdf       ;
; db/add_sub_j7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_j7c.tdf         ;
; db/add_sub_k7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_k7c.tdf         ;
; db/add_sub_l7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_l7c.tdf         ;
; db/add_sub_m7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_m7c.tdf         ;
; db/add_sub_n7c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_n7c.tdf         ;
; db/add_sub_l3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/NEW PROJECT/db/add_sub_l3c.tdf         ;
; db/lpm_divide_7pl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Administrator/Desktop/NEW PROJECT/db/lpm_divide_7pl.tdf      ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf           ;
; addcore.inc                      ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/addcore.inc               ;
; look_add.inc                     ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/look_add.inc              ;
; bypassff.inc                     ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/bypassff.inc              ;
; altshift.inc                     ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/altshift.inc              ;
; alt_stratix_add_sub.inc          ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_stratix_add_sub.inc   ;
; alt_mercury_add_sub.inc          ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/alt_mercury_add_sub.inc   ;
; addcore.tdf                      ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/addcore.tdf               ;
; a_csnbuffer.inc                  ; yes             ; Other                        ; c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.inc           ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf           ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/quartus60/libraries/megafunctions/altshift.tdf              ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis Resource Usage Summary   ;
+-----------------------------------+-----------+
; Resource                          ; Usage     ;
+-----------------------------------+-----------+
; Total logic elements              ; 1037      ;
; Total combinational functions     ; 1027      ;
;     -- Total 4-input functions    ; 263       ;
;     -- Total 3-input functions    ; 98        ;
;     -- Total 2-input functions    ; 437       ;
;     -- Total 1-input functions    ; 152       ;
;     -- Total 0-input functions    ; 77        ;
; Combinational cells for routing   ; 0         ;
; Total registers                   ; 129       ;
; Total logic cells in carry chains ; 325       ;
; I/O pins                          ; 62        ;
; Maximum fan-out node              ; sys_rst_n ;
; Maximum fan-out                   ; 117       ;
; Total fan-out                     ; 3022      ;
; Average fan-out                   ; 2.75      ;
+-----------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                  ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                 ;
+---------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |traffic_led                                ; 1037 (0)    ; 129          ; 0           ; 62   ; 908 (0)      ; 10 (0)            ; 119 (0)          ; 325 (0)         ; 0 (0)      ; |traffic_led                                                                                                                                                        ;
;    |bit_seg_module:u1_bit_seg_module|       ; 651 (65)    ; 55           ; 0           ; 0    ; 596 (26)     ; 10 (10)           ; 45 (29)          ; 261 (2)         ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module                                                                                                                       ;
;       |lpm_counter:count_s_rtl_0|           ; 17 (0)      ; 16           ; 0           ; 0    ; 1 (0)        ; 0 (0)             ; 16 (0)           ; 16 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_counter:count_s_rtl_0                                                                                             ;
;          |alt_counter_f10ke:wysi_counter|   ; 17 (17)     ; 16           ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 16 (16)          ; 16 (16)         ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_counter:count_s_rtl_0|alt_counter_f10ke:wysi_counter                                                              ;
;       |lpm_divide:Div0|                     ; 70 (0)      ; 0            ; 0           ; 0    ; 70 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0                                                                                                       ;
;          |lpm_divide_41m:auto_generated|    ; 70 (0)      ; 0            ; 0           ; 0    ; 70 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated                                                                         ;
;             |sign_div_unsign_glh:divider|   ; 70 (0)      ; 0            ; 0           ; 0    ; 70 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider                                             ;
;                |alt_u_div_4le:divider|      ; 70 (33)     ; 0            ; 0           ; 0    ; 70 (33)      ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider                       ;
;                   |add_sub_m7c:add_sub_3|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3 ;
;                   |add_sub_n7c:add_sub_4|   ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4 ;
;                   |add_sub_n7c:add_sub_5|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5 ;
;                   |add_sub_n7c:add_sub_6|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6 ;
;                   |add_sub_n7c:add_sub_7|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7 ;
;                   |add_sub_n7c:add_sub_8|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8 ;
;                   |add_sub_n7c:add_sub_9|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9 ;
;       |lpm_divide:Div1|                     ; 68 (0)      ; 0            ; 0           ; 0    ; 68 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1                                                                                                       ;
;          |lpm_divide_41m:auto_generated|    ; 68 (0)      ; 0            ; 0           ; 0    ; 68 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_41m:auto_generated                                                                         ;
;             |sign_div_unsign_glh:divider|   ; 68 (0)      ; 0            ; 0           ; 0    ; 68 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider                                             ;
;                |alt_u_div_4le:divider|      ; 68 (35)     ; 0            ; 0           ; 0    ; 68 (35)      ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider                       ;
;                   |add_sub_m7c:add_sub_3|   ; 4 (4)       ; 0            ; 0           ; 0    ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3 ;
;                   |add_sub_n7c:add_sub_4|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4 ;
;                   |add_sub_n7c:add_sub_5|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5 ;
;                   |add_sub_n7c:add_sub_6|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6 ;
;                   |add_sub_n7c:add_sub_7|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7 ;
;                   |add_sub_n7c:add_sub_8|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8 ;
;                   |add_sub_n7c:add_sub_9|   ; 4 (4)       ; 0            ; 0           ; 0    ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div1|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9 ;
;       |lpm_divide:Div2|                     ; 68 (0)      ; 0            ; 0           ; 0    ; 68 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2                                                                                                       ;
;          |lpm_divide_41m:auto_generated|    ; 68 (0)      ; 0            ; 0           ; 0    ; 68 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_41m:auto_generated                                                                         ;
;             |sign_div_unsign_glh:divider|   ; 68 (0)      ; 0            ; 0           ; 0    ; 68 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider                                             ;
;                |alt_u_div_4le:divider|      ; 68 (35)     ; 0            ; 0           ; 0    ; 68 (35)      ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider                       ;
;                   |add_sub_m7c:add_sub_3|   ; 4 (4)       ; 0            ; 0           ; 0    ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3 ;
;                   |add_sub_n7c:add_sub_4|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4 ;
;                   |add_sub_n7c:add_sub_5|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5 ;
;                   |add_sub_n7c:add_sub_6|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6 ;
;                   |add_sub_n7c:add_sub_7|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7 ;
;                   |add_sub_n7c:add_sub_8|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8 ;
;                   |add_sub_n7c:add_sub_9|   ; 4 (4)       ; 0            ; 0           ; 0    ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div2|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9 ;
;       |lpm_divide:Div3|                     ; 70 (0)      ; 0            ; 0           ; 0    ; 70 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div3                                                                                                       ;
;          |lpm_divide_41m:auto_generated|    ; 70 (0)      ; 0            ; 0           ; 0    ; 70 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated                                                                         ;
;             |sign_div_unsign_glh:divider|   ; 70 (0)      ; 0            ; 0           ; 0    ; 70 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider                                             ;
;                |alt_u_div_4le:divider|      ; 70 (33)     ; 0            ; 0           ; 0    ; 70 (33)      ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider                       ;
;                   |add_sub_m7c:add_sub_3|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3 ;
;                   |add_sub_n7c:add_sub_4|   ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4 ;
;                   |add_sub_n7c:add_sub_5|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5 ;
;                   |add_sub_n7c:add_sub_6|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6 ;
;                   |add_sub_n7c:add_sub_7|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7 ;
;                   |add_sub_n7c:add_sub_8|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8 ;
;                   |add_sub_n7c:add_sub_9|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9 ;
;       |lpm_divide:Mod0|                     ; 74 (0)      ; 0            ; 0           ; 0    ; 74 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0                                                                                                       ;
;          |lpm_divide_7pl:auto_generated|    ; 74 (0)      ; 0            ; 0           ; 0    ; 74 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_7pl:auto_generated                                                                         ;
;             |sign_div_unsign_glh:divider|   ; 74 (0)      ; 0            ; 0           ; 0    ; 74 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider                                             ;
;                |alt_u_div_4le:divider|      ; 74 (40)     ; 0            ; 0           ; 0    ; 74 (40)      ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider                       ;
;                   |add_sub_m7c:add_sub_3|   ; 4 (4)       ; 0            ; 0           ; 0    ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3 ;
;                   |add_sub_n7c:add_sub_4|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4 ;
;                   |add_sub_n7c:add_sub_5|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5 ;
;                   |add_sub_n7c:add_sub_6|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6 ;
;                   |add_sub_n7c:add_sub_7|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7 ;
;                   |add_sub_n7c:add_sub_8|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8 ;
;                   |add_sub_n7c:add_sub_9|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9 ;
;       |lpm_divide:Mod1|                     ; 72 (0)      ; 0            ; 0           ; 0    ; 72 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1                                                                                                       ;
;          |lpm_divide_7pl:auto_generated|    ; 72 (0)      ; 0            ; 0           ; 0    ; 72 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_7pl:auto_generated                                                                         ;
;             |sign_div_unsign_glh:divider|   ; 72 (0)      ; 0            ; 0           ; 0    ; 72 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider                                             ;
;                |alt_u_div_4le:divider|      ; 72 (38)     ; 0            ; 0           ; 0    ; 72 (38)      ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider                       ;
;                   |add_sub_m7c:add_sub_3|   ; 4 (4)       ; 0            ; 0           ; 0    ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3 ;
;                   |add_sub_n7c:add_sub_4|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4 ;
;                   |add_sub_n7c:add_sub_5|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5 ;
;                   |add_sub_n7c:add_sub_6|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6 ;
;                   |add_sub_n7c:add_sub_7|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7 ;
;                   |add_sub_n7c:add_sub_8|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8 ;
;                   |add_sub_n7c:add_sub_9|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9 ;
;       |lpm_divide:Mod2|                     ; 73 (0)      ; 0            ; 0           ; 0    ; 73 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2                                                                                                       ;
;          |lpm_divide_7pl:auto_generated|    ; 73 (0)      ; 0            ; 0           ; 0    ; 73 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated                                                                         ;
;             |sign_div_unsign_glh:divider|   ; 73 (0)      ; 0            ; 0           ; 0    ; 73 (0)       ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider                                             ;
;                |alt_u_div_4le:divider|      ; 73 (36)     ; 0            ; 0           ; 0    ; 73 (36)      ; 0 (0)             ; 0 (0)            ; 25 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider                       ;
;                   |add_sub_m7c:add_sub_3|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3 ;
;                   |add_sub_n7c:add_sub_4|   ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4 ;
;                   |add_sub_n7c:add_sub_5|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5 ;
;                   |add_sub_n7c:add_sub_6|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6 ;
;                   |add_sub_n7c:add_sub_7|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7 ;
;                   |add_sub_n7c:add_sub_8|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8 ;
;                   |add_sub_n7c:add_sub_9|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9 ;
;       |lpm_divide:Mod3|                     ; 74 (0)      ; 0            ; 0           ; 0    ; 74 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod3                                                                                                       ;
;          |lpm_divide_7pl:auto_generated|    ; 74 (0)      ; 0            ; 0           ; 0    ; 74 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod3|lpm_divide_7pl:auto_generated                                                                         ;
;             |sign_div_unsign_glh:divider|   ; 74 (0)      ; 0            ; 0           ; 0    ; 74 (0)       ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod3|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider                                             ;
;                |alt_u_div_4le:divider|      ; 74 (40)     ; 0            ; 0           ; 0    ; 74 (40)      ; 0 (0)             ; 0 (0)            ; 34 (0)          ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod3|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider                       ;
;                   |add_sub_m7c:add_sub_3|   ; 4 (4)       ; 0            ; 0           ; 0    ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod3|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3 ;
;                   |add_sub_n7c:add_sub_4|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod3|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4 ;
;                   |add_sub_n7c:add_sub_5|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod3|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_5 ;
;                   |add_sub_n7c:add_sub_6|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod3|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_6 ;
;                   |add_sub_n7c:add_sub_7|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod3|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_7 ;
;                   |add_sub_n7c:add_sub_8|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod3|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_8 ;
;                   |add_sub_n7c:add_sub_9|   ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|bit_seg_module:u1_bit_seg_module|lpm_divide:Mod3|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_9 ;
;    |led_module:u2_led_module|               ; 18 (18)     ; 12           ; 0           ; 0    ; 6 (6)        ; 0 (0)             ; 12 (12)          ; 0 (0)           ; 0 (0)      ; |traffic_led|led_module:u2_led_module                                                                                                                               ;
;    |state_trans_model:u0_state_trans_model| ; 368 (219)   ; 62           ; 0           ; 0    ; 306 (182)    ; 0 (0)             ; 62 (37)          ; 64 (1)          ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model                                                                                                                 ;
;       |lpm_add_sub:Add11|                   ; 7 (0)       ; 0            ; 0           ; 0    ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add11                                                                                               ;
;          |addcore:adder|                    ; 7 (1)       ; 0            ; 0           ; 0    ; 7 (1)        ; 0 (0)             ; 0 (0)            ; 7 (1)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add11|addcore:adder                                                                                 ;
;             |a_csnbuffer:result_node|       ; 6 (6)       ; 0            ; 0           ; 0    ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node                                                         ;
;       |lpm_add_sub:Add12|                   ; 9 (0)       ; 0            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add12                                                                                               ;
;          |addcore:adder|                    ; 9 (0)       ; 0            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 9 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add12|addcore:adder                                                                                 ;
;             |a_csnbuffer:result_node|       ; 9 (9)       ; 0            ; 0           ; 0    ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add12|addcore:adder|a_csnbuffer:result_node                                                         ;
;       |lpm_add_sub:Add17|                   ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add17                                                                                               ;
;          |addcore:adder|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add17|addcore:adder                                                                                 ;
;             |a_csnbuffer:result_node|       ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add17|addcore:adder|a_csnbuffer:result_node                                                         ;
;       |lpm_add_sub:Add18|                   ; 12 (0)      ; 0            ; 0           ; 0    ; 12 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add18                                                                                               ;
;          |addcore:adder|                    ; 12 (0)      ; 0            ; 0           ; 0    ; 12 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder                                                                                 ;
;             |a_csnbuffer:result_node|       ; 12 (12)     ; 0            ; 0           ; 0    ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node                                                         ;
;       |lpm_add_sub:Add19|                   ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add19                                                                                               ;
;          |addcore:adder|                    ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder                                                                                 ;
;             |a_csnbuffer:result_node|       ; 14 (14)     ; 0            ; 0           ; 0    ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node                                                         ;
;       |lpm_add_sub:Add1|                    ; 5 (0)       ; 0            ; 0           ; 0    ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 5 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add1                                                                                                ;
;          |addcore:adder|                    ; 5 (0)       ; 0            ; 0           ; 0    ; 5 (0)        ; 0 (0)             ; 0 (0)            ; 5 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add1|addcore:adder                                                                                  ;
;             |a_csnbuffer:result_node|       ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node                                                          ;
;       |lpm_add_sub:Add22|                   ; 9 (0)       ; 0            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add22                                                                                               ;
;          |addcore:adder|                    ; 9 (0)       ; 0            ; 0           ; 0    ; 9 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder                                                                                 ;
;             |a_csnbuffer:result_node|       ; 9 (9)       ; 0            ; 0           ; 0    ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node                                                         ;
;       |lpm_add_sub:Add23|                   ; 13 (0)      ; 0            ; 0           ; 0    ; 13 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add23                                                                                               ;
;          |addcore:adder|                    ; 13 (0)      ; 0            ; 0           ; 0    ; 13 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder                                                                                 ;
;             |a_csnbuffer:result_node|       ; 13 (13)     ; 0            ; 0           ; 0    ; 13 (13)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node                                                         ;
;       |lpm_add_sub:Add24|                   ; 12 (0)      ; 0            ; 0           ; 0    ; 12 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add24                                                                                               ;
;          |addcore:adder|                    ; 12 (0)      ; 0            ; 0           ; 0    ; 12 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder                                                                                 ;
;             |a_csnbuffer:result_node|       ; 12 (12)     ; 0            ; 0           ; 0    ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node                                                         ;
;       |lpm_add_sub:Add25|                   ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add25                                                                                               ;
;          |addcore:adder|                    ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder                                                                                 ;
;             |a_csnbuffer:result_node|       ; 14 (14)     ; 0            ; 0           ; 0    ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node                                                         ;
;       |lpm_add_sub:Add2|                    ; 13 (0)      ; 0            ; 0           ; 0    ; 13 (0)       ; 0 (0)             ; 0 (0)            ; 1 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add2                                                                                                ;
;          |addcore:adder|                    ; 13 (1)      ; 0            ; 0           ; 0    ; 13 (1)       ; 0 (0)             ; 0 (0)            ; 1 (1)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder                                                                                  ;
;             |a_csnbuffer:result_node|       ; 12 (12)     ; 0            ; 0           ; 0    ; 12 (12)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node                                                          ;
;       |lpm_add_sub:Add3|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add3                                                                                                ;
;          |addcore:adder|                    ; 8 (0)       ; 0            ; 0           ; 0    ; 8 (0)        ; 0 (0)             ; 0 (0)            ; 8 (0)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add3|addcore:adder                                                                                  ;
;             |a_csnbuffer:result_node|       ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node                                                          ;
;       |lpm_counter:t_count_rtl_1|           ; 25 (0)      ; 25           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 25 (0)           ; 25 (0)          ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_counter:t_count_rtl_1                                                                                       ;
;          |alt_counter_f10ke:wysi_counter|   ; 25 (25)     ; 25           ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 25 (25)          ; 25 (25)         ; 0 (0)      ; |traffic_led|state_trans_model:u0_state_trans_model|lpm_counter:t_count_rtl_1|alt_counter_f10ke:wysi_counter                                                        ;
+---------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 129   ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 86    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 47    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; bit_seg_module:u1_bit_seg_module|bit[0]            ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[1]            ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[2]            ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[3]            ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[4]            ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[5]            ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[6]            ; 1       ;
; bit_seg_module:u1_bit_seg_module|bit[7]            ; 1       ;
; led_module:u2_led_module|led[2]                    ; 2       ;
; led_module:u2_led_module|led[5]                    ; 2       ;
; led_module:u2_led_module|led[14]                   ; 2       ;
; led_module:u2_led_module|led[17]                   ; 2       ;
; state_trans_model:u0_state_trans_model|time_cnt[4] ; 17      ;
; state_trans_model:u0_state_trans_model|time_cnt[3] ; 13      ;
; state_trans_model:u0_state_trans_model|time_cnt[1] ; 66      ;
; state_trans_model:u0_state_trans_model|time_cnt[0] ; 17      ;
; Total number of inverted registers = 16            ;         ;
+----------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: state_trans_model:u0_state_trans_model ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; TIME_LED_NSY   ; 3     ; Integer                                                    ;
; TIME_LED_NSR   ; 60    ; Integer                                                    ;
; TIME_LED_NSG   ; 27    ; Integer                                                    ;
; TIME_LED_WEY   ; 3     ; Integer                                                    ;
; TIME_LED_WER   ; 60    ; Integer                                                    ;
; TIME_LED_WEG   ; 27    ; Integer                                                    ;
; WIDTH          ; 50000 ; Integer                                                    ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bit_seg_module:u1_bit_seg_module ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; state_count    ; 50    ; Integer                                              ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_module:u2_led_module ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; Yellow_Count   ; 20000 ; Integer                                      ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_counter:count_s_rtl_0 ;
+------------------------+-------------------+----------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                           ;
+------------------------+-------------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 16                ; Untyped                                                        ;
; LPM_DIRECTION          ; UP                ; Untyped                                                        ;
; LPM_MODULUS            ; 0                 ; Untyped                                                        ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                        ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                        ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                        ;
; DEVICE_FAMILY          ; ACEX1K            ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                             ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                             ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                        ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                        ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                        ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                                        ;
+------------------------+-------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_counter:t_count_rtl_1 ;
+------------------------+-------------------+----------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                 ;
+------------------------+-------------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                       ;
; LPM_WIDTH              ; 25                ; Untyped                                                              ;
; LPM_DIRECTION          ; UP                ; Untyped                                                              ;
; LPM_MODULUS            ; 0                 ; Untyped                                                              ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                              ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                              ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                              ;
; DEVICE_FAMILY          ; ACEX1K            ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                              ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                   ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                   ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                              ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                              ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                              ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                                              ;
+------------------------+-------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_41m ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_7pl ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_41m ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Mod3 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_7pl ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_41m ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_7pl ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_41m ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_7pl ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add11 ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 7           ; Untyped                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                            ;
; STYLE                  ; FAST        ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_tah ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add12 ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Untyped                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                            ;
; STYLE                  ; FAST        ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_vah ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add17 ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                            ;
; STYLE                  ; FAST        ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_uah ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add18 ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 7           ; Untyped                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                            ;
; STYLE                  ; FAST        ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_nlh ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add19 ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                            ;
; STYLE                  ; FAST        ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_uah ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add22 ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Untyped                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                            ;
; STYLE                  ; FAST        ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_mlh ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add23 ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                            ;
; STYLE                  ; FAST        ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_uah ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add24 ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 7           ; Untyped                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                            ;
; STYLE                  ; FAST        ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_nlh ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add25 ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                                            ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                            ;
; STYLE                  ; FAST        ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_uah ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add1 ;
+------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                              ;
+------------------------+-------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Untyped                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                           ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                           ;
; STYLE                  ; FAST        ; Untyped                                                           ;
; CBXI_PARAMETER         ; add_sub_mlh ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                    ;
+------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add2 ;
+------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                              ;
+------------------------+-------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 7           ; Untyped                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                           ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                           ;
; STYLE                  ; FAST        ; Untyped                                                           ;
; CBXI_PARAMETER         ; add_sub_tah ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                    ;
+------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: state_trans_model:u0_state_trans_model|lpm_add_sub:Add3 ;
+------------------------+-------------+-------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                              ;
+------------------------+-------------+-------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Untyped                                                           ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                           ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                ;
; DEVICE_FAMILY          ; ACEX1K      ; Untyped                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                           ;
; STYLE                  ; FAST        ; Untyped                                                           ;
; CBXI_PARAMETER         ; add_sub_vah ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                    ;
+------------------------+-------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jun 29 14:42:58 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_led -c traffic_led
Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(10): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(68): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(74): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(79): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(84): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(89): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(94): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(98): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(102): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(106): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(110): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at bit_seg_module.v(116): "bit" is SystemVerilog-2005 keyword
Info: Found 1 design units, including 1 entities, in source file bit_seg_module.v
    Info: Found entity 1: bit_seg_module
Info: Found 1 design units, including 1 entities, in source file led_module.v
    Info: Found entity 1: led_module
Info: Found 1 design units, including 1 entities, in source file state_trans_model.v
    Info: Found entity 1: state_trans_model
Warning (10463): Verilog HDL Declaration warning at test.v(20): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at test.v(77): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at test.v(100): "bit" is SystemVerilog-2005 keyword
Warning (10236): Verilog HDL net warning at test.v(97): created undeclared net "sys_clk_sig"
Warning (10236): Verilog HDL net warning at test.v(98): created undeclared net "sys_rst_n_sig"
Warning (10236): Verilog HDL net warning at test.v(99): created undeclared net "key_sig"
Warning (10236): Verilog HDL net warning at test.v(100): created undeclared net "bit_sig"
Warning (10236): Verilog HDL net warning at test.v(101): created undeclared net "segment_sig"
Warning (10236): Verilog HDL net warning at test.v(102): created undeclared net "led_sig"
Info: Found 1 design units, including 1 entities, in source file test.v
    Info: Found entity 1: test
Warning: Can't analyze file -- file C:/Documents and Settings/Administrator//NEW PROJECT/traffic_led.v is missing
Warning: Can't analyze file -- file C:/Users/Administrator/Desktop/NEW PROJECT/traffic_led_inst.v is missing
Warning (10463): Verilog HDL Declaration warning at traffic_led.v(6): "bit" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at traffic_led.v(49): "bit" is SystemVerilog-2005 keyword
Warning: Using design file traffic_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: traffic_led
Info: Elaborating entity "traffic_led" for the top level hierarchy
Info: Elaborating entity "state_trans_model" for hierarchy "state_trans_model:u0_state_trans_model"
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(59): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(65): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(67): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(68): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(69): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(70): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(71): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(77): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(81): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(82): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(83): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(84): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(85): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(86): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(87): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(88): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(93): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(95): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(97): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(99): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(105): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(107): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(108): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(109): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(110): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(111): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(112): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(113): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(114): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(118): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(119): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(120): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(121): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(123): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(125): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(131): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(133): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(134): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(135): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(136): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(137): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(138): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(139): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(140): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(145): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(147): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(148): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(150): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(157): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(159): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(160): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(161): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(162): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(163): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(164): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(165): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(166): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(171): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(173): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(174): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(175): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(176): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(177): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(183): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(185): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(186): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(187): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(188): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(189): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(190): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(191): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(192): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(197): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(199): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(201): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(203): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(209): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(211): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(212): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(213): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(214): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(215): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(216): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(217): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(218): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(223): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(225): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(227): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(229): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(235): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(238): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(239): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(240): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(241): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(242): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(243): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(244): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(245): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(249): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(251): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(254): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(256): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(262): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(264): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(265): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(266): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(267): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(268): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(269): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(270): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(271): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(276): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(277): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(278): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(279): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(280): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(281): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(282): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(283): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at state_trans_model.v(284): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "bit_seg_module" for hierarchy "bit_seg_module:u1_bit_seg_module"
Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(36): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(37): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(38): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(39): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(40): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(41): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(42): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at bit_seg_module.v(43): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "led_module" for hierarchy "led_module:u2_led_module"
Warning: Reduced register "state_trans_model:u0_state_trans_model|state[3]" with stuck data_in port to stuck value GND
Info: Inferred 2 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: "bit_seg_module:u1_bit_seg_module|count_s[0]~16"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=25) from the following logic: "state_trans_model:u0_state_trans_model|t_count[0]~25"
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Elaborated megafunction instantiation "bit_seg_module:u1_bit_seg_module|lpm_counter:count_s_rtl_0"
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/alt_counter_f10ke.tdf
    Info: Found entity 1: alt_counter_f10ke
Info: Elaborated megafunction instantiation "bit_seg_module:u1_bit_seg_module|lpm_counter:count_s_rtl_0|alt_counter_f10ke:wysi_counter", which is child of megafunction instantiation "bit_seg_module:u1_bit_seg_module|lpm_counter:count_s_rtl_0"
Info: Instantiated megafunction "bit_seg_module:u1_bit_seg_module|lpm_counter:count_s_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_counter:t_count_rtl_1"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_counter:t_count_rtl_1|alt_counter_f10ke:wysi_counter", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_counter:t_count_rtl_1"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_counter:t_count_rtl_1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "25"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/lpm_divide.tdf
    Info: Found entity 1: lpm_divide
Info: Elaborated megafunction instantiation "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_41m.tdf
    Info: Found entity 1: lpm_divide_41m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_glh.tdf
    Info: Found entity 1: sign_div_unsign_glh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf
    Info: Found entity 1: alt_u_div_4le
Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf
    Info: Found entity 1: add_sub_j7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_k7c.tdf
    Info: Found entity 1: add_sub_k7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_l7c.tdf
    Info: Found entity 1: add_sub_l7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_m7c.tdf
    Info: Found entity 1: add_sub_m7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_n7c.tdf
    Info: Found entity 1: add_sub_n7c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_l3c.tdf
    Info: Found entity 1: add_sub_l3c
Info: Elaborated megafunction instantiation "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod0"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_7pl.tdf
    Info: Found entity 1: lpm_divide_7pl
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/lpm_add_sub.tdf
    Info: Found entity 1: lpm_add_sub
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11"
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/addcore.tdf
    Info: Found entity 1: addcore
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11|addcore:adder", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf
    Info: Found entity 1: a_csnbuffer
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus60/libraries/megafunctions/altshift.tdf
    Info: Found entity 1: altshift
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add11" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add12"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add12|addcore:adder", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add12"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add12" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add12|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add12"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add12" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add12|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add12"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add12" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add12|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add12"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add12" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "9"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add17"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add17|addcore:adder", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add17"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add17" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add17|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add17"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add17" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add17|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add17"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add17" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add17|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add17"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add17" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22"
Info: Instantiated megafunction "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add1"
Info: Elaborated megafunction instantiation "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2"
Info: Duplicate registers merged to single register
    Info: Duplicate register "led_module:u2_led_module|led[6]" merged to single register "led_module:u2_led_module|led[0]"
    Info: Duplicate register "led_module:u2_led_module|led[7]" merged to single register "led_module:u2_led_module|led[1]"
    Info: Duplicate register "led_module:u2_led_module|led[8]" merged to single register "led_module:u2_led_module|led[2]"
    Info: Duplicate register "led_module:u2_led_module|led[9]" merged to single register "led_module:u2_led_module|led[3]"
    Info: Duplicate register "led_module:u2_led_module|led[10]" merged to single register "led_module:u2_led_module|led[4]"
    Info: Duplicate register "led_module:u2_led_module|led[11]" merged to single register "led_module:u2_led_module|led[5]"
    Info: Duplicate register "led_module:u2_led_module|led[18]" merged to single register "led_module:u2_led_module|led[12]"
    Info: Duplicate register "led_module:u2_led_module|led[19]" merged to single register "led_module:u2_led_module|led[13]"
    Info: Duplicate register "led_module:u2_led_module|led[20]" merged to single register "led_module:u2_led_module|led[14]"
    Info: Duplicate register "led_module:u2_led_module|led[21]" merged to single register "led_module:u2_led_module|led[15]"
    Info: Duplicate register "led_module:u2_led_module|led[22]" merged to single register "led_module:u2_led_module|led[16]"
    Info: Duplicate register "led_module:u2_led_module|led[23]" merged to single register "led_module:u2_led_module|led[17]"
    Info: Duplicate register "state_trans_model:u0_state_trans_model|n_time[8]" merged to single register "state_trans_model:u0_state_trans_model|n_time[9]"
    Info: Duplicate register "state_trans_model:u0_state_trans_model|w_time[8]" merged to single register "state_trans_model:u0_state_trans_model|w_time[9]"
    Info: Duplicate register "state_trans_model:u0_state_trans_model|e_time[9]" merged to single register "state_trans_model:u0_state_trans_model|w_time[9]"
    Info: Duplicate register "state_trans_model:u0_state_trans_model|e_time[8]" merged to single register "state_trans_model:u0_state_trans_model|w_time[9]"
    Info: Duplicate register "state_trans_model:u0_state_trans_model|e_time[7]" merged to single register "state_trans_model:u0_state_trans_model|w_time[7]"
    Info: Duplicate register "state_trans_model:u0_state_trans_model|e_time[6]" merged to single register "state_trans_model:u0_state_trans_model|w_time[6]"
    Info: Duplicate register "state_trans_model:u0_state_trans_model|e_time[5]" merged to single register "state_trans_model:u0_state_trans_model|w_time[5]"
    Info: Duplicate register "state_trans_model:u0_state_trans_model|e_time[4]" merged to single register "state_trans_model:u0_state_trans_model|w_time[4]"
    Info: Duplicate register "state_trans_model:u0_state_trans_model|e_time[3]" merged to single register "state_trans_model:u0_state_trans_model|w_time[3]"
    Info: Duplicate register "state_trans_model:u0_state_trans_model|e_time[2]" merged to single register "state_trans_model:u0_state_trans_model|w_time[2]"
    Info: Duplicate register "state_trans_model:u0_state_trans_model|e_time[1]" merged to single register "state_trans_model:u0_state_trans_model|w_time[1]"
    Info: Duplicate register "state_trans_model:u0_state_trans_model|e_time[0]" merged to single register "state_trans_model:u0_state_trans_model|w_time[0]"
    Info: Duplicate register "state_trans_model:u0_state_trans_model|s_time[8]" merged to single register "state_trans_model:u0_state_trans_model|s_time[9]"
Info: Registers with preset signals will power-up high
Warning: Ignored 61 CARRY_SUM primitives
    Warning: Ignored 6 CARRY_SUM primitives -- cannot place fan-in logic in single logic cell
        Warning: Can't place logic feeding CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]" in single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~52" of type CARRY_SUM
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]" of type CARRY_SUM
        Warning: Can't place logic feeding CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]" in single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~52" of type CARRY_SUM
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]" of type CARRY_SUM
        Warning: Can't place logic feeding CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]" in single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]" of type CARRY_SUM
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" of type CARRY_SUM
        Warning: Can't place logic feeding CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]" in single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" of type CARRY_SUM
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" of type CARRY_SUM
        Warning: Can't place logic feeding CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]" in single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" of type CARRY_SUM
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" of type CARRY_SUM
        Warning: Can't place logic feeding CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]" in single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~52" of type CARRY_SUM
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]" of type CARRY_SUM
    Warning: Ignored 55 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~86" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~90" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~86" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~90" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~126" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~129" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~139" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~142" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~133" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~136" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~127" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~130" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~121" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~124" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~115" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~118" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~109" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~112" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~173" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~176" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~167" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~170" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~161" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~164" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~155" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~158" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~149" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~152" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~143" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~146" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~86" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~90" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~120" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~123" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~138" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~141" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~132" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~135" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~114" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~117" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~108" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~111" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~126" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~129" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~139" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~142" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~127" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~130" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~121" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~124" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~115" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~118" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~109" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~112" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~103" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~106" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~173" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~176" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~127" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~130" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~121" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~124" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~115" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~118" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~109" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~112" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~103" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~106" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~140" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~143" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~134" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~137" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~128" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~131" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~122" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~125" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~116" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~119" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~115" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~118" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~127" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~130" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~121" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~124" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]" into a single logic cell
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~109" of type LUT
            Warning: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~112" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~52" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~90" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~86" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~53" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~54" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~39" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~42" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[1]" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]~47" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]~50" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~52" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~90" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~86" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~53" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~54" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~39" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~42" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[1]" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]~47" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]~50" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~52" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~90" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[2]~86" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~53" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~54" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~41" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[3]~44" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[1]" into a single logic cell
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]~47" of type LUT
            Warning: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[2]~50" of type LUT
Info: Found the following redundant logic cells in design
    Info: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100"
    Info: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100"
    Info: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~113"
    Info: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~82"
    Info: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~80"
    Info: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~106"
    Info: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~104"
    Info: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~140"
    Info: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~138"
    Info: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~82"
    Info: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~80"
    Info: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~82"
    Info: Node "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~80"
    Info: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~98"
    Info: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~111"
    Info: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105"
    Info: Node "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~98"
Info: Found the following redundant logic cells in design
    Info: Logic cell "state_trans_model:u0_state_trans_model|lpm_add_sub:Add22|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~106"
    Info: Logic cell "state_trans_model:u0_state_trans_model|lpm_add_sub:Add23|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~105"
    Info: Logic cell "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~80"
    Info: Logic cell "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~82"
    Info: Logic cell "bit_seg_module:u1_bit_seg_module|lpm_divide:Div0|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[1]~44"
    Info: Logic cell "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~104"
    Info: Logic cell "state_trans_model:u0_state_trans_model|lpm_add_sub:Add25|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~106"
    Info: Logic cell "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~138"
    Info: Logic cell "state_trans_model:u0_state_trans_model|lpm_add_sub:Add19|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~140"
    Info: Logic cell "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~80"
    Info: Logic cell "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~82"
    Info: Logic cell "bit_seg_module:u1_bit_seg_module|lpm_divide:Div3|lpm_divide_41m:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[1]~44"
    Info: Logic cell "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~80"
    Info: Logic cell "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_n7c:add_sub_4|add_sub_cella[1]~82"
    Info: Logic cell "bit_seg_module:u1_bit_seg_module|lpm_divide:Mod2|lpm_divide_7pl:auto_generated|sign_div_unsign_glh:divider|alt_u_div_4le:divider|add_sub_m7c:add_sub_3|add_sub_cella[1]~38"
    Info: Logic cell "state_trans_model:u0_state_trans_model|n_time[7]~980"
    Info: Logic cell "state_trans_model:u0_state_trans_model|w_time[7]~86"
    Info: Logic cell "state_trans_model:u0_state_trans_model|s_time[7]~106"
    Info: Logic cell "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~98"
    Info: Logic cell "state_trans_model:u0_state_trans_model|lpm_add_sub:Add24|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100"
    Info: Logic cell "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~98"
    Info: Logic cell "state_trans_model:u0_state_trans_model|lpm_add_sub:Add18|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100"
    Info: Logic cell "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~111"
    Info: Logic cell "state_trans_model:u0_state_trans_model|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~113"
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "key[3]"
Info: Implemented 1099 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 56 output pins
    Info: Implemented 1037 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 343 warnings
    Info: Processing ended: Thu Jun 29 14:43:01 2023
    Info: Elapsed time: 00:00:03


