0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sim_1/new/gcd_wrapper_tb.sv,1581131257,systemVerilog,,,,gcd_wrapper_tb,,,,,,,,
C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/debounce.sv,1581096519,systemVerilog,,,,debounce,,,,,,,,
C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/dp.sv,1581096519,systemVerilog,,,,dp,,,,,,,,
C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/fsm.sv,1581096519,systemVerilog,,,,fsm,,,,,,,,
C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/imports/lab_3/gcd_core.sv,1581096519,systemVerilog,,,,gcd_core,,,,,,,,
C:/Users/port3116/Desktop/lab_3/project_3_1/project_3_1.srcs/sources_1/new/gcd_wrapper.sv,1581129074,systemVerilog,,,,gcd_wrapper,,,,,,,,
