
18 "number of signals after reading design file"

"sig    sig    sig pair blk fan                 PT xor sync"
"num   name   type  sig num out       pin node cnt  PT type"
"---   ----   ---- ---- --- ---       --- ---- --- --- ----"

  80 Clock_7_14_MHz  0        0   0        -1   -1   3   0   21
  83          E  0        0   0        -1   -1   2   0   21
  81  DTACKout_  0        1   0        -1   -1   2   0   21
  79    VPA_Out  0        1   0        -1   -1   2   0   21
  78       VMA_  0        0   0        -1   -1   2   0   21
  94        N_2  3   -1   1   2  0  1  -1   -1   2   0   21
  93       N_25  3   -1   0   2  0  1  -1   -1   1   0   21
  91       N_34  3   -1   0   2  0  1  -1   -1   1   0   21
  92       N_29  3   -1   1   1     1  -1   -1   1   0   21
  90       N_40  3   -1   1   1     1  -1   -1   1   0   21
  86 Clock_7_MHz  9       -1   1  0     10   -1
  82    E_14MHz  9       -1   1  0     32   -1
  89       CDAC  1   -1  -1   1  0     -1   -1
  88   DTACKin_  1   -1  -1   1     1  -1   -1
  87 SW_7_14MHz  1   -1  -1   1  0     -1   -1
  85        AS_  1   -1  -1   1     1  -1   -1
  84       VPA_  1   -1  -1   1     1  -1   -1
  77    VMA_CPU  1   -1  -1   1  0     -1   -1
18 "number of signals after reading design file"

"sig    sig    sig pair blk fan                 PT xor sync"
"num   name   type  sig num out       pin node cnt  PT type"
"---   ----   ---- ---- --- ---       --- ---- --- --- ----"

   7 Clock_7_14_MHz  0        0   0         7   -1   3   0   21
  15    VPA_Out  0        0   0        15   -1   2   0   21
  14       VMA_  0        0   0        14   -1   2   0   21
  13          E  0        0   0        13   -1   2   0   21
   8  DTACKout_  0        0   0         8   -1   2   0   21
  81        N_2  3   -1   1   2  0  1  -1   -1   2   0   21
  80       N_25  3   -1   0   2  0  1  -1   -1   1   0   21
  79       N_29  3   -1   1   1  0     -1   -1   1   0   21
  78       N_34  3   -1   0   1  0     -1   -1   1   0   21
  77       N_40  3   -1   1   1     1  -1   -1   1   0   21
  32    E_14MHz  9       -1   1  0     32   -1
  10 Clock_7_MHz  9       -1   1  0     10   -1
   6       VPA_  1   -1  -1   2  0  1   6   -1
   3   DTACKin_  1   -1  -1   2  0  1   3   -1
   5    VMA_CPU  1   -1  -1   1  0      5   -1
   4 SW_7_14MHz  1   -1  -1   1  0      4   -1
   2       CDAC  1   -1  -1   1  0      2   -1
   1        AS_  1   -1  -1   1     1   1   -1
18 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 144 Clock_7_14_MHz  0        3   0              -1   -1   3   0   21
 147          E  0        3   0              -1   -1   2   0   21
 145  DTACKout_  0        1   0              -1   -1   2   0   21
 143    VPA_Out  0        0   0              -1   -1   2   0   21
 142       VMA_  0        2   0              -1   -1   2   0   21
 157       N_25  3   -1   2   3  0     2  3  -1   -1   1   0   21
 158        N_2  3   -1   0   2  0     2     -1   -1   2   0   21
 156       N_29  3   -1   1   1     1        -1   -1   1   0   21
 154       N_40  3   -1   0   1     1        -1   -1   1   0   21
 151 SW_7_14MHz  1   -1   3   0              -1   -1
 155       N_34  8  151   3   4  0  1  2  3  -1   -1
 150 Clock_7_MHz  9       -1   1           3  10   -1
 146    E_14MHz  9       -1   1           3  32   -1
 149        AS_  1   -1  -1   2  0  1        -1   -1
 153       CDAC  1   -1  -1   1           3  -1   -1
 152   DTACKin_  1   -1  -1   1     1        -1   -1
 148       VPA_  1   -1  -1   1  0           -1   -1
 141    VMA_CPU  1   -1  -1   1        2     -1   -1
18 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  35 Clock_7_14_MHz  0        3   0              35   -1   3   0   21
  15    VPA_Out  0        1   0              15   -1   2   0   21
  14       VMA_  0        1   0              14   -1   2   0   21
  13          E  0        1   0              13   -1   2   0   21
   8  DTACKout_  0        0   0               8   -1   2   0   21
 143       N_25  3   -1   3   3     1  2  3  -1   -1   1   0   20
 144        N_2  3   -1   2   2     1  2     -1   -1   2   0   20
 142       N_29  3   -1   0   1  0           -1   -1   1   0   21
 141       N_40  3   -1   2   1  0           -1   -1   1   0   21
   5 SW_7_14MHz  1   -1   0   0               5   -1
 112       N_34  8    5   0   3  0  1     3   5   69
  10 Clock_7_MHz  9       -1   1           3  10   -1
   4    E_14MHz  1   -1  -1   3     1  2  3   4   -1
   7       VPA_  1   -1  -1   2     1  2      7   -1
   1        AS_  1   -1  -1   2  0     2      1   -1
   6    VMA_CPU  1   -1  -1   1     1         6   -1
   3   DTACKin_  1   -1  -1   1  0            3   -1
   2       CDAC  1   -1  -1   1           3   2   -1
18 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  35 Clock_7_14_MHz  0        3   0              35   -1   3   0   21
  15    VPA_Out  0        1   0              15   -1   2   0   21
  14       VMA_  0        1   0              14   -1   2   0   21
  13          E  0        1   0              13   -1   2   0   21
   8  DTACKout_  0        0   0               8   -1   2   0   21
 143       N_25  3   -1   3   3     1  2  3  -1   -1   1   0   20
 144        N_2  3   -1   2   2     1  2     -1   -1   2   0   20
 142       N_29  3   -1   0   1  0           -1   -1   1   0   21
 141       N_40  3   -1   2   1  0           -1   -1   1   0   21
   5 SW_7_14MHz  1   -1   0   0               5   -1
 112       N_34  8    5   0   3  0  1     3   5   69
  10 Clock_7_MHz  9       -1   1           3  10   -1
   4    E_14MHz  1   -1  -1   3     1  2  3   4   -1
   7       VPA_  1   -1  -1   2     1  2      7   -1
   1        AS_  1   -1  -1   2  0     2      1   -1
   6    VMA_CPU  1   -1  -1   1     1         6   -1
   3   DTACKin_  1   -1  -1   1  0            3   -1
   2       CDAC  1   -1  -1   1           3   2   -1
32 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

 142      SP_CS  5   -1   2   1           3  -1   -1   1   0   21
  35 Clock_7_14_MHz  0        3   0              35   -1   3   0   21
  15    VPA_Out  0        1   0              15   -1   2   0   21
  14       VMA_  0        1   0              14   -1   2   0   21
  13          E  0        1   0              13   -1   2   0   21
   8  DTACKout_  0        0   0               8   -1   2   0   21
 143        CS1  0        3   0              -1   -1   1   0   21
 141       IORD  0        3   0              -1   -1   1   0   21
 157       N_25  3   -1   0   2  0  1        -1   -1   1   0   20
 158        N_2  3   -1   1   1     1        -1   -1   2   0   20
 156       N_29  3   -1   2   1  0           -1   -1   1   0   21
 155       N_40  3   -1   2   1        2     -1   -1   1   0   21
   5 SW_7_14MHz  1   -1   0   0               5   -1
 112       N_34  8    5   0   3  0  1     3   5   69
  10 Clock_7_MHz  9       -1   1           3  10   -1
   4    E_14MHz  1   -1  -1   2  0  1         4   -1
   3   DTACKin_  1   -1  -1   2  0     2      3   -1
   1        AS_  1   -1  -1   2     1  2      1   -1
   7       VPA_  1   -1  -1   1     1         7   -1
   6    VMA_CPU  1   -1  -1   1     1         6   -1
   2       CDAC  1   -1  -1   1           3   2   -1
 154        A21  1   -1  -1   1        2     -1   -1
 153        A20  1   -1  -1   1        2     -1   -1
 152        A19  1   -1  -1   1        2     -1   -1
 151        A18  1   -1  -1   1        2     -1   -1
 150        A17  1   -1  -1   1        2     -1   -1
 149        A16  1   -1  -1   1        2     -1   -1
 148        A15  1   -1  -1   1           3  -1   -1
 147        A14  1   -1  -1   1           3  -1   -1
 146        A23  1   -1  -1   1        2     -1   -1
 145        A22  1   -1  -1   1        2     -1   -1
 144        R_W  1   -1  -1   1           3  -1   -1
32 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  36      SP_CS  5   -1   3   1        2     36   -1   1   0   21
  35 Clock_7_14_MHz  0        3   0              35   -1   3   0   21
  15    VPA_Out  0        1   0              15   -1   2   0   21
  14       VMA_  0        1   0              14   -1   2   0   21
  13          E  0        1   0              13   -1   2   0   21
   8  DTACKout_  0        0   0               8   -1   2   0   21
  30       IORD  0        2   0              30   -1   1   0   21
  29        CS1  0        2   0              29   -1   1   0   21
 144        N_2  3   -1   0   2  0  1        -1   -1   2   0   20
 143       N_25  3   -1   0   2  0  1        -1   -1   1   0   20
 142       N_29  3   -1   2   1  0           -1   -1   1   0   21
 141       N_40  3   -1   3   1        2     -1   -1   1   0   21
   5 SW_7_14MHz  1   -1   0   0               5   -1
 112       N_34  8    5   0   3  0  1     3   5   69
  10 Clock_7_MHz  9       -1   1           3  10   -1
   1        AS_  1   -1  -1   3  0     2  3   1   -1
   7       VPA_  1   -1  -1   2  0  1         7   -1
   4    E_14MHz  1   -1  -1   2  0  1         4   -1
   3   DTACKin_  1   -1  -1   2  0     2      3   -1
  28        R_W  1   -1  -1   1        2     28   -1
  27        A23  1   -1  -1   1           3  27   -1
  26        A22  1   -1  -1   1           3  26   -1
  25        A21  1   -1  -1   1           3  25   -1
  24        A20  1   -1  -1   1           3  24   -1
  23        A19  1   -1  -1   1           3  23   -1
  20        A18  1   -1  -1   1           3  20   -1
  19        A17  1   -1  -1   1           3  19   -1
  18        A16  1   -1  -1   1           3  18   -1
  17        A15  1   -1  -1   1        2     17   -1
  16        A14  1   -1  -1   1        2     16   -1
   6    VMA_CPU  1   -1  -1   1     1         6   -1
   2       CDAC  1   -1  -1   1           3   2   -1
18 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  35 Clock_7_14_MHz  0        3   0              35   -1   3   0   21
  15    VPA_Out  0        1   0              15   -1   2   0   21
  14       VMA_  0        1   0              14   -1   2   0   21
  13          E  0        1   0              13   -1   2   0   21
   8  DTACKout_  0        0   0               8   -1   2   0   21
 143       N_25  3   -1   3   3     1  2  3  -1   -1   1   0   20
 144        N_2  3   -1   2   2     1  2     -1   -1   2   0   20
 142       N_29  3   -1   0   1  0           -1   -1   1   0   21
 141       N_40  3   -1   2   1  0           -1   -1   1   0   21
   5 SW_7_14MHz  1   -1   0   0               5   -1
 112       N_34  8    5   0   3  0  1     3   5   69
  10 Clock_7_MHz  9       -1   1           3  10   -1
   4    E_14MHz  1   -1  -1   3     1  2  3   4   -1
   7       VPA_  1   -1  -1   2     1  2      7   -1
   1        AS_  1   -1  -1   2  0     2      1   -1
   6    VMA_CPU  1   -1  -1   1     1         6   -1
   3   DTACKin_  1   -1  -1   1  0            3   -1
   2       CDAC  1   -1  -1   1           3   2   -1
18 "number of signals after reading design file"

"sig    sig    sig pair blk fan                 PT xor sync"
"num   name   type  sig num out       pin node cnt  PT type"
"---   ----   ---- ---- --- ---       --- ---- --- --- ----"

  35 Clock_7_14_MHz  0        1   0        35   -1   3   0   21
  15    VPA_Out  0        0   0        15   -1   2   0   21
  14       VMA_  0        0   0        14   -1   2   0   21
  13          E  0        0   0        13   -1   2   0   21
   8  DTACKout_  0        0   0         8   -1   2   0   21
  81        N_2  3   -1   1   2  0  1  -1   -1   2   0   20
  80       N_25  3   -1   1   2  0  1  -1   -1   1   0   20
  78       N_34  3   -1   0   2  0  1  -1   -1   1   0   21
  79       N_29  3   -1   1   1  0     -1   -1   1   0   21
  77       N_40  3   -1   1   1     1  -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1     1  10   -1
   7       VPA_  1   -1  -1   2  0  1   7   -1
   4    E_14MHz  1   -1  -1   2  0  1   4   -1
   3   DTACKin_  1   -1  -1   2  0  1   3   -1
   6    VMA_CPU  1   -1  -1   1  0      6   -1
   5 SW_7_14MHz  1   -1  -1   1  0      5   -1
   2       CDAC  1   -1  -1   1     1   2   -1
   1        AS_  1   -1  -1   1     1   1   -1
18 "number of signals after reading design file"

"sig    sig    sig pair blk fan                 PT xor sync"
"num   name   type  sig num out       pin node cnt  PT type"
"---   ----   ---- ---- --- ---       --- ---- --- --- ----"

  35 Clock_7_14_MHz  0        1   0        35   -1   3   0   21
  15    VPA_Out  0        0   0        15   -1   2   0   21
  14       VMA_  0        0   0        14   -1   2   0   21
  13          E  0        0   0        13   -1   2   0   21
   8  DTACKout_  0        0   0         8   -1   2   0   21
  81        N_2  3   -1   1   2  0  1  -1   -1   2   0   20
  80       N_25  3   -1   1   2  0  1  -1   -1   1   0   20
  78       N_34  3   -1   0   2  0  1  -1   -1   1   0   21
  79       N_29  3   -1   1   1  0     -1   -1   1   0   21
  77       N_40  3   -1   1   1     1  -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1     1  10   -1
   7       VPA_  1   -1  -1   2  0  1   7   -1
   4    E_14MHz  1   -1  -1   2  0  1   4   -1
   3   DTACKin_  1   -1  -1   2  0  1   3   -1
   6    VMA_CPU  1   -1  -1   1  0      6   -1
   5 SW_7_14MHz  1   -1  -1   1  0      5   -1
   2       CDAC  1   -1  -1   1     1   2   -1
   1        AS_  1   -1  -1   1     1   1   -1
18 "number of signals after reading design file"

"sig    sig    sig pair blk fan                 PT xor sync"
"num   name   type  sig num out       pin node cnt  PT type"
"---   ----   ---- ---- --- ---       --- ---- --- --- ----"

  35 Clock_7_14_MHz  0        1   0        35   -1   3   0   21
  15    VPA_Out  0        0   0        15   -1   2   0   21
  14       VMA_  0        0   0        14   -1   2   0   21
  13          E  0        0   0        13   -1   2   0   21
   8  DTACKout_  0        0   0         8   -1   2   0   21
  81        N_2  3   -1   1   2  0  1  -1   -1   2   0   20
  80       N_25  3   -1   1   2  0  1  -1   -1   1   0   20
  78       N_34  3   -1   0   2  0  1  -1   -1   1   0   21
  79       N_29  3   -1   1   1  0     -1   -1   1   0   21
  77       N_40  3   -1   1   1     1  -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1     1  10   -1
   7       VPA_  1   -1  -1   2  0  1   7   -1
   4    E_14MHz  1   -1  -1   2  0  1   4   -1
   3   DTACKin_  1   -1  -1   2  0  1   3   -1
   6    VMA_CPU  1   -1  -1   1  0      6   -1
   5 SW_7_14MHz  1   -1  -1   1  0      5   -1
   2       CDAC  1   -1  -1   1     1   2   -1
   1        AS_  1   -1  -1   1     1   1   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141        N_5  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141        N_5  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141        N_5  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
14 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  143   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  142   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 143    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 142       RN_E  3    7   0   1  0            7   -1   1   0   20
 141        N_7  3   -1   1   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   3  0  1  2     28   -1
  17   DTACKin_  1   -1  -1   2     1  2     17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
13 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  142   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  141   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 142    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 141       RN_E  3    7   0   1  0            7   -1   1   0   20
  32       CDAC  1   -1  -1   1        2     32   -1
  28        AS_  1   -1  -1   1  0           28   -1
  17   DTACKin_  1   -1  -1   1        2     17   -1
  10 Clock_7_MHz  1   -1  -1   1        2     10   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  32       CDAC  9       -1   1        2     32   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  10 Clock_7_MHz  1   -1  -1   1        2     10   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  32       CDAC  9       -1   1        2     32   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  10 Clock_7_MHz  1   -1  -1   1        2     10   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
15 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   2   0   21
   4       VMA_  5  144   0   0               4   -1   2   0   20
  27  DTACKout_  0        2   0              27   -1   1   0   21
   7          E  5  143   0   0               7   -1   1   0   20
   6    VPA_Out  0        0   0               6   -1   1   0   21
 141       N_21  3   -1   1   2        2  3  -1   -1   1   0   21
 144    RN_VMA_  3    4   0   1  0            4   -1   2   0   20
 143       RN_E  3    7   0   1  0            7   -1   1   0   20
 142        N_7  3   -1   3   1        2     -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
  28        AS_  1   -1  -1   4  0  1  2  3  28   -1
  17   DTACKin_  1   -1  -1   2        2  3  17   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   8    E_14MHz  1   -1  -1   1  0            8   -1
   5       VPA_  1   -1  -1   1  0            5   -1
18 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   3   0   21
  27  DTACKout_  0        2   0              27   -1   2   0   21
   7          E  0        0   0               7   -1   2   0   21
   6    VPA_Out  0        0   0               6   -1   2   0   21
   4       VMA_  0        0   0               4   -1   2   0   21
 143       N_34  3   -1   1   3  0  1     3  -1   -1   1   0   20
 146       N_16  3   -1   3   2  0        3  -1   -1   2   0   20
 147       N_17  3   -1   2   1        2     -1   -1   2   0   21
 145        N_7  3   -1   1   1        2     -1   -1   1   0   21
 144       N_21  3   -1   3   1     1        -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
   8    E_14MHz  1   -1  -1   3  0  1     3   8   -1
  28        AS_  1   -1  -1   2     1     3  28   -1
  17   DTACKin_  1   -1  -1   2     1  2     17   -1
   5       VPA_  1   -1  -1   2  0        3   5   -1
  32       CDAC  1   -1  -1   1        2     32   -1
 141 Turbo_Switch  1   -1  -1   2  0     2     -1   -1
 142    VMA_CPU  1   -1  -1   1  0           -1   -1
18 "number of signals after reading design file"

"sig    sig    sig pair blk fan                       PT xor sync"
"num   name   type  sig num out             pin node cnt  PT type"
"---   ----   ---- ---- --- ---             --- ---- --- --- ----"

  30 Clock_7_14_MHz  0        2   0              30   -1   3   0   21
  27  DTACKout_  0        2   0              27   -1   2   0   21
   7          E  0        0   0               7   -1   2   0   21
   6    VPA_Out  0        0   0               6   -1   2   0   21
   4       VMA_  0        0   0               4   -1   2   0   21
 141       N_34  3   -1   1   3  0  1     3  -1   -1   1   0   20
 144       N_16  3   -1   3   2  0        3  -1   -1   2   0   20
 145       N_17  3   -1   2   1        2     -1   -1   2   0   21
 143        N_7  3   -1   1   1        2     -1   -1   1   0   21
 142       N_21  3   -1   3   1     1        -1   -1   1   0   21
  10 Clock_7_MHz  9       -1   1        2     10   -1
   8    E_14MHz  1   -1  -1   3  0  1     3   8   -1
  29 Turbo_Switch  1   -1  -1   2  0     2     29   -1
  28        AS_  1   -1  -1   2     1     3  28   -1
  17   DTACKin_  1   -1  -1   2     1  2     17   -1
   5       VPA_  1   -1  -1   2  0        3   5   -1
  32       CDAC  1   -1  -1   1        2     32   -1
   2    VMA_CPU  1   -1  -1   1  0            2   -1