
---------- Begin Simulation Statistics ----------
simSeconds                                   1.034229                       # Number of seconds simulated (Second)
simTicks                                 1034229036961                       # Number of ticks simulated (Tick)
finalTick                                1034229036961                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    452.64                       # Real time elapsed on the host (Second)
hostTickRate                               2284880840                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8630588                       # Number of bytes of host memory used (Byte)
simInsts                                     94697470                       # Number of instructions simulated (Count)
simOps                                      146245994                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   209211                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     323095                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         77569118                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.819126                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.220814                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       208790760                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2631                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      187420054                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                1417096                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             62547386                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         103208433                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 244                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            77554026                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.416639                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.488749                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  28587397     36.86%     36.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8966016     11.56%     48.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   7898429     10.18%     58.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   6531072      8.42%     67.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   5458059      7.04%     74.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   6249093      8.06%     82.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   8489242     10.95%     93.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   3946933      5.09%     98.16% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1427785      1.84%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              77554026                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 6950602     98.98%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    114      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      2      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    220      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    25      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   26      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     98.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  29900      0.43%     99.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 36332      0.52%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              2003      0.03%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             3160      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       315453      0.17%      0.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     160923983     85.86%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          340      0.00%     86.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         42994      0.02%     86.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       188507      0.10%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     86.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1638      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7320      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     86.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        16747      0.01%     86.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           22      0.00%     86.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        15937      0.01%     86.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       193007      0.10%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3832      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd           76      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt          153      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv           76      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     17195341      9.17%     95.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6780921      3.62%     99.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       158533      0.08%     99.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1575174      0.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      187420054                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.416168                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             7022384                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.037469                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                456389618                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               268594392                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       181929614                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   4443996                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  2754385                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          2176594                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   191904528                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2222457                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   2257443                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            4146                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           15092                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       20181649                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       9885007                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3659370                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2900934                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1764      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         57503      0.21%      0.22% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        60668      0.23%      0.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1286      0.00%      0.45% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     23698148     88.03%     88.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      3076411     11.43%     99.90% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.90% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        25741      0.10%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       26921521                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1480      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        22108      0.18%      0.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        25885      0.22%      0.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          669      0.01%      0.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     10907930     90.61%     91.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      1060365      8.81%     99.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        20021      0.17%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      12038458                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          441      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           15      0.00%      0.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          893      0.07%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          254      0.02%      0.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      1221163     96.40%     96.53% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        42701      3.37%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1278      0.10%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      1266745                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          284      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        35394      0.24%      0.24% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        34782      0.23%      0.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          617      0.00%      0.48% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     12790218     85.94%     86.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      2016046     13.55%     99.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         5720      0.04%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     14883061                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          284      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          511      0.05%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          227      0.02%      0.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      1034293     98.03%     98.12% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        18583      1.76%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1215      0.12%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      1055113                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      9244323     34.34%     34.34% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     17612160     65.42%     99.76% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        57501      0.21%     99.97% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         7537      0.03%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     26921521                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       602404     47.64%     47.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       661990     52.35%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           15      0.00%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          150      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      1264559                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          23699912                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     14497922                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           1266745                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2318                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       675396                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        591349                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             26921521                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               673408                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                24913943                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.925429                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3515                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           27027                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7537                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            19490                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1764      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        57503      0.21%      0.22% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        60668      0.23%      0.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1286      0.00%      0.45% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     23698148     88.03%     88.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      3076411     11.43%     99.90% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.90% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        25741      0.10%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     26921521                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          385      0.02%      0.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        57503      2.86%      2.88% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1340      0.07%      2.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1286      0.06%      3.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      1920022     95.64%     98.65% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1301      0.06%     98.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.72% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        25741      1.28%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       2007578                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          893      0.13%      0.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       629814     93.53%     93.66% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        42701      6.34%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       673408                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          893      0.13%      0.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       629814     93.53%     93.66% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        42701      6.34%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       673408                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1034229036961                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        27027                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         7537                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        19490                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1532                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        28559                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                84062                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  84057                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              48662                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  35394                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               35394                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        62583436                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2387                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1193788                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     68598922                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.131899                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.010783                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        34629937     50.48%     50.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        10781295     15.72%     66.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2894498      4.22%     70.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3623716      5.28%     75.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1135282      1.65%     77.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         2352095      3.43%     80.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1165919      1.70%     82.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          622002      0.91%     83.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        11394178     16.61%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     68598922                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         988                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 35399                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       174982      0.12%      0.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    125414675     85.76%     85.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          212      0.00%     85.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        39169      0.03%     85.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       115685      0.08%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1600      0.00%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6582      0.00%     85.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13423      0.01%     86.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     86.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13670      0.01%     86.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       133529      0.09%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1997      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd           40      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt           80      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           40      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     13070526      8.94%     95.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      5573191      3.81%     98.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       123574      0.08%     98.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1563007      1.07%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    146245994                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      11394178                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             94697470                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              146245994                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       94697470                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        146245994                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.819126                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.220814                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           20330298                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            2014807                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         145828870                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         13194100                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         7136198                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       174982      0.12%      0.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    125414675     85.76%     85.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          212      0.00%     85.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        39169      0.03%     85.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       115685      0.08%     85.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     85.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1600      0.00%     85.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     85.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     85.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     85.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6582      0.00%     85.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        13423      0.01%     86.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           12      0.00%     86.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13670      0.01%     86.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       133529      0.09%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1997      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd           40      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt           80      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           40      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     13070526      8.94%     95.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      5573191      3.81%     98.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       123574      0.08%     98.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      1563007      1.07%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    146245994                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     14883061                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     14841046                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        41731                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     12790218                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2092559                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        35399                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        35394                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  7424971                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              37883481                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  23522600                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               7522318                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1200656                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             16475304                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 75292                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              228474785                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                342474                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           185162611                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         18420006                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        16896044                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        8188943                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.387066                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       84123237                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      86017620                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        2023076                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        602880                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     220689627                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    141560226                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          25084987                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     65017986                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          900                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           17677198                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      73462536                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2547702                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  307                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2873                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  20450648                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 61384                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           77554026                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.166064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.367436                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 35485551     45.76%     45.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1814961      2.34%     48.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2943119      3.79%     51.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2665878      3.44%     55.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  7492650      9.66%     64.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1966412      2.54%     67.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  5001034      6.45%     73.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1442087      1.86%     75.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 18742334     24.17%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             77554026                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             153595883                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.980116                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           26921521                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.347065                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      2814459                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1200656                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    7812106                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   634705                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              208793391                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                46865                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 20181649                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 9885007                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1480                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     13650                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   593451                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           8457                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         671589                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       698108                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1369697                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                184608820                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               184106208                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 147619108                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 208428397                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.373447                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.708249                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          16994197                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             16994197                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         16994197                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            16994197                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         6401656                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            6401656                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        6401656                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           6401656                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 1604056510657                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  1604056510657                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 1604056510657                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 1604056510657                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      23395853                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         23395853                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     23395853                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        23395853                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.273624                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.273624                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.273624                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.273624                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 250568.995063                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 250568.995063                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 250568.995063                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 250568.995063                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs         292377                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           48                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs          91225                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.205010                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets        9.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks         2106018                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total              2106018                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data        909486                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total           909486                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data       909486                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total          909486                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      5492170                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        5492170                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      5492170                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       5492170                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 1347383367647                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 1347383367647                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 1347383367647                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 1347383367647                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.234750                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.234750                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.234750                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.234750                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 245328.052054                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 245328.052054                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 245328.052054                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 245328.052054                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   5492166                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          428                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          428                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           66                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           66                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     13986317                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     13986317                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          494                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          494                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.133603                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.133603                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 211913.893939                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 211913.893939                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           66                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           66                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     61291801                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     61291801                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.133603                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.133603                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 928663.651515                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 928663.651515                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          494                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          494                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          494                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          494                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        11574376                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           11574376                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       4679093                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          4679093                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 1178992284456                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 1178992284456                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     16253469                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       16253469                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.287883                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.287883                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 251970.261001                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 251970.261001                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data       898598                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total         898598                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data      3780495                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total      3780495                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 946887753881                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 946887753881                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.232596                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.232596                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 250466.606590                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 250466.606590                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        5419821                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           5419821                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data      1722563                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total         1722563                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data 425064226201                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total 425064226201                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      7142384                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       7142384                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.241175                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.241175                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 246762.659015                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 246762.659015                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data        10888                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total         10888                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data      1711675                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total      1711675                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data 400495613766                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total 400495613766                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.239650                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.239650                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 233978.771534                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 233978.771534                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 1034229036961                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999419                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                22486333                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               5492166                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  4.094256                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    63.999419                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              27                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              36                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              52285912                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             52285912                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1034229036961                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          20282841                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             20282841                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         20282841                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            20282841                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          167807                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             167807                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         167807                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            167807                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  34833262480                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   34833262480                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  34833262480                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  34833262480                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      20450648                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         20450648                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     20450648                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        20450648                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.008205                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.008205                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.008205                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.008205                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 207579.317192                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 207579.317192                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 207579.317192                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 207579.317192                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst          9620                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total             9620                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst         9620                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total            9620                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst       158187                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         158187                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       158187                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        158187                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  31926801810                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  31926801810                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  31926801810                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  31926801810                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.007735                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.007735                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.007735                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.007735                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 201829.491741                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 201829.491741                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 201829.491741                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 201829.491741                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    158116                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        20282841                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           20282841                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        167807                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           167807                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  34833262480                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  34833262480                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     20450648                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       20450648                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.008205                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.008205                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 207579.317192                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 207579.317192                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst         9620                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total           9620                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       158187                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       158187                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  31926801810                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  31926801810                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.007735                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.007735                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 201829.491741                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 201829.491741                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 1034229036961                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.997415                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                20324088                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                158122                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                128.534220                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.997415                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              31                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              10                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3               6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              17                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              41059482                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             41059482                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1034229036961                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      554161                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6987548                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 3659                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                8457                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2748808                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  386                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  45747                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           13194100                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.905807                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             9.101531                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                9097937     68.95%     68.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              2540532     19.26%     88.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              1160579      8.80%     97.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               301678      2.29%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                88958      0.67%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 4172      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  217      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               90                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             13194100                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                16846917                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 8195860                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     89042                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      6368                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1034229036961                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                20450992                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       773                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1034229036961                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1034229036961                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1200656                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 10453030                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                10959634                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          13762                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  27428548                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              27498396                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              221393401                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1344952                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1335588                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  52344                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               22607585                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              20                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           441879256                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   780437579                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                274206260                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2269183                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             304399223                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                137480025                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     978                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 965                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  32470895                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        266024879                       # The number of ROB reads (Count)
system.cpu.rob.writes                       426685252                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 94697470                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  146245994                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   139                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples   1909708.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    158181.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   5152559.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.005163983398                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        106579                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        106579                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             12955359                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1806726                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      5650411                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     2106018                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    5650411                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   2106018                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  339671                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 196310                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                5650411                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               2106018                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  4911513                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   336667                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    34011                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    13512                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     9073                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     4638                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     1005                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      318                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   99714                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                  104252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  106401                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  106542                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  106551                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  106603                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  106616                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  106632                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  106620                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  106602                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  106616                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  106614                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  106601                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  106607                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  106598                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  106586                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  106585                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  106590                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     255                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      83                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      25                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       106579                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       49.828615                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      33.925948                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     102.486937                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127         100366     94.17%     94.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255         1869      1.75%     95.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383         3668      3.44%     99.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511          105      0.10%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639           85      0.08%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767           94      0.09%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895           62      0.06%     99.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023           51      0.05%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151           21      0.02%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279           73      0.07%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1407           77      0.07%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1408-1535           15      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1663           17      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1664-1791            1      0.00%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-1919            4      0.00%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1920-2047           16      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2175            7      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303           37      0.03%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2431            8      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2432-2559            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         106579                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       106579                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.917948                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.913946                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.368589                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              2538      2.38%      2.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              4294      4.03%      6.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             99173     93.05%     99.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               533      0.50%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                33      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 6      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         106579                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 21738944                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                361626304                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             134785152                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               349657852.44495761                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               130324277.48891625                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1034228876965                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      133338.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     10123584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    329763776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    122219328                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 9788531.977159863338                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 318849852.610002756119                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 118174334.341967225075                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       158181                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      5492230                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      2106018                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   4719794277                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 144598872173                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 24885868587152                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29837.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26327.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  11816550.75                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     10123584                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    351502720                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       361626304                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     10123584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     10123584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    134785152                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    134785152                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        158181                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       5492230                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          5650411                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      2106018                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         2106018                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         9788532                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       339869320                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          349657852                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      9788532                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        9788532                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    130324277                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         130324277                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    130324277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        9788532                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      339869320                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         479982130                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               5310740                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1909677                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        339424                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        280336                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        158941                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        177501                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        189004                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        204631                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        237838                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        233689                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        438934                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        272623                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       329263                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       297914                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       435804                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       465665                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       687276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       561897                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        126472                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         96182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         61973                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         66902                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         71928                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         79131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         80630                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         85466                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         90370                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         95021                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       155503                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       104361                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       172065                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       228501                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       231521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       163651                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              49742291450                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            26553700000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        149318666450                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9366.36                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28116.36                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              4244566                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1755580                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             79.92                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.93                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1220263                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   378.693393                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   264.275250                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   282.348611                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       260610     21.36%     21.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       217317     17.81%     39.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       123693     10.14%     49.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        98243      8.05%     57.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639       335284     27.48%     84.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        41108      3.37%     88.20% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        34514      2.83%     91.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        28090      2.30%     93.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        81404      6.67%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1220263                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          339887360                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten       122219328                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               328.638385                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               118.174334                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.92                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.10                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1034229036961                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       2817194100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1497355200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     13004538960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     3490530480                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 81640787280.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 245637028350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 190291716000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   538379150370                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    520.560854                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 492469704124                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  34535020000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 507224312837                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       5895540840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       3133542885                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     24914144640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     6477983460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 81640787280.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 427907641200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  36800673600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   586770313905                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    567.350454                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  92030430729                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  34535020000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 907663586232                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1034229036961                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3937185                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2106018                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3544264                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 6                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1713231                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1713231                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3937186                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     16476632                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total     16476632                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       474483                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total       474483                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                16951115                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port    486287872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total    486287872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     10123520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     10123520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                496411392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                6                       # Total snoops (Count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5650423                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000501                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.022374                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5647593     99.95%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     2830      0.05%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5650423                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1034229036961                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        262990451741                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       371751960386                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        10844157873                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11300705                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5650282                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests         2830                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.026007                       # Number of seconds simulated (Second)
simTicks                                  26007216470                       # Number of ticks simulated (Tick)
finalTick                                1060236253431                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     11.34                       # Real time elapsed on the host (Second)
hostTickRate                               2293279950                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8630588                       # Number of bytes of host memory used (Byte)
simInsts                                     97064220                       # Number of instructions simulated (Count)
simOps                                      149888926                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  8558032                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   13215513                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1950590                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.824164                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.213351                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         5222557                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        4682478                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  36136                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1579618                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           2603565                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1950360                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.400828                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.485420                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    724282     37.14%     37.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    226656     11.62%     48.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    198575     10.18%     58.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    162097      8.31%     67.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    135669      6.96%     74.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    156548      8.03%     82.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    213469     10.95%     93.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     98361      5.04%     98.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     34703      1.78%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1950360                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  175714     99.32%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     99.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    361      0.20%     99.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   756      0.43%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                25      0.01%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               53      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         7336      0.16%      0.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4030944     86.09%     86.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            1      0.00%     86.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     86.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         4599      0.10%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     86.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         4560      0.10%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     86.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       424551      9.07%     95.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       167230      3.57%     99.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         3430      0.07%     99.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        39827      0.85%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        4682478                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.400544                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              176909                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.037781                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 11420696                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 6736303                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4546087                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    107664                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                    66081                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            52933                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4798230                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        53821                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     56984                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                              83                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             230                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         499544                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        245745                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        94144                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        74501                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1056      0.16%      0.16% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1002      0.15%      0.30% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      0.30% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       595857     88.07%     88.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        78258     11.57%     99.94% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.94% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          377      0.06%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         676550                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          477      0.16%      0.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          424      0.14%      0.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      0.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       276645     90.74%     91.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        26943      8.84%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          371      0.12%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        304860                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            1      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        30851     96.60%     96.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         1083      3.39%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            1      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        31936                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          579      0.16%      0.16% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          579      0.16%      0.31% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      0.31% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       319211     85.88%     86.19% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        51315     13.81%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            6      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       371690                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            2      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        26125     98.24%     98.24% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          466      1.75%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            1      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        26594                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       230872     34.12%     34.12% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       444567     65.71%     99.84% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1056      0.16%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect           55      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       676550                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        15171     47.51%     47.51% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        16763     52.49%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        31934                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            595857                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       365738                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             31936                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              8                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        17015                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         14921                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               676550                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                17014                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  634507                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.937857                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted              11                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             377                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 55                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              322                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1056      0.16%      0.16% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1002      0.15%      0.30% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      0.30% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       595857     88.07%     88.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        78258     11.57%     99.94% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.94% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          377      0.06%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       676550                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1056      2.51%      2.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            1      0.00%      2.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%      2.51% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        40603     96.57%     99.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            6      0.01%     99.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          377      0.90%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         42043                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            1      0.01%      0.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        15930     93.63%     93.63% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         1083      6.37%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        17014                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            1      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        15930     93.63%     93.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         1083      6.37%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        17014                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  26007216470                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          377                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits           55                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          322                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          378                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 1479                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   1480                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                901                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    579                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 579                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1580816                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             30088                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1724265                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.112745                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.005074                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          878275     50.94%     50.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          269440     15.63%     66.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           71637      4.15%     70.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           88757      5.15%     75.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           28279      1.64%     77.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           59983      3.48%     80.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           29493      1.71%     82.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           13250      0.77%     83.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          285151     16.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1724265                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   579                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         4063      0.11%      0.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3132344     85.98%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     86.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         2776      0.08%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     86.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         3076      0.08%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     86.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       320881      8.81%     95.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       137436      3.77%     98.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         2700      0.07%     98.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        39655      1.09%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3642932                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        285151                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              2366750                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                3642932                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        2366750                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          3642932                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.824164                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.213351                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             500672                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              49173                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           3634208                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           323581                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          177091                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         4063      0.11%      0.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      3132344     85.98%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            1      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     86.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         2776      0.08%     86.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     86.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         3076      0.08%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     86.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       320881      8.81%     95.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       137436      3.77%     98.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         2700      0.07%     98.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        39655      1.09%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      3642932                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       371690                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       371105                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          585                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       319211                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        52479                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          579                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          579                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                   180591                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                962654                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    589039                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                187826                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  30250                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               415793                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1899                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                5720296                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  8610                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             4625493                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           461379                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          416441                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         202816                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.371330                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2096504                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       2151425                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads          47847                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         13250                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       5506086                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      3535504                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            619257                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1620749                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             445678                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1855173                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   64196                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    517361                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1389                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1950360                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.153360                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.363684                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   895604     45.92%     45.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    45111      2.31%     48.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    74187      3.80%     52.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    66680      3.42%     55.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   189383      9.71%     65.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    49171      2.52%     67.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   126433      6.48%     74.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    35650      1.83%     76.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   468141     24.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1950360                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               3855346                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.976502                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             676550                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.346844                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        63089                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     30250                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     196793                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    16080                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                5222558                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1178                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   499544                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  245745                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       288                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    15088                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            222                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          16959                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        17568                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                34527                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  4611506                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 4599020                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3690600                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   5182635                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.357758                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.712109                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            417146                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               417146                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           417146                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              417146                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          161493                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             161493                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         161493                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            161493                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  40492014333                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   40492014333                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  40492014333                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  40492014333                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        578639                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           578639                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       578639                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          578639                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.279091                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.279091                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.279091                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.279091                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 250735.414742                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 250735.414742                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 250735.414742                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 250735.414742                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs           7631                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs           2357                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          3.237590                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           53702                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                53702                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         21809                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            21809                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        21809                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           21809                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       139684                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         139684                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       139684                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        139684                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  34256983546                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  34256983546                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  34256983546                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  34256983546                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.241401                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.241401                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.241401                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.241401                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 245246.295539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 245246.295539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 245246.295539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 245246.295539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    139683                       # number of replacements (Count)
system.cpu.l1d.ReadReq.hits::cpu.data          284091                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             284091                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        117286                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           117286                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  29572767329                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  29572767329                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       401377                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         401377                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.292209                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.292209                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 252142.347160                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 252142.347160                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        21525                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          21525                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        95761                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        95761                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  23968907429                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  23968907429                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.238581                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.238581                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 250299.259918                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 250299.259918                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         133055                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            133055                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        44207                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           44207                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  10919247004                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  10919247004                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       177262                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        177262                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.249388                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.249388                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 247002.669351                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 247002.669351                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data          284                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total           284                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        43923                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        43923                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  10288076117                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  10288076117                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.247786                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.247786                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 234229.813924                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 234229.813924                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  26007216470                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  556603                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                139683                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  3.984758                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              31                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              33                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               1296961                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              1296961                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26007216470                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            513760                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               513760                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           513760                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              513760                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            3601                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               3601                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           3601                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              3601                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    750901227                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     750901227                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    750901227                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    750901227                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        517361                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           517361                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       517361                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          517361                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.006960                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.006960                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.006960                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.006960                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 208525.750347                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 208525.750347                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 208525.750347                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 208525.750347                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           212                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              212                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          212                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             212                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         3389                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           3389                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         3389                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          3389                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    686782830                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    686782830                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    686782830                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    686782830                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.006551                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.006551                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.006551                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.006551                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 202650.584243                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 202650.584243                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 202650.584243                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 202650.584243                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      3389                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst          513760                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             513760                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          3601                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             3601                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    750901227                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    750901227                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       517361                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         517361                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.006960                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.006960                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 208525.750347                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 208525.750347                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          212                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            212                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         3389                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         3389                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    686782830                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    686782830                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.006551                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.006551                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 202650.584243                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 202650.584243                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  26007216470                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  462321                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  3389                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                136.418117                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              21                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3              13                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              29                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               1038111                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              1038111                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  26007216470                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       12802                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  175961                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   96                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 222                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  68651                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1211                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             323581                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              8.042159                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             9.179382                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 220759     68.22%     68.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                63864     19.74%     87.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                29010      8.97%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 7539      2.33%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2278      0.70%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  124      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               78                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               323581                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  415127                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  202991                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2200                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        49                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26007216470                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  517361                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  26007216470                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  26007216470                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  30250                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   256407                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  276065                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    686218                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                701420                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5541334                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 34023                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  28978                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                    864                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 583476                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            11060798                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    19513354                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  6858379                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                     52819                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               7584880                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3475908                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    812800                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          6662862                       # The number of ROB reads (Count)
system.cpu.rob.writes                        10675426                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2366750                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3642932                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     48784.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3389.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    131174.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.004633689576                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2723                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2723                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               328564                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               46162                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       143073                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       53702                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     143073                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     53702                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    8510                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   4918                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.71                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 143073                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 53702                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   124686                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     8304                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      831                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      343                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      237                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      124                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       30                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    2551                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    2663                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2721                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2722                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2720                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2720                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2723                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2722                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2725                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2724                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2723                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2724                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2722                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2723                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2723                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2723                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2723                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2723                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2723                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       49.434080                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      33.905897                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     102.215069                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127           2570     94.38%     94.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           48      1.76%     96.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383           89      3.27%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            3      0.11%     99.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            2      0.07%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            1      0.04%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895            1      0.04%     99.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023            1      0.04%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151            1      0.04%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279            2      0.07%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1407            2      0.07%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1663            1      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1920-2047            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2723                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2723                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.919941                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.915994                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.365959                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                64      2.35%      2.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               108      3.97%      6.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              2533     93.02%     99.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                18      0.66%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2723                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   544640                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  9156672                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3436928                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               352081969.65494013                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               132152858.57156554                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    26007349800                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      132167.96                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       216896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      8395136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      3122944                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 8339839.069290447049                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 322800250.833610236645                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 120079901.807346314192                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3389                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       139684                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        53702                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    102588926                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   3671682358                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 624474076787                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30271.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     26285.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  11628506.89                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       216896                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      8939712                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         9156608                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       216896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       216896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      3436928                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      3436928                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          3389                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        139683                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           143072                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        53702                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           53702                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         8339839                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       343739670                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          352079509                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      8339839                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        8339839                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    132152859                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         132152859                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    132152859                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        8339839                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      343739670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         484232367                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                134563                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                48796                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          8640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          7123                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          4036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          4417                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          4767                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          5151                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          5950                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          5942                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         10963                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          6869                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         8389                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         7469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        11063                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        11935                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        17576                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        14273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2472                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1707                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1832                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          2014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          2064                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          2181                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          2304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          2421                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3975                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         2661                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         4395                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         5864                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         5947                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         4199                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1251215034                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              672815000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          3774271284                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  9298.36                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            28048.36                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               108112                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               44844                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             80.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.90                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        30402                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   385.989343                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   272.430994                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   281.187335                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         6127     20.15%     20.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         5289     17.40%     37.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         3121     10.27%     47.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         2528      8.32%     56.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         8652     28.46%     84.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1054      3.47%     88.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          868      2.86%     90.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          703      2.31%     93.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2060      6.78%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        30402                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            8612032                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         3122944                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               331.140090                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               120.079902                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.53                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.59                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.94                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.42                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  26007216470                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         69907740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         37160640                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       328625640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       88896600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 2052897600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   6030284220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   4908636960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    13516409400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    519.717649                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  12706552323                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    868400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  12432264147                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        147169680                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         78214950                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       632154180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      165818520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 2052897600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  10771108740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    916363680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    14763727350                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    567.678105                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2290140208                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    868400000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  22848676262                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  26007216470                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               99115                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         53702                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             89370                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              43957                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             43957                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          99116                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       419050                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       419050                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        10167                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total        10167                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  429217                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     12376640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     12376640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       216896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       216896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 12593536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             143073                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000475                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.021796                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   143005     99.95%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       68      0.05%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               143073                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  26007216470                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          6679206349                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         9454706552                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          232559969                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         286145                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       143072                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           68                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.104713                       # Number of seconds simulated (Second)
simTicks                                 104712848780                       # Number of ticks simulated (Tick)
finalTick                                1164949102211                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     31.12                       # Real time elapsed on the host (Second)
hostTickRate                               3364803900                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8645948                       # Number of bytes of host memory used (Byte)
simInsts                                    104182357                       # Number of instructions simulated (Count)
simOps                                      163426934                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3347635                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    5251307                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          7853660                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.103331                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.906346                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        13784666                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1552                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       13714462                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   6240                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               248208                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            389456                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 550                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             7782365                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.762249                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.344178                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   4052009     52.07%     52.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    681888      8.76%     60.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    763405      9.81%     70.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    459403      5.90%     76.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    453830      5.83%     82.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    504941      6.49%     88.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    455805      5.86%     94.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    235972      3.03%     97.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    175112      2.25%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               7782365                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  151130     69.52%     69.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     69.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     69.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     69.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     69.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     69.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     69.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     69.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     69.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     69.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     69.52% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                   6392      2.94%     72.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     72.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      4      0.00%     72.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     72.46% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                  15668      7.21%     79.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 10527      4.84%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     84.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   8846      4.07%     88.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   522      0.24%     88.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               144      0.07%     88.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            24164     11.12%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       176510      1.29%      1.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      10158489     74.07%     75.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        31712      0.23%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           657      0.00%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        74135      0.54%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     76.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          456      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     76.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       115247      0.84%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        95979      0.70%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        79096      0.58%     78.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       392112      2.86%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     81.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          378      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     81.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1305182      9.52%     90.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       932465      6.80%     97.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        88612      0.65%     98.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       263427      1.92%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       13714462                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.746251                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              217397                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015852                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 32807099                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                12744516                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        12408943                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   2627828                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1290034                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1284378                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12413047                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1342302                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     11463                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            9200                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           71295                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        1402114                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1202111                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        13450                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        14384                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           25      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        107891      8.10%      8.10% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        83457      6.27%     14.37% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        24823      1.86%     16.23% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       989200     74.28%     90.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        91450      6.87%     97.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        34936      2.62%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        1331782                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           23      0.06%      0.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          524      1.30%      1.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          771      1.92%      3.28% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          141      0.35%      3.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        36142     89.84%     93.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          845      2.10%     95.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1784      4.43%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         40230                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            6      0.09%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            3      0.04%      0.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          324      4.67%      4.80% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          100      1.44%      6.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         5989     86.41%     92.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          205      2.96%     95.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     95.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          304      4.39%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         6931                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       107368      8.31%      8.31% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        82686      6.40%     14.72% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        24682      1.91%     16.63% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       953056     73.79%     90.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        90605      7.02%     97.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.43% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        33152      2.57%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      1291551                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          185      2.83%      2.86% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           95      1.45%      4.31% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         5857     89.46%     93.77% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          126      1.92%     95.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     95.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          282      4.31%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         6547                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       567218     42.59%     42.59% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       599140     44.99%     87.58% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       107891      8.10%     95.68% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        57533      4.32%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      1331782                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         4152     60.25%     60.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         2722     39.50%     99.75% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            3      0.04%     99.80% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           14      0.20%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         6891                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            989225                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       426283                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              6931                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            669                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         4222                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          2709                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              1331782                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 3809                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  754416                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.566471                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             899                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           59759                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              57533                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2226                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           25      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       107891      8.10%      8.10% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        83457      6.27%     14.37% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        24823      1.86%     16.23% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       989200     74.28%     90.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        91450      6.87%     97.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        34936      2.62%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      1331782                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           18      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       107891     18.69%     18.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          439      0.08%     18.77% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        24823      4.30%     23.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       408955     70.83%     93.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          304      0.05%     93.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     93.95% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        34936      6.05%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        577366                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          324      8.51%      8.51% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      8.51% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         3280     86.11%     94.62% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          205      5.38%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         3809                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          324      8.51%      8.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      8.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         3280     86.11%     94.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          205      5.38%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         3809                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 104712848780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        59759                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        57533                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2226                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          404                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        60163                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               108804                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 108803                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1436                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 107368                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              107368                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          246708                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1002                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              6488                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      7747914                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.747310                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.588545                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4280787     55.25%     55.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          745627      9.62%     64.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          545618      7.04%     71.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          711694      9.19%     81.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          269837      3.48%     84.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          192855      2.49%     87.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          172781      2.23%     89.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          143966      1.86%     91.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          684749      8.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      7747914                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         468                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                107368                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       173766      1.28%      1.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     10017545     74.00%     75.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        31695      0.23%     75.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          478      0.00%     75.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        74058      0.55%     76.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     76.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          416      0.00%     76.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     76.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       115236      0.85%     76.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        95870      0.71%     77.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     77.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        79064      0.58%     78.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       392070      2.90%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          350      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     81.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1282112      9.47%     90.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       924665      6.83%     97.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        88228      0.65%     98.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       262450      1.94%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     13538008                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        684749                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              7118137                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               13538008                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        7118137                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         13538008                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.103331                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.906346                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            2557455                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1283670                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          12521582                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          1370340                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1187115                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       173766      1.28%      1.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     10017545     74.00%     75.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        31695      0.23%     75.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          478      0.00%     75.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        74058      0.55%     76.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          416      0.00%     76.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd       115236      0.85%     76.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        95870      0.71%     77.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     77.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        79064      0.58%     78.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       392070      2.90%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          350      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     81.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1282112      9.47%     90.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       924665      6.83%     97.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        88228      0.65%     98.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       262450      1.94%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     13538008                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      1291551                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      1126347                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       165202                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       953056                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       338493                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       107368                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       107368                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  5360210                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                208794                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2170661                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 35884                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   6816                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               597948                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   550                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               13847382                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2642                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            13703000                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          1304400                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         1390791                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1193981                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.744792                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        6947065                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       4226890                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        2101778                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        988329                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      15388803                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      9069054                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           2584772                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      5246054                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             764564                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2450210                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   14708                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1008                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    956839                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  3325                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            7782365                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.785160                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.066612                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  5528518     71.04%     71.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   138908      1.78%     72.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   100004      1.29%     74.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   154151      1.98%     76.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   210337      2.70%     78.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   177326      2.28%     81.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   152804      1.96%     83.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   115937      1.49%     84.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1204380     15.48%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              7782365                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               7302406                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.929809                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            1331782                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.169575                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      5323674                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      6816                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      28608                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     9601                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               13786218                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  140                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1402114                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1202111                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   731                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       278                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     8771                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            124                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           2896                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         4155                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 7051                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 13700046                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                13693321                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   9471545                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  15458822                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.743559                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.612695                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data           2413410                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total              2413410                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data          2413410                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total             2413410                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           96716                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              96716                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          96716                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             96716                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  20330745052                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   20330745052                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  20330745052                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  20330745052                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data       2510126                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total          2510126                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data      2510126                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total         2510126                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.038530                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.038530                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.038530                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.038530                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 210210.772282                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 210210.772282                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 210210.772282                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 210210.772282                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             13                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets           36                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              5                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          2.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets              12                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           17820                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                17820                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         28617                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            28617                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        28617                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           28617                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        68099                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          68099                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        68099                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         68099                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data  14135686599                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total  14135686599                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data  14135686599                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total  14135686599                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.027130                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.027130                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.027130                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.027130                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 207575.538539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 207575.538539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 207575.538539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 207575.538539                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     68145                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          189                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          189                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           45                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           45                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      8679783                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      8679783                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          234                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          234                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.192308                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.192308                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 192884.066667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 192884.066667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           45                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           45                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     34599135                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     34599135                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.192308                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.192308                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 768869.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 768869.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          234                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          234                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          234                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          234                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data         1243523                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total            1243523                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         79716                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            79716                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  16779647165                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  16779647165                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data      1323239                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total        1323239                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.060243                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.060243                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 210492.839141                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 210492.839141                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        28609                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          28609                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        51107                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        51107                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data  10812543013                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total  10812543013                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.038623                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.038623                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 211566.771929                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 211566.771929                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        1169887                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           1169887                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        17000                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           17000                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   3551097887                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   3551097887                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      1186887                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       1186887                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.014323                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.014323                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 208888.111000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 208888.111000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data            8                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total             8                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        16992                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        16992                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   3323143586                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   3323143586                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.014316                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.014316                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 195571.067914                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 195571.067914                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 104712848780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 2483236                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 68209                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 36.406281                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              20                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              41                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               5089333                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              5089333                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104712848780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            590807                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               590807                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           590807                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              590807                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst          366032                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total             366032                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst         366032                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total            366032                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  76818052834                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   76818052834                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  76818052834                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  76818052834                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        956839                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           956839                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       956839                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          956839                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.382543                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.382543                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.382543                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.382543                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 209867.041226                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 209867.041226                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 209867.041226                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 209867.041226                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst          1425                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total             1425                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst         1425                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total            1425                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst       364607                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total         364607                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst       364607                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total        364607                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  71773045629                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  71773045629                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  71773045629                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  71773045629                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.381054                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.381054                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.381054                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.381054                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 196850.432463                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 196850.432463                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 196850.432463                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 196850.432463                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                    364607                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst          590807                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             590807                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst        366032                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total           366032                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  76818052834                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  76818052834                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       956839                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         956839                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.382543                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.382543                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 209867.041226                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 209867.041226                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst         1425                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total           1425                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst       364607                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total       364607                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  71773045629                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  71773045629                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.381054                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.381054                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 196850.432463                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 196850.432463                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 104712848780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 1127181                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                364671                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                  3.090953                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              24                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              40                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses               2278285                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses              2278285                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104712848780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       67243                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   31777                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 124                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  15000                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   12                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      6                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1370340                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.054122                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             3.553013                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1296698     94.63%     94.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                59466      4.34%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                13305      0.97%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  831      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   39      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               52                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1370340                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1390800                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1193988                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       508                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      3680                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104712848780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  956973                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       359                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104712848780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 104712848780                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   6816                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5378217                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   56574                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3309                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2186576                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                150873                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               13824979                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1009                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  26956                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1118                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 114075                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            22131195                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    45696992                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 15573489                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2106681                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              21579301                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   551883                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     238                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 238                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    198612                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         20845021                       # The number of ROB reads (Count)
system.cpu.rob.writes                        27603930                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  7118137                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   13538008                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    14                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     12638.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    364607.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     62465.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.014483673320                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           711                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           711                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               898500                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               11940                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       432751                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       17820                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     432751                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     17820                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    5679                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   5182                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.54                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 432751                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 17820                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   405099                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    21009                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      935                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       23                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     574                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     674                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     712                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     711                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     712                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     712                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     712                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     713                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     712                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     712                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     713                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     712                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     712                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     711                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     711                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     712                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     711                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     711                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          711                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      600.549930                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      57.023226                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1396.283159                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255            598     84.11%     84.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511            6      0.84%     84.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1279            1      0.14%     85.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1791            1      0.14%     85.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-2047            4      0.56%     85.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2303            3      0.42%     86.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2559            8      1.13%     87.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2815            3      0.42%     87.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-3071           10      1.41%     89.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3327            3      0.42%     89.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583           10      1.41%     91.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3839            6      0.84%     91.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-4095           14      1.97%     93.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351           18      2.53%     96.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607            7      0.98%     97.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863            5      0.70%     98.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4864-5119            3      0.42%     98.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5375            3      0.42%     98.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5376-5631            4      0.56%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-5887            1      0.14%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5888-6143            3      0.42%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            711                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          711                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.762307                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.753514                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.547504                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                37      5.20%      5.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               100     14.06%     19.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               569     80.03%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      0.70%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            711                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   363456                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 27696064                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               1140480                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               264495373.03859416                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               10891500.07174506                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   104712715450                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      232400.03                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     23334848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      3997760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       808256                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 222846081.181748151779                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 38178313.803678750992                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 7718785.320205858909                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       364607                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        68144                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        17820                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  10443426126                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2138589398                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 2479866976664                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28642.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31383.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 139162007.67                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     23334848                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      4361280                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        27696128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     23334848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     23334848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      1140480                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1140480                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        364607                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         68145                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           432752                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        17820                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           17820                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       222846081                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        41649903                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          264495984                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    222846081                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      222846081                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     10891500                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          10891500                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     10891500                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      222846081                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       41649903                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         275387484                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                427072                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                12629                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         50637                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         41951                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         33797                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          2083                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         10522                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2305                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2240                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         34937                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        117367                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         27663                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        59787                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        34902                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1547                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         2671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         2748                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1915                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           970                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           407                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           317                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           662                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           969                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           913                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           937                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           912                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           929                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           913                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          940                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          978                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          700                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          722                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          658                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          702                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               4574415524                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             2135360000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         12582015524                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10711.11                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29461.11                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               280981                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               11367                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             65.79                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       147359                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   190.974586                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   141.394329                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   176.034607                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        51536     34.97%     34.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        55678     37.78%     72.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        20227     13.73%     86.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         9979      6.77%     93.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          606      0.41%     93.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4159      2.82%     96.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4113      2.79%     99.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          176      0.12%     99.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          885      0.60%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       147359                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           27332608                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          808256                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               261.024395                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 7.718785                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.10                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.06                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                66.49                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 104712848780                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        625785300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        332620365                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1274290080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       31774140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 8266293360.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  40079171520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   6458852640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    57068787405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    545.002720                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  16414353684                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   3496740000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  84801755096                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        426315120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        226607040                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      1775004000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       34149240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 8266293360.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  43193588820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3836185440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    57758143020                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    551.586015                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   9605313031                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   3496740000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  91610795749                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 104712848780                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              415716                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         17820                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            414932                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              17037                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             17037                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         415714                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       204434                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total       204434                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      1093822                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total      1093822                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1298256                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      5501760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      5501760                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port     23334912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total     23334912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 28836672                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             432751                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000053                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.007290                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   432728     99.99%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       23      0.01%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               432751                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 104712848780                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         12490127739                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         4615088283                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy        24784638563                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         865503                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       432752                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
