INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/CL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/Comb_Circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comb_Circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/MUXs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/Mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/Mux21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/One_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module One_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/SR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stat_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sources_1/new/Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/CPU/CPU.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
