target = x86_64
endian = little

regclass [GPR64 GPR32 GPR16 GPR8L GPR8H]


register rax{
    class = GPR64
    width = 64
}

register eax{
    class = GPR32
    width = 32
    parent rax
}