design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
util_vector_logic.vhd,vhdl,util_vector_logic_v2_0,../../../bd/design_1/ipshared/1d19/hdl/util_vector_logic.vhd,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_util_vector_logic_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.vhd,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/hdl/design_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
xlconstant.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/e147/xlconstant.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
preamble.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7621/hdl/preamble.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Preamble_v0_1_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7621/hdl/Preamble_v0_1_S00_AXI.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Preamble_v0_1_S00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7621/hdl/Preamble_v0_1_S00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Preamble_v0_1_M00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7621/hdl/Preamble_v0_1_M00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Preamble_v0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7621/hdl/Preamble_v0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_Preamble_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Preamble_0_0/sim/design_1_Preamble_0_0.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
frame_counter.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/2bae/hdl/frame_counter.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Pilot_Top.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/2bae/hdl/Pilot_Top.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Pilot_Insertion_v0_1_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/2bae/hdl/Pilot_Insertion_v0_1_S00_AXI.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Pilot_Insertion_v0_1_S00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/2bae/hdl/Pilot_Insertion_v0_1_S00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Pilot_Insertion_v0_1_M00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/2bae/hdl/Pilot_Insertion_v0_1_M00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
Pilot_Insertion_v0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/2bae/hdl/Pilot_Insertion_v0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_Pilot_Insertion_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Pilot_Insertion_0_0/sim/design_1_Pilot_Insertion_0_0.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xfft_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xfft_0_0/sim/design_1_xfft_0_0.vhd,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
controller.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8cd5/hdl/controller.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
FFT_Controller_v0_1_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8cd5/hdl/FFT_Controller_v0_1_S00_AXI.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
FFT_Controller_v0_1_M00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8cd5/hdl/FFT_Controller_v0_1_M00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
FFT_Controller_v0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8cd5/hdl/FFT_Controller_v0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_FFT_Controller_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_FFT_Controller_0_1/sim/design_1_FFT_Controller_0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
qam_4.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_4.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
QAM_2.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/72c7/hdl/QAM_2.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
QAM_Top.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/72c7/hdl/QAM_Top.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
QAM_Modulator_v0_1_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/72c7/hdl/QAM_Modulator_v0_1_S00_AXI.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
QAM_Modulator_v0_1_S00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/72c7/hdl/QAM_Modulator_v0_1_S00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
QAM_Modulator_v0_1_M00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/72c7/hdl/QAM_Modulator_v0_1_M00_AXIS.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
QAM_Modulator_v0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/72c7/hdl/QAM_Modulator_v0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_QAM_Modulator_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_QAM_Modulator_0_1/sim/design_1_QAM_Modulator_0_1.v,incdir="$ref_dir/../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"incdir="../../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
