

================================================================
== Vitis HLS Report for 'Loop_real2xfft_output_proc3'
================================================================
* Date:           Sat Mar 26 21:15:24 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        fe_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.770 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      514|      515|  2.056 us|  2.060 us|  512|  512|  loop rewind stp(delay=1 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- real2xfft_output  |      514|      514|         4|          1|          1|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|      94|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      94|    147|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_fu_123_p2                       |         +|   0|  0|  12|          11|           2|
    |ap_condition_139                  |       and|   0|  0|   2|           1|           1|
    |fft_axis_d_last_V_fu_117_p2       |      icmp|   0|  0|  11|          10|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          26|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  14|          3|    1|          3|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3     |   9|          2|    1|          2|
    |ap_phi_mux_i9_phi_fu_87_p6  |  14|          3|   10|         30|
    |dout_TDATA_blk_n            |   9|          2|    1|          2|
    |i9_reg_83                   |   9|          2|   10|         20|
    |rewind_ap_ready_reg         |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  82|         18|   26|         63|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   2|   0|    2|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |fft_axis_d_last_V_reg_167                |   1|   0|    1|          0|
    |fft_axis_d_last_V_reg_167_pp0_iter1_reg  |   1|   0|    1|          0|
    |i9_reg_83                                |  10|   0|   10|          0|
    |rewind_ap_ready_reg                      |   1|   0|    1|          0|
    |tmp_2_reg_177                            |   1|   0|    1|          0|
    |trunc_ln76_reg_172                       |  10|   0|   10|          0|
    |tmp_2_reg_177                            |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  94|  32|   31|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc3|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  Loop_real2xfft_output_proc3|  return value|
|dout_TREADY            |   in|    1|        axis|                         dout|       pointer|
|dout_TDATA             |  out|   48|        axis|                         dout|       pointer|
|dout_TVALID            |  out|    1|        axis|                         dout|       pointer|
|windowed_V_address0    |  out|    9|   ap_memory|                   windowed_V|         array|
|windowed_V_ce0         |  out|    1|   ap_memory|                   windowed_V|         array|
|windowed_V_q0          |   in|   16|   ap_memory|                   windowed_V|         array|
|windowed_V_1_address0  |  out|    9|   ap_memory|                 windowed_V_1|         array|
|windowed_V_1_ce0       |  out|    1|   ap_memory|                 windowed_V_1|         array|
|windowed_V_1_q0        |   in|   16|   ap_memory|                 windowed_V_1|         array|
+-----------------------+-----+-----+------------+-----------------------------+--------------+

