[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-03T21:10:16+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>We know Apple was hiring RISC-V engineers but if they had shipped RISC-V cores, would we know about it? How would one go about reverse engineering embedded chips sounds down to the point of figuring out the ISA?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/indolering\"> /u/indolering </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jquczk/has_apple_shipped_riscv_hardware/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jquczk/has_apple_shipped_riscv_hardware/\">[comments]</a></span>",
        "id": 2479190,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jquczk/has_apple_shipped_riscv_hardware",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Has Apple shipped RISC-V Hardware?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-03T19:25:17+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jqrmtm/tenstorrent_developer_day_video/\"> <img src=\"https://external-preview.redd.it/oE_lXmwyUae6lCtd9kPdcV2XsxsGxdPhxoGtwe47jps.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=cca6a2fa771a07c58d6bd3b295d799105e452235\" alt=\"Tenstorrent Developer Day Video\" title=\"Tenstorrent Developer Day Video\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/TJSnider1984\"> /u/TJSnider1984 </a> <br/> <span><a href=\"https://www.youtube.com/watch?v=S3n_9gX-9lw\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jqrmtm/tenstorrent_developer_day_video/\">[comments]</a></span> </td></tr></table>",
        "id": 2478225,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jqrmtm/tenstorrent_developer_day_video",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/oE_lXmwyUae6lCtd9kPdcV2XsxsGxdPhxoGtwe47jps.jpg?width=320&crop=smart&auto=webp&s=cca6a2fa771a07c58d6bd3b295d799105e452235",
        "title": "Tenstorrent Developer Day Video",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-03T19:21:40+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jqrjjd/tenstorrent_blackhole_cards_available/\"> <img src=\"https://external-preview.redd.it/bKa6_zcgR56sbwG-Cqtu_jN8tcBni2YVCOOrskJ4IzI.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=d47a097527e5e5e57498d3ac6192eb2f6741fe55\" alt=\"Tenstorrent Blackhole Cards Available...\" title=\"Tenstorrent Blackhole Cards Available...\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/TJSnider1984\"> /u/TJSnider1984 </a> <br/> <span><a href=\"https://tenstorrent.com/hardware/blackhole\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jqrjjd/tenstorrent_blackhole_cards_available/\">[comments]</a></span> </td></tr></table>",
        "id": 2478224,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jqrjjd/tenstorrent_blackhole_cards_available",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/bKa6_zcgR56sbwG-Cqtu_jN8tcBni2YVCOOrskJ4IzI.jpg?width=640&crop=smart&auto=webp&s=d47a097527e5e5e57498d3ac6192eb2f6741fe55",
        "title": "Tenstorrent Blackhole Cards Available...",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-03T16:06:28+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Does anyone tried the Luckfox Pico Ultra? I have some SPI modules and I wanted to wire it up to the Luckfox, but no matter how much I did follow the wiki, there\u2019s no SPI device comes up. I tried rebuild the kernel with SPI support via Ubuntu 22.04 for both Ubuntu and Buildroot, but no sign of spidev apprears. That\u2019s the python part, I haven\u2019t tried on C++ but I\u2019m sure it\u2019s pretty much the same as I tried to \u201cls /dev/spi*\u201d, it returns nothing. Have anyone bypassed this? The modules I want to wire up are 3 NRF24L01 modules and 1 CC1101. So far, I now can control only pin 41 \ud83d\ude05\ud83d\ude05. Thank you for reading this post!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ShiftRude532\"> /u/ShiftRude532 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jqmf2d/error_spi_communication_on_luckfox_pico_ultra/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jqmf2d/error_spi_communicati",
        "id": 2477014,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jqmf2d/error_spi_communication_on_luckfox_pico_ultra",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Error SPI communication on Luckfox Pico Ultra",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-03T08:57:55+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jqdhim/esp32p4moduledevkit_with_wifi_6_dualcore_riscv/\"> <img src=\"https://external-preview.redd.it/R6bWm17IM3PqycpH31bRKR6ZY3EAppErpvgG2Sd7WZ4.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=969e2b645bd68b335e64265089b9740563d7993d\" alt=\"ESP32-P4-Module-DEV-KIT with Wi-Fi 6, Dual-Core RISC-V SoC and Ethernet\" title=\"ESP32-P4-Module-DEV-KIT with Wi-Fi 6, Dual-Core RISC-V SoC and Ethernet\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/fullgrid\"> /u/fullgrid </a> <br/> <span><a href=\"https://linuxgizmos.com/esp32-p4-module-dev-kit-introduces-wi-fi-6-dual-core-risc-v-and-ethernet/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jqdhim/esp32p4moduledevkit_with_wifi_6_dualcore_riscv/\">[comments]</a></span> </td></tr></table>",
        "id": 2473571,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jqdhim/esp32p4moduledevkit_with_wifi_6_dualcore_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/R6bWm17IM3PqycpH31bRKR6ZY3EAppErpvgG2Sd7WZ4.jpg?width=320&crop=smart&auto=webp&s=969e2b645bd68b335e64265089b9740563d7993d",
        "title": "ESP32-P4-Module-DEV-KIT with Wi-Fi 6, Dual-Core RISC-V SoC and Ethernet",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-03T06:25:45+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1jqb81e/a_32bit_riscv_processor_made_with_an_atomically/\"> <img src=\"https://external-preview.redd.it/eZRfk8Bu_SIdR0Wi8zmUropdBvSGJ8TdN91rOdplO_I.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=1e2fdc61de5e03ed87af97453c039b23d69624e2\" alt=\"A 32&amp;-bit RISC-V processor made with an atomically thin semiconductor\" title=\"A 32&amp;-bit RISC-V processor made with an atomically thin semiconductor\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/1r0n_m6n\"> /u/1r0n_m6n </a> <br/> <span><a href=\"https://arstechnica.com/science/2025/04/researchers-build-a-risc-v-processor-using-a-2d-semiconductor/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jqb81e/a_32bit_riscv_processor_made_with_an_atomically/\">[comments]</a></span> </td></tr></table>",
        "id": 2473002,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jqb81e/a_32bit_riscv_processor_made_with_an_atomically",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/eZRfk8Bu_SIdR0Wi8zmUropdBvSGJ8TdN91rOdplO_I.jpg?width=640&crop=smart&auto=webp&s=1e2fdc61de5e03ed87af97453c039b23d69624e2",
        "title": "A 32&-bit RISC-V processor made with an atomically thin semiconductor",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-04-03T05:00:33+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>My school&#39;s advanced comp arch is C++ modeling based class. However, I still want to learn more about and implement an out of order core. I&#39;ve heard, anecdotally, that other schools&#39;s comp arch have their students implement an out of order core. Does anyone know any school&#39;s course who do this, and have materials publically available? I&#39;ve finding it hard digest the material, so I think having some sort of lab handouts would greatly help. </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/itisyeetime\"> /u/itisyeetime </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jq9tvh/step_by_step_tutoriallab_for_implementing_an_out/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1jq9tvh/step_by_step_tutoriallab_for_implementing_an_out/\">[comments]</a></span>",
        "id": 2472500,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1jq9tvh/step_by_step_tutoriallab_for_implementing_an_out",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Step by Step Tutorial/Lab For Implementing an Out of Order Core?",
        "vote": 0
    }
]