

================================================================
== Vivado HLS Report for 'resize_nearest_me_ap_fixed_32_16_5_3_0_config2_s'
================================================================
* Date:           Wed Jun 15 23:30:04 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12322|    12322| 61.610 us | 61.610 us |  12322|  12322|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ResizeImage  |    12320|    12320|        21|         20|          5|   616|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 20, D = 21, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 23 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %resized_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %image_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader17" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ %i, %ResizeImage ], [ 0, %.preheader17.preheader ]"   --->   Operation 27 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln20 = icmp eq i10 %i_0, -408" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 28 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 616, i64 616, i64 616)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 1" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %0, label %ResizeImage" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 32 [1/1] (2.18ns)   --->   "%tmp_V_60 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %image_V_V)" [firmware/nnet_utils/nnet_image_stream.h:24]   --->   Operation 32 'read' 'tmp_V_60' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 33 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_60)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 33 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 34 [1/1] (2.18ns)   --->   "%tmp_V_61 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %image_V_V)" [firmware/nnet_utils/nnet_image_stream.h:24]   --->   Operation 34 'read' 'tmp_V_61' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_4 : Operation 35 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_61)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 35 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 36 [1/1] (2.18ns)   --->   "%tmp_V_62 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %image_V_V)" [firmware/nnet_utils/nnet_image_stream.h:24]   --->   Operation 36 'read' 'tmp_V_62' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 37 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_62)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 37 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 38 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %image_V_V)" [firmware/nnet_utils/nnet_image_stream.h:24]   --->   Operation 38 'read' 'tmp_V' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_6 : Operation 39 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 39 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 40 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_60)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 40 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 41 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_61)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 41 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 42 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_62)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 42 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 43 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 43 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 44 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_60)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 44 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 45 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_61)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 45 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 46 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_62)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 46 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 47 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 48 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_60)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 48 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 49 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_61)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 49 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 50 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_62)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 50 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 51 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 51 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 19 <SV = 18> <Delay = 2.18>
ST_19 : Operation 52 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_60)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 52 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 20 <SV = 19> <Delay = 2.18>
ST_20 : Operation 53 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_61)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 53 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 21 <SV = 20> <Delay = 2.18>
ST_21 : Operation 54 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V_62)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 54 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 22 <SV = 21> <Delay = 2.18>
ST_22 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str234) nounwind" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str234)" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 56 'specregionbegin' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_image_stream.h:21]   --->   Operation 57 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 58 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %resized_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_image_stream.h:36]   --->   Operation 58 'write' <Predicate = (!icmp_ln20)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_22 : Operation 59 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str234, i32 %tmp)" [firmware/nnet_utils/nnet_image_stream.h:41]   --->   Operation 59 'specregionend' 'empty_91' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader17" [firmware/nnet_utils/nnet_image_stream.h:20]   --->   Operation 60 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.00>
ST_23 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_image_stream.h:42]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_image_stream.h:20) [7]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_image_stream.h:20) [7]  (0 ns)
	'icmp' operation ('icmp_ln20', firmware/nnet_utils/nnet_image_stream.h:20) [8]  (1.77 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_V' (firmware/nnet_utils/nnet_image_stream.h:24) [16]  (2.19 ns)
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [20]  (2.19 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_V' (firmware/nnet_utils/nnet_image_stream.h:24) [17]  (2.19 ns)
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [21]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_V' (firmware/nnet_utils/nnet_image_stream.h:24) [18]  (2.19 ns)
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [22]  (2.19 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	fifo read on port 'image_V_V' (firmware/nnet_utils/nnet_image_stream.h:24) [19]  (2.19 ns)
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [23]  (2.19 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [24]  (2.19 ns)

 <State 8>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [25]  (2.19 ns)

 <State 9>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [26]  (2.19 ns)

 <State 10>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [27]  (2.19 ns)

 <State 11>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [28]  (2.19 ns)

 <State 12>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [29]  (2.19 ns)

 <State 13>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [30]  (2.19 ns)

 <State 14>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [31]  (2.19 ns)

 <State 15>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [32]  (2.19 ns)

 <State 16>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [33]  (2.19 ns)

 <State 17>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [34]  (2.19 ns)

 <State 18>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [35]  (2.19 ns)

 <State 19>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [36]  (2.19 ns)

 <State 20>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [37]  (2.19 ns)

 <State 21>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [38]  (2.19 ns)

 <State 22>: 2.19ns
The critical path consists of the following:
	fifo write on port 'resized_V_V' (firmware/nnet_utils/nnet_image_stream.h:36) [39]  (2.19 ns)

 <State 23>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
