<stg><name>subconv_1x1_32_p</name>


<trans_list>

<trans id="910" from="1" to="2">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="2" to="3">
<condition id="72">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="2" to="6">
<condition id="84">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="3" to="4">
<condition id="74">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="3" to="2">
<condition id="82">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="4" to="5">
<condition id="75">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="4" to="3">
<condition id="80">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="5" to="4">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="6" to="7">
<condition id="86">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="6" to="25">
<condition id="113">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="7" to="8">
<condition id="88">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="7" to="6">
<condition id="111">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="8" to="9">
<condition id="89">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="8" to="7">
<condition id="109">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="9" to="10">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="10" to="11">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="11" to="12">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="12" to="13">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="13" to="14">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="14" to="15">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="15" to="16">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="16" to="17">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="17" to="18">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="18" to="19">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="19" to="20">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="20" to="21">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="21" to="22">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="22" to="23">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="23" to="24">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="24" to="8">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="25" to="26">
<condition id="115">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="26" to="27">
<condition id="117">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="26" to="25">
<condition id="125">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="27" to="28">
<condition id="118">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="27" to="26">
<condition id="123">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="28" to="27">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_16, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %exitcond6 = icmp eq i5 %co, -8

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %co_16 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_16"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond6, label %.preheader50.preheader, label %.preheader52.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="5">
<![CDATA[
.preheader52.preheader:0  %tmp = zext i5 %co to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader52.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="10">
<![CDATA[
.preheader52.preheader:2  %p_shl_cast = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader52.preheader:3  %tmp_292 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="6">
<![CDATA[
.preheader52.preheader:4  %p_shl1_cast = zext i6 %tmp_292 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader52.preheader:5  %tmp_293 = add i11 %p_shl1_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader52.preheader:6  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader52.preheader:7  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.preheader50.preheader:0  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader52:0  %h = phi i6 [ %h_15, %2 ], [ 1, %.preheader52.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader52:1  %exitcond8 = icmp eq i6 %h, -31

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader52:2  %empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader52:3  br i1 %exitcond8, label %.loopexit.loopexit, label %.preheader51.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="6">
<![CDATA[
.preheader51.preheader:0  %tmp_190_cast = zext i6 %h to i11

]]></Node>
<StgValue><ssdm name="tmp_190_cast"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader51.preheader:1  %tmp_299 = add i11 %tmp_190_cast, %tmp_293

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
.preheader51.preheader:2  %p_shl2_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_299, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader51.preheader:3  %tmp_386 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_299, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="12">
<![CDATA[
.preheader51.preheader:4  %p_shl3_cast = zext i12 %tmp_386 to i16

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader51.preheader:5  %tmp_300 = add i16 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.preheader51.preheader:6  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader51:0  %w = phi i6 [ %w_16, %1 ], [ 1, %.preheader51.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader51:1  %exitcond11 = icmp eq i6 %w, -31

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader51:2  %empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader51:3  br i1 %exitcond11, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="6">
<![CDATA[
:0  %tmp_193_cast = zext i6 %w to i16

]]></Node>
<StgValue><ssdm name="tmp_193_cast"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_307 = add i16 %tmp_300, %tmp_193_cast

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="5">
<![CDATA[
:4  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %w_16 = add i6 %w, 1

]]></Node>
<StgValue><ssdm name="w_16"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %h_15 = add i6 %h, 1

]]></Node>
<StgValue><ssdm name="h_15"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="16">
<![CDATA[
:2  %tmp_346_cast = zext i16 %tmp_307 to i64

]]></Node>
<StgValue><ssdm name="tmp_346_cast"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_V_addr = getelementptr [27744 x i8]* %output_V, i64 0, i64 %tmp_346_cast

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="5">
<![CDATA[
:4  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:5  store i8 %bias_V_load, i8* %output_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader50:0  %h1 = phi i6 [ %h_14, %4 ], [ 1, %.preheader50.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader50:1  %exitcond7 = icmp eq i6 %h1, -31

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader50:2  %empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader50:3  br i1 %exitcond7, label %.preheader47.preheader, label %.preheader49.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="6">
<![CDATA[
.preheader49.preheader:0  %tmp_cast = zext i6 %h1 to i11

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader49.preheader:1  %tmp_294 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %h1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="11">
<![CDATA[
.preheader49.preheader:2  %p_shl4_cast = zext i11 %tmp_294 to i12

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader49.preheader:3  %tmp_295 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %h1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="7">
<![CDATA[
.preheader49.preheader:4  %p_shl5_cast = zext i7 %tmp_295 to i12

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader49.preheader:5  %tmp_296 = add i12 %p_shl5_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="12">
<![CDATA[
.preheader49.preheader:6  %tmp_333_cast = zext i12 %tmp_296 to i13

]]></Node>
<StgValue><ssdm name="tmp_333_cast"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader49.preheader:7  %tmp_297 = add i12 %tmp_296, 1156

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader49.preheader:8  %tmp_298 = add i13 %tmp_333_cast, 2312

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.preheader49.preheader:9  br label %.preheader49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
.preheader47.preheader:0  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader49:0  %w2 = phi i6 [ %w_17, %3 ], [ 1, %.preheader49.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader49:1  %exitcond10 = icmp eq i6 %w2, -31

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader49:2  %empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader49:3  br i1 %exitcond10, label %4, label %.preheader48.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="6">
<![CDATA[
.preheader48.preheader:0  %tmp_192_cast1 = zext i6 %w2 to i16

]]></Node>
<StgValue><ssdm name="tmp_192_cast1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="6">
<![CDATA[
.preheader48.preheader:1  %tmp_192_cast2 = zext i6 %w2 to i13

]]></Node>
<StgValue><ssdm name="tmp_192_cast2"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="6">
<![CDATA[
.preheader48.preheader:2  %tmp_192_cast = zext i6 %w2 to i12

]]></Node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader48.preheader:3  %tmp_304 = add i12 %tmp_296, %tmp_192_cast

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="12">
<![CDATA[
.preheader48.preheader:4  %tmp_343_cast = zext i12 %tmp_304 to i64

]]></Node>
<StgValue><ssdm name="tmp_343_cast"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:5  %conv1_output_p_V_2_a = getelementptr [3468 x i8]* @conv1_output_p_V_2, i64 0, i64 %tmp_343_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_a"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader48.preheader:6  %tmp_305 = add i12 %tmp_297, %tmp_192_cast

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="12">
<![CDATA[
.preheader48.preheader:7  %tmp_344_cast = zext i12 %tmp_305 to i64

]]></Node>
<StgValue><ssdm name="tmp_344_cast"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:8  %conv1_output_p_V_2_a_1 = getelementptr [3468 x i8]* @conv1_output_p_V_2, i64 0, i64 %tmp_344_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_a_1"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader48.preheader:9  %tmp_306 = add i13 %tmp_298, %tmp_192_cast2

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="13">
<![CDATA[
.preheader48.preheader:10  %tmp_345_cast = sext i13 %tmp_306 to i64

]]></Node>
<StgValue><ssdm name="tmp_345_cast"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:11  %conv1_output_p_V_2_a_2 = getelementptr [3468 x i8]* @conv1_output_p_V_2, i64 0, i64 %tmp_345_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_a_2"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:12  %conv1_output_p_V_5_a = getelementptr [3468 x i8]* @conv1_output_p_V_5, i64 0, i64 %tmp_343_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_a"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:13  %conv1_output_p_V_5_a_1 = getelementptr [3468 x i8]* @conv1_output_p_V_5, i64 0, i64 %tmp_344_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_a_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:14  %conv1_output_p_V_5_a_2 = getelementptr [3468 x i8]* @conv1_output_p_V_5, i64 0, i64 %tmp_345_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_a_2"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:15  %conv1_output_p_V_4_a = getelementptr [3468 x i8]* @conv1_output_p_V_4, i64 0, i64 %tmp_343_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_a"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:16  %conv1_output_p_V_4_a_1 = getelementptr [3468 x i8]* @conv1_output_p_V_4, i64 0, i64 %tmp_344_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_a_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:17  %conv1_output_p_V_4_a_2 = getelementptr [3468 x i8]* @conv1_output_p_V_4, i64 0, i64 %tmp_345_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_a_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:18  %conv1_output_p_V_1_a = getelementptr [3468 x i8]* @conv1_output_p_V_1, i64 0, i64 %tmp_343_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_a"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:19  %conv1_output_p_V_1_a_1 = getelementptr [3468 x i8]* @conv1_output_p_V_1, i64 0, i64 %tmp_344_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_a_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:20  %conv1_output_p_V_1_a_2 = getelementptr [3468 x i8]* @conv1_output_p_V_1, i64 0, i64 %tmp_345_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_a_2"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:21  %conv1_output_p_V_3_a = getelementptr [3468 x i8]* @conv1_output_p_V_3, i64 0, i64 %tmp_343_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_a"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:22  %conv1_output_p_V_3_a_1 = getelementptr [3468 x i8]* @conv1_output_p_V_3, i64 0, i64 %tmp_344_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_a_1"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:23  %conv1_output_p_V_3_a_2 = getelementptr [3468 x i8]* @conv1_output_p_V_3, i64 0, i64 %tmp_345_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_a_2"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:24  %conv1_output_p_V_6_a = getelementptr [3468 x i8]* @conv1_output_p_V_6, i64 0, i64 %tmp_343_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_a"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:25  %conv1_output_p_V_6_a_1 = getelementptr [3468 x i8]* @conv1_output_p_V_6, i64 0, i64 %tmp_344_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_a_1"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:26  %conv1_output_p_V_6_a_2 = getelementptr [3468 x i8]* @conv1_output_p_V_6, i64 0, i64 %tmp_345_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_a_2"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:27  %conv1_output_p_V_0_a = getelementptr [3468 x i8]* @conv1_output_p_V_0, i64 0, i64 %tmp_343_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_a"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:28  %conv1_output_p_V_0_a_1 = getelementptr [3468 x i8]* @conv1_output_p_V_0, i64 0, i64 %tmp_344_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_a_1"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:29  %conv1_output_p_V_0_a_2 = getelementptr [3468 x i8]* @conv1_output_p_V_0, i64 0, i64 %tmp_345_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_a_2"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:30  %conv1_output_p_V_7_a = getelementptr [3468 x i8]* @conv1_output_p_V_7, i64 0, i64 %tmp_343_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_a"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:31  %conv1_output_p_V_7_a_1 = getelementptr [3468 x i8]* @conv1_output_p_V_7, i64 0, i64 %tmp_344_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_a_1"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:32  %conv1_output_p_V_7_a_2 = getelementptr [3468 x i8]* @conv1_output_p_V_7, i64 0, i64 %tmp_345_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_a_2"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.preheader48.preheader:33  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %h_14 = add i6 %h1, 1

]]></Node>
<StgValue><ssdm name="h_14"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader48:0  %co3 = phi i5 [ %co_18, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv ], [ 0, %.preheader48.preheader ]

]]></Node>
<StgValue><ssdm name="co3"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader48:1  %exitcond13 = icmp eq i5 %co3, -8

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader48:2  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader48:3  %co_18 = add i5 %co3, 1

]]></Node>
<StgValue><ssdm name="co_18"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader48:4  br i1 %exitcond13, label %3, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:0  %tmp_310 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co3, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="10">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:1  %p_shl10_cast = zext i10 %tmp_310 to i11

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:2  %tmp_311 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:3  %p_shl11_cast = zext i6 %tmp_311 to i11

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:4  %tmp_312 = add i11 %p_shl11_cast, %p_shl10_cast

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:5  %tmp_313 = add i11 %tmp_312, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:6  %p_shl8_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_313, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:7  %tmp_388 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_313, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:8  %p_shl9_cast = zext i12 %tmp_388 to i16

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:9  %tmp_314 = add i16 %p_shl9_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:10  %tmp_315 = add i16 %tmp_314, %tmp_192_cast1

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="16">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:11  %tmp_358_cast = zext i16 %tmp_315 to i64

]]></Node>
<StgValue><ssdm name="tmp_358_cast"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:12  %output_V_addr_1 = getelementptr [27744 x i8]* %output_V, i64 0, i64 %tmp_358_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="5">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:13  %tmp_389 = trunc i5 %co3 to i3

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:14  %newIndex = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %co3, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:15  %tmp_316 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %newIndex, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:16  %p_shl6_cast = zext i7 %tmp_316 to i8

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:17  %tmp_317 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %newIndex, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="5">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:18  %p_shl7_cast = zext i5 %tmp_317 to i8

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:19  %tmp_318 = sub i8 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:20  %tmp_361_cast = sext i8 %tmp_318 to i64

]]></Node>
<StgValue><ssdm name="tmp_361_cast"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:21  %weight_0_V_addr = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:22  %tmp_319 = or i8 %tmp_318, 1

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:23  %tmp_362_cast = zext i8 %tmp_319 to i64

]]></Node>
<StgValue><ssdm name="tmp_362_cast"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:24  %weight_0_V_addr_1 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_362_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:91  %weight_1_V_addr = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:92  %weight_1_V_addr_1 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_362_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:115  %weight_2_V_addr = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:116  %weight_2_V_addr_1 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_362_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:139  %weight_3_V_addr = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:140  %weight_3_V_addr_1 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_362_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_1"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:163  %weight_4_V_addr = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:164  %weight_4_V_addr_1 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_362_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_1"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:187  %weight_5_V_addr = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:188  %weight_5_V_addr_1 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_362_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:211  %weight_6_V_addr = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:212  %weight_6_V_addr_1 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_362_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:235  %weight_7_V_addr = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_361_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:236  %weight_7_V_addr_1 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_362_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_1"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:259  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:260  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:261  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:262  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:263  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:264  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:265  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:266  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:268  %conv1_output_p_V_0_l = load i8* %conv1_output_p_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:269  %weight_0_V_load_1 = load i8* %weight_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_1"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:270  %weight_1_V_load_1 = load i8* %weight_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:271  %weight_2_V_load_1 = load i8* %weight_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_1"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:272  %weight_3_V_load_1 = load i8* %weight_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_1"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:273  %weight_4_V_load_1 = load i8* %weight_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_1"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:274  %weight_5_V_load_1 = load i8* %weight_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_1"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:275  %weight_6_V_load_1 = load i8* %weight_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_1"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:276  %weight_7_V_load_1 = load i8* %weight_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_1"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:278  %conv1_output_p_V_1_l = load i8* %conv1_output_p_V_1_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:288  %conv1_output_p_V_2_l = load i8* %conv1_output_p_V_2_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:298  %conv1_output_p_V_3_l = load i8* %conv1_output_p_V_3_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:308  %conv1_output_p_V_4_l = load i8* %conv1_output_p_V_4_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:318  %conv1_output_p_V_5_l = load i8* %conv1_output_p_V_5_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:328  %conv1_output_p_V_6_l = load i8* %conv1_output_p_V_6_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:338  %conv1_output_p_V_7_l = load i8* %conv1_output_p_V_7_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:348  %conv1_output_p_V_0_l_1 = load i8* %conv1_output_p_V_0_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l_1"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:358  %conv1_output_p_V_1_l_1 = load i8* %conv1_output_p_V_1_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l_1"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:368  %conv1_output_p_V_2_l_1 = load i8* %conv1_output_p_V_2_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l_1"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:378  %conv1_output_p_V_3_l_1 = load i8* %conv1_output_p_V_3_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l_1"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:388  %conv1_output_p_V_4_l_1 = load i8* %conv1_output_p_V_4_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l_1"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:398  %conv1_output_p_V_5_l_1 = load i8* %conv1_output_p_V_5_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l_1"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:408  %conv1_output_p_V_6_l_1 = load i8* %conv1_output_p_V_6_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l_1"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:418  %conv1_output_p_V_7_l_1 = load i8* %conv1_output_p_V_7_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l_1"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %w_17 = add i6 %w2, 1

]]></Node>
<StgValue><ssdm name="w_17"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:25  %tmp_320 = or i8 %tmp_318, 2

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:26  %tmp_363_cast = sext i8 %tmp_320 to i64

]]></Node>
<StgValue><ssdm name="tmp_363_cast"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:27  %weight_0_V_addr_2 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_2"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:28  %tmp_321 = or i8 %tmp_318, 3

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:29  %tmp_364_cast = sext i8 %tmp_321 to i64

]]></Node>
<StgValue><ssdm name="tmp_364_cast"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:30  %weight_0_V_addr_3 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_364_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_3"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:93  %weight_1_V_addr_2 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:94  %weight_1_V_addr_3 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_364_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_3"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:117  %weight_2_V_addr_2 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_2"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:118  %weight_2_V_addr_3 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_364_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_3"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:141  %weight_3_V_addr_2 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_2"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:142  %weight_3_V_addr_3 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_364_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_3"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:165  %weight_4_V_addr_2 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_2"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:166  %weight_4_V_addr_3 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_364_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_3"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:189  %weight_5_V_addr_2 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_2"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:190  %weight_5_V_addr_3 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_364_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_3"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:213  %weight_6_V_addr_2 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_2"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:214  %weight_6_V_addr_3 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_364_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_3"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:237  %weight_7_V_addr_2 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_363_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_2"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:238  %weight_7_V_addr_3 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_364_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_3"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:259  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:260  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:261  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:262  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:263  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:264  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:265  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:266  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:267  %tmp_201 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load, i8 %weight_1_V_load, i8 %weight_2_V_load, i8 %weight_3_V_load, i8 %weight_4_V_load, i8 %weight_5_V_load, i8 %weight_6_V_load, i8 %weight_7_V_load, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:268  %conv1_output_p_V_0_l = load i8* %conv1_output_p_V_0_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:269  %weight_0_V_load_1 = load i8* %weight_0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_1"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:270  %weight_1_V_load_1 = load i8* %weight_1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_1"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:271  %weight_2_V_load_1 = load i8* %weight_2_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_1"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:272  %weight_3_V_load_1 = load i8* %weight_3_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_1"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:273  %weight_4_V_load_1 = load i8* %weight_4_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_1"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:274  %weight_5_V_load_1 = load i8* %weight_5_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_1"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:275  %weight_6_V_load_1 = load i8* %weight_6_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_1"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:276  %weight_7_V_load_1 = load i8* %weight_7_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_1"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:277  %tmp_202 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_1, i8 %weight_1_V_load_1, i8 %weight_2_V_load_1, i8 %weight_3_V_load_1, i8 %weight_4_V_load_1, i8 %weight_5_V_load_1, i8 %weight_6_V_load_1, i8 %weight_7_V_load_1, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:278  %conv1_output_p_V_1_l = load i8* %conv1_output_p_V_1_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:279  %weight_0_V_load_2 = load i8* %weight_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_2"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:280  %weight_1_V_load_2 = load i8* %weight_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_2"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:281  %weight_2_V_load_2 = load i8* %weight_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_2"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:282  %weight_3_V_load_2 = load i8* %weight_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_2"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:283  %weight_4_V_load_2 = load i8* %weight_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_2"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:284  %weight_5_V_load_2 = load i8* %weight_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_2"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:285  %weight_6_V_load_2 = load i8* %weight_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_2"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:286  %weight_7_V_load_2 = load i8* %weight_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_2"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:288  %conv1_output_p_V_2_l = load i8* %conv1_output_p_V_2_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:289  %weight_0_V_load_3 = load i8* %weight_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_3"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:290  %weight_1_V_load_3 = load i8* %weight_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_3"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:291  %weight_2_V_load_3 = load i8* %weight_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_3"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:292  %weight_3_V_load_3 = load i8* %weight_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_3"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:293  %weight_4_V_load_3 = load i8* %weight_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_3"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:294  %weight_5_V_load_3 = load i8* %weight_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_3"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:295  %weight_6_V_load_3 = load i8* %weight_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_3"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:296  %weight_7_V_load_3 = load i8* %weight_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_3"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:298  %conv1_output_p_V_3_l = load i8* %conv1_output_p_V_3_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:308  %conv1_output_p_V_4_l = load i8* %conv1_output_p_V_4_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:318  %conv1_output_p_V_5_l = load i8* %conv1_output_p_V_5_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:328  %conv1_output_p_V_6_l = load i8* %conv1_output_p_V_6_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:338  %conv1_output_p_V_7_l = load i8* %conv1_output_p_V_7_a, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:348  %conv1_output_p_V_0_l_1 = load i8* %conv1_output_p_V_0_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l_1"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:358  %conv1_output_p_V_1_l_1 = load i8* %conv1_output_p_V_1_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l_1"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:368  %conv1_output_p_V_2_l_1 = load i8* %conv1_output_p_V_2_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l_1"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:378  %conv1_output_p_V_3_l_1 = load i8* %conv1_output_p_V_3_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l_1"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:388  %conv1_output_p_V_4_l_1 = load i8* %conv1_output_p_V_4_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l_1"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:398  %conv1_output_p_V_5_l_1 = load i8* %conv1_output_p_V_5_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l_1"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:408  %conv1_output_p_V_6_l_1 = load i8* %conv1_output_p_V_6_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l_1"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:418  %conv1_output_p_V_7_l_1 = load i8* %conv1_output_p_V_7_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l_1"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:428  %conv1_output_p_V_0_l_2 = load i8* %conv1_output_p_V_0_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l_2"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:438  %conv1_output_p_V_1_l_2 = load i8* %conv1_output_p_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l_2"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:448  %conv1_output_p_V_2_l_2 = load i8* %conv1_output_p_V_2_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l_2"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:458  %conv1_output_p_V_3_l_2 = load i8* %conv1_output_p_V_3_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l_2"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:468  %conv1_output_p_V_4_l_2 = load i8* %conv1_output_p_V_4_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l_2"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:478  %conv1_output_p_V_5_l_2 = load i8* %conv1_output_p_V_5_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l_2"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:488  %conv1_output_p_V_6_l_2 = load i8* %conv1_output_p_V_6_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l_2"/></StgValue>
</operation>

<operation id="281" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:498  %conv1_output_p_V_7_l_2 = load i8* %conv1_output_p_V_7_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:31  %tmp_322 = or i8 %tmp_318, 4

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:32  %tmp_365_cast = sext i8 %tmp_322 to i64

]]></Node>
<StgValue><ssdm name="tmp_365_cast"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:33  %weight_0_V_addr_4 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_4"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:34  %tmp_323 = or i8 %tmp_318, 5

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:35  %tmp_366_cast = sext i8 %tmp_323 to i64

]]></Node>
<StgValue><ssdm name="tmp_366_cast"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:36  %weight_0_V_addr_5 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_5"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:95  %weight_1_V_addr_4 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_4"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:96  %weight_1_V_addr_5 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_5"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:119  %weight_2_V_addr_4 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_4"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:120  %weight_2_V_addr_5 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_5"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:143  %weight_3_V_addr_4 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_4"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:144  %weight_3_V_addr_5 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_5"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:167  %weight_4_V_addr_4 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_4"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:168  %weight_4_V_addr_5 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_5"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:191  %weight_5_V_addr_4 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_4"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:192  %weight_5_V_addr_5 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_5"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:215  %weight_6_V_addr_4 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_4"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:216  %weight_6_V_addr_5 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_5"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:239  %weight_7_V_addr_4 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_365_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_4"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:240  %weight_7_V_addr_5 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_366_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_5"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:279  %weight_0_V_load_2 = load i8* %weight_0_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_2"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:280  %weight_1_V_load_2 = load i8* %weight_1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_2"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:281  %weight_2_V_load_2 = load i8* %weight_2_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_2"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:282  %weight_3_V_load_2 = load i8* %weight_3_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_2"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:283  %weight_4_V_load_2 = load i8* %weight_4_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_2"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:284  %weight_5_V_load_2 = load i8* %weight_5_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_2"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:285  %weight_6_V_load_2 = load i8* %weight_6_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_2"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:286  %weight_7_V_load_2 = load i8* %weight_7_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_2"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:287  %tmp_203 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_2, i8 %weight_1_V_load_2, i8 %weight_2_V_load_2, i8 %weight_3_V_load_2, i8 %weight_4_V_load_2, i8 %weight_5_V_load_2, i8 %weight_6_V_load_2, i8 %weight_7_V_load_2, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:289  %weight_0_V_load_3 = load i8* %weight_0_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_3"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:290  %weight_1_V_load_3 = load i8* %weight_1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_3"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:291  %weight_2_V_load_3 = load i8* %weight_2_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_3"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:292  %weight_3_V_load_3 = load i8* %weight_3_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_3"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:293  %weight_4_V_load_3 = load i8* %weight_4_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_3"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:294  %weight_5_V_load_3 = load i8* %weight_5_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_3"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:295  %weight_6_V_load_3 = load i8* %weight_6_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_3"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:296  %weight_7_V_load_3 = load i8* %weight_7_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_3"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:297  %tmp_204 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_3, i8 %weight_1_V_load_3, i8 %weight_2_V_load_3, i8 %weight_3_V_load_3, i8 %weight_4_V_load_3, i8 %weight_5_V_load_3, i8 %weight_6_V_load_3, i8 %weight_7_V_load_3, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:299  %weight_0_V_load_4 = load i8* %weight_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_4"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:300  %weight_1_V_load_4 = load i8* %weight_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_4"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:301  %weight_2_V_load_4 = load i8* %weight_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_4"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:302  %weight_3_V_load_4 = load i8* %weight_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_4"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:303  %weight_4_V_load_4 = load i8* %weight_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_4"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:304  %weight_5_V_load_4 = load i8* %weight_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_4"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:305  %weight_6_V_load_4 = load i8* %weight_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_4"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:306  %weight_7_V_load_4 = load i8* %weight_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_4"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:309  %weight_0_V_load_5 = load i8* %weight_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_5"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:310  %weight_1_V_load_5 = load i8* %weight_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_5"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:311  %weight_2_V_load_5 = load i8* %weight_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_5"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:312  %weight_3_V_load_5 = load i8* %weight_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_5"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:313  %weight_4_V_load_5 = load i8* %weight_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_5"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:314  %weight_5_V_load_5 = load i8* %weight_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_5"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:315  %weight_6_V_load_5 = load i8* %weight_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_5"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:316  %weight_7_V_load_5 = load i8* %weight_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_5"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:428  %conv1_output_p_V_0_l_2 = load i8* %conv1_output_p_V_0_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l_2"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:438  %conv1_output_p_V_1_l_2 = load i8* %conv1_output_p_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l_2"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:448  %conv1_output_p_V_2_l_2 = load i8* %conv1_output_p_V_2_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l_2"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:458  %conv1_output_p_V_3_l_2 = load i8* %conv1_output_p_V_3_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l_2"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:468  %conv1_output_p_V_4_l_2 = load i8* %conv1_output_p_V_4_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l_2"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:478  %conv1_output_p_V_5_l_2 = load i8* %conv1_output_p_V_5_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l_2"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:488  %conv1_output_p_V_6_l_2 = load i8* %conv1_output_p_V_6_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l_2"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:498  %conv1_output_p_V_7_l_2 = load i8* %conv1_output_p_V_7_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="344" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:37  %tmp_324 = or i8 %tmp_318, 6

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:38  %tmp_367_cast = sext i8 %tmp_324 to i64

]]></Node>
<StgValue><ssdm name="tmp_367_cast"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:39  %weight_0_V_addr_6 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_6"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:40  %tmp_325 = or i8 %tmp_318, 7

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:41  %tmp_368_cast = sext i8 %tmp_325 to i64

]]></Node>
<StgValue><ssdm name="tmp_368_cast"/></StgValue>
</operation>

<operation id="349" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:42  %weight_0_V_addr_7 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_7"/></StgValue>
</operation>

<operation id="350" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:97  %weight_1_V_addr_6 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_6"/></StgValue>
</operation>

<operation id="351" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:98  %weight_1_V_addr_7 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_7"/></StgValue>
</operation>

<operation id="352" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:121  %weight_2_V_addr_6 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_6"/></StgValue>
</operation>

<operation id="353" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:122  %weight_2_V_addr_7 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_7"/></StgValue>
</operation>

<operation id="354" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:145  %weight_3_V_addr_6 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_6"/></StgValue>
</operation>

<operation id="355" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:146  %weight_3_V_addr_7 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_7"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:169  %weight_4_V_addr_6 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_6"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:170  %weight_4_V_addr_7 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_7"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:193  %weight_5_V_addr_6 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_6"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:194  %weight_5_V_addr_7 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_7"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:217  %weight_6_V_addr_6 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_6"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:218  %weight_6_V_addr_7 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_7"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:241  %weight_7_V_addr_6 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_367_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_6"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:242  %weight_7_V_addr_7 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_368_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_7"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:299  %weight_0_V_load_4 = load i8* %weight_0_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_4"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:300  %weight_1_V_load_4 = load i8* %weight_1_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_4"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:301  %weight_2_V_load_4 = load i8* %weight_2_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_4"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:302  %weight_3_V_load_4 = load i8* %weight_3_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_4"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:303  %weight_4_V_load_4 = load i8* %weight_4_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_4"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:304  %weight_5_V_load_4 = load i8* %weight_5_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_4"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:305  %weight_6_V_load_4 = load i8* %weight_6_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_4"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:306  %weight_7_V_load_4 = load i8* %weight_7_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_4"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:307  %tmp_205 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_4, i8 %weight_1_V_load_4, i8 %weight_2_V_load_4, i8 %weight_3_V_load_4, i8 %weight_4_V_load_4, i8 %weight_5_V_load_4, i8 %weight_6_V_load_4, i8 %weight_7_V_load_4, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:309  %weight_0_V_load_5 = load i8* %weight_0_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_5"/></StgValue>
</operation>

<operation id="374" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:310  %weight_1_V_load_5 = load i8* %weight_1_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_5"/></StgValue>
</operation>

<operation id="375" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:311  %weight_2_V_load_5 = load i8* %weight_2_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_5"/></StgValue>
</operation>

<operation id="376" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:312  %weight_3_V_load_5 = load i8* %weight_3_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_5"/></StgValue>
</operation>

<operation id="377" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:313  %weight_4_V_load_5 = load i8* %weight_4_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_5"/></StgValue>
</operation>

<operation id="378" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:314  %weight_5_V_load_5 = load i8* %weight_5_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_5"/></StgValue>
</operation>

<operation id="379" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:315  %weight_6_V_load_5 = load i8* %weight_6_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_5"/></StgValue>
</operation>

<operation id="380" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:316  %weight_7_V_load_5 = load i8* %weight_7_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_5"/></StgValue>
</operation>

<operation id="381" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:317  %tmp_206 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_5, i8 %weight_1_V_load_5, i8 %weight_2_V_load_5, i8 %weight_3_V_load_5, i8 %weight_4_V_load_5, i8 %weight_5_V_load_5, i8 %weight_6_V_load_5, i8 %weight_7_V_load_5, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="382" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:319  %weight_0_V_load_6 = load i8* %weight_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_6"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:320  %weight_1_V_load_6 = load i8* %weight_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_6"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:321  %weight_2_V_load_6 = load i8* %weight_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_6"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:322  %weight_3_V_load_6 = load i8* %weight_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_6"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:323  %weight_4_V_load_6 = load i8* %weight_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_6"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:324  %weight_5_V_load_6 = load i8* %weight_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_6"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:325  %weight_6_V_load_6 = load i8* %weight_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_6"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:326  %weight_7_V_load_6 = load i8* %weight_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_6"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:329  %weight_0_V_load_7 = load i8* %weight_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_7"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:330  %weight_1_V_load_7 = load i8* %weight_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_7"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:331  %weight_2_V_load_7 = load i8* %weight_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_7"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:332  %weight_3_V_load_7 = load i8* %weight_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_7"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:333  %weight_4_V_load_7 = load i8* %weight_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_7"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:334  %weight_5_V_load_7 = load i8* %weight_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_7"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:335  %weight_6_V_load_7 = load i8* %weight_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_7"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:336  %weight_7_V_load_7 = load i8* %weight_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="398" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:43  %tmp_326 = add i8 8, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:44  %tmp_369_cast = sext i8 %tmp_326 to i64

]]></Node>
<StgValue><ssdm name="tmp_369_cast"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:45  %weight_0_V_addr_8 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_369_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_8"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:46  %tmp_327 = add i8 9, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:47  %tmp_370_cast = sext i8 %tmp_327 to i64

]]></Node>
<StgValue><ssdm name="tmp_370_cast"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:48  %weight_0_V_addr_9 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_370_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_9"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:99  %weight_1_V_addr_8 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_369_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_8"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:100  %weight_1_V_addr_9 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_370_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_9"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:123  %weight_2_V_addr_8 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_369_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_8"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:124  %weight_2_V_addr_9 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_370_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_9"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:147  %weight_3_V_addr_8 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_369_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_8"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:148  %weight_3_V_addr_9 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_370_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_9"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:171  %weight_4_V_addr_8 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_369_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_8"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:172  %weight_4_V_addr_9 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_370_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_9"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:195  %weight_5_V_addr_8 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_369_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_8"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:196  %weight_5_V_addr_9 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_370_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_9"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:219  %weight_6_V_addr_8 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_369_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_8"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:220  %weight_6_V_addr_9 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_370_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_9"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:243  %weight_7_V_addr_8 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_369_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_8"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:244  %weight_7_V_addr_9 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_370_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_9"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:319  %weight_0_V_load_6 = load i8* %weight_0_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_6"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:320  %weight_1_V_load_6 = load i8* %weight_1_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_6"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:321  %weight_2_V_load_6 = load i8* %weight_2_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_6"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:322  %weight_3_V_load_6 = load i8* %weight_3_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_6"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:323  %weight_4_V_load_6 = load i8* %weight_4_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_6"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:324  %weight_5_V_load_6 = load i8* %weight_5_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_6"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:325  %weight_6_V_load_6 = load i8* %weight_6_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_6"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:326  %weight_7_V_load_6 = load i8* %weight_7_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_6"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:327  %tmp_207 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_6, i8 %weight_1_V_load_6, i8 %weight_2_V_load_6, i8 %weight_3_V_load_6, i8 %weight_4_V_load_6, i8 %weight_5_V_load_6, i8 %weight_6_V_load_6, i8 %weight_7_V_load_6, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:329  %weight_0_V_load_7 = load i8* %weight_0_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_7"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:330  %weight_1_V_load_7 = load i8* %weight_1_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_7"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:331  %weight_2_V_load_7 = load i8* %weight_2_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_7"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:332  %weight_3_V_load_7 = load i8* %weight_3_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_7"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:333  %weight_4_V_load_7 = load i8* %weight_4_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_7"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:334  %weight_5_V_load_7 = load i8* %weight_5_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_7"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:335  %weight_6_V_load_7 = load i8* %weight_6_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_7"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:336  %weight_7_V_load_7 = load i8* %weight_7_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_7"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:337  %tmp_208 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_7, i8 %weight_1_V_load_7, i8 %weight_2_V_load_7, i8 %weight_3_V_load_7, i8 %weight_4_V_load_7, i8 %weight_5_V_load_7, i8 %weight_6_V_load_7, i8 %weight_7_V_load_7, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:339  %weight_0_V_load_8 = load i8* %weight_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_8"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:340  %weight_1_V_load_8 = load i8* %weight_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_8"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:341  %weight_2_V_load_8 = load i8* %weight_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_8"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:342  %weight_3_V_load_8 = load i8* %weight_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_8"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:343  %weight_4_V_load_8 = load i8* %weight_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_8"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:344  %weight_5_V_load_8 = load i8* %weight_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_8"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:345  %weight_6_V_load_8 = load i8* %weight_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_8"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:346  %weight_7_V_load_8 = load i8* %weight_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_8"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:349  %weight_0_V_load_9 = load i8* %weight_0_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_9"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:350  %weight_1_V_load_9 = load i8* %weight_1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_9"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:351  %weight_2_V_load_9 = load i8* %weight_2_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_9"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:352  %weight_3_V_load_9 = load i8* %weight_3_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_9"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:353  %weight_4_V_load_9 = load i8* %weight_4_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_9"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:354  %weight_5_V_load_9 = load i8* %weight_5_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_9"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:355  %weight_6_V_load_9 = load i8* %weight_6_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_9"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:356  %weight_7_V_load_9 = load i8* %weight_7_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="452" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:49  %tmp_328 = add i8 10, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:50  %tmp_371_cast = sext i8 %tmp_328 to i64

]]></Node>
<StgValue><ssdm name="tmp_371_cast"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:51  %weight_0_V_addr_10 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_10"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:52  %tmp_329 = add i8 11, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:53  %tmp_372_cast = sext i8 %tmp_329 to i64

]]></Node>
<StgValue><ssdm name="tmp_372_cast"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:54  %weight_0_V_addr_11 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_11"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:101  %weight_1_V_addr_10 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_10"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:102  %weight_1_V_addr_11 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_11"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:125  %weight_2_V_addr_10 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_10"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:126  %weight_2_V_addr_11 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_11"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:149  %weight_3_V_addr_10 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_10"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:150  %weight_3_V_addr_11 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_11"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:173  %weight_4_V_addr_10 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_10"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:174  %weight_4_V_addr_11 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_11"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:197  %weight_5_V_addr_10 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_10"/></StgValue>
</operation>

<operation id="467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:198  %weight_5_V_addr_11 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_11"/></StgValue>
</operation>

<operation id="468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:221  %weight_6_V_addr_10 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_10"/></StgValue>
</operation>

<operation id="469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:222  %weight_6_V_addr_11 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_11"/></StgValue>
</operation>

<operation id="470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:245  %weight_7_V_addr_10 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_371_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_10"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:246  %weight_7_V_addr_11 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_372_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_11"/></StgValue>
</operation>

<operation id="472" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:339  %weight_0_V_load_8 = load i8* %weight_0_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_8"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:340  %weight_1_V_load_8 = load i8* %weight_1_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_8"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:341  %weight_2_V_load_8 = load i8* %weight_2_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_8"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:342  %weight_3_V_load_8 = load i8* %weight_3_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_8"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:343  %weight_4_V_load_8 = load i8* %weight_4_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_8"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:344  %weight_5_V_load_8 = load i8* %weight_5_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_8"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:345  %weight_6_V_load_8 = load i8* %weight_6_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_8"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:346  %weight_7_V_load_8 = load i8* %weight_7_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_8"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:347  %tmp_209 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_8, i8 %weight_1_V_load_8, i8 %weight_2_V_load_8, i8 %weight_3_V_load_8, i8 %weight_4_V_load_8, i8 %weight_5_V_load_8, i8 %weight_6_V_load_8, i8 %weight_7_V_load_8, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:349  %weight_0_V_load_9 = load i8* %weight_0_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_9"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:350  %weight_1_V_load_9 = load i8* %weight_1_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_9"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:351  %weight_2_V_load_9 = load i8* %weight_2_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_9"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:352  %weight_3_V_load_9 = load i8* %weight_3_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_9"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:353  %weight_4_V_load_9 = load i8* %weight_4_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_9"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:354  %weight_5_V_load_9 = load i8* %weight_5_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_9"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:355  %weight_6_V_load_9 = load i8* %weight_6_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_9"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:356  %weight_7_V_load_9 = load i8* %weight_7_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_9"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:357  %tmp_210 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_9, i8 %weight_1_V_load_9, i8 %weight_2_V_load_9, i8 %weight_3_V_load_9, i8 %weight_4_V_load_9, i8 %weight_5_V_load_9, i8 %weight_6_V_load_9, i8 %weight_7_V_load_9, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="490" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:359  %weight_0_V_load_10 = load i8* %weight_0_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_10"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:360  %weight_1_V_load_10 = load i8* %weight_1_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_10"/></StgValue>
</operation>

<operation id="492" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:361  %weight_2_V_load_10 = load i8* %weight_2_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_10"/></StgValue>
</operation>

<operation id="493" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:362  %weight_3_V_load_10 = load i8* %weight_3_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_10"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:363  %weight_4_V_load_10 = load i8* %weight_4_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_10"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:364  %weight_5_V_load_10 = load i8* %weight_5_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_10"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:365  %weight_6_V_load_10 = load i8* %weight_6_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_10"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:366  %weight_7_V_load_10 = load i8* %weight_7_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_10"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:369  %weight_0_V_load_11 = load i8* %weight_0_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_11"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:370  %weight_1_V_load_11 = load i8* %weight_1_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_11"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:371  %weight_2_V_load_11 = load i8* %weight_2_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_11"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:372  %weight_3_V_load_11 = load i8* %weight_3_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_11"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:373  %weight_4_V_load_11 = load i8* %weight_4_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_11"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:374  %weight_5_V_load_11 = load i8* %weight_5_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_11"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:375  %weight_6_V_load_11 = load i8* %weight_6_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_11"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:376  %weight_7_V_load_11 = load i8* %weight_7_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="506" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:55  %tmp_330 = add i8 12, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="507" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:56  %tmp_373_cast = sext i8 %tmp_330 to i64

]]></Node>
<StgValue><ssdm name="tmp_373_cast"/></StgValue>
</operation>

<operation id="508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:57  %weight_0_V_addr_12 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_373_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_12"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:58  %tmp_331 = add i8 13, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="510" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:59  %tmp_374_cast = sext i8 %tmp_331 to i64

]]></Node>
<StgValue><ssdm name="tmp_374_cast"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:60  %weight_0_V_addr_13 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_374_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_13"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:103  %weight_1_V_addr_12 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_373_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_12"/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:104  %weight_1_V_addr_13 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_374_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_13"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:127  %weight_2_V_addr_12 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_373_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_12"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:128  %weight_2_V_addr_13 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_374_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_13"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:151  %weight_3_V_addr_12 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_373_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_12"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:152  %weight_3_V_addr_13 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_374_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_13"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:175  %weight_4_V_addr_12 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_373_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_12"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:176  %weight_4_V_addr_13 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_374_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_13"/></StgValue>
</operation>

<operation id="520" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:199  %weight_5_V_addr_12 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_373_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_12"/></StgValue>
</operation>

<operation id="521" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:200  %weight_5_V_addr_13 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_374_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_13"/></StgValue>
</operation>

<operation id="522" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:223  %weight_6_V_addr_12 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_373_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_12"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:224  %weight_6_V_addr_13 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_374_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_13"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:247  %weight_7_V_addr_12 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_373_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_12"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:248  %weight_7_V_addr_13 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_374_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_13"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:359  %weight_0_V_load_10 = load i8* %weight_0_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_10"/></StgValue>
</operation>

<operation id="527" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:360  %weight_1_V_load_10 = load i8* %weight_1_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_10"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:361  %weight_2_V_load_10 = load i8* %weight_2_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_10"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:362  %weight_3_V_load_10 = load i8* %weight_3_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_10"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:363  %weight_4_V_load_10 = load i8* %weight_4_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_10"/></StgValue>
</operation>

<operation id="531" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:364  %weight_5_V_load_10 = load i8* %weight_5_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_10"/></StgValue>
</operation>

<operation id="532" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:365  %weight_6_V_load_10 = load i8* %weight_6_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_10"/></StgValue>
</operation>

<operation id="533" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:366  %weight_7_V_load_10 = load i8* %weight_7_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_10"/></StgValue>
</operation>

<operation id="534" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:367  %tmp_211 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_10, i8 %weight_1_V_load_10, i8 %weight_2_V_load_10, i8 %weight_3_V_load_10, i8 %weight_4_V_load_10, i8 %weight_5_V_load_10, i8 %weight_6_V_load_10, i8 %weight_7_V_load_10, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="535" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:369  %weight_0_V_load_11 = load i8* %weight_0_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_11"/></StgValue>
</operation>

<operation id="536" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:370  %weight_1_V_load_11 = load i8* %weight_1_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_11"/></StgValue>
</operation>

<operation id="537" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:371  %weight_2_V_load_11 = load i8* %weight_2_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_11"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:372  %weight_3_V_load_11 = load i8* %weight_3_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_11"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:373  %weight_4_V_load_11 = load i8* %weight_4_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_11"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:374  %weight_5_V_load_11 = load i8* %weight_5_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_11"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:375  %weight_6_V_load_11 = load i8* %weight_6_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_11"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:376  %weight_7_V_load_11 = load i8* %weight_7_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_11"/></StgValue>
</operation>

<operation id="543" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:377  %tmp_212 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_11, i8 %weight_1_V_load_11, i8 %weight_2_V_load_11, i8 %weight_3_V_load_11, i8 %weight_4_V_load_11, i8 %weight_5_V_load_11, i8 %weight_6_V_load_11, i8 %weight_7_V_load_11, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="544" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:379  %weight_0_V_load_12 = load i8* %weight_0_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_12"/></StgValue>
</operation>

<operation id="545" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:380  %weight_1_V_load_12 = load i8* %weight_1_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_12"/></StgValue>
</operation>

<operation id="546" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:381  %weight_2_V_load_12 = load i8* %weight_2_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_12"/></StgValue>
</operation>

<operation id="547" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:382  %weight_3_V_load_12 = load i8* %weight_3_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_12"/></StgValue>
</operation>

<operation id="548" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:383  %weight_4_V_load_12 = load i8* %weight_4_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_12"/></StgValue>
</operation>

<operation id="549" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:384  %weight_5_V_load_12 = load i8* %weight_5_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_12"/></StgValue>
</operation>

<operation id="550" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:385  %weight_6_V_load_12 = load i8* %weight_6_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_12"/></StgValue>
</operation>

<operation id="551" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:386  %weight_7_V_load_12 = load i8* %weight_7_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_12"/></StgValue>
</operation>

<operation id="552" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:389  %weight_0_V_load_13 = load i8* %weight_0_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_13"/></StgValue>
</operation>

<operation id="553" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:390  %weight_1_V_load_13 = load i8* %weight_1_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_13"/></StgValue>
</operation>

<operation id="554" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:391  %weight_2_V_load_13 = load i8* %weight_2_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_13"/></StgValue>
</operation>

<operation id="555" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:392  %weight_3_V_load_13 = load i8* %weight_3_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_13"/></StgValue>
</operation>

<operation id="556" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:393  %weight_4_V_load_13 = load i8* %weight_4_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_13"/></StgValue>
</operation>

<operation id="557" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:394  %weight_5_V_load_13 = load i8* %weight_5_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_13"/></StgValue>
</operation>

<operation id="558" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:395  %weight_6_V_load_13 = load i8* %weight_6_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_13"/></StgValue>
</operation>

<operation id="559" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:396  %weight_7_V_load_13 = load i8* %weight_7_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="560" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:61  %tmp_332 = add i8 14, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="561" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:62  %tmp_375_cast = sext i8 %tmp_332 to i64

]]></Node>
<StgValue><ssdm name="tmp_375_cast"/></StgValue>
</operation>

<operation id="562" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:63  %weight_0_V_addr_14 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_375_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_14"/></StgValue>
</operation>

<operation id="563" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:64  %tmp_333 = add i8 15, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="564" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:65  %tmp_376_cast = sext i8 %tmp_333 to i64

]]></Node>
<StgValue><ssdm name="tmp_376_cast"/></StgValue>
</operation>

<operation id="565" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:66  %weight_0_V_addr_15 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_15"/></StgValue>
</operation>

<operation id="566" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:105  %weight_1_V_addr_14 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_375_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_14"/></StgValue>
</operation>

<operation id="567" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:106  %weight_1_V_addr_15 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_15"/></StgValue>
</operation>

<operation id="568" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:129  %weight_2_V_addr_14 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_375_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_14"/></StgValue>
</operation>

<operation id="569" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:130  %weight_2_V_addr_15 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_15"/></StgValue>
</operation>

<operation id="570" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:153  %weight_3_V_addr_14 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_375_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_14"/></StgValue>
</operation>

<operation id="571" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:154  %weight_3_V_addr_15 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_15"/></StgValue>
</operation>

<operation id="572" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:177  %weight_4_V_addr_14 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_375_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_14"/></StgValue>
</operation>

<operation id="573" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:178  %weight_4_V_addr_15 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_15"/></StgValue>
</operation>

<operation id="574" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:201  %weight_5_V_addr_14 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_375_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_14"/></StgValue>
</operation>

<operation id="575" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:202  %weight_5_V_addr_15 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_15"/></StgValue>
</operation>

<operation id="576" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:225  %weight_6_V_addr_14 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_375_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_14"/></StgValue>
</operation>

<operation id="577" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:226  %weight_6_V_addr_15 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_15"/></StgValue>
</operation>

<operation id="578" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:249  %weight_7_V_addr_14 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_375_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_14"/></StgValue>
</operation>

<operation id="579" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:250  %weight_7_V_addr_15 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_376_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_15"/></StgValue>
</operation>

<operation id="580" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:379  %weight_0_V_load_12 = load i8* %weight_0_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_12"/></StgValue>
</operation>

<operation id="581" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:380  %weight_1_V_load_12 = load i8* %weight_1_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_12"/></StgValue>
</operation>

<operation id="582" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:381  %weight_2_V_load_12 = load i8* %weight_2_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_12"/></StgValue>
</operation>

<operation id="583" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:382  %weight_3_V_load_12 = load i8* %weight_3_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_12"/></StgValue>
</operation>

<operation id="584" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:383  %weight_4_V_load_12 = load i8* %weight_4_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_12"/></StgValue>
</operation>

<operation id="585" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:384  %weight_5_V_load_12 = load i8* %weight_5_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_12"/></StgValue>
</operation>

<operation id="586" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:385  %weight_6_V_load_12 = load i8* %weight_6_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_12"/></StgValue>
</operation>

<operation id="587" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:386  %weight_7_V_load_12 = load i8* %weight_7_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_12"/></StgValue>
</operation>

<operation id="588" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:387  %tmp_213 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_12, i8 %weight_1_V_load_12, i8 %weight_2_V_load_12, i8 %weight_3_V_load_12, i8 %weight_4_V_load_12, i8 %weight_5_V_load_12, i8 %weight_6_V_load_12, i8 %weight_7_V_load_12, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="589" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:389  %weight_0_V_load_13 = load i8* %weight_0_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_13"/></StgValue>
</operation>

<operation id="590" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:390  %weight_1_V_load_13 = load i8* %weight_1_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_13"/></StgValue>
</operation>

<operation id="591" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:391  %weight_2_V_load_13 = load i8* %weight_2_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_13"/></StgValue>
</operation>

<operation id="592" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:392  %weight_3_V_load_13 = load i8* %weight_3_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_13"/></StgValue>
</operation>

<operation id="593" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:393  %weight_4_V_load_13 = load i8* %weight_4_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_13"/></StgValue>
</operation>

<operation id="594" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:394  %weight_5_V_load_13 = load i8* %weight_5_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_13"/></StgValue>
</operation>

<operation id="595" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:395  %weight_6_V_load_13 = load i8* %weight_6_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_13"/></StgValue>
</operation>

<operation id="596" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:396  %weight_7_V_load_13 = load i8* %weight_7_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_13"/></StgValue>
</operation>

<operation id="597" st_id="15" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:397  %tmp_214 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_13, i8 %weight_1_V_load_13, i8 %weight_2_V_load_13, i8 %weight_3_V_load_13, i8 %weight_4_V_load_13, i8 %weight_5_V_load_13, i8 %weight_6_V_load_13, i8 %weight_7_V_load_13, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="598" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:399  %weight_0_V_load_14 = load i8* %weight_0_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_14"/></StgValue>
</operation>

<operation id="599" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:400  %weight_1_V_load_14 = load i8* %weight_1_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_14"/></StgValue>
</operation>

<operation id="600" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:401  %weight_2_V_load_14 = load i8* %weight_2_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_14"/></StgValue>
</operation>

<operation id="601" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:402  %weight_3_V_load_14 = load i8* %weight_3_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_14"/></StgValue>
</operation>

<operation id="602" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:403  %weight_4_V_load_14 = load i8* %weight_4_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_14"/></StgValue>
</operation>

<operation id="603" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:404  %weight_5_V_load_14 = load i8* %weight_5_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_14"/></StgValue>
</operation>

<operation id="604" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:405  %weight_6_V_load_14 = load i8* %weight_6_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_14"/></StgValue>
</operation>

<operation id="605" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:406  %weight_7_V_load_14 = load i8* %weight_7_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_14"/></StgValue>
</operation>

<operation id="606" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:409  %weight_0_V_load_15 = load i8* %weight_0_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_15"/></StgValue>
</operation>

<operation id="607" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:410  %weight_1_V_load_15 = load i8* %weight_1_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_15"/></StgValue>
</operation>

<operation id="608" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:411  %weight_2_V_load_15 = load i8* %weight_2_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_15"/></StgValue>
</operation>

<operation id="609" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:412  %weight_3_V_load_15 = load i8* %weight_3_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_15"/></StgValue>
</operation>

<operation id="610" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:413  %weight_4_V_load_15 = load i8* %weight_4_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_15"/></StgValue>
</operation>

<operation id="611" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:414  %weight_5_V_load_15 = load i8* %weight_5_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_15"/></StgValue>
</operation>

<operation id="612" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:415  %weight_6_V_load_15 = load i8* %weight_6_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_15"/></StgValue>
</operation>

<operation id="613" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:416  %weight_7_V_load_15 = load i8* %weight_7_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="614" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:67  %tmp_334 = add i8 16, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="615" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:68  %tmp_377_cast = sext i8 %tmp_334 to i64

]]></Node>
<StgValue><ssdm name="tmp_377_cast"/></StgValue>
</operation>

<operation id="616" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:69  %weight_0_V_addr_16 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_377_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_16"/></StgValue>
</operation>

<operation id="617" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:70  %tmp_335 = add i8 17, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="618" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:71  %tmp_378_cast = sext i8 %tmp_335 to i64

]]></Node>
<StgValue><ssdm name="tmp_378_cast"/></StgValue>
</operation>

<operation id="619" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:72  %weight_0_V_addr_17 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_17"/></StgValue>
</operation>

<operation id="620" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:107  %weight_1_V_addr_16 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_377_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_16"/></StgValue>
</operation>

<operation id="621" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:108  %weight_1_V_addr_17 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_17"/></StgValue>
</operation>

<operation id="622" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:131  %weight_2_V_addr_16 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_377_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_16"/></StgValue>
</operation>

<operation id="623" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:132  %weight_2_V_addr_17 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_17"/></StgValue>
</operation>

<operation id="624" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:155  %weight_3_V_addr_16 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_377_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_16"/></StgValue>
</operation>

<operation id="625" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:156  %weight_3_V_addr_17 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_17"/></StgValue>
</operation>

<operation id="626" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:179  %weight_4_V_addr_16 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_377_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_16"/></StgValue>
</operation>

<operation id="627" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:180  %weight_4_V_addr_17 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_17"/></StgValue>
</operation>

<operation id="628" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:203  %weight_5_V_addr_16 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_377_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_16"/></StgValue>
</operation>

<operation id="629" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:204  %weight_5_V_addr_17 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_17"/></StgValue>
</operation>

<operation id="630" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:227  %weight_6_V_addr_16 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_377_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_16"/></StgValue>
</operation>

<operation id="631" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:228  %weight_6_V_addr_17 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_17"/></StgValue>
</operation>

<operation id="632" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:251  %weight_7_V_addr_16 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_377_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_16"/></StgValue>
</operation>

<operation id="633" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:252  %weight_7_V_addr_17 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_378_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_17"/></StgValue>
</operation>

<operation id="634" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:399  %weight_0_V_load_14 = load i8* %weight_0_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_14"/></StgValue>
</operation>

<operation id="635" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:400  %weight_1_V_load_14 = load i8* %weight_1_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_14"/></StgValue>
</operation>

<operation id="636" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:401  %weight_2_V_load_14 = load i8* %weight_2_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_14"/></StgValue>
</operation>

<operation id="637" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:402  %weight_3_V_load_14 = load i8* %weight_3_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_14"/></StgValue>
</operation>

<operation id="638" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:403  %weight_4_V_load_14 = load i8* %weight_4_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_14"/></StgValue>
</operation>

<operation id="639" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:404  %weight_5_V_load_14 = load i8* %weight_5_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_14"/></StgValue>
</operation>

<operation id="640" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:405  %weight_6_V_load_14 = load i8* %weight_6_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_14"/></StgValue>
</operation>

<operation id="641" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:406  %weight_7_V_load_14 = load i8* %weight_7_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_14"/></StgValue>
</operation>

<operation id="642" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:407  %tmp_215 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_14, i8 %weight_1_V_load_14, i8 %weight_2_V_load_14, i8 %weight_3_V_load_14, i8 %weight_4_V_load_14, i8 %weight_5_V_load_14, i8 %weight_6_V_load_14, i8 %weight_7_V_load_14, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="643" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:409  %weight_0_V_load_15 = load i8* %weight_0_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_15"/></StgValue>
</operation>

<operation id="644" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:410  %weight_1_V_load_15 = load i8* %weight_1_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_15"/></StgValue>
</operation>

<operation id="645" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:411  %weight_2_V_load_15 = load i8* %weight_2_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_15"/></StgValue>
</operation>

<operation id="646" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:412  %weight_3_V_load_15 = load i8* %weight_3_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_15"/></StgValue>
</operation>

<operation id="647" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:413  %weight_4_V_load_15 = load i8* %weight_4_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_15"/></StgValue>
</operation>

<operation id="648" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:414  %weight_5_V_load_15 = load i8* %weight_5_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_15"/></StgValue>
</operation>

<operation id="649" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:415  %weight_6_V_load_15 = load i8* %weight_6_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_15"/></StgValue>
</operation>

<operation id="650" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:416  %weight_7_V_load_15 = load i8* %weight_7_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_15"/></StgValue>
</operation>

<operation id="651" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:417  %tmp_216 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_15, i8 %weight_1_V_load_15, i8 %weight_2_V_load_15, i8 %weight_3_V_load_15, i8 %weight_4_V_load_15, i8 %weight_5_V_load_15, i8 %weight_6_V_load_15, i8 %weight_7_V_load_15, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="652" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:419  %weight_0_V_load_16 = load i8* %weight_0_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_16"/></StgValue>
</operation>

<operation id="653" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:420  %weight_1_V_load_16 = load i8* %weight_1_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_16"/></StgValue>
</operation>

<operation id="654" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:421  %weight_2_V_load_16 = load i8* %weight_2_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_16"/></StgValue>
</operation>

<operation id="655" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:422  %weight_3_V_load_16 = load i8* %weight_3_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_16"/></StgValue>
</operation>

<operation id="656" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:423  %weight_4_V_load_16 = load i8* %weight_4_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_16"/></StgValue>
</operation>

<operation id="657" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:424  %weight_5_V_load_16 = load i8* %weight_5_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_16"/></StgValue>
</operation>

<operation id="658" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:425  %weight_6_V_load_16 = load i8* %weight_6_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_16"/></StgValue>
</operation>

<operation id="659" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:426  %weight_7_V_load_16 = load i8* %weight_7_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_16"/></StgValue>
</operation>

<operation id="660" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:429  %weight_0_V_load_17 = load i8* %weight_0_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_17"/></StgValue>
</operation>

<operation id="661" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:430  %weight_1_V_load_17 = load i8* %weight_1_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_17"/></StgValue>
</operation>

<operation id="662" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:431  %weight_2_V_load_17 = load i8* %weight_2_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_17"/></StgValue>
</operation>

<operation id="663" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:432  %weight_3_V_load_17 = load i8* %weight_3_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_17"/></StgValue>
</operation>

<operation id="664" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:433  %weight_4_V_load_17 = load i8* %weight_4_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_17"/></StgValue>
</operation>

<operation id="665" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:434  %weight_5_V_load_17 = load i8* %weight_5_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_17"/></StgValue>
</operation>

<operation id="666" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:435  %weight_6_V_load_17 = load i8* %weight_6_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_17"/></StgValue>
</operation>

<operation id="667" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:436  %weight_7_V_load_17 = load i8* %weight_7_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_17"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="668" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:73  %tmp_336 = add i8 18, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="669" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:74  %tmp_379_cast = sext i8 %tmp_336 to i64

]]></Node>
<StgValue><ssdm name="tmp_379_cast"/></StgValue>
</operation>

<operation id="670" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:75  %weight_0_V_addr_18 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_18"/></StgValue>
</operation>

<operation id="671" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:76  %tmp_337 = add i8 19, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="672" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:77  %tmp_380_cast = sext i8 %tmp_337 to i64

]]></Node>
<StgValue><ssdm name="tmp_380_cast"/></StgValue>
</operation>

<operation id="673" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:78  %weight_0_V_addr_19 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_380_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_19"/></StgValue>
</operation>

<operation id="674" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:109  %weight_1_V_addr_18 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_18"/></StgValue>
</operation>

<operation id="675" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:110  %weight_1_V_addr_19 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_380_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_19"/></StgValue>
</operation>

<operation id="676" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:133  %weight_2_V_addr_18 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_18"/></StgValue>
</operation>

<operation id="677" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:134  %weight_2_V_addr_19 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_380_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_19"/></StgValue>
</operation>

<operation id="678" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:157  %weight_3_V_addr_18 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_18"/></StgValue>
</operation>

<operation id="679" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:158  %weight_3_V_addr_19 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_380_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_19"/></StgValue>
</operation>

<operation id="680" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:181  %weight_4_V_addr_18 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_18"/></StgValue>
</operation>

<operation id="681" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:182  %weight_4_V_addr_19 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_380_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_19"/></StgValue>
</operation>

<operation id="682" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:205  %weight_5_V_addr_18 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_18"/></StgValue>
</operation>

<operation id="683" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:206  %weight_5_V_addr_19 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_380_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_19"/></StgValue>
</operation>

<operation id="684" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:229  %weight_6_V_addr_18 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_18"/></StgValue>
</operation>

<operation id="685" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:230  %weight_6_V_addr_19 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_380_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_19"/></StgValue>
</operation>

<operation id="686" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:253  %weight_7_V_addr_18 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_379_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_18"/></StgValue>
</operation>

<operation id="687" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:254  %weight_7_V_addr_19 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_380_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_19"/></StgValue>
</operation>

<operation id="688" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:419  %weight_0_V_load_16 = load i8* %weight_0_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_16"/></StgValue>
</operation>

<operation id="689" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:420  %weight_1_V_load_16 = load i8* %weight_1_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_16"/></StgValue>
</operation>

<operation id="690" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:421  %weight_2_V_load_16 = load i8* %weight_2_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_16"/></StgValue>
</operation>

<operation id="691" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:422  %weight_3_V_load_16 = load i8* %weight_3_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_16"/></StgValue>
</operation>

<operation id="692" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:423  %weight_4_V_load_16 = load i8* %weight_4_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_16"/></StgValue>
</operation>

<operation id="693" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:424  %weight_5_V_load_16 = load i8* %weight_5_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_16"/></StgValue>
</operation>

<operation id="694" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:425  %weight_6_V_load_16 = load i8* %weight_6_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_16"/></StgValue>
</operation>

<operation id="695" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:426  %weight_7_V_load_16 = load i8* %weight_7_V_addr_16, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_16"/></StgValue>
</operation>

<operation id="696" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:427  %tmp_217 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_16, i8 %weight_1_V_load_16, i8 %weight_2_V_load_16, i8 %weight_3_V_load_16, i8 %weight_4_V_load_16, i8 %weight_5_V_load_16, i8 %weight_6_V_load_16, i8 %weight_7_V_load_16, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="697" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:429  %weight_0_V_load_17 = load i8* %weight_0_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_17"/></StgValue>
</operation>

<operation id="698" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:430  %weight_1_V_load_17 = load i8* %weight_1_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_17"/></StgValue>
</operation>

<operation id="699" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:431  %weight_2_V_load_17 = load i8* %weight_2_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_17"/></StgValue>
</operation>

<operation id="700" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:432  %weight_3_V_load_17 = load i8* %weight_3_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_17"/></StgValue>
</operation>

<operation id="701" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:433  %weight_4_V_load_17 = load i8* %weight_4_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_17"/></StgValue>
</operation>

<operation id="702" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:434  %weight_5_V_load_17 = load i8* %weight_5_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_17"/></StgValue>
</operation>

<operation id="703" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:435  %weight_6_V_load_17 = load i8* %weight_6_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_17"/></StgValue>
</operation>

<operation id="704" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:436  %weight_7_V_load_17 = load i8* %weight_7_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_17"/></StgValue>
</operation>

<operation id="705" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:437  %tmp_218 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_17, i8 %weight_1_V_load_17, i8 %weight_2_V_load_17, i8 %weight_3_V_load_17, i8 %weight_4_V_load_17, i8 %weight_5_V_load_17, i8 %weight_6_V_load_17, i8 %weight_7_V_load_17, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="706" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:439  %weight_0_V_load_18 = load i8* %weight_0_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_18"/></StgValue>
</operation>

<operation id="707" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:440  %weight_1_V_load_18 = load i8* %weight_1_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_18"/></StgValue>
</operation>

<operation id="708" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:441  %weight_2_V_load_18 = load i8* %weight_2_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_18"/></StgValue>
</operation>

<operation id="709" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:442  %weight_3_V_load_18 = load i8* %weight_3_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_18"/></StgValue>
</operation>

<operation id="710" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:443  %weight_4_V_load_18 = load i8* %weight_4_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_18"/></StgValue>
</operation>

<operation id="711" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:444  %weight_5_V_load_18 = load i8* %weight_5_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_18"/></StgValue>
</operation>

<operation id="712" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:445  %weight_6_V_load_18 = load i8* %weight_6_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_18"/></StgValue>
</operation>

<operation id="713" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:446  %weight_7_V_load_18 = load i8* %weight_7_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_18"/></StgValue>
</operation>

<operation id="714" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:449  %weight_0_V_load_19 = load i8* %weight_0_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_19"/></StgValue>
</operation>

<operation id="715" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:450  %weight_1_V_load_19 = load i8* %weight_1_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_19"/></StgValue>
</operation>

<operation id="716" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:451  %weight_2_V_load_19 = load i8* %weight_2_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_19"/></StgValue>
</operation>

<operation id="717" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:452  %weight_3_V_load_19 = load i8* %weight_3_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_19"/></StgValue>
</operation>

<operation id="718" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:453  %weight_4_V_load_19 = load i8* %weight_4_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_19"/></StgValue>
</operation>

<operation id="719" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:454  %weight_5_V_load_19 = load i8* %weight_5_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_19"/></StgValue>
</operation>

<operation id="720" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:455  %weight_6_V_load_19 = load i8* %weight_6_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_19"/></StgValue>
</operation>

<operation id="721" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:456  %weight_7_V_load_19 = load i8* %weight_7_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_19"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="722" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:79  %tmp_338 = add i8 20, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="723" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:80  %tmp_381_cast = sext i8 %tmp_338 to i64

]]></Node>
<StgValue><ssdm name="tmp_381_cast"/></StgValue>
</operation>

<operation id="724" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:81  %weight_0_V_addr_20 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_381_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_20"/></StgValue>
</operation>

<operation id="725" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:82  %tmp_339 = add i8 21, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="726" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:83  %tmp_382_cast = sext i8 %tmp_339 to i64

]]></Node>
<StgValue><ssdm name="tmp_382_cast"/></StgValue>
</operation>

<operation id="727" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:84  %weight_0_V_addr_21 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_382_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_21"/></StgValue>
</operation>

<operation id="728" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:111  %weight_1_V_addr_20 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_381_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_20"/></StgValue>
</operation>

<operation id="729" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:112  %weight_1_V_addr_21 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_382_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_21"/></StgValue>
</operation>

<operation id="730" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:135  %weight_2_V_addr_20 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_381_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_20"/></StgValue>
</operation>

<operation id="731" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:136  %weight_2_V_addr_21 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_382_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_21"/></StgValue>
</operation>

<operation id="732" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:159  %weight_3_V_addr_20 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_381_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_20"/></StgValue>
</operation>

<operation id="733" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:160  %weight_3_V_addr_21 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_382_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_21"/></StgValue>
</operation>

<operation id="734" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:183  %weight_4_V_addr_20 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_381_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_20"/></StgValue>
</operation>

<operation id="735" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:184  %weight_4_V_addr_21 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_382_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_21"/></StgValue>
</operation>

<operation id="736" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:207  %weight_5_V_addr_20 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_381_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_20"/></StgValue>
</operation>

<operation id="737" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:208  %weight_5_V_addr_21 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_382_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_21"/></StgValue>
</operation>

<operation id="738" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:231  %weight_6_V_addr_20 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_381_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_20"/></StgValue>
</operation>

<operation id="739" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:232  %weight_6_V_addr_21 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_382_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_21"/></StgValue>
</operation>

<operation id="740" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:255  %weight_7_V_addr_20 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_381_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_20"/></StgValue>
</operation>

<operation id="741" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:256  %weight_7_V_addr_21 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_382_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_21"/></StgValue>
</operation>

<operation id="742" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:439  %weight_0_V_load_18 = load i8* %weight_0_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_18"/></StgValue>
</operation>

<operation id="743" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:440  %weight_1_V_load_18 = load i8* %weight_1_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_18"/></StgValue>
</operation>

<operation id="744" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:441  %weight_2_V_load_18 = load i8* %weight_2_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_18"/></StgValue>
</operation>

<operation id="745" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:442  %weight_3_V_load_18 = load i8* %weight_3_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_18"/></StgValue>
</operation>

<operation id="746" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:443  %weight_4_V_load_18 = load i8* %weight_4_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_18"/></StgValue>
</operation>

<operation id="747" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:444  %weight_5_V_load_18 = load i8* %weight_5_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_18"/></StgValue>
</operation>

<operation id="748" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:445  %weight_6_V_load_18 = load i8* %weight_6_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_18"/></StgValue>
</operation>

<operation id="749" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:446  %weight_7_V_load_18 = load i8* %weight_7_V_addr_18, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_18"/></StgValue>
</operation>

<operation id="750" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:447  %tmp_219 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_18, i8 %weight_1_V_load_18, i8 %weight_2_V_load_18, i8 %weight_3_V_load_18, i8 %weight_4_V_load_18, i8 %weight_5_V_load_18, i8 %weight_6_V_load_18, i8 %weight_7_V_load_18, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="751" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:449  %weight_0_V_load_19 = load i8* %weight_0_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_19"/></StgValue>
</operation>

<operation id="752" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:450  %weight_1_V_load_19 = load i8* %weight_1_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_19"/></StgValue>
</operation>

<operation id="753" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:451  %weight_2_V_load_19 = load i8* %weight_2_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_19"/></StgValue>
</operation>

<operation id="754" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:452  %weight_3_V_load_19 = load i8* %weight_3_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_19"/></StgValue>
</operation>

<operation id="755" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:453  %weight_4_V_load_19 = load i8* %weight_4_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_19"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:454  %weight_5_V_load_19 = load i8* %weight_5_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_19"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:455  %weight_6_V_load_19 = load i8* %weight_6_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_19"/></StgValue>
</operation>

<operation id="758" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:456  %weight_7_V_load_19 = load i8* %weight_7_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_19"/></StgValue>
</operation>

<operation id="759" st_id="18" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:457  %tmp_220 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_19, i8 %weight_1_V_load_19, i8 %weight_2_V_load_19, i8 %weight_3_V_load_19, i8 %weight_4_V_load_19, i8 %weight_5_V_load_19, i8 %weight_6_V_load_19, i8 %weight_7_V_load_19, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="760" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:459  %weight_0_V_load_20 = load i8* %weight_0_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_20"/></StgValue>
</operation>

<operation id="761" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:460  %weight_1_V_load_20 = load i8* %weight_1_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_20"/></StgValue>
</operation>

<operation id="762" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:461  %weight_2_V_load_20 = load i8* %weight_2_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_20"/></StgValue>
</operation>

<operation id="763" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:462  %weight_3_V_load_20 = load i8* %weight_3_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_20"/></StgValue>
</operation>

<operation id="764" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:463  %weight_4_V_load_20 = load i8* %weight_4_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_20"/></StgValue>
</operation>

<operation id="765" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:464  %weight_5_V_load_20 = load i8* %weight_5_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_20"/></StgValue>
</operation>

<operation id="766" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:465  %weight_6_V_load_20 = load i8* %weight_6_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_20"/></StgValue>
</operation>

<operation id="767" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:466  %weight_7_V_load_20 = load i8* %weight_7_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_20"/></StgValue>
</operation>

<operation id="768" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:469  %weight_0_V_load_21 = load i8* %weight_0_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_21"/></StgValue>
</operation>

<operation id="769" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:470  %weight_1_V_load_21 = load i8* %weight_1_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_21"/></StgValue>
</operation>

<operation id="770" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:471  %weight_2_V_load_21 = load i8* %weight_2_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_21"/></StgValue>
</operation>

<operation id="771" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:472  %weight_3_V_load_21 = load i8* %weight_3_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_21"/></StgValue>
</operation>

<operation id="772" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:473  %weight_4_V_load_21 = load i8* %weight_4_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_21"/></StgValue>
</operation>

<operation id="773" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:474  %weight_5_V_load_21 = load i8* %weight_5_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_21"/></StgValue>
</operation>

<operation id="774" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:475  %weight_6_V_load_21 = load i8* %weight_6_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_21"/></StgValue>
</operation>

<operation id="775" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:476  %weight_7_V_load_21 = load i8* %weight_7_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_21"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="776" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:85  %tmp_340 = add i8 22, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="777" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:86  %tmp_383_cast = sext i8 %tmp_340 to i64

]]></Node>
<StgValue><ssdm name="tmp_383_cast"/></StgValue>
</operation>

<operation id="778" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:87  %weight_0_V_addr_22 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_22"/></StgValue>
</operation>

<operation id="779" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:88  %tmp_341 = add i8 23, %tmp_318

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="780" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:89  %tmp_384_cast = sext i8 %tmp_341 to i64

]]></Node>
<StgValue><ssdm name="tmp_384_cast"/></StgValue>
</operation>

<operation id="781" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:90  %weight_0_V_addr_23 = getelementptr [72 x i8]* %weight_0_V, i64 0, i64 %tmp_384_cast

]]></Node>
<StgValue><ssdm name="weight_0_V_addr_23"/></StgValue>
</operation>

<operation id="782" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:113  %weight_1_V_addr_22 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_22"/></StgValue>
</operation>

<operation id="783" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:114  %weight_1_V_addr_23 = getelementptr [72 x i8]* %weight_1_V, i64 0, i64 %tmp_384_cast

]]></Node>
<StgValue><ssdm name="weight_1_V_addr_23"/></StgValue>
</operation>

<operation id="784" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:137  %weight_2_V_addr_22 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_22"/></StgValue>
</operation>

<operation id="785" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:138  %weight_2_V_addr_23 = getelementptr [72 x i8]* %weight_2_V, i64 0, i64 %tmp_384_cast

]]></Node>
<StgValue><ssdm name="weight_2_V_addr_23"/></StgValue>
</operation>

<operation id="786" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:161  %weight_3_V_addr_22 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_22"/></StgValue>
</operation>

<operation id="787" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:162  %weight_3_V_addr_23 = getelementptr [72 x i8]* %weight_3_V, i64 0, i64 %tmp_384_cast

]]></Node>
<StgValue><ssdm name="weight_3_V_addr_23"/></StgValue>
</operation>

<operation id="788" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:185  %weight_4_V_addr_22 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_22"/></StgValue>
</operation>

<operation id="789" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:186  %weight_4_V_addr_23 = getelementptr [72 x i8]* %weight_4_V, i64 0, i64 %tmp_384_cast

]]></Node>
<StgValue><ssdm name="weight_4_V_addr_23"/></StgValue>
</operation>

<operation id="790" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:209  %weight_5_V_addr_22 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_22"/></StgValue>
</operation>

<operation id="791" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:210  %weight_5_V_addr_23 = getelementptr [72 x i8]* %weight_5_V, i64 0, i64 %tmp_384_cast

]]></Node>
<StgValue><ssdm name="weight_5_V_addr_23"/></StgValue>
</operation>

<operation id="792" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:233  %weight_6_V_addr_22 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_22"/></StgValue>
</operation>

<operation id="793" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:234  %weight_6_V_addr_23 = getelementptr [72 x i8]* %weight_6_V, i64 0, i64 %tmp_384_cast

]]></Node>
<StgValue><ssdm name="weight_6_V_addr_23"/></StgValue>
</operation>

<operation id="794" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:257  %weight_7_V_addr_22 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_383_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_22"/></StgValue>
</operation>

<operation id="795" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:258  %weight_7_V_addr_23 = getelementptr [72 x i8]* %weight_7_V, i64 0, i64 %tmp_384_cast

]]></Node>
<StgValue><ssdm name="weight_7_V_addr_23"/></StgValue>
</operation>

<operation id="796" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:459  %weight_0_V_load_20 = load i8* %weight_0_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_20"/></StgValue>
</operation>

<operation id="797" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:460  %weight_1_V_load_20 = load i8* %weight_1_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_20"/></StgValue>
</operation>

<operation id="798" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:461  %weight_2_V_load_20 = load i8* %weight_2_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_20"/></StgValue>
</operation>

<operation id="799" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:462  %weight_3_V_load_20 = load i8* %weight_3_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_20"/></StgValue>
</operation>

<operation id="800" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:463  %weight_4_V_load_20 = load i8* %weight_4_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_20"/></StgValue>
</operation>

<operation id="801" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:464  %weight_5_V_load_20 = load i8* %weight_5_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_20"/></StgValue>
</operation>

<operation id="802" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:465  %weight_6_V_load_20 = load i8* %weight_6_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_20"/></StgValue>
</operation>

<operation id="803" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:466  %weight_7_V_load_20 = load i8* %weight_7_V_addr_20, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_20"/></StgValue>
</operation>

<operation id="804" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:467  %tmp_221 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_20, i8 %weight_1_V_load_20, i8 %weight_2_V_load_20, i8 %weight_3_V_load_20, i8 %weight_4_V_load_20, i8 %weight_5_V_load_20, i8 %weight_6_V_load_20, i8 %weight_7_V_load_20, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="805" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:469  %weight_0_V_load_21 = load i8* %weight_0_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_21"/></StgValue>
</operation>

<operation id="806" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:470  %weight_1_V_load_21 = load i8* %weight_1_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_21"/></StgValue>
</operation>

<operation id="807" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:471  %weight_2_V_load_21 = load i8* %weight_2_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_21"/></StgValue>
</operation>

<operation id="808" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:472  %weight_3_V_load_21 = load i8* %weight_3_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_21"/></StgValue>
</operation>

<operation id="809" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:473  %weight_4_V_load_21 = load i8* %weight_4_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_21"/></StgValue>
</operation>

<operation id="810" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:474  %weight_5_V_load_21 = load i8* %weight_5_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_21"/></StgValue>
</operation>

<operation id="811" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:475  %weight_6_V_load_21 = load i8* %weight_6_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_21"/></StgValue>
</operation>

<operation id="812" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:476  %weight_7_V_load_21 = load i8* %weight_7_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_21"/></StgValue>
</operation>

<operation id="813" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:477  %tmp_222 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_21, i8 %weight_1_V_load_21, i8 %weight_2_V_load_21, i8 %weight_3_V_load_21, i8 %weight_4_V_load_21, i8 %weight_5_V_load_21, i8 %weight_6_V_load_21, i8 %weight_7_V_load_21, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="814" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:479  %weight_0_V_load_22 = load i8* %weight_0_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_22"/></StgValue>
</operation>

<operation id="815" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:480  %weight_1_V_load_22 = load i8* %weight_1_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_22"/></StgValue>
</operation>

<operation id="816" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:481  %weight_2_V_load_22 = load i8* %weight_2_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_22"/></StgValue>
</operation>

<operation id="817" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:482  %weight_3_V_load_22 = load i8* %weight_3_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_22"/></StgValue>
</operation>

<operation id="818" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:483  %weight_4_V_load_22 = load i8* %weight_4_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_22"/></StgValue>
</operation>

<operation id="819" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:484  %weight_5_V_load_22 = load i8* %weight_5_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_22"/></StgValue>
</operation>

<operation id="820" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:485  %weight_6_V_load_22 = load i8* %weight_6_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_22"/></StgValue>
</operation>

<operation id="821" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:486  %weight_7_V_load_22 = load i8* %weight_7_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_22"/></StgValue>
</operation>

<operation id="822" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:489  %weight_0_V_load_23 = load i8* %weight_0_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_23"/></StgValue>
</operation>

<operation id="823" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:490  %weight_1_V_load_23 = load i8* %weight_1_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_23"/></StgValue>
</operation>

<operation id="824" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:491  %weight_2_V_load_23 = load i8* %weight_2_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_23"/></StgValue>
</operation>

<operation id="825" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:492  %weight_3_V_load_23 = load i8* %weight_3_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_23"/></StgValue>
</operation>

<operation id="826" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:493  %weight_4_V_load_23 = load i8* %weight_4_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_23"/></StgValue>
</operation>

<operation id="827" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:494  %weight_5_V_load_23 = load i8* %weight_5_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_23"/></StgValue>
</operation>

<operation id="828" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:495  %weight_6_V_load_23 = load i8* %weight_6_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_23"/></StgValue>
</operation>

<operation id="829" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:496  %weight_7_V_load_23 = load i8* %weight_7_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_23"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="830" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:479  %weight_0_V_load_22 = load i8* %weight_0_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_22"/></StgValue>
</operation>

<operation id="831" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:480  %weight_1_V_load_22 = load i8* %weight_1_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_22"/></StgValue>
</operation>

<operation id="832" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:481  %weight_2_V_load_22 = load i8* %weight_2_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_22"/></StgValue>
</operation>

<operation id="833" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:482  %weight_3_V_load_22 = load i8* %weight_3_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_22"/></StgValue>
</operation>

<operation id="834" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:483  %weight_4_V_load_22 = load i8* %weight_4_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_22"/></StgValue>
</operation>

<operation id="835" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:484  %weight_5_V_load_22 = load i8* %weight_5_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_22"/></StgValue>
</operation>

<operation id="836" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:485  %weight_6_V_load_22 = load i8* %weight_6_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_22"/></StgValue>
</operation>

<operation id="837" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:486  %weight_7_V_load_22 = load i8* %weight_7_V_addr_22, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_22"/></StgValue>
</operation>

<operation id="838" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:487  %tmp_223 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_22, i8 %weight_1_V_load_22, i8 %weight_2_V_load_22, i8 %weight_3_V_load_22, i8 %weight_4_V_load_22, i8 %weight_5_V_load_22, i8 %weight_6_V_load_22, i8 %weight_7_V_load_22, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="839" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:489  %weight_0_V_load_23 = load i8* %weight_0_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load_23"/></StgValue>
</operation>

<operation id="840" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:490  %weight_1_V_load_23 = load i8* %weight_1_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load_23"/></StgValue>
</operation>

<operation id="841" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:491  %weight_2_V_load_23 = load i8* %weight_2_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load_23"/></StgValue>
</operation>

<operation id="842" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:492  %weight_3_V_load_23 = load i8* %weight_3_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load_23"/></StgValue>
</operation>

<operation id="843" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:493  %weight_4_V_load_23 = load i8* %weight_4_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load_23"/></StgValue>
</operation>

<operation id="844" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:494  %weight_5_V_load_23 = load i8* %weight_5_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load_23"/></StgValue>
</operation>

<operation id="845" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:495  %weight_6_V_load_23 = load i8* %weight_6_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load_23"/></StgValue>
</operation>

<operation id="846" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:496  %weight_7_V_load_23 = load i8* %weight_7_V_addr_23, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load_23"/></StgValue>
</operation>

<operation id="847" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:497  %tmp_224 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %weight_0_V_load_23, i8 %weight_1_V_load_23, i8 %weight_2_V_load_23, i8 %weight_3_V_load_23, i8 %weight_4_V_load_23, i8 %weight_5_V_load_23, i8 %weight_6_V_load_23, i8 %weight_7_V_load_23, i3 %tmp_389)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="848" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:499  %p_Val2_60 = call fastcc i8 @COMPUTE_ENGINE(i8 %tmp_201, i8 %conv1_output_p_V_0_l, i8 %tmp_202, i8 %conv1_output_p_V_1_l, i8 %tmp_203, i8 %conv1_output_p_V_2_l, i8 %tmp_204, i8 %conv1_output_p_V_3_l, i8 %tmp_205, i8 %conv1_output_p_V_4_l, i8 %tmp_206, i8 %conv1_output_p_V_5_l, i8 %tmp_207, i8 %conv1_output_p_V_6_l, i8 %tmp_208, i8 %conv1_output_p_V_7_l, i8 %tmp_209, i8 %conv1_output_p_V_0_l_1, i8 %tmp_210, i8 %conv1_output_p_V_1_l_1, i8 %tmp_211, i8 %conv1_output_p_V_2_l_1, i8 %tmp_212, i8 %conv1_output_p_V_3_l_1, i8 %tmp_213, i8 %conv1_output_p_V_4_l_1, i8 %tmp_214, i8 %conv1_output_p_V_5_l_1, i8 %tmp_215, i8 %conv1_output_p_V_6_l_1, i8 %tmp_216, i8 %conv1_output_p_V_7_l_1, i8 %tmp_217, i8 %conv1_output_p_V_0_l_2, i8 %tmp_218, i8 %conv1_output_p_V_1_l_2, i8 %tmp_219, i8 %conv1_output_p_V_2_l_2, i8 %tmp_220, i8 %conv1_output_p_V_3_l_2, i8 %tmp_221, i8 %conv1_output_p_V_4_l_2, i8 %tmp_222, i8 %conv1_output_p_V_5_l_2, i8 %tmp_223, i8 %conv1_output_p_V_6_l_2, i8 %tmp_224, i8 %conv1_output_p_V_7_l_2)

]]></Node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="849" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:499  %p_Val2_60 = call fastcc i8 @COMPUTE_ENGINE(i8 %tmp_201, i8 %conv1_output_p_V_0_l, i8 %tmp_202, i8 %conv1_output_p_V_1_l, i8 %tmp_203, i8 %conv1_output_p_V_2_l, i8 %tmp_204, i8 %conv1_output_p_V_3_l, i8 %tmp_205, i8 %conv1_output_p_V_4_l, i8 %tmp_206, i8 %conv1_output_p_V_5_l, i8 %tmp_207, i8 %conv1_output_p_V_6_l, i8 %tmp_208, i8 %conv1_output_p_V_7_l, i8 %tmp_209, i8 %conv1_output_p_V_0_l_1, i8 %tmp_210, i8 %conv1_output_p_V_1_l_1, i8 %tmp_211, i8 %conv1_output_p_V_2_l_1, i8 %tmp_212, i8 %conv1_output_p_V_3_l_1, i8 %tmp_213, i8 %conv1_output_p_V_4_l_1, i8 %tmp_214, i8 %conv1_output_p_V_5_l_1, i8 %tmp_215, i8 %conv1_output_p_V_6_l_1, i8 %tmp_216, i8 %conv1_output_p_V_7_l_1, i8 %tmp_217, i8 %conv1_output_p_V_0_l_2, i8 %tmp_218, i8 %conv1_output_p_V_1_l_2, i8 %tmp_219, i8 %conv1_output_p_V_2_l_2, i8 %tmp_220, i8 %conv1_output_p_V_3_l_2, i8 %tmp_221, i8 %conv1_output_p_V_4_l_2, i8 %tmp_222, i8 %conv1_output_p_V_5_l_2, i8 %tmp_223, i8 %conv1_output_p_V_6_l_2, i8 %tmp_224, i8 %conv1_output_p_V_7_l_2)

]]></Node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>

<operation id="850" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="15">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:500  %p_Val2_s = load i8* %output_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="851" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="8" op_0_bw="15">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:500  %p_Val2_s = load i8* %output_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="852" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:501  %tmp_196 = sext i8 %p_Val2_s to i9

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="853" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="9" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:502  %tmp_197 = sext i8 %p_Val2_60 to i9

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="854" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:503  %p_Val2_61 = add i9 %tmp_197, %tmp_196

]]></Node>
<StgValue><ssdm name="p_Val2_61"/></StgValue>
</operation>

<operation id="855" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:504  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_61, i32 8)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="856" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:505  %p_Val2_62 = add i8 %p_Val2_60, %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_62"/></StgValue>
</operation>

<operation id="857" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:506  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_62, i32 7)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="858" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:507  %tmp_198 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="859" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:508  %underflow = and i1 %isneg, %tmp_198

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="860" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:509  %brmerge_i_i_i = xor i1 %isneg, %newsignbit

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="861" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:510  %isneg_not = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="isneg_not"/></StgValue>
</operation>

<operation id="862" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:511  %brmerge = or i1 %newsignbit, %isneg_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="863" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:512  %p_Val2_63_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_62

]]></Node>
<StgValue><ssdm name="p_Val2_63_mux"/></StgValue>
</operation>

<operation id="864" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:513  %p_Val2_s_117 = select i1 %underflow, i8 -128, i8 %p_Val2_62

]]></Node>
<StgValue><ssdm name="p_Val2_s_117"/></StgValue>
</operation>

<operation id="865" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:514  %this_assign_32_1 = select i1 %brmerge, i8 %p_Val2_63_mux, i8 %p_Val2_s_117

]]></Node>
<StgValue><ssdm name="this_assign_32_1"/></StgValue>
</operation>

<operation id="866" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:515  store i8 %this_assign_32_1, i8* %output_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i_ifconv:516  br label %.preheader48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="868" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader47:0  %co4 = phi i5 [ %co_17, %.preheader47.loopexit ], [ 0, %.preheader47.preheader ]

]]></Node>
<StgValue><ssdm name="co4"/></StgValue>
</operation>

<operation id="869" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader47:1  %exitcond9 = icmp eq i5 %co4, -8

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="870" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader47:2  %empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="871" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader47:3  %co_17 = add i5 %co4, 1

]]></Node>
<StgValue><ssdm name="co_17"/></StgValue>
</operation>

<operation id="872" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader47:4  br i1 %exitcond9, label %7, label %.preheader46.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader46.preheader:0  %tmp_301 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co4, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="874" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="11" op_0_bw="10">
<![CDATA[
.preheader46.preheader:1  %p_shl12_cast = zext i10 %tmp_301 to i11

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="875" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader46.preheader:2  %tmp_302 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="876" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="11" op_0_bw="6">
<![CDATA[
.preheader46.preheader:3  %p_shl13_cast = zext i6 %tmp_302 to i11

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="877" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader46.preheader:4  %tmp_303 = add i11 %p_shl13_cast, %p_shl12_cast

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="878" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.preheader:5  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="880" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader46:0  %h5 = phi i6 [ %h_16, %6 ], [ 1, %.preheader46.preheader ]

]]></Node>
<StgValue><ssdm name="h5"/></StgValue>
</operation>

<operation id="881" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader46:1  %exitcond12 = icmp eq i6 %h5, -31

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="882" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader46:2  %empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="883" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader46:3  br i1 %exitcond12, label %.preheader47.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:0  %tmp_194_cast = zext i6 %h5 to i11

]]></Node>
<StgValue><ssdm name="tmp_194_cast"/></StgValue>
</operation>

<operation id="885" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:1  %tmp_308 = add i11 %tmp_194_cast, %tmp_303

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="886" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
.preheader.preheader:2  %p_shl14_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_308, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="887" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader.preheader:3  %tmp_387 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_308, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="888" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="12">
<![CDATA[
.preheader.preheader:4  %p_shl15_cast = zext i12 %tmp_387 to i16

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="889" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:5  %tmp_309 = add i16 %p_shl14_cast, %p_shl15_cast

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="890" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
.preheader47.loopexit:0  br label %.preheader47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="892" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %w6 = phi i6 [ %w_18, %._crit_edge ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w6"/></StgValue>
</operation>

<operation id="893" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %exitcond = icmp eq i6 %w6, -31

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="894" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_120 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="895" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %6, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="896" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="6">
<![CDATA[
:0  %tmp_199_cast = zext i6 %w6 to i16

]]></Node>
<StgValue><ssdm name="tmp_199_cast"/></StgValue>
</operation>

<operation id="897" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_342 = add i16 %tmp_309, %tmp_199_cast

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="898" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="16">
<![CDATA[
:2  %tmp_385_cast = zext i16 %tmp_342 to i64

]]></Node>
<StgValue><ssdm name="tmp_385_cast"/></StgValue>
</operation>

<operation id="899" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_V_addr_2 = getelementptr [27744 x i8]* %output_V, i64 0, i64 %tmp_385_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_2"/></StgValue>
</operation>

<operation id="900" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="15">
<![CDATA[
:4  %output_V_load = load i8* %output_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="901" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %h_16 = add i6 %h5, 1

]]></Node>
<StgValue><ssdm name="h_16"/></StgValue>
</operation>

<operation id="902" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="903" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="15">
<![CDATA[
:4  %output_V_load = load i8* %output_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="output_V_load"/></StgValue>
</operation>

<operation id="904" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:5  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %output_V_load, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="905" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_392, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i69, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i69:0  store i8 0, i8* %output_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_392" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i69:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:0  %w_18 = add i6 %w6, 1

]]></Node>
<StgValue><ssdm name="w_18"/></StgValue>
</operation>

<operation id="909" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
