library verilog;
use verilog.vl_types.all;
entity STEP_V21_Sim is
    generic(
        CLK_PERIOD      : integer := 40
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of CLK_PERIOD : constant is 1;
end STEP_V21_Sim;
