# Riscvseed
a start  
A single cycle riscvcpu that only implements ADD instruction testing, not pipelining
