#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jun 10 18:05:40 2024
# Process ID: 26772
# Current directory: C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/synth_1/top.vds
# Journal file: C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/synth_1\vivado.jou
# Running On: LAPTOP-LCA5B7K9, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 14710 MB
#-----------------------------------------------------------
source top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24088
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1441.719 ; gain = 441.254
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'clk_1s', assumed default net type 'wire' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:40]
INFO: [Synth 8-11241] undeclared symbol 'finish', assumed default net type 'wire' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:43]
INFO: [Synth 8-11241] undeclared symbol 'C64', assumed default net type 'wire' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:77]
INFO: [Synth 8-11241] undeclared symbol 'B64', assumed default net type 'wire' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:78]
INFO: [Synth 8-11241] undeclared symbol 'D64', assumed default net type 'wire' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:79]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'FD' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:145]
INFO: [Synth 8-9937] previous definition of design element 'FD' is here [D:/xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:40773]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clk_div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'PS2_Keyboard_Driver' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/PS2_Keyboard_Driver.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/PS2_Keyboard_Driver.v:57]
INFO: [Synth 8-6155] done synthesizing module 'PS2_Keyboard_Driver' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/PS2_Keyboard_Driver.v:25]
INFO: [Synth 8-6157] synthesizing module 'VGA' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/vga.v:67]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/vga.v:67]
INFO: [Synth 8-6157] synthesizing module 'song' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/song.v:22]
INFO: [Synth 8-6155] done synthesizing module 'song' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/song.v:22]
INFO: [Synth 8-6157] synthesizing module 'game' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/game.v:23]
INFO: [Synth 8-6157] synthesizing module 'tetris_logic' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:23]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
WARNING: [Synth 8-6090] variable 'complete_rows' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:129]
INFO: [Synth 8-6155] done synthesizing module 'tetris_logic' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'game' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/game.v:23]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/display.v:1]
WARNING: [Synth 8-6090] variable 'color' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/display.v:120]
WARNING: [Synth 8-6090] variable 'color' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/display.v:124]
WARNING: [Synth 8-6090] variable 'color' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/display.v:126]
WARNING: [Synth 8-6090] variable 'color' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/display.v:128]
WARNING: [Synth 8-6090] variable 'color' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/display.v:130]
WARNING: [Synth 8-6090] variable 'color' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/display.v:132]
WARNING: [Synth 8-6090] variable 'color' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/display.v:136]
WARNING: [Synth 8-6090] variable 'color' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/display.v:139]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/display.v:83]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_over' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/synth_1/.Xil/Vivado-26772-LAPTOP-LCA5B7K9/realtime/blk_mem_gen_over_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_over' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/synth_1/.Xil/Vivado-26772-LAPTOP-LCA5B7K9/realtime/blk_mem_gen_over_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_start' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/synth_1/.Xil/Vivado-26772-LAPTOP-LCA5B7K9/realtime/blk_mem_gen_start_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_start' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/synth_1/.Xil/Vivado-26772-LAPTOP-LCA5B7K9/realtime/blk_mem_gen_start_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_play' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/synth_1/.Xil/Vivado-26772-LAPTOP-LCA5B7K9/realtime/blk_mem_gen_play_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_play' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/synth_1/.Xil/Vivado-26772-LAPTOP-LCA5B7K9/realtime/blk_mem_gen_play_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'display' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'CRn_60' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:64]
INFO: [Synth 8-6155] done synthesizing module 'CRn_60' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:64]
INFO: [Synth 8-6157] synthesizing module 'CRn_24' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:68]
INFO: [Synth 8-6155] done synthesizing module 'CRn_24' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:68]
INFO: [Synth 8-6157] synthesizing module 'CRn_10' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:60]
INFO: [Synth 8-6155] done synthesizing module 'CRn_10' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:60]
INFO: [Synth 8-6157] synthesizing module 'clk_1s' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:128]
INFO: [Synth 8-6155] done synthesizing module 'clk_1s' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:128]
INFO: [Synth 8-6157] synthesizing module 'Load_Gen' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:72]
INFO: [Synth 8-6155] done synthesizing module 'Load_Gen' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:72]
INFO: [Synth 8-6157] synthesizing module 'My74LS161_10' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:150]
INFO: [Synth 8-6155] done synthesizing module 'My74LS161_10' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:150]
INFO: [Synth 8-6157] synthesizing module 'My74LS161_6' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:181]
INFO: [Synth 8-6155] done synthesizing module 'My74LS161_6' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:181]
INFO: [Synth 8-6157] synthesizing module 'SEG_DRV' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:23]
INFO: [Synth 8-6157] synthesizing module 'MyMCnew' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:163]
INFO: [Synth 8-6157] synthesizing module 'MyMC14495' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:171]
INFO: [Synth 8-6155] done synthesizing module 'MyMC14495' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:171]
INFO: [Synth 8-6155] done synthesizing module 'MyMCnew' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:163]
INFO: [Synth 8-6157] synthesizing module 'SR_Latch' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:147]
INFO: [Synth 8-6155] done synthesizing module 'SR_Latch' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:147]
INFO: [Synth 8-6157] synthesizing module 'shift_reg65b' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:54]
INFO: [Synth 8-6157] synthesizing module 'shift_reg' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:83]
INFO: [Synth 8-6157] synthesizing module 'FD' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:135]
INFO: [Synth 8-6155] done synthesizing module 'FD' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:135]
INFO: [Synth 8-6155] done synthesizing module 'shift_reg' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:83]
INFO: [Synth 8-6155] done synthesizing module 'shift_reg65b' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:54]
INFO: [Synth 8-6155] done synthesizing module 'SEG_DRV' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'dis_score' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/dis_score.v:23]
INFO: [Synth 8-6157] synthesizing module 'bintobcd' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/bintobcd.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bintobcd' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/bintobcd.v:24]
INFO: [Synth 8-6157] synthesizing module 'DispNum' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/DispNum.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clock_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/Mux4to1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/Mux4to1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1b4' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/Mux4to1b4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1b4' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/Mux4to1b4.v:1]
INFO: [Synth 8-6157] synthesizing module '_MyMC14495' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/MyMC14495.v:23]
INFO: [Synth 8-6155] done synthesizing module '_MyMC14495' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/MyMC14495.v:23]
INFO: [Synth 8-6157] synthesizing module 'Enabler' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/Enabler.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Enabler' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/Enabler.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DispNum' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/DispNum.v:23]
WARNING: [Synth 8-7071] port 'rst' of module 'DispNum' is unconnected for instance 'display' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/dis_score.v:40]
WARNING: [Synth 8-7023] instance 'display' of module 'DispNum' has 7 connections declared, but only 6 given [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/dis_score.v:40]
INFO: [Synth 8-6155] done synthesizing module 'dis_score' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/dis_score.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-6014] Unused sequential element isOver_reg was removed.  [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:125]
WARNING: [Synth 8-6014] Unused sequential element flag_reg was removed.  [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v:282]
WARNING: [Synth 8-7129] Port D0 in module Enabler is either unconnected or has no load
WARNING: [Synth 8-7129] Port D1 in module Enabler is either unconnected or has no load
WARNING: [Synth 8-7129] Port D2 in module Enabler is either unconnected or has no load
WARNING: [Synth 8-7129] Port D3 in module Enabler is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[15] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[14] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[13] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[12] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[11] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[10] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[9] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[8] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[7] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[6] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[5] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[4] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[3] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[2] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[1] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[0] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1571.461 ; gain = 570.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1571.461 ; gain = 570.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1571.461 ; gain = 570.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1571.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.gen/sources_1/ip/blk_mem_gen_start/blk_mem_gen_start/blk_mem_gen_start_in_context.xdc] for cell 'dis/displaystart'
Finished Parsing XDC File [c:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.gen/sources_1/ip/blk_mem_gen_start/blk_mem_gen_start/blk_mem_gen_start_in_context.xdc] for cell 'dis/displaystart'
Parsing XDC File [c:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.gen/sources_1/ip/blk_mem_gen_over/blk_mem_gen_over/blk_mem_gen_over_in_context.xdc] for cell 'dis/displayover'
Finished Parsing XDC File [c:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.gen/sources_1/ip/blk_mem_gen_over/blk_mem_gen_over/blk_mem_gen_over_in_context.xdc] for cell 'dis/displayover'
Parsing XDC File [c:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.gen/sources_1/ip/blk_mem_gen_play/blk_mem_gen_play/blk_mem_gen_play_in_context.xdc] for cell 'dis/displayplay'
Finished Parsing XDC File [c:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.gen/sources_1/ip/blk_mem_gen_play/blk_mem_gen_play/blk_mem_gen_play_in_context.xdc] for cell 'dis/displayplay'
Parsing XDC File [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNX[0]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'BTNX[0]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'BTNX[1]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'BTNX[1]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'BTNX[2]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'BTNX[2]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'BTNX[3]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'BTNX[3]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'BTNY[0]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'BTNY[0]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'BTNY[1]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'BTNY[1]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'BTNY[2]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'BTNY[2]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'BTNY[3]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'BTNY[3]'. [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc:118]
Finished Parsing XDC File [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1671.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1671.984 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1671.984 ; gain = 671.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1671.984 ; gain = 671.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dis/displaystart. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dis/displayover. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dis/displayplay. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1671.984 ; gain = 671.520
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PS2_Keyboard_Driver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'game'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                    Rece |                               01 |                               01
                  Ignore |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'PS2_Keyboard_Driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   Start |                              001 |                               00
                 Playing |                              010 |                               01
                    Over |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'game'
WARNING: [Synth 8-327] inferring latch for variable 'Q_reg_reg' [C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/shiftreg64b.v:156]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1671.984 ; gain = 671.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 15    
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 16    
	   2 Input    3 Bit       Adders := 11    
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	              200 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 76    
+---Multipliers : 
	               4x28  Multipliers := 1     
+---Muxes : 
	  10 Input  200 Bit        Muxes := 3     
	   2 Input  200 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 3     
	   7 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 9     
	  21 Input   21 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	  10 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 5     
	   7 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 3     
	   7 Input    5 Bit        Muxes := 27    
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 17    
	  48 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   5 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 5     
	  10 Input    1 Bit        Muxes := 13    
	   5 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 7     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP state2, operation Mode is: (A:0xf4240)*B.
DSP Report: operator state2 is absorbed into DSP state2.
DSP Report: Generating DSP over_addr_reg, operation Mode is: (C+(A:0x280)*B)'.
DSP Report: register over_addr_reg is absorbed into DSP over_addr_reg.
DSP Report: operator over_addr0 is absorbed into DSP over_addr_reg.
DSP Report: operator over_addr1 is absorbed into DSP over_addr_reg.
DSP Report: Generating DSP start_addr0, operation Mode is: C+(A:0x280)*B.
DSP Report: operator start_addr0 is absorbed into DSP start_addr0.
DSP Report: operator start_addr1 is absorbed into DSP start_addr0.
WARNING: [Synth 8-3917] design top has port SEG_CLR driven by constant 1
WARNING: [Synth 8-7129] Port score[15] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[14] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[13] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[12] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[11] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[10] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[9] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[8] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[7] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[6] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[5] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[4] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[3] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[2] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[1] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port score[0] in module display is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1671.984 ; gain = 671.520
---------------------------------------------------------------------------------
 Sort Area is  state2_0 : 0 0 : 502 502 : Used 1 time 0
 Sort Area is  over_addr_reg_2 : 0 0 : 131 131 : Used 1 time 0
 Sort Area is  start_addr0_4 : 0 0 : 112 112 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|tetris_logic | (A:0xf4240)*B    | 20     | 7      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|display      | (C+(A:0x280)*B)' | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|display      | C+(A:0x280)*B    | 9      | 10     | 10     | -      | 19     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 1671.984 ; gain = 671.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:50 . Memory (MB): peak = 1903.023 ; gain = 902.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 1918.344 ; gain = 917.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 1918.344 ; gain = 917.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 1918.344 ; gain = 917.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 1918.344 ; gain = 917.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 1918.344 ; gain = 917.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 1918.344 ; gain = 917.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 1918.344 ; gain = 917.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|display      | (C'+A'*B)'  | 9      | 10     | 10     | -      | 19     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|display      | C'+A'*B     | 9      | 10     | 10     | -      | 19     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|tetris_logic | A*B         | 20     | 7      | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |blk_mem_gen_over  |         1|
|2     |blk_mem_gen_start |         1|
|3     |blk_mem_gen_play  |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |blk_mem_gen_over  |     1|
|2     |blk_mem_gen_play  |     1|
|3     |blk_mem_gen_start |     1|
|4     |BUFG              |     4|
|5     |CARRY4            |  1078|
|6     |DSP48E1           |     3|
|9     |LUT1              |   304|
|10    |LUT2              |  1024|
|11    |LUT3              |  1462|
|12    |LUT4              |   675|
|13    |LUT5              |  1151|
|14    |LUT6              |  3355|
|15    |MUXF7             |   180|
|16    |MUXF8             |    39|
|17    |FDCE              |    34|
|18    |FDRE              |   632|
|19    |FDSE              |     1|
|20    |LDC               |     1|
|21    |IBUF              |     5|
|22    |OBUF              |    32|
|23    |OBUFT             |     7|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 1918.344 ; gain = 917.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 1918.344 ; gain = 817.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:57 . Memory (MB): peak = 1918.344 ; gain = 917.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1922.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1928.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instance 

Synth Design complete | Checksum: 1d36c575
INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 116 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 1928.254 ; gain = 1346.680
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1928.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 10 18:06:50 2024...
