

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Wed Apr 28 10:13:43 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          134
LUT:            393
FF:             321
DSP:              0
BRAM:             0
SRL:              1
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.380
CP achieved post-implementation:    5.733
Timing met
