

================================================================
== Vivado HLS Report for 'Resize'
================================================================
* Date:           Tue Aug 18 20:50:04 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Cache_Plate
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 11.10 ns | 9.284 ns |   1.39 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |       54|  1075150858| 0.599 us | 11.934 sec |   54|  1075150858|   none  |
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+------------+----------+------------+-----+------------+---------+
        |                              |                   |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
        |           Instance           |       Module      |   min   |     max    |    min   |     max    | min |     max    |   Type  |
        +------------------------------+-------------------+---------+------------+----------+------------+-----+------------+---------+
        |grp_Resize_opr_linear_fu_220  |Resize_opr_linear  |       53|  1075150857| 0.588 us | 11.934 sec |   53|  1075150857|   none  |
        +------------------------------+-------------------+---------+------------+----------+------------+-----+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        6|     40|    9616|   7868|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    141|    -|
|Register         |        -|      -|      85|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|     40|    9701|   8011|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     18|       9|     15|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+------+------+-----+
    |           Instance           |       Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------+-------------------+---------+-------+------+------+-----+
    |grp_Resize_opr_linear_fu_220  |Resize_opr_linear  |        6|     40|  9616|  7868|    0|
    +------------------------------+-------------------+---------+-------+------+------+-----+
    |Total                         |                   |        6|     40|  9616|  7868|    0|
    +------------------------------+-------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  15|          3|    1|          3|
    |ap_done                      |   9|          2|    1|          2|
    |p_dst_cols_V_blk_n           |   9|          2|    1|          2|
    |p_dst_cols_V_out_blk_n       |   9|          2|    1|          2|
    |p_dst_data_stream_0_V_write  |   9|          2|    1|          2|
    |p_dst_data_stream_1_V_write  |   9|          2|    1|          2|
    |p_dst_data_stream_2_V_write  |   9|          2|    1|          2|
    |p_dst_rows_V_blk_n           |   9|          2|    1|          2|
    |p_dst_rows_V_out_blk_n       |   9|          2|    1|          2|
    |p_src_cols_V_blk_n           |   9|          2|    1|          2|
    |p_src_data_stream_0_V_read   |   9|          2|    1|          2|
    |p_src_data_stream_1_V_read   |   9|          2|    1|          2|
    |p_src_data_stream_2_V_read   |   9|          2|    1|          2|
    |p_src_rows_V_blk_n           |   9|          2|    1|          2|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 141|         31|   15|         31|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |grp_Resize_opr_linear_fu_220_ap_start_reg  |   1|   0|    1|          0|
    |p_dst_cols_V_read_reg_249                  |   9|   0|    9|          0|
    |p_dst_rows_V_read_reg_244                  |   7|   0|    7|          0|
    |p_src_cols_V_read_reg_259                  |  32|   0|   32|          0|
    |p_src_rows_V_read_reg_254                  |  32|   0|   32|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  85|   0|   85|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |         Resize        | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |         Resize        | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |         Resize        | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |         Resize        | return value |
|ap_done                        | out |    1| ap_ctrl_hs |         Resize        | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |         Resize        | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |         Resize        | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |         Resize        | return value |
|start_out                      | out |    1| ap_ctrl_hs |         Resize        | return value |
|start_write                    | out |    1| ap_ctrl_hs |         Resize        | return value |
|p_src_rows_V_dout              |  in |   32|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_rows_V_empty_n           |  in |    1|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_rows_V_read              | out |    1|   ap_fifo  |      p_src_rows_V     |    pointer   |
|p_src_cols_V_dout              |  in |   32|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_cols_V_empty_n           |  in |    1|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_cols_V_read              | out |    1|   ap_fifo  |      p_src_cols_V     |    pointer   |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  | p_src_data_stream_0_V |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  | p_src_data_stream_1_V |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  | p_src_data_stream_2_V |    pointer   |
|p_dst_rows_V_dout              |  in |    7|   ap_fifo  |      p_dst_rows_V     |    pointer   |
|p_dst_rows_V_empty_n           |  in |    1|   ap_fifo  |      p_dst_rows_V     |    pointer   |
|p_dst_rows_V_read              | out |    1|   ap_fifo  |      p_dst_rows_V     |    pointer   |
|p_dst_cols_V_dout              |  in |    9|   ap_fifo  |      p_dst_cols_V     |    pointer   |
|p_dst_cols_V_empty_n           |  in |    1|   ap_fifo  |      p_dst_cols_V     |    pointer   |
|p_dst_cols_V_read              | out |    1|   ap_fifo  |      p_dst_cols_V     |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_0_V |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_1_V |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_2_V |    pointer   |
|p_dst_rows_V_out_din           | out |    7|   ap_fifo  |    p_dst_rows_V_out   |    pointer   |
|p_dst_rows_V_out_full_n        |  in |    1|   ap_fifo  |    p_dst_rows_V_out   |    pointer   |
|p_dst_rows_V_out_write         | out |    1|   ap_fifo  |    p_dst_rows_V_out   |    pointer   |
|p_dst_cols_V_out_din           | out |    9|   ap_fifo  |    p_dst_cols_V_out   |    pointer   |
|p_dst_cols_V_out_full_n        |  in |    1|   ap_fifo  |    p_dst_cols_V_out   |    pointer   |
|p_dst_cols_V_out_write         | out |    1|   ap_fifo  |    p_dst_cols_V_out   |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

