#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Jul 17 22:29:04 2017
# Process ID: 95518
# Current directory: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1
# Command line: vivado -log gameslab_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source gameslab_wrapper.tcl -notrace
# Log file: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper.vdi
# Journal file: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source gameslab_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/craigjb/Projects/ip_repo/gslcd_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'gameslab_xlconstant_0_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_xlconstant_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gameslab_auto_pc_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_gslcd_0_2/gameslab_gslcd_0_2.dcp' for cell 'gameslab_i/gslcd_0'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_xlconstant_0_0/gameslab_xlconstant_0_0.dcp' for cell 'gameslab_i/lcd_dim'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.dcp' for cell 'gameslab_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0.dcp' for cell 'gameslab_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_0/gameslab_auto_pc_0.dcp' for cell 'gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.xdc] for cell 'gameslab_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.999990 which will be rounded to 1.000 to ensure it is an integer multiple of 1 picosecond [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.xdc] for cell 'gameslab_i/processing_system7_0/inst'
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0_board.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0_board.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/constrs_1/new/gameslab.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/constrs_1/new/gameslab.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/constrs_1/new/gameslab.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/constrs_1/new/gameslab.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1415.473 ; gain = 329.715 ; free physical = 2085 ; free virtual = 18070
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1507.500 ; gain = 92.027 ; free physical = 2078 ; free virtual = 18063
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1068d8bb6

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1924.992 ; gain = 0.000 ; free physical = 1712 ; free virtual = 17697
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1159cc13b

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1924.992 ; gain = 0.000 ; free physical = 1712 ; free virtual = 17697
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11d39274b

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1924.992 ; gain = 0.000 ; free physical = 1711 ; free virtual = 17697
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 390 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11d39274b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1924.992 ; gain = 0.000 ; free physical = 1711 ; free virtual = 17697
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 11d39274b

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1924.992 ; gain = 0.000 ; free physical = 1711 ; free virtual = 17697
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1924.992 ; gain = 0.000 ; free physical = 1711 ; free virtual = 17697
Ending Logic Optimization Task | Checksum: 11d39274b

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1924.992 ; gain = 0.000 ; free physical = 1711 ; free virtual = 17697

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1011b2b8c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1924.992 ; gain = 0.000 ; free physical = 1711 ; free virtual = 17696
29 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1924.992 ; gain = 509.520 ; free physical = 1711 ; free virtual = 17696
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1949.004 ; gain = 0.000 ; free physical = 1707 ; free virtual = 17694
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_opt.dcp' has been generated.
Command: report_drc -file gameslab_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1989.023 ; gain = 0.000 ; free physical = 1694 ; free virtual = 17680
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c732dede

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1989.023 ; gain = 0.000 ; free physical = 1694 ; free virtual = 17680
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1989.023 ; gain = 0.000 ; free physical = 1695 ; free virtual = 17681

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ab31e92b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1989.023 ; gain = 0.000 ; free physical = 1695 ; free virtual = 17681

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c6f34142

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1996.051 ; gain = 7.027 ; free physical = 1693 ; free virtual = 17679

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c6f34142

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1996.051 ; gain = 7.027 ; free physical = 1693 ; free virtual = 17679
Phase 1 Placer Initialization | Checksum: 1c6f34142

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1996.051 ; gain = 7.027 ; free physical = 1693 ; free virtual = 17679

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 19a3b0dba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1683 ; free virtual = 17669

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19a3b0dba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1683 ; free virtual = 17669

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fd7cfcf7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1684 ; free virtual = 17670

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fa583f55

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1684 ; free virtual = 17670

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fa583f55

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1684 ; free virtual = 17670

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 7a272723

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1684 ; free virtual = 17670

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15b6a2041

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1682 ; free virtual = 17668

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ca4a54fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1682 ; free virtual = 17668

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ca4a54fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1682 ; free virtual = 17668
Phase 3 Detail Placement | Checksum: 1ca4a54fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1682 ; free virtual = 17668

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13dd21fb9

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13dd21fb9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1681 ; free virtual = 17667
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.390. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22e5fa6c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1681 ; free virtual = 17667
Phase 4.1 Post Commit Optimization | Checksum: 22e5fa6c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1681 ; free virtual = 17667

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22e5fa6c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1681 ; free virtual = 17667

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22e5fa6c4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1681 ; free virtual = 17667

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 258048a77

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1681 ; free virtual = 17667
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 258048a77

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1681 ; free virtual = 17667
Ending Placer Task | Checksum: 15d918763

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2052.078 ; gain = 63.055 ; free physical = 1685 ; free virtual = 17671
48 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2052.078 ; gain = 0.000 ; free physical = 1681 ; free virtual = 17670
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2052.078 ; gain = 0.000 ; free physical = 1676 ; free virtual = 17662
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2052.078 ; gain = 0.000 ; free physical = 1683 ; free virtual = 17670
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2052.078 ; gain = 0.000 ; free physical = 1683 ; free virtual = 17670
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cf1e68c7 ConstDB: 0 ShapeSum: 8e731e9c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1634dddab

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2065.051 ; gain = 12.973 ; free physical = 1602 ; free virtual = 17589

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1634dddab

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2065.051 ; gain = 12.973 ; free physical = 1602 ; free virtual = 17589

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1634dddab

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2065.051 ; gain = 12.973 ; free physical = 1573 ; free virtual = 17560

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1634dddab

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2065.051 ; gain = 12.973 ; free physical = 1573 ; free virtual = 17560
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 179943c5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1567 ; free virtual = 17554
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.386  | TNS=0.000  | WHS=-0.166 | THS=-12.831|

Phase 2 Router Initialization | Checksum: 146304f46

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1567 ; free virtual = 17554

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17f6c9515

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1569 ; free virtual = 17556

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.047  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e2f382c2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1570 ; free virtual = 17557

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.047  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 133a3a97f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1570 ; free virtual = 17557
Phase 4 Rip-up And Reroute | Checksum: 133a3a97f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1570 ; free virtual = 17557

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 133a3a97f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1570 ; free virtual = 17557

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 133a3a97f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1570 ; free virtual = 17557
Phase 5 Delay and Skew Optimization | Checksum: 133a3a97f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1570 ; free virtual = 17557

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ba8b1e8e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1570 ; free virtual = 17557
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.197  | TNS=0.000  | WHS=0.074  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17cc17bad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1570 ; free virtual = 17557
Phase 6 Post Hold Fix | Checksum: 17cc17bad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1570 ; free virtual = 17557

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.283784 %
  Global Horizontal Routing Utilization  = 0.435432 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17cc17bad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1570 ; free virtual = 17557

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17cc17bad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1569 ; free virtual = 17556

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 151bf08cb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1569 ; free virtual = 17556

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.197  | TNS=0.000  | WHS=0.074  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 151bf08cb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1569 ; free virtual = 17556
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.039 ; gain = 17.961 ; free physical = 1600 ; free virtual = 17587

Routing Is Done.
61 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2080.918 ; gain = 28.840 ; free physical = 1600 ; free virtual = 17587
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2104.828 ; gain = 0.000 ; free physical = 1595 ; free virtual = 17585
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_routed.dcp' has been generated.
Command: report_drc -file gameslab_wrapper_drc_routed.rpt -pb gameslab_wrapper_drc_routed.pb -rpx gameslab_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file gameslab_wrapper_methodology_drc_routed.rpt -rpx gameslab_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file gameslab_wrapper_power_routed.rpt -pb gameslab_wrapper_power_summary_routed.pb -rpx gameslab_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 17 22:29:47 2017...
