GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\LEDMatrixAB_m.v'
WARN  (EX2478) : Non-net output port 'boardLED1' cannot be initialized at declaration in SystemVerilog mode("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\LEDMatrixAB_m.v":8)
WARN  (EX2478) : Non-net output port 'col' cannot be initialized at declaration in SystemVerilog mode("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\LEDMatrixAB_m.v":9)
WARN  (EX2478) : Non-net output port 'row' cannot be initialized at declaration in SystemVerilog mode("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\LEDMatrixAB_m.v":10)
Analyzing Verilog file 'E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv'
Compiling module 'top'("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":3)
Compiling module 'timer(COUNT_MAX=13500000)'("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":93)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":107)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":88)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "boardLED1" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":14)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clk is unused("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":4)
WARN  (CV0016) : Input sw1 is unused("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":6)
WARN  (CV0016) : Input sw2 is unused("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":7)
WARN  (CV0016) : Input rotary1_a is unused("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":8)
WARN  (CV0016) : Input rotary1_b is unused("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":9)
WARN  (CV0016) : Input rotary1_SW is unused("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":10)
WARN  (CV0016) : Input rotary2_a is unused("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":11)
WARN  (CV0016) : Input rotary2_b is unused("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":12)
WARN  (CV0016) : Input rotary2_SW is unused("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":13)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "timer" instantiated to "inst_1" is swept in optimizing("E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\src\top.sv":85)
[95%] Generate netlist file "E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\impl\gwsynthesis\LEDMatrix.vg" completed
[100%] Generate report file "E:\git\TangNano9K_motordriver\sampleProject\Polyphony_DIP_SW\impl\gwsynthesis\LEDMatrix_syn.rpt.html" completed
GowinSynthesis finish
