#ifndef _gc_10_4_0_OFFSET_HEADER
#define _gc_10_4_0_OFFSET_HEADER



// addressBlock: gc_grbmdec
// base address: 0x8000
#define mmGRBM_CNTL                                                                                    0x0da0
#define mmGRBM_CNTL_BASE_IDX                                                                           0
#define mmGRBM_SKEW_CNTL                                                                               0x0da1
#define mmGRBM_SKEW_CNTL_BASE_IDX                                                                      0
#define mmGRBM_STATUS2                                                                                 0x0da2
#define mmGRBM_STATUS2_BASE_IDX                                                                        0
#define mmGRBM_PWR_CNTL                                                                                0x0da3
#define mmGRBM_PWR_CNTL_BASE_IDX                                                                       0
#define mmGRBM_STATUS                                                                                  0x0da4
#define mmGRBM_STATUS_BASE_IDX                                                                         0
#define mmGRBM_STATUS_SE0                                                                              0x0da5
#define mmGRBM_STATUS_SE0_BASE_IDX                                                                     0
#define mmGRBM_STATUS3                                                                                 0x0da7
#define mmGRBM_STATUS3_BASE_IDX                                                                        0
#define mmGRBM_SOFT_RESET                                                                              0x0da8
#define mmGRBM_SOFT_RESET_BASE_IDX                                                                     0
#define mmGRBM_DEBUG_CNTL                                                                              0x0da9
#define mmGRBM_DEBUG_CNTL_BASE_IDX                                                                     0
#define mmGRBM_DEBUG_DATA                                                                              0x0daa
#define mmGRBM_DEBUG_DATA_BASE_IDX                                                                     0
#define mmGRBM_GFX_CLKEN_CNTL                                                                          0x0dac
#define mmGRBM_GFX_CLKEN_CNTL_BASE_IDX                                                                 0
#define mmGRBM_WAIT_IDLE_CLOCKS                                                                        0x0dad
#define mmGRBM_WAIT_IDLE_CLOCKS_BASE_IDX                                                               0
#define mmGRBM_DEBUG                                                                                   0x0db4
#define mmGRBM_DEBUG_BASE_IDX                                                                          0
#define mmGRBM_DEBUG_SNAPSHOT                                                                          0x0db5
#define mmGRBM_DEBUG_SNAPSHOT_BASE_IDX                                                                 0
#define mmGRBM_READ_ERROR                                                                              0x0db6
#define mmGRBM_READ_ERROR_BASE_IDX                                                                     0
#define mmGRBM_READ_ERROR2                                                                             0x0db7
#define mmGRBM_READ_ERROR2_BASE_IDX                                                                    0
#define mmGRBM_INT_CNTL                                                                                0x0db8
#define mmGRBM_INT_CNTL_BASE_IDX                                                                       0
#define mmGRBM_TRAP_OP                                                                                 0x0db9
#define mmGRBM_TRAP_OP_BASE_IDX                                                                        0
#define mmGRBM_TRAP_ADDR                                                                               0x0dba
#define mmGRBM_TRAP_ADDR_BASE_IDX                                                                      0
#define mmGRBM_TRAP_ADDR_MSK                                                                           0x0dbb
#define mmGRBM_TRAP_ADDR_MSK_BASE_IDX                                                                  0
#define mmGRBM_TRAP_WD                                                                                 0x0dbc
#define mmGRBM_TRAP_WD_BASE_IDX                                                                        0
#define mmGRBM_TRAP_WD_MSK                                                                             0x0dbd
#define mmGRBM_TRAP_WD_MSK_BASE_IDX                                                                    0
#define mmGRBM_DSM_BYPASS                                                                              0x0dbe
#define mmGRBM_DSM_BYPASS_BASE_IDX                                                                     0
#define mmGRBM_WRITE_ERROR                                                                             0x0dbf
#define mmGRBM_WRITE_ERROR_BASE_IDX                                                                    0
#define mmGRBM_CHIP_REVISION                                                                           0x0dc1
#define mmGRBM_CHIP_REVISION_BASE_IDX                                                                  0
#define mmGRBM_GFX_CNTL                                                                                0x0dc2
#define mmGRBM_GFX_CNTL_BASE_IDX                                                                       0
#define mmGRBM_RSMU_CFG                                                                                0x0dc3
#define mmGRBM_RSMU_CFG_BASE_IDX                                                                       0
#define mmGRBM_PWR_CNTL2                                                                               0x0dc5
#define mmGRBM_PWR_CNTL2_BASE_IDX                                                                      0
#define mmGRBM_UTCL2_INVAL_RANGE_START                                                                 0x0dc6
#define mmGRBM_UTCL2_INVAL_RANGE_START_BASE_IDX                                                        0
#define mmGRBM_UTCL2_INVAL_RANGE_END                                                                   0x0dc7
#define mmGRBM_UTCL2_INVAL_RANGE_END_BASE_IDX                                                          0
#define mmGRBM_RSMU_READ_ERROR                                                                         0x0dc8
#define mmGRBM_RSMU_READ_ERROR_BASE_IDX                                                                0
#define mmGRBM_FENCE_RANGE0                                                                            0x0dca
#define mmGRBM_FENCE_RANGE0_BASE_IDX                                                                   0
#define mmGRBM_FENCE_RANGE1                                                                            0x0dcb
#define mmGRBM_FENCE_RANGE1_BASE_IDX                                                                   0
#define mmDEBUG_INDEX                                                                                  0x0ddc
#define mmDEBUG_INDEX_BASE_IDX                                                                         0
#define mmDEBUG_DATA                                                                                   0x0ddd
#define mmDEBUG_DATA_BASE_IDX                                                                          0
#define mmGRBM_NOWHERE                                                                                 0x0ddf
#define mmGRBM_NOWHERE_BASE_IDX                                                                        0
#define mmGRBM_SCRATCH_REG0                                                                            0x0de0
#define mmGRBM_SCRATCH_REG0_BASE_IDX                                                                   0
#define mmGRBM_SCRATCH_REG1                                                                            0x0de1
#define mmGRBM_SCRATCH_REG1_BASE_IDX                                                                   0
#define mmGRBM_SCRATCH_REG2                                                                            0x0de2
#define mmGRBM_SCRATCH_REG2_BASE_IDX                                                                   0
#define mmGRBM_SCRATCH_REG3                                                                            0x0de3
#define mmGRBM_SCRATCH_REG3_BASE_IDX                                                                   0
#define mmGRBM_SCRATCH_REG4                                                                            0x0de4
#define mmGRBM_SCRATCH_REG4_BASE_IDX                                                                   0
#define mmGRBM_SCRATCH_REG5                                                                            0x0de5
#define mmGRBM_SCRATCH_REG5_BASE_IDX                                                                   0
#define mmGRBM_SCRATCH_REG6                                                                            0x0de6
#define mmGRBM_SCRATCH_REG6_BASE_IDX                                                                   0
#define mmGRBM_SCRATCH_REG7                                                                            0x0de7
#define mmGRBM_SCRATCH_REG7_BASE_IDX                                                                   0


// addressBlock: gc_cpdec
// base address: 0x8200
#define mmCP_CPC_DEBUG_CNTL                                                                            0x0e20
#define mmCP_CPC_DEBUG_CNTL_BASE_IDX                                                                   0
#define mmCP_CPC_DEBUG_DATA                                                                            0x0e21
#define mmCP_CPC_DEBUG_DATA_BASE_IDX                                                                   0
#define mmCP_CPF_DEBUG_CNTL                                                                            0x0e22
#define mmCP_CPF_DEBUG_CNTL_BASE_IDX                                                                   0
#define mmCP_CPF_DEBUG_DATA                                                                            0x0e23
#define mmCP_CPF_DEBUG_DATA_BASE_IDX                                                                   0
#define mmCP_CPC_STATUS                                                                                0x0e24
#define mmCP_CPC_STATUS_BASE_IDX                                                                       0
#define mmCP_CPC_BUSY_STAT                                                                             0x0e25
#define mmCP_CPC_BUSY_STAT_BASE_IDX                                                                    0
#define mmCP_CPC_STALLED_STAT1                                                                         0x0e26
#define mmCP_CPC_STALLED_STAT1_BASE_IDX                                                                0
#define mmCP_CPF_STATUS                                                                                0x0e27
#define mmCP_CPF_STATUS_BASE_IDX                                                                       0
#define mmCP_CPF_BUSY_STAT                                                                             0x0e28
#define mmCP_CPF_BUSY_STAT_BASE_IDX                                                                    0
#define mmCP_CPF_STALLED_STAT1                                                                         0x0e29
#define mmCP_CPF_STALLED_STAT1_BASE_IDX                                                                0
#define mmCP_CPC_GRBM_FREE_COUNT                                                                       0x0e2b
#define mmCP_CPC_GRBM_FREE_COUNT_BASE_IDX                                                              0
#define mmCP_CPC_PRIV_VIOLATION_ADDR                                                                   0x0e2c
#define mmCP_CPC_PRIV_VIOLATION_ADDR_BASE_IDX                                                          0
#define mmCP_MEC_ME1_HEADER_DUMP                                                                       0x0e2e
#define mmCP_MEC_ME1_HEADER_DUMP_BASE_IDX                                                              0
#define mmCP_CPC_SCRATCH_INDEX                                                                         0x0e30
#define mmCP_CPC_SCRATCH_INDEX_BASE_IDX                                                                0
#define mmCP_CPC_SCRATCH_DATA                                                                          0x0e31
#define mmCP_CPC_SCRATCH_DATA_BASE_IDX                                                                 0
#define mmCP_CPF_GRBM_FREE_COUNT                                                                       0x0e32
#define mmCP_CPF_GRBM_FREE_COUNT_BASE_IDX                                                              0
#define mmCONFIG_RESERVED_REG0                                                                         0x0e34
#define mmCONFIG_RESERVED_REG0_BASE_IDX                                                                0
#define mmCONFIG_RESERVED_REG1                                                                         0x0e35
#define mmCONFIG_RESERVED_REG1_BASE_IDX                                                                0
#define mmCP_CPC_HALT_HYST_COUNT                                                                       0x0e47
#define mmCP_CPC_HALT_HYST_COUNT_BASE_IDX                                                              0
#define mmCP_STALLED_STAT3                                                                             0x0f3c
#define mmCP_STALLED_STAT3_BASE_IDX                                                                    0
#define mmCP_STALLED_STAT1                                                                             0x0f3d
#define mmCP_STALLED_STAT1_BASE_IDX                                                                    0
#define mmCP_STALLED_STAT2                                                                             0x0f3e
#define mmCP_STALLED_STAT2_BASE_IDX                                                                    0
#define mmCP_BUSY_STAT                                                                                 0x0f3f
#define mmCP_BUSY_STAT_BASE_IDX                                                                        0
#define mmCP_STAT                                                                                      0x0f40
#define mmCP_STAT_BASE_IDX                                                                             0
#define mmCP_ME_HEADER_DUMP                                                                            0x0f41
#define mmCP_ME_HEADER_DUMP_BASE_IDX                                                                   0
#define mmCP_PFP_HEADER_DUMP                                                                           0x0f42
#define mmCP_PFP_HEADER_DUMP_BASE_IDX                                                                  0
#define mmCP_GRBM_FREE_COUNT                                                                           0x0f43
#define mmCP_GRBM_FREE_COUNT_BASE_IDX                                                                  0
#define mmCP_PFP_INSTR_PNTR                                                                            0x0f45
#define mmCP_PFP_INSTR_PNTR_BASE_IDX                                                                   0
#define mmCP_ME_INSTR_PNTR                                                                             0x0f46
#define mmCP_ME_INSTR_PNTR_BASE_IDX                                                                    0
#define mmCP_MEC1_INSTR_PNTR                                                                           0x0f48
#define mmCP_MEC1_INSTR_PNTR_BASE_IDX                                                                  0
#define mmCP_CSF_STAT                                                                                  0x0f54
#define mmCP_CSF_STAT_BASE_IDX                                                                         0
#define mmCP_MEC_CNTL                                                                                  0x0f55
#define mmCP_MEC_CNTL_BASE_IDX                                                                         0
#define mmCP_ME_CNTL                                                                                   0x0f56
#define mmCP_ME_CNTL_BASE_IDX                                                                          0
#define mmCP_CNTX_STAT                                                                                 0x0f58
#define mmCP_CNTX_STAT_BASE_IDX                                                                        0
#define mmCP_ME_PREEMPTION                                                                             0x0f59
#define mmCP_ME_PREEMPTION_BASE_IDX                                                                    0
#define mmCP_ROQ_THRESHOLDS                                                                            0x0f5c
#define mmCP_ROQ_THRESHOLDS_BASE_IDX                                                                   0
#define mmCP_RB0_RPTR                                                                                  0x0f60
#define mmCP_RB0_RPTR_BASE_IDX                                                                         0
#define mmCP_RB_RPTR                                                                                   0x0f60
#define mmCP_RB_RPTR_BASE_IDX                                                                          0
#define mmCP_RB_WPTR_DELAY                                                                             0x0f61
#define mmCP_RB_WPTR_DELAY_BASE_IDX                                                                    0
#define mmCP_RB_WPTR_POLL_CNTL                                                                         0x0f62
#define mmCP_RB_WPTR_POLL_CNTL_BASE_IDX                                                                0
#define mmCP_ROQ1_THRESHOLDS                                                                           0x0f75
#define mmCP_ROQ1_THRESHOLDS_BASE_IDX                                                                  0
#define mmCP_ROQ2_THRESHOLDS                                                                           0x0f76
#define mmCP_ROQ2_THRESHOLDS_BASE_IDX                                                                  0
#define mmCP_STQ_THRESHOLDS                                                                            0x0f77
#define mmCP_STQ_THRESHOLDS_BASE_IDX                                                                   0
#define mmCP_MEQ_THRESHOLDS                                                                            0x0f79
#define mmCP_MEQ_THRESHOLDS_BASE_IDX                                                                   0
#define mmCP_ROQ_AVAIL                                                                                 0x0f7a
#define mmCP_ROQ_AVAIL_BASE_IDX                                                                        0
#define mmCP_STQ_AVAIL                                                                                 0x0f7b
#define mmCP_STQ_AVAIL_BASE_IDX                                                                        0
#define mmCP_ROQ2_AVAIL                                                                                0x0f7c
#define mmCP_ROQ2_AVAIL_BASE_IDX                                                                       0
#define mmCP_MEQ_AVAIL                                                                                 0x0f7d
#define mmCP_MEQ_AVAIL_BASE_IDX                                                                        0
#define mmCP_CMD_INDEX                                                                                 0x0f7e
#define mmCP_CMD_INDEX_BASE_IDX                                                                        0
#define mmCP_CMD_DATA                                                                                  0x0f7f
#define mmCP_CMD_DATA_BASE_IDX                                                                         0
#define mmCP_ROQ_RB_STAT                                                                               0x0f80
#define mmCP_ROQ_RB_STAT_BASE_IDX                                                                      0
#define mmCP_ROQ_IB1_STAT                                                                              0x0f81
#define mmCP_ROQ_IB1_STAT_BASE_IDX                                                                     0
#define mmCP_ROQ_IB2_STAT                                                                              0x0f82
#define mmCP_ROQ_IB2_STAT_BASE_IDX                                                                     0
#define mmCP_STQ_STAT                                                                                  0x0f83
#define mmCP_STQ_STAT_BASE_IDX                                                                         0
#define mmCP_STQ_WR_STAT                                                                               0x0f84
#define mmCP_STQ_WR_STAT_BASE_IDX                                                                      0
#define mmCP_MEQ_STAT                                                                                  0x0f85
#define mmCP_MEQ_STAT_BASE_IDX                                                                         0
#define mmCP_ROQ3_THRESHOLDS                                                                           0x0f8c
#define mmCP_ROQ3_THRESHOLDS_BASE_IDX                                                                  0
#define mmCP_ROQ_DB_STAT                                                                               0x0f8d
#define mmCP_ROQ_DB_STAT_BASE_IDX                                                                      0
#define mmCP_INT_STAT_DEBUG                                                                            0x0f97
#define mmCP_INT_STAT_DEBUG_BASE_IDX                                                                   0
#define mmCP_DEBUG_CNTL                                                                                0x0f98
#define mmCP_DEBUG_CNTL_BASE_IDX                                                                       0
#define mmCP_DEBUG_DATA                                                                                0x0f99
#define mmCP_DEBUG_DATA_BASE_IDX                                                                       0
#define mmCP_PRIV_VIOLATION_ADDR                                                                       0x0f9a
#define mmCP_PRIV_VIOLATION_ADDR_BASE_IDX                                                              0


// addressBlock: gc_padec
// base address: 0x8800
#define mmVGT_DMA_DATA_FIFO_DEPTH                                                                      0x0fcd
#define mmVGT_DMA_DATA_FIFO_DEPTH_BASE_IDX                                                             0
#define mmVGT_DMA_REQ_FIFO_DEPTH                                                                       0x0fce
#define mmVGT_DMA_REQ_FIFO_DEPTH_BASE_IDX                                                              0
#define mmVGT_DRAW_INIT_FIFO_DEPTH                                                                     0x0fcf
#define mmVGT_DRAW_INIT_FIFO_DEPTH_BASE_IDX                                                            0
#define mmVGT_MC_LAT_CNTL                                                                              0x0fd6
#define mmVGT_MC_LAT_CNTL_BASE_IDX                                                                     0
#define mmGE1_DEBUG_CNTL                                                                               0x0fd8
#define mmGE1_DEBUG_CNTL_BASE_IDX                                                                      0
#define mmGE1_DEBUG_DATA                                                                               0x0fd9
#define mmGE1_DEBUG_DATA_BASE_IDX                                                                      0
#define mmGE2_DIST_DEBUG_CNTL                                                                          0x0fda
#define mmGE2_DIST_DEBUG_CNTL_BASE_IDX                                                                 0
#define mmGE2_DIST_DEBUG_DATA                                                                          0x0fdb
#define mmGE2_DIST_DEBUG_DATA_BASE_IDX                                                                 0
#define mmGE2_SE_DEBUG_CNTL                                                                            0x0fdd
#define mmGE2_SE_DEBUG_CNTL_BASE_IDX                                                                   0
#define mmGE2_SE_DEBUG_DATA                                                                            0x0fde
#define mmGE2_SE_DEBUG_DATA_BASE_IDX                                                                   0
#define mmWD_CNTL_STATUS                                                                               0x0fdf
#define mmWD_CNTL_STATUS_BASE_IDX                                                                      0
#define mmCC_GC_PRIM_CONFIG                                                                            0x0fe0
#define mmCC_GC_PRIM_CONFIG_BASE_IDX                                                                   0
#define mmGC_USER_PRIM_CONFIG                                                                          0x0fe1
#define mmGC_USER_PRIM_CONFIG_BASE_IDX                                                                 0
#define mmWD_QOS                                                                                       0x0fe2
#define mmWD_QOS_BASE_IDX                                                                              0
#define mmWD_UTCL1_CNTL                                                                                0x0fe3
#define mmWD_UTCL1_CNTL_BASE_IDX                                                                       0
#define mmWD_UTCL1_STATUS                                                                              0x0fe4
#define mmWD_UTCL1_STATUS_BASE_IDX                                                                     0
#define mmGE_PC_CNTL                                                                                   0x0fe5
#define mmGE_PC_CNTL_BASE_IDX                                                                          0
#define mmIA_UTCL1_CNTL                                                                                0x0fe6
#define mmIA_UTCL1_CNTL_BASE_IDX                                                                       0
#define mmIA_UTCL1_STATUS                                                                              0x0fe7
#define mmIA_UTCL1_STATUS_BASE_IDX                                                                     0
#define mmCC_GC_SA_UNIT_DISABLE                                                                        0x0fe9
#define mmCC_GC_SA_UNIT_DISABLE_BASE_IDX                                                               0
#define mmGC_USER_SA_UNIT_DISABLE                                                                      0x0fea
#define mmGC_USER_SA_UNIT_DISABLE_BASE_IDX                                                             0
#define mmGE_RATE_CNTL_1                                                                               0x0ff4
#define mmGE_RATE_CNTL_1_BASE_IDX                                                                      0
#define mmGE_RATE_CNTL_2                                                                               0x0ff5
#define mmGE_RATE_CNTL_2_BASE_IDX                                                                      0
#define mmVGT_SYS_CONFIG                                                                               0x1003
#define mmVGT_SYS_CONFIG_BASE_IDX                                                                      0
#define mmGE_PRIV_CONTROL                                                                              0x1004
#define mmGE_PRIV_CONTROL_BASE_IDX                                                                     0
#define mmGE_STATUS                                                                                    0x1005
#define mmGE_STATUS_BASE_IDX                                                                           0
#define mmVGT_GS_MAX_WAVE_ID                                                                           0x1009
#define mmVGT_GS_MAX_WAVE_ID_BASE_IDX                                                                  0
#define mmGFX_PIPE_CONTROL                                                                             0x100d
#define mmGFX_PIPE_CONTROL_BASE_IDX                                                                    0
#define mmCC_GC_SHADER_ARRAY_CONFIG                                                                    0x100f
#define mmCC_GC_SHADER_ARRAY_CONFIG_BASE_IDX                                                           0
#define mmGC_USER_SHADER_ARRAY_CONFIG                                                                  0x1010
#define mmGC_USER_SHADER_ARRAY_CONFIG_BASE_IDX                                                         0
#define mmVGT_RESET_DEBUG                                                                              0x1014
#define mmVGT_RESET_DEBUG_BASE_IDX                                                                     0
#define mmPA_SU_DEBUG_CNTL                                                                             0x1020
#define mmPA_SU_DEBUG_CNTL_BASE_IDX                                                                    0
#define mmPA_SU_DEBUG_DATA                                                                             0x1021
#define mmPA_SU_DEBUG_DATA_BASE_IDX                                                                    0
#define mmPA_CL_CNTL_STATUS                                                                            0x1024
#define mmPA_CL_CNTL_STATUS_BASE_IDX                                                                   0
#define mmPA_CL_ENHANCE                                                                                0x1025
#define mmPA_CL_ENHANCE_BASE_IDX                                                                       0
#define mmPA_CL_RESET_DEBUG                                                                            0x1026
#define mmPA_CL_RESET_DEBUG_BASE_IDX                                                                   0
#define mmPA_SU_CNTL_STATUS                                                                            0x1034
#define mmPA_SU_CNTL_STATUS_BASE_IDX                                                                   0
#define mmPA_SC_FIFO_DEPTH_CNTL                                                                        0x1035
#define mmPA_SC_FIFO_DEPTH_CNTL_BASE_IDX                                                               0
#define mmCVC_VIZ_CODE_TABLE_0                                                                         0x1036
#define mmCVC_VIZ_CODE_TABLE_0_BASE_IDX                                                                0
#define mmCVC_VIZ_CODE_TABLE_1                                                                         0x1037
#define mmCVC_VIZ_CODE_TABLE_1_BASE_IDX                                                                0
#define mmCVC_VIZ_CODE_TABLE_2                                                                         0x1038
#define mmCVC_VIZ_CODE_TABLE_2_BASE_IDX                                                                0
#define mmCVC_VIZ_CODE_TABLE_3                                                                         0x1039
#define mmCVC_VIZ_CODE_TABLE_3_BASE_IDX                                                                0
#define mmCVC_VIZ_CODE_TABLE_4                                                                         0x103a
#define mmCVC_VIZ_CODE_TABLE_4_BASE_IDX                                                                0
#define mmCVC_UTCL1_CNTL                                                                               0x103b
#define mmCVC_UTCL1_CNTL_BASE_IDX                                                                      0
#define mmCVC_UTCL1_STATUS                                                                             0x103c
#define mmCVC_UTCL1_STATUS_BASE_IDX                                                                    0
#define mmPA_SC_P3D_TRAP_SCREEN_HV_LOCK                                                                0x1060
#define mmPA_SC_P3D_TRAP_SCREEN_HV_LOCK_BASE_IDX                                                       0
#define mmPA_SC_HP3D_TRAP_SCREEN_HV_LOCK                                                               0x1061
#define mmPA_SC_HP3D_TRAP_SCREEN_HV_LOCK_BASE_IDX                                                      0
#define mmPA_SC_TRAP_SCREEN_HV_LOCK                                                                    0x1062
#define mmPA_SC_TRAP_SCREEN_HV_LOCK_BASE_IDX                                                           0
#define mmPA_SC_FORCE_EOV_MAX_CNTS                                                                     0x1069
#define mmPA_SC_FORCE_EOV_MAX_CNTS_BASE_IDX                                                            0
#define mmPA_SC_BINNER_EVENT_CNTL_0                                                                    0x106c
#define mmPA_SC_BINNER_EVENT_CNTL_0_BASE_IDX                                                           0
#define mmPA_SC_BINNER_EVENT_CNTL_1                                                                    0x106d
#define mmPA_SC_BINNER_EVENT_CNTL_1_BASE_IDX                                                           0
#define mmPA_SC_BINNER_EVENT_CNTL_2                                                                    0x106e
#define mmPA_SC_BINNER_EVENT_CNTL_2_BASE_IDX                                                           0
#define mmPA_SC_BINNER_EVENT_CNTL_3                                                                    0x106f
#define mmPA_SC_BINNER_EVENT_CNTL_3_BASE_IDX                                                           0
#define mmPA_SC_BINNER_TIMEOUT_COUNTER                                                                 0x1070
#define mmPA_SC_BINNER_TIMEOUT_COUNTER_BASE_IDX                                                        0
#define mmPA_SC_BINNER_PERF_CNTL_0                                                                     0x1071
#define mmPA_SC_BINNER_PERF_CNTL_0_BASE_IDX                                                            0
#define mmPA_SC_BINNER_PERF_CNTL_1                                                                     0x1072
#define mmPA_SC_BINNER_PERF_CNTL_1_BASE_IDX                                                            0
#define mmPA_SC_BINNER_PERF_CNTL_2                                                                     0x1073
#define mmPA_SC_BINNER_PERF_CNTL_2_BASE_IDX                                                            0
#define mmPA_SC_BINNER_PERF_CNTL_3                                                                     0x1074
#define mmPA_SC_BINNER_PERF_CNTL_3_BASE_IDX                                                            0
#define mmPA_SC_BINNER_DYNAMIC_BATCH_LIMIT                                                             0x1075
#define mmPA_SC_BINNER_DYNAMIC_BATCH_LIMIT_BASE_IDX                                                    0
#define mmPA_SC_BINNER_OUTPUT_TIMEOUT_COUNTER                                                          0x1076
#define mmPA_SC_BINNER_OUTPUT_TIMEOUT_COUNTER_BASE_IDX                                                 0
#define mmPA_SC_ENHANCE_2                                                                              0x107c
#define mmPA_SC_ENHANCE_2_BASE_IDX                                                                     0
#define mmPA_SC_RESERVED_05                                                                            0x107d
#define mmPA_SC_RESERVED_05_BASE_IDX                                                                   0
#define mmPA_SC_BINNER_CNTL_OVERRIDE                                                                   0x107e
#define mmPA_SC_BINNER_CNTL_OVERRIDE_BASE_IDX                                                          0
#define mmPA_SC_PBB_OVERRIDE_FLAG                                                                      0x107f
#define mmPA_SC_PBB_OVERRIDE_FLAG_BASE_IDX                                                             0
#define mmPA_PH_INTERFACE_FIFO_SIZE                                                                    0x1080
#define mmPA_PH_INTERFACE_FIFO_SIZE_BASE_IDX                                                           0
#define mmPA_PH_INTERFACE_FIFO_SIZE_1                                                                  0x1080
#define mmPA_PH_INTERFACE_FIFO_SIZE_1_BASE_IDX                                                         0
#define mmPA_PH_ENHANCE                                                                                0x1081
#define mmPA_PH_ENHANCE_BASE_IDX                                                                       0
#define mmPA_PH_DEBUG_CNTL                                                                             0x1082
#define mmPA_PH_DEBUG_CNTL_BASE_IDX                                                                    0
#define mmPA_PH_DEBUG_DATA                                                                             0x1083
#define mmPA_PH_DEBUG_DATA_BASE_IDX                                                                    0
#define mmPA_SC_RESERVED_11                                                                            0x1084
#define mmPA_SC_RESERVED_11_BASE_IDX                                                                   0
#define mmPA_SC_ENHANCE_3                                                                              0x1085
#define mmPA_SC_ENHANCE_3_BASE_IDX                                                                     0
#define mmPA_SC_LIGHT_SHAFT_EVENT_CONFIG_0                                                             0x1086
#define mmPA_SC_LIGHT_SHAFT_EVENT_CONFIG_0_BASE_IDX                                                    0
#define mmPA_SC_LIGHT_SHAFT_EVENT_CONFIG_1                                                             0x1087
#define mmPA_SC_LIGHT_SHAFT_EVENT_CONFIG_1_BASE_IDX                                                    0
#define mmPA_SC_FIFO_SIZE                                                                              0x1093
#define mmPA_SC_FIFO_SIZE_BASE_IDX                                                                     0
#define mmPA_SC_IF_FIFO_SIZE                                                                           0x1095
#define mmPA_SC_IF_FIFO_SIZE_BASE_IDX                                                                  0
#define mmPA_SC_DEBUG_CNTL                                                                             0x1096
#define mmPA_SC_DEBUG_CNTL_BASE_IDX                                                                    0
#define mmPA_SC_DEBUG_DATA                                                                             0x1097
#define mmPA_SC_DEBUG_DATA_BASE_IDX                                                                    0
#define mmPA_SC_PKR_WAVE_TABLE_CNTL                                                                    0x1098
#define mmPA_SC_PKR_WAVE_TABLE_CNTL_BASE_IDX                                                           0
#define mmPA_SC_ENHANCE                                                                                0x109c
#define mmPA_SC_ENHANCE_BASE_IDX                                                                       0
#define mmPA_PA_SC_ENHANCE_1                                                                           0x109c
#define mmPA_PA_SC_ENHANCE_1_BASE_IDX                                                                  0
#define mmSC_PA_SC_ENHANCE_1                                                                           0x109d
#define mmSC_PA_SC_ENHANCE_1_BASE_IDX                                                                  0
#define mmPA_SC_DSM_CNTL                                                                               0x109e
#define mmPA_SC_DSM_CNTL_BASE_IDX                                                                      0
#define mmPA_SC_TILE_STEERING_CREST_OVERRIDE                                                           0x109f
#define mmPA_SC_TILE_STEERING_CREST_OVERRIDE_BASE_IDX                                                  0


// addressBlock: gc_sqdec
// base address: 0x8c00
#define mmSQ_CONFIG                                                                                    0x10a0
#define mmSQ_CONFIG_BASE_IDX                                                                           0
#define mmSQC_CONFIG                                                                                   0x10a1
#define mmSQC_CONFIG_BASE_IDX                                                                          0
#define mmLDS_CONFIG                                                                                   0x10a2
#define mmLDS_CONFIG_BASE_IDX                                                                          0
#define mmSQ_RANDOM_WAVE_PRI                                                                           0x10a3
#define mmSQ_RANDOM_WAVE_PRI_BASE_IDX                                                                  0
#define mmSQG_STATUS                                                                                   0x10a4
#define mmSQG_STATUS_BASE_IDX                                                                          0
#define mmSQ_FIFO_SIZES                                                                                0x10a5
#define mmSQ_FIFO_SIZES_BASE_IDX                                                                       0
#define mmSQ_DSM_CNTL                                                                                  0x10a6
#define mmSQ_DSM_CNTL_BASE_IDX                                                                         0
#define mmSQ_DSM_CNTL2                                                                                 0x10a7
#define mmSQ_DSM_CNTL2_BASE_IDX                                                                        0
#define mmSQ_RUNTIME_CONFIG                                                                            0x10a8
#define mmSQ_RUNTIME_CONFIG_BASE_IDX                                                                   0
#define mmSQ_DEBUG_STS_GLOBAL                                                                          0x10a9
#define mmSQ_DEBUG_STS_GLOBAL_BASE_IDX                                                                 0
#define mmSH_MEM_BASES                                                                                 0x10aa
#define mmSH_MEM_BASES_BASE_IDX                                                                        0
#define mmSP_CONFIG                                                                                    0x10ab
#define mmSP_CONFIG_BASE_IDX                                                                           0
#define mmSQ_ARB_CONFIG                                                                                0x10ac
#define mmSQ_ARB_CONFIG_BASE_IDX                                                                       0
#define mmSH_MEM_CONFIG                                                                                0x10ad
#define mmSH_MEM_CONFIG_BASE_IDX                                                                       0
#define mmSQ_DEBUG_STS_GLOBAL2                                                                         0x10b0
#define mmSQ_DEBUG_STS_GLOBAL2_BASE_IDX                                                                0
#define mmSQ_DEBUG                                                                                     0x10b1
#define mmSQ_DEBUG_BASE_IDX                                                                            0
#define mmSQ_SHADER_TBA_LO                                                                             0x10b2
#define mmSQ_SHADER_TBA_LO_BASE_IDX                                                                    0
#define mmSQ_SHADER_TBA_HI                                                                             0x10b3
#define mmSQ_SHADER_TBA_HI_BASE_IDX                                                                    0
#define mmSQ_SHADER_TMA_LO                                                                             0x10b4
#define mmSQ_SHADER_TMA_LO_BASE_IDX                                                                    0
#define mmSQ_SHADER_TMA_HI                                                                             0x10b5
#define mmSQ_SHADER_TMA_HI_BASE_IDX                                                                    0
#define mmSQ_DEBUG_PERFCOUNT_TRAP                                                                      0x10b6
#define mmSQ_DEBUG_PERFCOUNT_TRAP_BASE_IDX                                                             0
#define mmSQG_UTCL0_CNTL1                                                                              0x10b7
#define mmSQG_UTCL0_CNTL1_BASE_IDX                                                                     0
#define mmSQG_UTCL0_CNTL2                                                                              0x10b8
#define mmSQG_UTCL0_CNTL2_BASE_IDX                                                                     0
#define mmSQG_UTCL0_STATUS                                                                             0x10b9
#define mmSQG_UTCL0_STATUS_BASE_IDX                                                                    0
#define mmSQG_CONFIG                                                                                   0x10ba
#define mmSQG_CONFIG_BASE_IDX                                                                          0
#define mmCC_GC_SHADER_RATE_CONFIG                                                                     0x10bc
#define mmCC_GC_SHADER_RATE_CONFIG_BASE_IDX                                                            0
#define mmGC_USER_SHADER_RATE_CONFIG                                                                   0x10bd
#define mmGC_USER_SHADER_RATE_CONFIG_BASE_IDX                                                          0
#define mmSQ_INTERRUPT_AUTO_MASK                                                                       0x10be
#define mmSQ_INTERRUPT_AUTO_MASK_BASE_IDX                                                              0
#define mmSQ_INTERRUPT_MSG_CTRL                                                                        0x10bf
#define mmSQ_INTERRUPT_MSG_CTRL_BASE_IDX                                                               0
#define mmSQ_WATCH0_ADDR_H                                                                             0x10d0
#define mmSQ_WATCH0_ADDR_H_BASE_IDX                                                                    0
#define mmSQ_WATCH0_ADDR_L                                                                             0x10d1
#define mmSQ_WATCH0_ADDR_L_BASE_IDX                                                                    0
#define mmSQ_WATCH0_CNTL                                                                               0x10d2
#define mmSQ_WATCH0_CNTL_BASE_IDX                                                                      0
#define mmSQ_WATCH1_ADDR_H                                                                             0x10d3
#define mmSQ_WATCH1_ADDR_H_BASE_IDX                                                                    0
#define mmSQ_WATCH1_ADDR_L                                                                             0x10d4
#define mmSQ_WATCH1_ADDR_L_BASE_IDX                                                                    0
#define mmSQ_WATCH1_CNTL                                                                               0x10d5
#define mmSQ_WATCH1_CNTL_BASE_IDX                                                                      0
#define mmSQ_WATCH2_ADDR_H                                                                             0x10d6
#define mmSQ_WATCH2_ADDR_H_BASE_IDX                                                                    0
#define mmSQ_WATCH2_ADDR_L                                                                             0x10d7
#define mmSQ_WATCH2_ADDR_L_BASE_IDX                                                                    0
#define mmSQ_WATCH2_CNTL                                                                               0x10d8
#define mmSQ_WATCH2_CNTL_BASE_IDX                                                                      0
#define mmSQ_WATCH3_ADDR_H                                                                             0x10d9
#define mmSQ_WATCH3_ADDR_H_BASE_IDX                                                                    0
#define mmSQ_WATCH3_ADDR_L                                                                             0x10da
#define mmSQ_WATCH3_ADDR_L_BASE_IDX                                                                    0
#define mmSQ_WATCH3_CNTL                                                                               0x10db
#define mmSQ_WATCH3_CNTL_BASE_IDX                                                                      0
#define mmSQ_IND_INDEX                                                                                 0x1118
#define mmSQ_IND_INDEX_BASE_IDX                                                                        0
#define mmSQ_IND_DATA                                                                                  0x1119
#define mmSQ_IND_DATA_BASE_IDX                                                                         0
#define mmSQ_CMD                                                                                       0x111b
#define mmSQ_CMD_BASE_IDX                                                                              0
#define mmSQ_LB_CTR_CTRL                                                                               0x1138
#define mmSQ_LB_CTR_CTRL_BASE_IDX                                                                      0
#define mmSQ_LB_DATA0                                                                                  0x1139
#define mmSQ_LB_DATA0_BASE_IDX                                                                         0
#define mmSQ_LB_DATA1                                                                                  0x113a
#define mmSQ_LB_DATA1_BASE_IDX                                                                         0
#define mmSQ_LB_DATA2                                                                                  0x113b
#define mmSQ_LB_DATA2_BASE_IDX                                                                         0
#define mmSQ_LB_DATA3                                                                                  0x113c
#define mmSQ_LB_DATA3_BASE_IDX                                                                         0
#define mmSQ_LB_CTR_SEL0                                                                               0x113d
#define mmSQ_LB_CTR_SEL0_BASE_IDX                                                                      0
#define mmSQ_LB_CTR_SEL1                                                                               0x113e
#define mmSQ_LB_CTR_SEL1_BASE_IDX                                                                      0
#define mmSQC_MISC_CONFIG                                                                              0x1179
#define mmSQC_MISC_CONFIG_BASE_IDX                                                                     0


// addressBlock: gc_shsdec
// base address: 0x9000
#define mmSX_DEBUG_BUSY                                                                                0x11b4
#define mmSX_DEBUG_BUSY_BASE_IDX                                                                       0
#define mmSX_DEBUG_BUSY_2                                                                              0x11b5
#define mmSX_DEBUG_BUSY_2_BASE_IDX                                                                     0
#define mmSX_DEBUG_BUSY_3                                                                              0x11b6
#define mmSX_DEBUG_BUSY_3_BASE_IDX                                                                     0
#define mmSX_DEBUG_BUSY_4                                                                              0x11b7
#define mmSX_DEBUG_BUSY_4_BASE_IDX                                                                     0
#define mmSX_DEBUG_1                                                                                   0x11b8
#define mmSX_DEBUG_1_BASE_IDX                                                                          0
#define mmSX_DEBUG_BUSY_5                                                                              0x11b9
#define mmSX_DEBUG_BUSY_5_BASE_IDX                                                                     0
#define mmSX_DEBUG_BUSY_6                                                                              0x11ba
#define mmSX_DEBUG_BUSY_6_BASE_IDX                                                                     0
#define mmSX_DEBUG_BUSY_7                                                                              0x11bb
#define mmSX_DEBUG_BUSY_7_BASE_IDX                                                                     0
#define mmSX_DEBUG_BUSY_8                                                                              0x11bc
#define mmSX_DEBUG_BUSY_8_BASE_IDX                                                                     0
#define mmSX_DEBUG_BUSY_9                                                                              0x11bd
#define mmSX_DEBUG_BUSY_9_BASE_IDX                                                                     0
#define mmSPI_PS_MAX_WAVE_ID                                                                           0x11da
#define mmSPI_PS_MAX_WAVE_ID_BASE_IDX                                                                  0
#define mmSPI_START_PHASE                                                                              0x11db
#define mmSPI_START_PHASE_BASE_IDX                                                                     0
#define mmSPI_GFX_CNTL                                                                                 0x11dc
#define mmSPI_GFX_CNTL_BASE_IDX                                                                        0
#define mmSPI_DEBUG_CNTL_2                                                                             0x11de
#define mmSPI_DEBUG_CNTL_2_BASE_IDX                                                                    0
#define mmSPI_DEBUG_CNTL                                                                               0x11e1
#define mmSPI_DEBUG_CNTL_BASE_IDX                                                                      0
#define mmSPI_DEBUG_CNTL_1                                                                             0x11e1
#define mmSPI_DEBUG_CNTL_1_BASE_IDX                                                                    0
#define mmSPI_DEBUG_READ                                                                               0x11e2
#define mmSPI_DEBUG_READ_BASE_IDX                                                                      0
#define mmSPI_DSM_CNTL                                                                                 0x11e3
#define mmSPI_DSM_CNTL_BASE_IDX                                                                        0
#define mmSPI_DSM_CNTL2                                                                                0x11e4
#define mmSPI_DSM_CNTL2_BASE_IDX                                                                       0
#define mmSPI_EDC_CNT                                                                                  0x11e5
#define mmSPI_EDC_CNT_BASE_IDX                                                                         0
#define mmSPIRA_DEBUG_READ                                                                             0x11e6
#define mmSPIRA_DEBUG_READ_BASE_IDX                                                                    0
#define mmSPI_USER_ACCUM_VMID_CNTL                                                                     0x11eb
#define mmSPI_USER_ACCUM_VMID_CNTL_BASE_IDX                                                            0
#define mmSPI_DEBUG_BUSY                                                                               0x11f0
#define mmSPI_DEBUG_BUSY_BASE_IDX                                                                      0
#define mmSPI_CONFIG_PS_CU_EN                                                                          0x11f2
#define mmSPI_CONFIG_PS_CU_EN_BASE_IDX                                                                 0
#define mmSPI_WF_LIFETIME_CNTL                                                                         0x124a
#define mmSPI_WF_LIFETIME_CNTL_BASE_IDX                                                                0
#define mmSPI_WF_LIFETIME_LIMIT_0                                                                      0x124b
#define mmSPI_WF_LIFETIME_LIMIT_0_BASE_IDX                                                             0
#define mmSPI_WF_LIFETIME_LIMIT_2                                                                      0x124d
#define mmSPI_WF_LIFETIME_LIMIT_2_BASE_IDX                                                             0
#define mmSPI_WF_LIFETIME_STATUS_0                                                                     0x1255
#define mmSPI_WF_LIFETIME_STATUS_0_BASE_IDX                                                            0
#define mmSPI_WF_LIFETIME_STATUS_2                                                                     0x1257
#define mmSPI_WF_LIFETIME_STATUS_2_BASE_IDX                                                            0
#define mmSPI_WF_LIFETIME_STATUS_4                                                                     0x1259
#define mmSPI_WF_LIFETIME_STATUS_4_BASE_IDX                                                            0
#define mmSPI_WF_LIFETIME_STATUS_6                                                                     0x125b
#define mmSPI_WF_LIFETIME_STATUS_6_BASE_IDX                                                            0
#define mmSPI_WF_LIFETIME_STATUS_7                                                                     0x125c
#define mmSPI_WF_LIFETIME_STATUS_7_BASE_IDX                                                            0
#define mmSPI_WF_LIFETIME_STATUS_9                                                                     0x125e
#define mmSPI_WF_LIFETIME_STATUS_9_BASE_IDX                                                            0
#define mmSPI_WF_LIFETIME_STATUS_11                                                                    0x1260
#define mmSPI_WF_LIFETIME_STATUS_11_BASE_IDX                                                           0
#define mmSPI_WF_LIFETIME_STATUS_13                                                                    0x1262
#define mmSPI_WF_LIFETIME_STATUS_13_BASE_IDX                                                           0
#define mmSPI_WF_LIFETIME_STATUS_14                                                                    0x1263
#define mmSPI_WF_LIFETIME_STATUS_14_BASE_IDX                                                           0
#define mmSPI_WF_LIFETIME_STATUS_15                                                                    0x1264
#define mmSPI_WF_LIFETIME_STATUS_15_BASE_IDX                                                           0
#define mmSPI_WF_LIFETIME_STATUS_16                                                                    0x1265
#define mmSPI_WF_LIFETIME_STATUS_16_BASE_IDX                                                           0
#define mmSPI_WF_LIFETIME_STATUS_17                                                                    0x1266
#define mmSPI_WF_LIFETIME_STATUS_17_BASE_IDX                                                           0
#define mmSPI_WF_LIFETIME_STATUS_18                                                                    0x1267
#define mmSPI_WF_LIFETIME_STATUS_18_BASE_IDX                                                           0
#define mmSPI_WF_LIFETIME_STATUS_19                                                                    0x1268
#define mmSPI_WF_LIFETIME_STATUS_19_BASE_IDX                                                           0
#define mmSPI_WF_LIFETIME_STATUS_20                                                                    0x1269
#define mmSPI_WF_LIFETIME_STATUS_20_BASE_IDX                                                           0
#define mmSPI_WF_LIFETIME_DEBUG                                                                        0x126a
#define mmSPI_WF_LIFETIME_DEBUG_BASE_IDX                                                               0
#define mmSPI_WF_LIFETIME_STATUS_21                                                                    0x126b
#define mmSPI_WF_LIFETIME_STATUS_21_BASE_IDX                                                           0
#define mmSPI_SLAVE_DEBUG_BUSY                                                                         0x1273
#define mmSPI_SLAVE_DEBUG_BUSY_BASE_IDX                                                                0
#define mmSPI_LB_CTR_CTRL                                                                              0x1274
#define mmSPI_LB_CTR_CTRL_BASE_IDX                                                                     0
#define mmSPI_LB_WGP_MASK                                                                              0x1275
#define mmSPI_LB_WGP_MASK_BASE_IDX                                                                     0
#define mmSPI_LB_DATA_REG                                                                              0x1276
#define mmSPI_LB_DATA_REG_BASE_IDX                                                                     0
#define mmSPI_PG_ENABLE_STATIC_WGP_MASK                                                                0x1277
#define mmSPI_PG_ENABLE_STATIC_WGP_MASK_BASE_IDX                                                       0
#define mmSPI_GDS_CREDITS                                                                              0x1278
#define mmSPI_GDS_CREDITS_BASE_IDX                                                                     0
#define mmSPI_SX_EXPORT_BUFFER_SIZES                                                                   0x1279
#define mmSPI_SX_EXPORT_BUFFER_SIZES_BASE_IDX                                                          0
#define mmSPI_SX_SCOREBOARD_BUFFER_SIZES                                                               0x127a
#define mmSPI_SX_SCOREBOARD_BUFFER_SIZES_BASE_IDX                                                      0
#define mmSPI_CSQ_WF_ACTIVE_STATUS                                                                     0x127b
#define mmSPI_CSQ_WF_ACTIVE_STATUS_BASE_IDX                                                            0
#define mmSPI_CSQ_WF_ACTIVE_COUNT_0                                                                    0x127c
#define mmSPI_CSQ_WF_ACTIVE_COUNT_0_BASE_IDX                                                           0
#define mmSPI_CSQ_WF_ACTIVE_COUNT_1                                                                    0x127d
#define mmSPI_CSQ_WF_ACTIVE_COUNT_1_BASE_IDX                                                           0
#define mmSPI_CSQ_WF_ACTIVE_COUNT_2                                                                    0x127e
#define mmSPI_CSQ_WF_ACTIVE_COUNT_2_BASE_IDX                                                           0
#define mmSPI_CSQ_WF_ACTIVE_COUNT_3                                                                    0x127f
#define mmSPI_CSQ_WF_ACTIVE_COUNT_3_BASE_IDX                                                           0
#define mmSPI_LB_DATA_WAVES                                                                            0x1284
#define mmSPI_LB_DATA_WAVES_BASE_IDX                                                                   0
#define mmSPI_LB_DATA_PERWGP_WAVE_HSGS                                                                 0x1285
#define mmSPI_LB_DATA_PERWGP_WAVE_HSGS_BASE_IDX                                                        0
#define mmSPI_LB_DATA_PERWGP_WAVE_VSPS                                                                 0x1286
#define mmSPI_LB_DATA_PERWGP_WAVE_VSPS_BASE_IDX                                                        0
#define mmSPI_LB_DATA_PERWGP_WAVE_CS                                                                   0x1287
#define mmSPI_LB_DATA_PERWGP_WAVE_CS_BASE_IDX                                                          0
#define mmSPI_WF_ACTIVE_COUNT_GFX                                                                      0x1288
#define mmSPI_WF_ACTIVE_COUNT_GFX_BASE_IDX                                                             0
#define mmSPI_WF_ACTIVE_COUNT_HPG                                                                      0x1289
#define mmSPI_WF_ACTIVE_COUNT_HPG_BASE_IDX                                                             0
#define mmSPIS_DEBUG_READ                                                                              0x128a
#define mmSPIS_DEBUG_READ_BASE_IDX                                                                     0
#define mmBCI_DEBUG_READ                                                                               0x128b
#define mmBCI_DEBUG_READ_BASE_IDX                                                                      0
#define mmSPI_P0_TRAP_SCREEN_PSBA_LO                                                                   0x128c
#define mmSPI_P0_TRAP_SCREEN_PSBA_LO_BASE_IDX                                                          0
#define mmSPI_P0_TRAP_SCREEN_PSBA_HI                                                                   0x128d
#define mmSPI_P0_TRAP_SCREEN_PSBA_HI_BASE_IDX                                                          0
#define mmSPI_P0_TRAP_SCREEN_PSMA_LO                                                                   0x128e
#define mmSPI_P0_TRAP_SCREEN_PSMA_LO_BASE_IDX                                                          0
#define mmSPI_P0_TRAP_SCREEN_PSMA_HI                                                                   0x128f
#define mmSPI_P0_TRAP_SCREEN_PSMA_HI_BASE_IDX                                                          0
#define mmSPI_P0_TRAP_SCREEN_GPR_MIN                                                                   0x1290
#define mmSPI_P0_TRAP_SCREEN_GPR_MIN_BASE_IDX                                                          0
#define mmSPI_P1_TRAP_SCREEN_PSBA_LO                                                                   0x1291
#define mmSPI_P1_TRAP_SCREEN_PSBA_LO_BASE_IDX                                                          0
#define mmSPI_P1_TRAP_SCREEN_PSBA_HI                                                                   0x1292
#define mmSPI_P1_TRAP_SCREEN_PSBA_HI_BASE_IDX                                                          0
#define mmSPI_P1_TRAP_SCREEN_PSMA_LO                                                                   0x1293
#define mmSPI_P1_TRAP_SCREEN_PSMA_LO_BASE_IDX                                                          0
#define mmSPI_P1_TRAP_SCREEN_PSMA_HI                                                                   0x1294
#define mmSPI_P1_TRAP_SCREEN_PSMA_HI_BASE_IDX                                                          0
#define mmSPI_P1_TRAP_SCREEN_GPR_MIN                                                                   0x1295
#define mmSPI_P1_TRAP_SCREEN_GPR_MIN_BASE_IDX                                                          0
#define mmSPI_GFX_CRAWLER_CONFIG                                                                       0x1296
#define mmSPI_GFX_CRAWLER_CONFIG_BASE_IDX                                                              0
#define mmSPI_CS_CRAWLER_CONFIG                                                                        0x1297
#define mmSPI_CS_CRAWLER_CONFIG_BASE_IDX                                                               0


// addressBlock: gc_tpdec
// base address: 0x9400
#define mmTD_CNTL                                                                                      0x12c5
#define mmTD_CNTL_BASE_IDX                                                                             0
#define mmTD_STATUS                                                                                    0x12c6
#define mmTD_STATUS_BASE_IDX                                                                           0
#define mmTD_DEBUG_INDEX                                                                               0x12c8
#define mmTD_DEBUG_INDEX_BASE_IDX                                                                      0
#define mmTD_DEBUG_DATA                                                                                0x12c9
#define mmTD_DEBUG_DATA_BASE_IDX                                                                       0
#define mmTD_POWER_CNTL                                                                                0x12ca
#define mmTD_POWER_CNTL_BASE_IDX                                                                       0
#define mmTD_CNTL2                                                                                     0x12cb
#define mmTD_CNTL2_BASE_IDX                                                                            0
#define mmTD_SCRATCH                                                                                   0x12d3
#define mmTD_SCRATCH_BASE_IDX                                                                          0
#define mmTA_CNTL                                                                                      0x12e1
#define mmTA_CNTL_BASE_IDX                                                                             0
#define mmTA_CNTL_AUX                                                                                  0x12e2
#define mmTA_CNTL_AUX_BASE_IDX                                                                         0
#define mmTA_CNTL3                                                                                     0x12e3
#define mmTA_CNTL3_BASE_IDX                                                                            0
#define mmTA_CNTL2                                                                                     0x12e4
#define mmTA_CNTL2_BASE_IDX                                                                            0
#define mmTA_STATUS                                                                                    0x12e8
#define mmTA_STATUS_BASE_IDX                                                                           0
#define mmTA_DEBUG_INDEX                                                                               0x12ec
#define mmTA_DEBUG_INDEX_BASE_IDX                                                                      0
#define mmTA_DEBUG_DATA                                                                                0x12ed
#define mmTA_DEBUG_DATA_BASE_IDX                                                                       0
#define mmTA_SCRATCH                                                                                   0x1304
#define mmTA_SCRATCH_BASE_IDX                                                                          0


// addressBlock: gc_gdsdec
// base address: 0x9700
#define mmGDS_DEBUG_CNTL                                                                               0x1368
#define mmGDS_DEBUG_CNTL_BASE_IDX                                                                      0
#define mmGDS_DEBUG_DATA                                                                               0x1369
#define mmGDS_DEBUG_DATA_BASE_IDX                                                                      0


// addressBlock: gc_rbdec
// base address: 0x9800
#define mmDB_DEBUG                                                                                     0x13ac
#define mmDB_DEBUG_BASE_IDX                                                                            0
#define mmDB_DEBUG2                                                                                    0x13ad
#define mmDB_DEBUG2_BASE_IDX                                                                           0
#define mmDB_DEBUG3                                                                                    0x13ae
#define mmDB_DEBUG3_BASE_IDX                                                                           0
#define mmDB_DEBUG4                                                                                    0x13af
#define mmDB_DEBUG4_BASE_IDX                                                                           0
#define mmDB_ETILE_STUTTER_CONTROL                                                                     0x13b0
#define mmDB_ETILE_STUTTER_CONTROL_BASE_IDX                                                            0
#define mmDB_LTILE_STUTTER_CONTROL                                                                     0x13b1
#define mmDB_LTILE_STUTTER_CONTROL_BASE_IDX                                                            0
#define mmDB_EQUAD_STUTTER_CONTROL                                                                     0x13b2
#define mmDB_EQUAD_STUTTER_CONTROL_BASE_IDX                                                            0
#define mmDB_LQUAD_STUTTER_CONTROL                                                                     0x13b3
#define mmDB_LQUAD_STUTTER_CONTROL_BASE_IDX                                                            0
#define mmDB_CREDIT_LIMIT                                                                              0x13b4
#define mmDB_CREDIT_LIMIT_BASE_IDX                                                                     0
#define mmDB_WATERMARKS                                                                                0x13b5
#define mmDB_WATERMARKS_BASE_IDX                                                                       0
#define mmDB_SUBTILE_CONTROL                                                                           0x13b6
#define mmDB_SUBTILE_CONTROL_BASE_IDX                                                                  0
#define mmDB_FREE_CACHELINES                                                                           0x13b7
#define mmDB_FREE_CACHELINES_BASE_IDX                                                                  0
#define mmDB_FIFO_DEPTH1                                                                               0x13b8
#define mmDB_FIFO_DEPTH1_BASE_IDX                                                                      0
#define mmDB_FIFO_DEPTH2                                                                               0x13b9
#define mmDB_FIFO_DEPTH2_BASE_IDX                                                                      0
#define mmDB_LAST_OF_BURST_CONFIG                                                                      0x13ba
#define mmDB_LAST_OF_BURST_CONFIG_BASE_IDX                                                             0
#define mmDB_MEM_ARB_WATERMARKS                                                                        0x13bc
#define mmDB_MEM_ARB_WATERMARKS_BASE_IDX                                                               0
#define mmDB_FIFO_DEPTH3                                                                               0x13bd
#define mmDB_FIFO_DEPTH3_BASE_IDX                                                                      0
#define mmDB_EXCEPTION_CONTROL                                                                         0x13bf
#define mmDB_EXCEPTION_CONTROL_BASE_IDX                                                                0
#define mmDB_READ_DEBUG_0                                                                              0x13c0
#define mmDB_READ_DEBUG_0_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_1                                                                              0x13c1
#define mmDB_READ_DEBUG_1_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_2                                                                              0x13c2
#define mmDB_READ_DEBUG_2_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_3                                                                              0x13c3
#define mmDB_READ_DEBUG_3_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_4                                                                              0x13c4
#define mmDB_READ_DEBUG_4_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_5                                                                              0x13c5
#define mmDB_READ_DEBUG_5_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_6                                                                              0x13c6
#define mmDB_READ_DEBUG_6_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_7                                                                              0x13c7
#define mmDB_READ_DEBUG_7_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_8                                                                              0x13c8
#define mmDB_READ_DEBUG_8_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_9                                                                              0x13c9
#define mmDB_READ_DEBUG_9_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_A                                                                              0x13ca
#define mmDB_READ_DEBUG_A_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_B                                                                              0x13cb
#define mmDB_READ_DEBUG_B_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_C                                                                              0x13cc
#define mmDB_READ_DEBUG_C_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_D                                                                              0x13cd
#define mmDB_READ_DEBUG_D_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_E                                                                              0x13ce
#define mmDB_READ_DEBUG_E_BASE_IDX                                                                     0
#define mmDB_READ_DEBUG_F                                                                              0x13cf
#define mmDB_READ_DEBUG_F_BASE_IDX                                                                     0
#define mmDB_DEBUG5                                                                                    0x13d1
#define mmDB_DEBUG5_BASE_IDX                                                                           0
#define mmDB_FGCG_SRAMS_CLK_CTRL                                                                       0x13d7
#define mmDB_FGCG_SRAMS_CLK_CTRL_BASE_IDX                                                              0
#define mmDB_FGCG_INTERFACES_CLK_CTRL                                                                  0x13d8
#define mmDB_FGCG_INTERFACES_CLK_CTRL_BASE_IDX                                                         0
#define mmCC_RB_REDUNDANCY                                                                             0x13dc
#define mmCC_RB_REDUNDANCY_BASE_IDX                                                                    0
#define mmCC_RB_BACKEND_DISABLE                                                                        0x13dd
#define mmCC_RB_BACKEND_DISABLE_BASE_IDX                                                               0
#define mmGB_ADDR_CONFIG                                                                               0x13de
#define mmGB_ADDR_CONFIG_BASE_IDX                                                                      0
#define mmGB_BACKEND_MAP                                                                               0x13df
#define mmGB_BACKEND_MAP_BASE_IDX                                                                      0
#define mmGB_GPU_ID                                                                                    0x13e0
#define mmGB_GPU_ID_BASE_IDX                                                                           0
#define mmCC_RB_DAISY_CHAIN                                                                            0x13e1
#define mmCC_RB_DAISY_CHAIN_BASE_IDX                                                                   0
#define mmGB_ADDR_CONFIG_READ                                                                          0x13e2
#define mmGB_ADDR_CONFIG_READ_BASE_IDX                                                                 0
#define mmCB_HW_CONTROL_4                                                                              0x1422
#define mmCB_HW_CONTROL_4_BASE_IDX                                                                     0
#define mmCB_HW_CONTROL_3                                                                              0x1423
#define mmCB_HW_CONTROL_3_BASE_IDX                                                                     0
#define mmCB_HW_CONTROL                                                                                0x1424
#define mmCB_HW_CONTROL_BASE_IDX                                                                       0
#define mmCB_HW_CONTROL_1                                                                              0x1425
#define mmCB_HW_CONTROL_1_BASE_IDX                                                                     0
#define mmCB_HW_CONTROL_2                                                                              0x1426
#define mmCB_HW_CONTROL_2_BASE_IDX                                                                     0
#define mmCB_DCC_CONFIG                                                                                0x1427
#define mmCB_DCC_CONFIG_BASE_IDX                                                                       0
#define mmCB_HW_MEM_ARBITER_RD                                                                         0x1428
#define mmCB_HW_MEM_ARBITER_RD_BASE_IDX                                                                0
#define mmCB_HW_MEM_ARBITER_WR                                                                         0x1429
#define mmCB_HW_MEM_ARBITER_WR_BASE_IDX                                                                0
#define mmCB_CACHE_EVICT_POINTS                                                                        0x142e
#define mmCB_CACHE_EVICT_POINTS_BASE_IDX                                                               0
#define mmCB_DEBUG_BUS_1                                                                               0x1439
#define mmCB_DEBUG_BUS_1_BASE_IDX                                                                      0
#define mmCB_DEBUG_BUS_2                                                                               0x143a
#define mmCB_DEBUG_BUS_2_BASE_IDX                                                                      0
#define mmCB_DEBUG_BUS_3                                                                               0x143b
#define mmCB_DEBUG_BUS_3_BASE_IDX                                                                      0
#define mmCB_DEBUG_BUS_4                                                                               0x143c
#define mmCB_DEBUG_BUS_4_BASE_IDX                                                                      0
#define mmCB_DEBUG_BUS_5                                                                               0x143d
#define mmCB_DEBUG_BUS_5_BASE_IDX                                                                      0
#define mmCB_DEBUG_BUS_6                                                                               0x143e
#define mmCB_DEBUG_BUS_6_BASE_IDX                                                                      0
#define mmCB_DEBUG_BUS_7                                                                               0x143f
#define mmCB_DEBUG_BUS_7_BASE_IDX                                                                      0
#define mmCB_DEBUG_BUS_8                                                                               0x1440
#define mmCB_DEBUG_BUS_8_BASE_IDX                                                                      0
#define mmCB_DEBUG_BUS_9                                                                               0x1441
#define mmCB_DEBUG_BUS_9_BASE_IDX                                                                      0
#define mmCB_DEBUG_BUS_10                                                                              0x1442
#define mmCB_DEBUG_BUS_10_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_11                                                                              0x1443
#define mmCB_DEBUG_BUS_11_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_12                                                                              0x1444
#define mmCB_DEBUG_BUS_12_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_13                                                                              0x1445
#define mmCB_DEBUG_BUS_13_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_14                                                                              0x1446
#define mmCB_DEBUG_BUS_14_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_15                                                                              0x1447
#define mmCB_DEBUG_BUS_15_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_16                                                                              0x1448
#define mmCB_DEBUG_BUS_16_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_17                                                                              0x1449
#define mmCB_DEBUG_BUS_17_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_18                                                                              0x144a
#define mmCB_DEBUG_BUS_18_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_19                                                                              0x144b
#define mmCB_DEBUG_BUS_19_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_20                                                                              0x144c
#define mmCB_DEBUG_BUS_20_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_21                                                                              0x144d
#define mmCB_DEBUG_BUS_21_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_22                                                                              0x144e
#define mmCB_DEBUG_BUS_22_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_23                                                                              0x144f
#define mmCB_DEBUG_BUS_23_BASE_IDX                                                                     0
#define mmCB_DEBUG_BUS_24                                                                              0x1450
#define mmCB_DEBUG_BUS_24_BASE_IDX                                                                     0
#define mmGC_USER_RB_REDUNDANCY                                                                        0x147e
#define mmGC_USER_RB_REDUNDANCY_BASE_IDX                                                               0
#define mmGC_USER_RB_BACKEND_DISABLE                                                                   0x147f
#define mmGC_USER_RB_BACKEND_DISABLE_BASE_IDX                                                          0


// addressBlock: gc_spipdec2
// base address: 0x9c80
#define mmSPI_PQEV_CTRL                                                                                0x14c0
#define mmSPI_PQEV_CTRL_BASE_IDX                                                                       0
#define mmSPI_EXP_THROTTLE_CTRL                                                                        0x14c3
#define mmSPI_EXP_THROTTLE_CTRL_BASE_IDX                                                               0


// addressBlock: gc_rmi_rmidec
// base address: 0x9e00
#define mmRMI_GENERAL_CNTL                                                                             0x1520
#define mmRMI_GENERAL_CNTL_BASE_IDX                                                                    0
#define mmRMI_GENERAL_CNTL1                                                                            0x1521
#define mmRMI_GENERAL_CNTL1_BASE_IDX                                                                   0
#define mmRMI_GENERAL_STATUS                                                                           0x1522
#define mmRMI_GENERAL_STATUS_BASE_IDX                                                                  0
#define mmRMI_SUBBLOCK_STATUS0                                                                         0x1523
#define mmRMI_SUBBLOCK_STATUS0_BASE_IDX                                                                0
#define mmRMI_SUBBLOCK_STATUS1                                                                         0x1524
#define mmRMI_SUBBLOCK_STATUS1_BASE_IDX                                                                0
#define mmRMI_SUBBLOCK_STATUS2                                                                         0x1525
#define mmRMI_SUBBLOCK_STATUS2_BASE_IDX                                                                0
#define mmRMI_SUBBLOCK_STATUS3                                                                         0x1526
#define mmRMI_SUBBLOCK_STATUS3_BASE_IDX                                                                0
#define mmRMI_XBAR_CONFIG                                                                              0x1527
#define mmRMI_XBAR_CONFIG_BASE_IDX                                                                     0
#define mmRMI_PROBE_POP_LOGIC_CNTL                                                                     0x1528
#define mmRMI_PROBE_POP_LOGIC_CNTL_BASE_IDX                                                            0
#define mmRMI_UTC_XNACK_N_MISC_CNTL                                                                    0x1529
#define mmRMI_UTC_XNACK_N_MISC_CNTL_BASE_IDX                                                           0
#define mmRMI_DEMUX_CNTL                                                                               0x152a
#define mmRMI_DEMUX_CNTL_BASE_IDX                                                                      0
#define mmRMI_UTCL1_CNTL1                                                                              0x152b
#define mmRMI_UTCL1_CNTL1_BASE_IDX                                                                     0
#define mmRMI_UTCL1_CNTL2                                                                              0x152c
#define mmRMI_UTCL1_CNTL2_BASE_IDX                                                                     0
#define mmRMI_UTC_UNIT_CONFIG                                                                          0x152d
#define mmRMI_UTC_UNIT_CONFIG_BASE_IDX                                                                 0
#define mmRMI_TCIW_FORMATTER0_CNTL                                                                     0x152e
#define mmRMI_TCIW_FORMATTER0_CNTL_BASE_IDX                                                            0
#define mmRMI_TCIW_FORMATTER1_CNTL                                                                     0x152f
#define mmRMI_TCIW_FORMATTER1_CNTL_BASE_IDX                                                            0
#define mmRMI_SCOREBOARD_CNTL                                                                          0x1530
#define mmRMI_SCOREBOARD_CNTL_BASE_IDX                                                                 0
#define mmRMI_SCOREBOARD_STATUS0                                                                       0x1531
#define mmRMI_SCOREBOARD_STATUS0_BASE_IDX                                                              0
#define mmRMI_SCOREBOARD_STATUS1                                                                       0x1532
#define mmRMI_SCOREBOARD_STATUS1_BASE_IDX                                                              0
#define mmRMI_SCOREBOARD_STATUS2                                                                       0x1533
#define mmRMI_SCOREBOARD_STATUS2_BASE_IDX                                                              0
#define mmRMI_XBAR_ARBITER_CONFIG                                                                      0x1534
#define mmRMI_XBAR_ARBITER_CONFIG_BASE_IDX                                                             0
#define mmRMI_XBAR_ARBITER_CONFIG_1                                                                    0x1535
#define mmRMI_XBAR_ARBITER_CONFIG_1_BASE_IDX                                                           0
#define mmRMI_CLOCK_CNTRL                                                                              0x1536
#define mmRMI_CLOCK_CNTRL_BASE_IDX                                                                     0
#define mmRMI_UTCL1_STATUS                                                                             0x1537
#define mmRMI_UTCL1_STATUS_BASE_IDX                                                                    0
#define mmRMI_RB_GLX_CID_MAP                                                                           0x1538
#define mmRMI_RB_GLX_CID_MAP_BASE_IDX                                                                  0
#define mmRMI_DEBUG0                                                                                   0x1539
#define mmRMI_DEBUG0_BASE_IDX                                                                          0
#define mmRMI_DEBUG1                                                                                   0x153a
#define mmRMI_DEBUG1_BASE_IDX                                                                          0
#define mmRMI_DEBUG2                                                                                   0x153b
#define mmRMI_DEBUG2_BASE_IDX                                                                          0
#define mmRMI_DEBUG3                                                                                   0x153c
#define mmRMI_DEBUG3_BASE_IDX                                                                          0
#define mmRMI_DEBUG4                                                                                   0x153d
#define mmRMI_DEBUG4_BASE_IDX                                                                          0
#define mmRMI_XNACK_DEBUG                                                                              0x153e
#define mmRMI_XNACK_DEBUG_BASE_IDX                                                                     0
#define mmRMI_SPARE                                                                                    0x153f
#define mmRMI_SPARE_BASE_IDX                                                                           0
#define mmRMI_SPARE_1                                                                                  0x1540
#define mmRMI_SPARE_1_BASE_IDX                                                                         0
#define mmRMI_SPARE_2                                                                                  0x1541
#define mmRMI_SPARE_2_BASE_IDX                                                                         0
#define mmCC_RMI_REDUNDANCY                                                                            0x1542
#define mmCC_RMI_REDUNDANCY_BASE_IDX                                                                   0
#define mmGC_USER_RMI_REDUNDANCY                                                                       0x1543
#define mmGC_USER_RMI_REDUNDANCY_BASE_IDX                                                              0


// addressBlock: gc_dbgu_gfx_dbgudec
// base address: 0x9f00
#define mmport_a_addr                                                                                  0x1560
#define mmport_a_addr_BASE_IDX                                                                         0
#define mmport_a_data_lo                                                                               0x1561
#define mmport_a_data_lo_BASE_IDX                                                                      0
#define mmport_a_data_hi                                                                               0x1562
#define mmport_a_data_hi_BASE_IDX                                                                      0
#define mmport_b_addr                                                                                  0x1563
#define mmport_b_addr_BASE_IDX                                                                         0
#define mmport_b_data_lo                                                                               0x1564
#define mmport_b_data_lo_BASE_IDX                                                                      0
#define mmport_b_data_hi                                                                               0x1565
#define mmport_b_data_hi_BASE_IDX                                                                      0
#define mmport_c_addr                                                                                  0x1566
#define mmport_c_addr_BASE_IDX                                                                         0
#define mmport_c_data_lo                                                                               0x1567
#define mmport_c_data_lo_BASE_IDX                                                                      0
#define mmport_c_data_hi                                                                               0x1568
#define mmport_c_data_hi_BASE_IDX                                                                      0
#define mmport_d_addr                                                                                  0x1569
#define mmport_d_addr_BASE_IDX                                                                         0
#define mmport_d_data_lo                                                                               0x156a
#define mmport_d_data_lo_BASE_IDX                                                                      0
#define mmport_d_data_hi                                                                               0x156b
#define mmport_d_data_hi_BASE_IDX                                                                      0


// addressBlock: gc_gcrdec
// base address: 0x9f80
#define mmGCR_GENERAL_CNTL                                                                             0x1580
#define mmGCR_GENERAL_CNTL_BASE_IDX                                                                    0
#define mmGCR_TARGET_DISABLE                                                                           0x1581
#define mmGCR_TARGET_DISABLE_BASE_IDX                                                                  0
#define mmGCR_CMD_STATUS                                                                               0x1582
#define mmGCR_CMD_STATUS_BASE_IDX                                                                      0
#define mmGCR_SPARE                                                                                    0x1583
#define mmGCR_SPARE_BASE_IDX                                                                           0
#define mmGCR_PIO_CNTL                                                                                 0x1586
#define mmGCR_PIO_CNTL_BASE_IDX                                                                        0
#define mmGCR_PIO_DATA                                                                                 0x1587
#define mmGCR_PIO_DATA_BASE_IDX                                                                        0


// addressBlock: gc_utcl1dec
// base address: 0x9fa0
#define mmUTCL1_CTRL                                                                                   0x1588
#define mmUTCL1_CTRL_BASE_IDX                                                                          0
#define mmUTCL1_UTCL0_INVREQ_DISABLE                                                                   0x158a
#define mmUTCL1_UTCL0_INVREQ_DISABLE_BASE_IDX                                                          0
#define mmGCRD_SA_TARGETS_DISABLE                                                                      0x158b
#define mmGCRD_SA_TARGETS_DISABLE_BASE_IDX                                                             0
#define mmUTCL1_STATUS                                                                                 0x158c
#define mmUTCL1_STATUS_BASE_IDX                                                                        0


// addressBlock: gc_gcvml2pfdec
// base address: 0xa070
#define mmGCVM_L2_CNTL                                                                                 0x15bc
#define mmGCVM_L2_CNTL_BASE_IDX                                                                        0
#define mmGCVM_L2_CNTL2                                                                                0x15bd
#define mmGCVM_L2_CNTL2_BASE_IDX                                                                       0
#define mmGCVM_L2_CNTL3                                                                                0x15be
#define mmGCVM_L2_CNTL3_BASE_IDX                                                                       0
#define mmGCVM_L2_STATUS                                                                               0x15bf
#define mmGCVM_L2_STATUS_BASE_IDX                                                                      0
#define mmGCVM_DUMMY_PAGE_FAULT_CNTL                                                                   0x15c0
#define mmGCVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX                                                          0
#define mmGCVM_DUMMY_PAGE_FAULT_ADDR_LO32                                                              0x15c1
#define mmGCVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX                                                     0
#define mmGCVM_DUMMY_PAGE_FAULT_ADDR_HI32                                                              0x15c2
#define mmGCVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX                                                     0
#define mmGCVM_INVALIDATE_CNTL                                                                         0x15c3
#define mmGCVM_INVALIDATE_CNTL_BASE_IDX                                                                0
#define mmGCVM_L2_PROTECTION_FAULT_CNTL                                                                0x15c4
#define mmGCVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX                                                       0
#define mmGCVM_L2_PROTECTION_FAULT_CNTL2                                                               0x15c5
#define mmGCVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX                                                      0
#define mmGCVM_L2_PROTECTION_FAULT_MM_CNTL3                                                            0x15c6
#define mmGCVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX                                                   0
#define mmGCVM_L2_PROTECTION_FAULT_MM_CNTL4                                                            0x15c7
#define mmGCVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX                                                   0
#define mmGCVM_L2_PROTECTION_FAULT_STATUS                                                              0x15c8
#define mmGCVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX                                                     0
#define mmGCVM_L2_PROTECTION_FAULT_ADDR_LO32                                                           0x15c9
#define mmGCVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX                                                  0
#define mmGCVM_L2_PROTECTION_FAULT_ADDR_HI32                                                           0x15ca
#define mmGCVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX                                                  0
#define mmGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32                                                   0x15cb
#define mmGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX                                          0
#define mmGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32                                                   0x15cc
#define mmGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX                                          0
#define mmGCVM_DEBUG                                                                                   0x15cd
#define mmGCVM_DEBUG_BASE_IDX                                                                          0
#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32                                             0x15ce
#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX                                    0
#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32                                             0x15cf
#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX                                    0
#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32                                            0x15d0
#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX                                   0
#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32                                            0x15d1
#define mmGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX                                   0
#define mmGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32                                                0x15d2
#define mmGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX                                       0
#define mmGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32                                                0x15d3
#define mmGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX                                       0
#define mmGCVM_L2_CNTL4                                                                                0x15d4
#define mmGCVM_L2_CNTL4_BASE_IDX                                                                       0
#define mmGCVM_L2_MM_GROUP_RT_CLASSES                                                                  0x15d5
#define mmGCVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX                                                         0
#define mmGCVM_L2_BANK_SELECT_RESERVED_CID                                                             0x15d6
#define mmGCVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX                                                    0
#define mmGCVM_L2_BANK_SELECT_RESERVED_CID2                                                            0x15d7
#define mmGCVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX                                                   0
#define mmGCVM_L2_CACHE_PARITY_CNTL                                                                    0x15d8
#define mmGCVM_L2_CACHE_PARITY_CNTL_BASE_IDX                                                           0
#define mmGCVM_L2_IH_LOG_CNTL                                                                          0x15d9
#define mmGCVM_L2_IH_LOG_CNTL_BASE_IDX                                                                 0
#define mmGCVM_L2_IH_LOG_BUSY                                                                          0x15da
#define mmGCVM_L2_IH_LOG_BUSY_BASE_IDX                                                                 0
#define mmGCVM_L2_CGTT_CLK_CTRL                                                                        0x15db
#define mmGCVM_L2_CGTT_CLK_CTRL_BASE_IDX                                                               0
#define mmGCVM_L2_CNTL5                                                                                0x15dc
#define mmGCVM_L2_CNTL5_BASE_IDX                                                                       0
#define mmGCVM_L2_GCR_CNTL                                                                             0x15dd
#define mmGCVM_L2_GCR_CNTL_BASE_IDX                                                                    0
#define mmGCVML2_WALKER_MACRO_THROTTLE_TIME                                                            0x15de
#define mmGCVML2_WALKER_MACRO_THROTTLE_TIME_BASE_IDX                                                   0
#define mmGCVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT                                                     0x15df
#define mmGCVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT_BASE_IDX                                            0
#define mmGCVML2_WALKER_MICRO_THROTTLE_TIME                                                            0x15e0
#define mmGCVML2_WALKER_MICRO_THROTTLE_TIME_BASE_IDX                                                   0
#define mmGCVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT                                                     0x15e1
#define mmGCVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT_BASE_IDX                                            0
#define mmGCVM_L2_CGTT_BUSY_CTRL                                                                       0x15e2
#define mmGCVM_L2_CGTT_BUSY_CTRL_BASE_IDX                                                              0
#define mmGCVM_L2_PTE_CACHE_DUMP_CNTL                                                                  0x15e3
#define mmGCVM_L2_PTE_CACHE_DUMP_CNTL_BASE_IDX                                                         0
#define mmGCVM_L2_PTE_CACHE_DUMP_READ                                                                  0x15e4
#define mmGCVM_L2_PTE_CACHE_DUMP_READ_BASE_IDX                                                         0


// addressBlock: gc_gcvml2vcdec
// base address: 0xa170
#define mmGCVM_CONTEXT0_CNTL                                                                           0x15fc
#define mmGCVM_CONTEXT0_CNTL_BASE_IDX                                                                  0
#define mmGCVM_CONTEXT1_CNTL                                                                           0x15fd
#define mmGCVM_CONTEXT1_CNTL_BASE_IDX                                                                  0
#define mmGCVM_CONTEXT2_CNTL                                                                           0x15fe
#define mmGCVM_CONTEXT2_CNTL_BASE_IDX                                                                  0
#define mmGCVM_CONTEXT3_CNTL                                                                           0x15ff
#define mmGCVM_CONTEXT3_CNTL_BASE_IDX                                                                  0
#define mmGCVM_CONTEXT4_CNTL                                                                           0x1600
#define mmGCVM_CONTEXT4_CNTL_BASE_IDX                                                                  0
#define mmGCVM_CONTEXT5_CNTL                                                                           0x1601
#define mmGCVM_CONTEXT5_CNTL_BASE_IDX                                                                  0
#define mmGCVM_CONTEXT6_CNTL                                                                           0x1602
#define mmGCVM_CONTEXT6_CNTL_BASE_IDX                                                                  0
#define mmGCVM_CONTEXT7_CNTL                                                                           0x1603
#define mmGCVM_CONTEXT7_CNTL_BASE_IDX                                                                  0
#define mmGCVM_CONTEXT8_CNTL                                                                           0x1604
#define mmGCVM_CONTEXT8_CNTL_BASE_IDX                                                                  0
#define mmGCVM_CONTEXT9_CNTL                                                                           0x1605
#define mmGCVM_CONTEXT9_CNTL_BASE_IDX                                                                  0
#define mmGCVM_CONTEXT10_CNTL                                                                          0x1606
#define mmGCVM_CONTEXT10_CNTL_BASE_IDX                                                                 0
#define mmGCVM_CONTEXT11_CNTL                                                                          0x1607
#define mmGCVM_CONTEXT11_CNTL_BASE_IDX                                                                 0
#define mmGCVM_CONTEXT12_CNTL                                                                          0x1608
#define mmGCVM_CONTEXT12_CNTL_BASE_IDX                                                                 0
#define mmGCVM_CONTEXT13_CNTL                                                                          0x1609
#define mmGCVM_CONTEXT13_CNTL_BASE_IDX                                                                 0
#define mmGCVM_CONTEXT14_CNTL                                                                          0x160a
#define mmGCVM_CONTEXT14_CNTL_BASE_IDX                                                                 0
#define mmGCVM_CONTEXT15_CNTL                                                                          0x160b
#define mmGCVM_CONTEXT15_CNTL_BASE_IDX                                                                 0
#define mmGCVM_CONTEXTS_DISABLE                                                                        0x160c
#define mmGCVM_CONTEXTS_DISABLE_BASE_IDX                                                               0
#define mmGCVM_INVALIDATE_ENG0_SEM                                                                     0x160d
#define mmGCVM_INVALIDATE_ENG0_SEM_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG1_SEM                                                                     0x160e
#define mmGCVM_INVALIDATE_ENG1_SEM_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG2_SEM                                                                     0x160f
#define mmGCVM_INVALIDATE_ENG2_SEM_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG3_SEM                                                                     0x1610
#define mmGCVM_INVALIDATE_ENG3_SEM_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG4_SEM                                                                     0x1611
#define mmGCVM_INVALIDATE_ENG4_SEM_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG5_SEM                                                                     0x1612
#define mmGCVM_INVALIDATE_ENG5_SEM_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG6_SEM                                                                     0x1613
#define mmGCVM_INVALIDATE_ENG6_SEM_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG7_SEM                                                                     0x1614
#define mmGCVM_INVALIDATE_ENG7_SEM_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG8_SEM                                                                     0x1615
#define mmGCVM_INVALIDATE_ENG8_SEM_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG9_SEM                                                                     0x1616
#define mmGCVM_INVALIDATE_ENG9_SEM_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG10_SEM                                                                    0x1617
#define mmGCVM_INVALIDATE_ENG10_SEM_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG11_SEM                                                                    0x1618
#define mmGCVM_INVALIDATE_ENG11_SEM_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG12_SEM                                                                    0x1619
#define mmGCVM_INVALIDATE_ENG12_SEM_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG13_SEM                                                                    0x161a
#define mmGCVM_INVALIDATE_ENG13_SEM_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG14_SEM                                                                    0x161b
#define mmGCVM_INVALIDATE_ENG14_SEM_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG15_SEM                                                                    0x161c
#define mmGCVM_INVALIDATE_ENG15_SEM_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG16_SEM                                                                    0x161d
#define mmGCVM_INVALIDATE_ENG16_SEM_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG17_SEM                                                                    0x161e
#define mmGCVM_INVALIDATE_ENG17_SEM_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG0_REQ                                                                     0x161f
#define mmGCVM_INVALIDATE_ENG0_REQ_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG1_REQ                                                                     0x1620
#define mmGCVM_INVALIDATE_ENG1_REQ_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG2_REQ                                                                     0x1621
#define mmGCVM_INVALIDATE_ENG2_REQ_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG3_REQ                                                                     0x1622
#define mmGCVM_INVALIDATE_ENG3_REQ_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG4_REQ                                                                     0x1623
#define mmGCVM_INVALIDATE_ENG4_REQ_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG5_REQ                                                                     0x1624
#define mmGCVM_INVALIDATE_ENG5_REQ_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG6_REQ                                                                     0x1625
#define mmGCVM_INVALIDATE_ENG6_REQ_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG7_REQ                                                                     0x1626
#define mmGCVM_INVALIDATE_ENG7_REQ_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG8_REQ                                                                     0x1627
#define mmGCVM_INVALIDATE_ENG8_REQ_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG9_REQ                                                                     0x1628
#define mmGCVM_INVALIDATE_ENG9_REQ_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG10_REQ                                                                    0x1629
#define mmGCVM_INVALIDATE_ENG10_REQ_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG11_REQ                                                                    0x162a
#define mmGCVM_INVALIDATE_ENG11_REQ_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG12_REQ                                                                    0x162b
#define mmGCVM_INVALIDATE_ENG12_REQ_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG13_REQ                                                                    0x162c
#define mmGCVM_INVALIDATE_ENG13_REQ_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG14_REQ                                                                    0x162d
#define mmGCVM_INVALIDATE_ENG14_REQ_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG15_REQ                                                                    0x162e
#define mmGCVM_INVALIDATE_ENG15_REQ_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG16_REQ                                                                    0x162f
#define mmGCVM_INVALIDATE_ENG16_REQ_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG17_REQ                                                                    0x1630
#define mmGCVM_INVALIDATE_ENG17_REQ_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG0_ACK                                                                     0x1631
#define mmGCVM_INVALIDATE_ENG0_ACK_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG1_ACK                                                                     0x1632
#define mmGCVM_INVALIDATE_ENG1_ACK_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG2_ACK                                                                     0x1633
#define mmGCVM_INVALIDATE_ENG2_ACK_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG3_ACK                                                                     0x1634
#define mmGCVM_INVALIDATE_ENG3_ACK_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG4_ACK                                                                     0x1635
#define mmGCVM_INVALIDATE_ENG4_ACK_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG5_ACK                                                                     0x1636
#define mmGCVM_INVALIDATE_ENG5_ACK_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG6_ACK                                                                     0x1637
#define mmGCVM_INVALIDATE_ENG6_ACK_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG7_ACK                                                                     0x1638
#define mmGCVM_INVALIDATE_ENG7_ACK_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG8_ACK                                                                     0x1639
#define mmGCVM_INVALIDATE_ENG8_ACK_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG9_ACK                                                                     0x163a
#define mmGCVM_INVALIDATE_ENG9_ACK_BASE_IDX                                                            0
#define mmGCVM_INVALIDATE_ENG10_ACK                                                                    0x163b
#define mmGCVM_INVALIDATE_ENG10_ACK_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG11_ACK                                                                    0x163c
#define mmGCVM_INVALIDATE_ENG11_ACK_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG12_ACK                                                                    0x163d
#define mmGCVM_INVALIDATE_ENG12_ACK_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG13_ACK                                                                    0x163e
#define mmGCVM_INVALIDATE_ENG13_ACK_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG14_ACK                                                                    0x163f
#define mmGCVM_INVALIDATE_ENG14_ACK_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG15_ACK                                                                    0x1640
#define mmGCVM_INVALIDATE_ENG15_ACK_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG16_ACK                                                                    0x1641
#define mmGCVM_INVALIDATE_ENG16_ACK_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG17_ACK                                                                    0x1642
#define mmGCVM_INVALIDATE_ENG17_ACK_BASE_IDX                                                           0
#define mmGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32                                                         0x1643
#define mmGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG0_ADDR_RANGE_HI32                                                         0x1644
#define mmGCVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG1_ADDR_RANGE_LO32                                                         0x1645
#define mmGCVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG1_ADDR_RANGE_HI32                                                         0x1646
#define mmGCVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG2_ADDR_RANGE_LO32                                                         0x1647
#define mmGCVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG2_ADDR_RANGE_HI32                                                         0x1648
#define mmGCVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG3_ADDR_RANGE_LO32                                                         0x1649
#define mmGCVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG3_ADDR_RANGE_HI32                                                         0x164a
#define mmGCVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG4_ADDR_RANGE_LO32                                                         0x164b
#define mmGCVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG4_ADDR_RANGE_HI32                                                         0x164c
#define mmGCVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG5_ADDR_RANGE_LO32                                                         0x164d
#define mmGCVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG5_ADDR_RANGE_HI32                                                         0x164e
#define mmGCVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG6_ADDR_RANGE_LO32                                                         0x164f
#define mmGCVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG6_ADDR_RANGE_HI32                                                         0x1650
#define mmGCVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG7_ADDR_RANGE_LO32                                                         0x1651
#define mmGCVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG7_ADDR_RANGE_HI32                                                         0x1652
#define mmGCVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG8_ADDR_RANGE_LO32                                                         0x1653
#define mmGCVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG8_ADDR_RANGE_HI32                                                         0x1654
#define mmGCVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG9_ADDR_RANGE_LO32                                                         0x1655
#define mmGCVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG9_ADDR_RANGE_HI32                                                         0x1656
#define mmGCVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX                                                0
#define mmGCVM_INVALIDATE_ENG10_ADDR_RANGE_LO32                                                        0x1657
#define mmGCVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG10_ADDR_RANGE_HI32                                                        0x1658
#define mmGCVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG11_ADDR_RANGE_LO32                                                        0x1659
#define mmGCVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG11_ADDR_RANGE_HI32                                                        0x165a
#define mmGCVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG12_ADDR_RANGE_LO32                                                        0x165b
#define mmGCVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG12_ADDR_RANGE_HI32                                                        0x165c
#define mmGCVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG13_ADDR_RANGE_LO32                                                        0x165d
#define mmGCVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG13_ADDR_RANGE_HI32                                                        0x165e
#define mmGCVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG14_ADDR_RANGE_LO32                                                        0x165f
#define mmGCVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG14_ADDR_RANGE_HI32                                                        0x1660
#define mmGCVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG15_ADDR_RANGE_LO32                                                        0x1661
#define mmGCVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG15_ADDR_RANGE_HI32                                                        0x1662
#define mmGCVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG16_ADDR_RANGE_LO32                                                        0x1663
#define mmGCVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG16_ADDR_RANGE_HI32                                                        0x1664
#define mmGCVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG17_ADDR_RANGE_LO32                                                        0x1665
#define mmGCVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX                                               0
#define mmGCVM_INVALIDATE_ENG17_ADDR_RANGE_HI32                                                        0x1666
#define mmGCVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX                                               0
#define mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1667
#define mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1668
#define mmGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1669
#define mmGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32                                                      0x166a
#define mmGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32                                                      0x166b
#define mmGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32                                                      0x166c
#define mmGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32                                                      0x166d
#define mmGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32                                                      0x166e
#define mmGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32                                                      0x166f
#define mmGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1670
#define mmGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1671
#define mmGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1672
#define mmGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1673
#define mmGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1674
#define mmGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1675
#define mmGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1676
#define mmGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1677
#define mmGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1678
#define mmGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1679
#define mmGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32                                                      0x167a
#define mmGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32                                                     0x167b
#define mmGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32                                                     0x167c
#define mmGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32                                                     0x167d
#define mmGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32                                                     0x167e
#define mmGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32                                                     0x167f
#define mmGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32                                                     0x1680
#define mmGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32                                                     0x1681
#define mmGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32                                                     0x1682
#define mmGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32                                                     0x1683
#define mmGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32                                                     0x1684
#define mmGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32                                                     0x1685
#define mmGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32                                                     0x1686
#define mmGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32                                                     0x1687
#define mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32                                                     0x1688
#define mmGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32                                                     0x1689
#define mmGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32                                                     0x168a
#define mmGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32                                                     0x168b
#define mmGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32                                                     0x168c
#define mmGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32                                                     0x168d
#define mmGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32                                                     0x168e
#define mmGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32                                                     0x168f
#define mmGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32                                                     0x1690
#define mmGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32                                                     0x1691
#define mmGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32                                                     0x1692
#define mmGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32                                                     0x1693
#define mmGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32                                                     0x1694
#define mmGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32                                                     0x1695
#define mmGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32                                                     0x1696
#define mmGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32                                                     0x1697
#define mmGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32                                                     0x1698
#define mmGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32                                                     0x1699
#define mmGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0
#define mmGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32                                                     0x169a
#define mmGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0
#define mmGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32                                                    0x169b
#define mmGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0
#define mmGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32                                                    0x169c
#define mmGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0
#define mmGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32                                                    0x169d
#define mmGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0
#define mmGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32                                                    0x169e
#define mmGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0
#define mmGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32                                                    0x169f
#define mmGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0
#define mmGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32                                                    0x16a0
#define mmGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0
#define mmGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32                                                    0x16a1
#define mmGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0
#define mmGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32                                                    0x16a2
#define mmGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0
#define mmGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32                                                    0x16a3
#define mmGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0
#define mmGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32                                                    0x16a4
#define mmGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0
#define mmGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32                                                    0x16a5
#define mmGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0
#define mmGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32                                                    0x16a6
#define mmGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0
#define mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32                                                       0x16a7
#define mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32                                                       0x16a8
#define mmGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32                                                       0x16a9
#define mmGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32                                                       0x16aa
#define mmGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32                                                       0x16ab
#define mmGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32                                                       0x16ac
#define mmGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32                                                       0x16ad
#define mmGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32                                                       0x16ae
#define mmGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32                                                       0x16af
#define mmGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32                                                       0x16b0
#define mmGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32                                                       0x16b1
#define mmGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32                                                       0x16b2
#define mmGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32                                                       0x16b3
#define mmGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32                                                       0x16b4
#define mmGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32                                                       0x16b5
#define mmGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32                                                       0x16b6
#define mmGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32                                                       0x16b7
#define mmGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32                                                       0x16b8
#define mmGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32                                                       0x16b9
#define mmGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0
#define mmGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32                                                       0x16ba
#define mmGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0
#define mmGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32                                                      0x16bb
#define mmGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32                                                      0x16bc
#define mmGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32                                                      0x16bd
#define mmGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32                                                      0x16be
#define mmGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32                                                      0x16bf
#define mmGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32                                                      0x16c0
#define mmGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32                                                      0x16c1
#define mmGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32                                                      0x16c2
#define mmGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32                                                      0x16c3
#define mmGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32                                                      0x16c4
#define mmGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32                                                      0x16c5
#define mmGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0
#define mmGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32                                                      0x16c6
#define mmGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0
#define mmGCVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                                    0x16c7
#define mmGCVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                           0


// addressBlock: gc_gcvmsharedpfdec
// base address: 0xa500
#define mmGCMC_VM_NB_MMIOBASE                                                                          0x16e0
#define mmGCMC_VM_NB_MMIOBASE_BASE_IDX                                                                 0
#define mmGCMC_VM_NB_MMIOLIMIT                                                                         0x16e1
#define mmGCMC_VM_NB_MMIOLIMIT_BASE_IDX                                                                0
#define mmGCMC_VM_NB_PCI_CTRL                                                                          0x16e2
#define mmGCMC_VM_NB_PCI_CTRL_BASE_IDX                                                                 0
#define mmGCMC_VM_NB_PCI_ARB                                                                           0x16e3
#define mmGCMC_VM_NB_PCI_ARB_BASE_IDX                                                                  0
#define mmGCMC_VM_NB_TOP_OF_DRAM_SLOT1                                                                 0x16e4
#define mmGCMC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX                                                        0
#define mmGCMC_VM_NB_LOWER_TOP_OF_DRAM2                                                                0x16e5
#define mmGCMC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX                                                       0
#define mmGCMC_VM_NB_UPPER_TOP_OF_DRAM2                                                                0x16e6
#define mmGCMC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX                                                       0
#define mmGCMC_VM_FB_OFFSET                                                                            0x16e7
#define mmGCMC_VM_FB_OFFSET_BASE_IDX                                                                   0
#define mmGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB                                                     0x16e8
#define mmGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX                                            0
#define mmGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB                                                     0x16e9
#define mmGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX                                            0
#define mmGCMC_VM_STEERING                                                                             0x16ea
#define mmGCMC_VM_STEERING_BASE_IDX                                                                    0
#define mmGCMC_SHARED_VIRT_RESET_REQ                                                                   0x16eb
#define mmGCMC_SHARED_VIRT_RESET_REQ_BASE_IDX                                                          0
#define mmGCMC_MEM_POWER_LS                                                                            0x16ec
#define mmGCMC_MEM_POWER_LS_BASE_IDX                                                                   0
#define mmGCMC_VM_CACHEABLE_DRAM_ADDRESS_START                                                         0x16ed
#define mmGCMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX                                                0
#define mmGCMC_VM_CACHEABLE_DRAM_ADDRESS_END                                                           0x16ee
#define mmGCMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX                                                  0
#define mmGCMC_VM_APT_CNTL                                                                             0x16ef
#define mmGCMC_VM_APT_CNTL_BASE_IDX                                                                    0
#define mmGCMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL                                                          0x16f0
#define mmGCMC_VM_LOCAL_HBM_ADDRESS_LOCK_CNTL_BASE_IDX                                                 0
#define mmGCMC_VM_LOCAL_HBM_ADDRESS_START                                                              0x16f1
#define mmGCMC_VM_LOCAL_HBM_ADDRESS_START_BASE_IDX                                                     0
#define mmGCMC_VM_LOCAL_HBM_ADDRESS_END                                                                0x16f2
#define mmGCMC_VM_LOCAL_HBM_ADDRESS_END_BASE_IDX                                                       0
#define mmGCUTCL2_CGTT_CLK_CTRL                                                                        0x16f3
#define mmGCUTCL2_CGTT_CLK_CTRL_BASE_IDX                                                               0
#define mmGCMC_SHARED_ACTIVE_FCN_ID                                                                    0x16f4
#define mmGCMC_SHARED_ACTIVE_FCN_ID_BASE_IDX                                                           0
#define mmGCMC_SHARED_VIRT_RESET_REQ2                                                                  0x16f5
#define mmGCMC_SHARED_VIRT_RESET_REQ2_BASE_IDX                                                         0
#define mmGCUTCL2_CGTT_BUSY_CTRL                                                                       0x16f6
#define mmGCUTCL2_CGTT_BUSY_CTRL_BASE_IDX                                                              0
#define mmGCUTCL2_HARVEST_BYPASS_GROUPS                                                                0x16f7
#define mmGCUTCL2_HARVEST_BYPASS_GROUPS_BASE_IDX                                                       0


// addressBlock: gc_gcvmsharedvcdec
// base address: 0xa570
#define mmGCMC_VM_FB_LOCATION_BASE                                                                     0x16fc
#define mmGCMC_VM_FB_LOCATION_BASE_BASE_IDX                                                            0
#define mmGCMC_VM_FB_LOCATION_TOP                                                                      0x16fd
#define mmGCMC_VM_FB_LOCATION_TOP_BASE_IDX                                                             0
#define mmGCMC_VM_AGP_TOP                                                                              0x16fe
#define mmGCMC_VM_AGP_TOP_BASE_IDX                                                                     0
#define mmGCMC_VM_AGP_BOT                                                                              0x16ff
#define mmGCMC_VM_AGP_BOT_BASE_IDX                                                                     0
#define mmGCMC_VM_AGP_BASE                                                                             0x1700
#define mmGCMC_VM_AGP_BASE_BASE_IDX                                                                    0
#define mmGCMC_VM_SYSTEM_APERTURE_LOW_ADDR                                                             0x1701
#define mmGCMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                                    0
#define mmGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR                                                            0x1702
#define mmGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                                   0
#define mmGCMC_VM_MX_L1_TLB_CNTL                                                                       0x1703
#define mmGCMC_VM_MX_L1_TLB_CNTL_BASE_IDX                                                              0


// addressBlock: gc_tcdec
// base address: 0xac00
#define mmTCP_INVALIDATE                                                                               0x18a0
#define mmTCP_INVALIDATE_BASE_IDX                                                                      0
#define mmTCP_STATUS                                                                                   0x18a1
#define mmTCP_STATUS_BASE_IDX                                                                          0
#define mmTCP_CNTL                                                                                     0x18a2
#define mmTCP_CNTL_BASE_IDX                                                                            0
#define mmTCP_CREDIT                                                                                   0x18a6
#define mmTCP_CREDIT_BASE_IDX                                                                          0
#define mmTCP_DEBUG_INDEX                                                                              0x18a7
#define mmTCP_DEBUG_INDEX_BASE_IDX                                                                     0
#define mmTCP_DEBUG_DATA                                                                               0x18a8
#define mmTCP_DEBUG_DATA_BASE_IDX                                                                      0


// addressBlock: gc_shdec
// base address: 0xb000
#define mmSPI_SHADER_PGM_RSRC4_PS                                                                      0x19a1
#define mmSPI_SHADER_PGM_RSRC4_PS_BASE_IDX                                                             0
#define mmSPI_SHADER_PGM_CHKSUM_PS                                                                     0x19a6
#define mmSPI_SHADER_PGM_CHKSUM_PS_BASE_IDX                                                            0
#define mmSPI_SHADER_PGM_RSRC3_PS                                                                      0x19a7
#define mmSPI_SHADER_PGM_RSRC3_PS_BASE_IDX                                                             0
#define mmSPI_SHADER_PGM_LO_PS                                                                         0x19a8
#define mmSPI_SHADER_PGM_LO_PS_BASE_IDX                                                                0
#define mmSPI_SHADER_PGM_HI_PS                                                                         0x19a9
#define mmSPI_SHADER_PGM_HI_PS_BASE_IDX                                                                0
#define mmSPI_SHADER_PGM_RSRC1_PS                                                                      0x19aa
#define mmSPI_SHADER_PGM_RSRC1_PS_BASE_IDX                                                             0
#define mmSPI_SHADER_PGM_RSRC2_PS                                                                      0x19ab
#define mmSPI_SHADER_PGM_RSRC2_PS_BASE_IDX                                                             0
#define mmSPI_SHADER_USER_DATA_PS_0                                                                    0x19ac
#define mmSPI_SHADER_USER_DATA_PS_0_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_PS_1                                                                    0x19ad
#define mmSPI_SHADER_USER_DATA_PS_1_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_PS_2                                                                    0x19ae
#define mmSPI_SHADER_USER_DATA_PS_2_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_PS_3                                                                    0x19af
#define mmSPI_SHADER_USER_DATA_PS_3_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_PS_4                                                                    0x19b0
#define mmSPI_SHADER_USER_DATA_PS_4_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_PS_5                                                                    0x19b1
#define mmSPI_SHADER_USER_DATA_PS_5_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_PS_6                                                                    0x19b2
#define mmSPI_SHADER_USER_DATA_PS_6_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_PS_7                                                                    0x19b3
#define mmSPI_SHADER_USER_DATA_PS_7_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_PS_8                                                                    0x19b4
#define mmSPI_SHADER_USER_DATA_PS_8_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_PS_9                                                                    0x19b5
#define mmSPI_SHADER_USER_DATA_PS_9_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_PS_10                                                                   0x19b6
#define mmSPI_SHADER_USER_DATA_PS_10_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_11                                                                   0x19b7
#define mmSPI_SHADER_USER_DATA_PS_11_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_12                                                                   0x19b8
#define mmSPI_SHADER_USER_DATA_PS_12_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_13                                                                   0x19b9
#define mmSPI_SHADER_USER_DATA_PS_13_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_14                                                                   0x19ba
#define mmSPI_SHADER_USER_DATA_PS_14_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_15                                                                   0x19bb
#define mmSPI_SHADER_USER_DATA_PS_15_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_16                                                                   0x19bc
#define mmSPI_SHADER_USER_DATA_PS_16_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_17                                                                   0x19bd
#define mmSPI_SHADER_USER_DATA_PS_17_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_18                                                                   0x19be
#define mmSPI_SHADER_USER_DATA_PS_18_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_19                                                                   0x19bf
#define mmSPI_SHADER_USER_DATA_PS_19_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_20                                                                   0x19c0
#define mmSPI_SHADER_USER_DATA_PS_20_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_21                                                                   0x19c1
#define mmSPI_SHADER_USER_DATA_PS_21_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_22                                                                   0x19c2
#define mmSPI_SHADER_USER_DATA_PS_22_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_23                                                                   0x19c3
#define mmSPI_SHADER_USER_DATA_PS_23_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_24                                                                   0x19c4
#define mmSPI_SHADER_USER_DATA_PS_24_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_25                                                                   0x19c5
#define mmSPI_SHADER_USER_DATA_PS_25_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_26                                                                   0x19c6
#define mmSPI_SHADER_USER_DATA_PS_26_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_27                                                                   0x19c7
#define mmSPI_SHADER_USER_DATA_PS_27_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_28                                                                   0x19c8
#define mmSPI_SHADER_USER_DATA_PS_28_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_29                                                                   0x19c9
#define mmSPI_SHADER_USER_DATA_PS_29_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_30                                                                   0x19ca
#define mmSPI_SHADER_USER_DATA_PS_30_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_PS_31                                                                   0x19cb
#define mmSPI_SHADER_USER_DATA_PS_31_BASE_IDX                                                          0
#define mmSPI_SHADER_REQ_CTRL_PS                                                                       0x19d0
#define mmSPI_SHADER_REQ_CTRL_PS_BASE_IDX                                                              0
#define mmSPI_SHADER_USER_ACCUM_PS_0                                                                   0x19d2
#define mmSPI_SHADER_USER_ACCUM_PS_0_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_ACCUM_PS_1                                                                   0x19d3
#define mmSPI_SHADER_USER_ACCUM_PS_1_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_ACCUM_PS_2                                                                   0x19d4
#define mmSPI_SHADER_USER_ACCUM_PS_2_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_ACCUM_PS_3                                                                   0x19d5
#define mmSPI_SHADER_USER_ACCUM_PS_3_BASE_IDX                                                          0
#define mmSPI_SHADER_PGM_CHKSUM_GS                                                                     0x1a20
#define mmSPI_SHADER_PGM_CHKSUM_GS_BASE_IDX                                                            0
#define mmSPI_SHADER_PGM_RSRC4_GS                                                                      0x1a21
#define mmSPI_SHADER_PGM_RSRC4_GS_BASE_IDX                                                             0
#define mmSPI_SHADER_USER_DATA_ADDR_LO_GS                                                              0x1a22
#define mmSPI_SHADER_USER_DATA_ADDR_LO_GS_BASE_IDX                                                     0
#define mmSPI_SHADER_USER_DATA_ADDR_HI_GS                                                              0x1a23
#define mmSPI_SHADER_USER_DATA_ADDR_HI_GS_BASE_IDX                                                     0
#define mmSPI_SHADER_PGM_LO_ES_GS                                                                      0x1a24
#define mmSPI_SHADER_PGM_LO_ES_GS_BASE_IDX                                                             0
#define mmSPI_SHADER_PGM_HI_ES_GS                                                                      0x1a25
#define mmSPI_SHADER_PGM_HI_ES_GS_BASE_IDX                                                             0
#define mmSPI_SHADER_PGM_RSRC3_GS                                                                      0x1a27
#define mmSPI_SHADER_PGM_RSRC3_GS_BASE_IDX                                                             0
#define mmSPI_SHADER_PGM_LO_GS                                                                         0x1a28
#define mmSPI_SHADER_PGM_LO_GS_BASE_IDX                                                                0
#define mmSPI_SHADER_PGM_HI_GS                                                                         0x1a29
#define mmSPI_SHADER_PGM_HI_GS_BASE_IDX                                                                0
#define mmSPI_SHADER_PGM_RSRC1_GS                                                                      0x1a2a
#define mmSPI_SHADER_PGM_RSRC1_GS_BASE_IDX                                                             0
#define mmSPI_SHADER_PGM_RSRC2_GS                                                                      0x1a2b
#define mmSPI_SHADER_PGM_RSRC2_GS_BASE_IDX                                                             0
#define mmSPI_SHADER_USER_DATA_GS_0                                                                    0x1a2c
#define mmSPI_SHADER_USER_DATA_GS_0_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_GS_1                                                                    0x1a2d
#define mmSPI_SHADER_USER_DATA_GS_1_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_GS_2                                                                    0x1a2e
#define mmSPI_SHADER_USER_DATA_GS_2_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_GS_3                                                                    0x1a2f
#define mmSPI_SHADER_USER_DATA_GS_3_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_GS_4                                                                    0x1a30
#define mmSPI_SHADER_USER_DATA_GS_4_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_GS_5                                                                    0x1a31
#define mmSPI_SHADER_USER_DATA_GS_5_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_GS_6                                                                    0x1a32
#define mmSPI_SHADER_USER_DATA_GS_6_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_GS_7                                                                    0x1a33
#define mmSPI_SHADER_USER_DATA_GS_7_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_GS_8                                                                    0x1a34
#define mmSPI_SHADER_USER_DATA_GS_8_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_GS_9                                                                    0x1a35
#define mmSPI_SHADER_USER_DATA_GS_9_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_GS_10                                                                   0x1a36
#define mmSPI_SHADER_USER_DATA_GS_10_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_11                                                                   0x1a37
#define mmSPI_SHADER_USER_DATA_GS_11_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_12                                                                   0x1a38
#define mmSPI_SHADER_USER_DATA_GS_12_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_13                                                                   0x1a39
#define mmSPI_SHADER_USER_DATA_GS_13_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_14                                                                   0x1a3a
#define mmSPI_SHADER_USER_DATA_GS_14_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_15                                                                   0x1a3b
#define mmSPI_SHADER_USER_DATA_GS_15_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_16                                                                   0x1a3c
#define mmSPI_SHADER_USER_DATA_GS_16_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_17                                                                   0x1a3d
#define mmSPI_SHADER_USER_DATA_GS_17_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_18                                                                   0x1a3e
#define mmSPI_SHADER_USER_DATA_GS_18_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_19                                                                   0x1a3f
#define mmSPI_SHADER_USER_DATA_GS_19_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_20                                                                   0x1a40
#define mmSPI_SHADER_USER_DATA_GS_20_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_21                                                                   0x1a41
#define mmSPI_SHADER_USER_DATA_GS_21_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_22                                                                   0x1a42
#define mmSPI_SHADER_USER_DATA_GS_22_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_23                                                                   0x1a43
#define mmSPI_SHADER_USER_DATA_GS_23_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_24                                                                   0x1a44
#define mmSPI_SHADER_USER_DATA_GS_24_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_25                                                                   0x1a45
#define mmSPI_SHADER_USER_DATA_GS_25_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_26                                                                   0x1a46
#define mmSPI_SHADER_USER_DATA_GS_26_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_27                                                                   0x1a47
#define mmSPI_SHADER_USER_DATA_GS_27_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_28                                                                   0x1a48
#define mmSPI_SHADER_USER_DATA_GS_28_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_29                                                                   0x1a49
#define mmSPI_SHADER_USER_DATA_GS_29_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_30                                                                   0x1a4a
#define mmSPI_SHADER_USER_DATA_GS_30_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_GS_31                                                                   0x1a4b
#define mmSPI_SHADER_USER_DATA_GS_31_BASE_IDX                                                          0
#define mmSPI_SHADER_REQ_CTRL_ESGS                                                                     0x1a50
#define mmSPI_SHADER_REQ_CTRL_ESGS_BASE_IDX                                                            0
#define mmSPI_SHADER_USER_ACCUM_ESGS_0                                                                 0x1a52
#define mmSPI_SHADER_USER_ACCUM_ESGS_0_BASE_IDX                                                        0
#define mmSPI_SHADER_USER_ACCUM_ESGS_1                                                                 0x1a53
#define mmSPI_SHADER_USER_ACCUM_ESGS_1_BASE_IDX                                                        0
#define mmSPI_SHADER_USER_ACCUM_ESGS_2                                                                 0x1a54
#define mmSPI_SHADER_USER_ACCUM_ESGS_2_BASE_IDX                                                        0
#define mmSPI_SHADER_USER_ACCUM_ESGS_3                                                                 0x1a55
#define mmSPI_SHADER_USER_ACCUM_ESGS_3_BASE_IDX                                                        0
#define mmSPI_SHADER_PGM_LO_ES                                                                         0x1a68
#define mmSPI_SHADER_PGM_LO_ES_BASE_IDX                                                                0
#define mmSPI_SHADER_PGM_HI_ES                                                                         0x1a69
#define mmSPI_SHADER_PGM_HI_ES_BASE_IDX                                                                0
#define mmSPI_SHADER_PGM_CHKSUM_HS                                                                     0x1aa0
#define mmSPI_SHADER_PGM_CHKSUM_HS_BASE_IDX                                                            0
#define mmSPI_SHADER_PGM_RSRC4_HS                                                                      0x1aa1
#define mmSPI_SHADER_PGM_RSRC4_HS_BASE_IDX                                                             0
#define mmSPI_SHADER_USER_DATA_ADDR_LO_HS                                                              0x1aa2
#define mmSPI_SHADER_USER_DATA_ADDR_LO_HS_BASE_IDX                                                     0
#define mmSPI_SHADER_USER_DATA_ADDR_HI_HS                                                              0x1aa3
#define mmSPI_SHADER_USER_DATA_ADDR_HI_HS_BASE_IDX                                                     0
#define mmSPI_SHADER_PGM_LO_LS_HS                                                                      0x1aa4
#define mmSPI_SHADER_PGM_LO_LS_HS_BASE_IDX                                                             0
#define mmSPI_SHADER_PGM_HI_LS_HS                                                                      0x1aa5
#define mmSPI_SHADER_PGM_HI_LS_HS_BASE_IDX                                                             0
#define mmSPI_SHADER_PGM_RSRC3_HS                                                                      0x1aa7
#define mmSPI_SHADER_PGM_RSRC3_HS_BASE_IDX                                                             0
#define mmSPI_SHADER_PGM_LO_HS                                                                         0x1aa8
#define mmSPI_SHADER_PGM_LO_HS_BASE_IDX                                                                0
#define mmSPI_SHADER_PGM_HI_HS                                                                         0x1aa9
#define mmSPI_SHADER_PGM_HI_HS_BASE_IDX                                                                0
#define mmSPI_SHADER_PGM_RSRC1_HS                                                                      0x1aaa
#define mmSPI_SHADER_PGM_RSRC1_HS_BASE_IDX                                                             0
#define mmSPI_SHADER_PGM_RSRC2_HS                                                                      0x1aab
#define mmSPI_SHADER_PGM_RSRC2_HS_BASE_IDX                                                             0
#define mmSPI_SHADER_USER_DATA_HS_0                                                                    0x1aac
#define mmSPI_SHADER_USER_DATA_HS_0_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_HS_1                                                                    0x1aad
#define mmSPI_SHADER_USER_DATA_HS_1_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_HS_2                                                                    0x1aae
#define mmSPI_SHADER_USER_DATA_HS_2_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_HS_3                                                                    0x1aaf
#define mmSPI_SHADER_USER_DATA_HS_3_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_HS_4                                                                    0x1ab0
#define mmSPI_SHADER_USER_DATA_HS_4_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_HS_5                                                                    0x1ab1
#define mmSPI_SHADER_USER_DATA_HS_5_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_HS_6                                                                    0x1ab2
#define mmSPI_SHADER_USER_DATA_HS_6_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_HS_7                                                                    0x1ab3
#define mmSPI_SHADER_USER_DATA_HS_7_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_HS_8                                                                    0x1ab4
#define mmSPI_SHADER_USER_DATA_HS_8_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_HS_9                                                                    0x1ab5
#define mmSPI_SHADER_USER_DATA_HS_9_BASE_IDX                                                           0
#define mmSPI_SHADER_USER_DATA_HS_10                                                                   0x1ab6
#define mmSPI_SHADER_USER_DATA_HS_10_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_11                                                                   0x1ab7
#define mmSPI_SHADER_USER_DATA_HS_11_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_12                                                                   0x1ab8
#define mmSPI_SHADER_USER_DATA_HS_12_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_13                                                                   0x1ab9
#define mmSPI_SHADER_USER_DATA_HS_13_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_14                                                                   0x1aba
#define mmSPI_SHADER_USER_DATA_HS_14_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_15                                                                   0x1abb
#define mmSPI_SHADER_USER_DATA_HS_15_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_16                                                                   0x1abc
#define mmSPI_SHADER_USER_DATA_HS_16_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_17                                                                   0x1abd
#define mmSPI_SHADER_USER_DATA_HS_17_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_18                                                                   0x1abe
#define mmSPI_SHADER_USER_DATA_HS_18_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_19                                                                   0x1abf
#define mmSPI_SHADER_USER_DATA_HS_19_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_20                                                                   0x1ac0
#define mmSPI_SHADER_USER_DATA_HS_20_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_21                                                                   0x1ac1
#define mmSPI_SHADER_USER_DATA_HS_21_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_22                                                                   0x1ac2
#define mmSPI_SHADER_USER_DATA_HS_22_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_23                                                                   0x1ac3
#define mmSPI_SHADER_USER_DATA_HS_23_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_24                                                                   0x1ac4
#define mmSPI_SHADER_USER_DATA_HS_24_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_25                                                                   0x1ac5
#define mmSPI_SHADER_USER_DATA_HS_25_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_26                                                                   0x1ac6
#define mmSPI_SHADER_USER_DATA_HS_26_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_27                                                                   0x1ac7
#define mmSPI_SHADER_USER_DATA_HS_27_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_28                                                                   0x1ac8
#define mmSPI_SHADER_USER_DATA_HS_28_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_29                                                                   0x1ac9
#define mmSPI_SHADER_USER_DATA_HS_29_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_30                                                                   0x1aca
#define mmSPI_SHADER_USER_DATA_HS_30_BASE_IDX                                                          0
#define mmSPI_SHADER_USER_DATA_HS_31                                                                   0x1acb
#define mmSPI_SHADER_USER_DATA_HS_31_BASE_IDX                                                          0
#define mmSPI_SHADER_REQ_CTRL_LSHS                                                                     0x1ad0
#define mmSPI_SHADER_REQ_CTRL_LSHS_BASE_IDX                                                            0
#define mmSPI_SHADER_USER_ACCUM_LSHS_0                                                                 0x1ad2
#define mmSPI_SHADER_USER_ACCUM_LSHS_0_BASE_IDX                                                        0
#define mmSPI_SHADER_USER_ACCUM_LSHS_1                                                                 0x1ad3
#define mmSPI_SHADER_USER_ACCUM_LSHS_1_BASE_IDX                                                        0
#define mmSPI_SHADER_USER_ACCUM_LSHS_2                                                                 0x1ad4
#define mmSPI_SHADER_USER_ACCUM_LSHS_2_BASE_IDX                                                        0
#define mmSPI_SHADER_USER_ACCUM_LSHS_3                                                                 0x1ad5
#define mmSPI_SHADER_USER_ACCUM_LSHS_3_BASE_IDX                                                        0
#define mmSPI_SHADER_PGM_LO_LS                                                                         0x1ae8
#define mmSPI_SHADER_PGM_LO_LS_BASE_IDX                                                                0
#define mmSPI_SHADER_PGM_HI_LS                                                                         0x1ae9
#define mmSPI_SHADER_PGM_HI_LS_BASE_IDX                                                                0
#define mmCOMPUTE_DISPATCH_INITIATOR                                                                   0x1ba0
#define mmCOMPUTE_DISPATCH_INITIATOR_BASE_IDX                                                          0
#define mmCOMPUTE_DIM_X                                                                                0x1ba1
#define mmCOMPUTE_DIM_X_BASE_IDX                                                                       0
#define mmCOMPUTE_DIM_Y                                                                                0x1ba2
#define mmCOMPUTE_DIM_Y_BASE_IDX                                                                       0
#define mmCOMPUTE_DIM_Z                                                                                0x1ba3
#define mmCOMPUTE_DIM_Z_BASE_IDX                                                                       0
#define mmCOMPUTE_START_X                                                                              0x1ba4
#define mmCOMPUTE_START_X_BASE_IDX                                                                     0
#define mmCOMPUTE_START_Y                                                                              0x1ba5
#define mmCOMPUTE_START_Y_BASE_IDX                                                                     0
#define mmCOMPUTE_START_Z                                                                              0x1ba6
#define mmCOMPUTE_START_Z_BASE_IDX                                                                     0
#define mmCOMPUTE_NUM_THREAD_X                                                                         0x1ba7
#define mmCOMPUTE_NUM_THREAD_X_BASE_IDX                                                                0
#define mmCOMPUTE_NUM_THREAD_Y                                                                         0x1ba8
#define mmCOMPUTE_NUM_THREAD_Y_BASE_IDX                                                                0
#define mmCOMPUTE_NUM_THREAD_Z                                                                         0x1ba9
#define mmCOMPUTE_NUM_THREAD_Z_BASE_IDX                                                                0
#define mmCOMPUTE_PIPELINESTAT_ENABLE                                                                  0x1baa
#define mmCOMPUTE_PIPELINESTAT_ENABLE_BASE_IDX                                                         0
#define mmCOMPUTE_PERFCOUNT_ENABLE                                                                     0x1bab
#define mmCOMPUTE_PERFCOUNT_ENABLE_BASE_IDX                                                            0
#define mmCOMPUTE_PGM_LO                                                                               0x1bac
#define mmCOMPUTE_PGM_LO_BASE_IDX                                                                      0
#define mmCOMPUTE_PGM_HI                                                                               0x1bad
#define mmCOMPUTE_PGM_HI_BASE_IDX                                                                      0
#define mmCOMPUTE_DISPATCH_PKT_ADDR_LO                                                                 0x1bae
#define mmCOMPUTE_DISPATCH_PKT_ADDR_LO_BASE_IDX                                                        0
#define mmCOMPUTE_DISPATCH_PKT_ADDR_HI                                                                 0x1baf
#define mmCOMPUTE_DISPATCH_PKT_ADDR_HI_BASE_IDX                                                        0
#define mmCOMPUTE_DISPATCH_SCRATCH_BASE_LO                                                             0x1bb0
#define mmCOMPUTE_DISPATCH_SCRATCH_BASE_LO_BASE_IDX                                                    0
#define mmCOMPUTE_DISPATCH_SCRATCH_BASE_HI                                                             0x1bb1
#define mmCOMPUTE_DISPATCH_SCRATCH_BASE_HI_BASE_IDX                                                    0
#define mmCOMPUTE_PGM_RSRC1                                                                            0x1bb2
#define mmCOMPUTE_PGM_RSRC1_BASE_IDX                                                                   0
#define mmCOMPUTE_PGM_RSRC2                                                                            0x1bb3
#define mmCOMPUTE_PGM_RSRC2_BASE_IDX                                                                   0
#define mmCOMPUTE_VMID                                                                                 0x1bb4
#define mmCOMPUTE_VMID_BASE_IDX                                                                        0
#define mmCOMPUTE_RESOURCE_LIMITS                                                                      0x1bb5
#define mmCOMPUTE_RESOURCE_LIMITS_BASE_IDX                                                             0
#define mmCOMPUTE_DESTINATION_EN_SE0                                                                   0x1bb6
#define mmCOMPUTE_DESTINATION_EN_SE0_BASE_IDX                                                          0
#define mmCOMPUTE_STATIC_THREAD_MGMT_SE0                                                               0x1bb6
#define mmCOMPUTE_STATIC_THREAD_MGMT_SE0_BASE_IDX                                                      0
#define mmCOMPUTE_DESTINATION_EN_SE1                                                                   0x1bb7
#define mmCOMPUTE_DESTINATION_EN_SE1_BASE_IDX                                                          0
#define mmCOMPUTE_STATIC_THREAD_MGMT_SE1                                                               0x1bb7
#define mmCOMPUTE_STATIC_THREAD_MGMT_SE1_BASE_IDX                                                      0
#define mmCOMPUTE_TMPRING_SIZE                                                                         0x1bb8
#define mmCOMPUTE_TMPRING_SIZE_BASE_IDX                                                                0
#define mmCOMPUTE_DESTINATION_EN_SE2                                                                   0x1bb9
#define mmCOMPUTE_DESTINATION_EN_SE2_BASE_IDX                                                          0
#define mmCOMPUTE_STATIC_THREAD_MGMT_SE2                                                               0x1bb9
#define mmCOMPUTE_STATIC_THREAD_MGMT_SE2_BASE_IDX                                                      0
#define mmCOMPUTE_DESTINATION_EN_SE3                                                                   0x1bba
#define mmCOMPUTE_DESTINATION_EN_SE3_BASE_IDX                                                          0
#define mmCOMPUTE_STATIC_THREAD_MGMT_SE3                                                               0x1bba
#define mmCOMPUTE_STATIC_THREAD_MGMT_SE3_BASE_IDX                                                      0
#define mmCOMPUTE_RESTART_X                                                                            0x1bbb
#define mmCOMPUTE_RESTART_X_BASE_IDX                                                                   0
#define mmCOMPUTE_RESTART_Y                                                                            0x1bbc
#define mmCOMPUTE_RESTART_Y_BASE_IDX                                                                   0
#define mmCOMPUTE_RESTART_Z                                                                            0x1bbd
#define mmCOMPUTE_RESTART_Z_BASE_IDX                                                                   0
#define mmCOMPUTE_THREAD_TRACE_ENABLE                                                                  0x1bbe
#define mmCOMPUTE_THREAD_TRACE_ENABLE_BASE_IDX                                                         0
#define mmCOMPUTE_MISC_RESERVED                                                                        0x1bbf
#define mmCOMPUTE_MISC_RESERVED_BASE_IDX                                                               0
#define mmCOMPUTE_DISPATCH_ID                                                                          0x1bc0
#define mmCOMPUTE_DISPATCH_ID_BASE_IDX                                                                 0
#define mmCOMPUTE_THREADGROUP_ID                                                                       0x1bc1
#define mmCOMPUTE_THREADGROUP_ID_BASE_IDX                                                              0
#define mmCOMPUTE_REQ_CTRL                                                                             0x1bc2
#define mmCOMPUTE_REQ_CTRL_BASE_IDX                                                                    0
#define mmCOMPUTE_USER_ACCUM_0                                                                         0x1bc4
#define mmCOMPUTE_USER_ACCUM_0_BASE_IDX                                                                0
#define mmCOMPUTE_USER_ACCUM_1                                                                         0x1bc5
#define mmCOMPUTE_USER_ACCUM_1_BASE_IDX                                                                0
#define mmCOMPUTE_USER_ACCUM_2                                                                         0x1bc6
#define mmCOMPUTE_USER_ACCUM_2_BASE_IDX                                                                0
#define mmCOMPUTE_USER_ACCUM_3                                                                         0x1bc7
#define mmCOMPUTE_USER_ACCUM_3_BASE_IDX                                                                0
#define mmCOMPUTE_PGM_RSRC3                                                                            0x1bc8
#define mmCOMPUTE_PGM_RSRC3_BASE_IDX                                                                   0
#define mmCOMPUTE_DDID_INDEX                                                                           0x1bc9
#define mmCOMPUTE_DDID_INDEX_BASE_IDX                                                                  0
#define mmCOMPUTE_SHADER_CHKSUM                                                                        0x1bca
#define mmCOMPUTE_SHADER_CHKSUM_BASE_IDX                                                               0
#define mmCOMPUTE_RELAUNCH                                                                             0x1bcb
#define mmCOMPUTE_RELAUNCH_BASE_IDX                                                                    0
#define mmCOMPUTE_WAVE_RESTORE_ADDR_LO                                                                 0x1bcc
#define mmCOMPUTE_WAVE_RESTORE_ADDR_LO_BASE_IDX                                                        0
#define mmCOMPUTE_WAVE_RESTORE_ADDR_HI                                                                 0x1bcd
#define mmCOMPUTE_WAVE_RESTORE_ADDR_HI_BASE_IDX                                                        0
#define mmCOMPUTE_RELAUNCH2                                                                            0x1bce
#define mmCOMPUTE_RELAUNCH2_BASE_IDX                                                                   0
#define mmCOMPUTE_USER_DATA_0                                                                          0x1be0
#define mmCOMPUTE_USER_DATA_0_BASE_IDX                                                                 0
#define mmCOMPUTE_USER_DATA_1                                                                          0x1be1
#define mmCOMPUTE_USER_DATA_1_BASE_IDX                                                                 0
#define mmCOMPUTE_USER_DATA_2                                                                          0x1be2
#define mmCOMPUTE_USER_DATA_2_BASE_IDX                                                                 0
#define mmCOMPUTE_USER_DATA_3                                                                          0x1be3
#define mmCOMPUTE_USER_DATA_3_BASE_IDX                                                                 0
#define mmCOMPUTE_USER_DATA_4                                                                          0x1be4
#define mmCOMPUTE_USER_DATA_4_BASE_IDX                                                                 0
#define mmCOMPUTE_USER_DATA_5                                                                          0x1be5
#define mmCOMPUTE_USER_DATA_5_BASE_IDX                                                                 0
#define mmCOMPUTE_USER_DATA_6                                                                          0x1be6
#define mmCOMPUTE_USER_DATA_6_BASE_IDX                                                                 0
#define mmCOMPUTE_USER_DATA_7                                                                          0x1be7
#define mmCOMPUTE_USER_DATA_7_BASE_IDX                                                                 0
#define mmCOMPUTE_USER_DATA_8                                                                          0x1be8
#define mmCOMPUTE_USER_DATA_8_BASE_IDX                                                                 0
#define mmCOMPUTE_USER_DATA_9                                                                          0x1be9
#define mmCOMPUTE_USER_DATA_9_BASE_IDX                                                                 0
#define mmCOMPUTE_USER_DATA_10                                                                         0x1bea
#define mmCOMPUTE_USER_DATA_10_BASE_IDX                                                                0
#define mmCOMPUTE_USER_DATA_11                                                                         0x1beb
#define mmCOMPUTE_USER_DATA_11_BASE_IDX                                                                0
#define mmCOMPUTE_USER_DATA_12                                                                         0x1bec
#define mmCOMPUTE_USER_DATA_12_BASE_IDX                                                                0
#define mmCOMPUTE_USER_DATA_13                                                                         0x1bed
#define mmCOMPUTE_USER_DATA_13_BASE_IDX                                                                0
#define mmCOMPUTE_USER_DATA_14                                                                         0x1bee
#define mmCOMPUTE_USER_DATA_14_BASE_IDX                                                                0
#define mmCOMPUTE_USER_DATA_15                                                                         0x1bef
#define mmCOMPUTE_USER_DATA_15_BASE_IDX                                                                0
#define mmCOMPUTE_DISPATCH_TUNNEL                                                                      0x1c1d
#define mmCOMPUTE_DISPATCH_TUNNEL_BASE_IDX                                                             0
#define mmCOMPUTE_DISPATCH_END                                                                         0x1c1e
#define mmCOMPUTE_DISPATCH_END_BASE_IDX                                                                0
#define mmCOMPUTE_NOWHERE                                                                              0x1c1f
#define mmCOMPUTE_NOWHERE_BASE_IDX                                                                     0
#define mmSH_RESERVED_REG0                                                                             0x1c20
#define mmSH_RESERVED_REG0_BASE_IDX                                                                    0
#define mmSH_RESERVED_REG1                                                                             0x1c21
#define mmSH_RESERVED_REG1_BASE_IDX                                                                    0


// addressBlock: gc_cppdec
// base address: 0xc080
#define mmCP_DFY_CNTL                                                                                  0x1dc0
#define mmCP_DFY_CNTL_BASE_IDX                                                                         0
#define mmCP_DFY_STAT                                                                                  0x1dc1
#define mmCP_DFY_STAT_BASE_IDX                                                                         0
#define mmCP_DFY_ADDR_HI                                                                               0x1dc2
#define mmCP_DFY_ADDR_HI_BASE_IDX                                                                      0
#define mmCP_DFY_ADDR_LO                                                                               0x1dc3
#define mmCP_DFY_ADDR_LO_BASE_IDX                                                                      0
#define mmCP_DFY_DATA_0                                                                                0x1dc4
#define mmCP_DFY_DATA_0_BASE_IDX                                                                       0
#define mmCP_DFY_DATA_1                                                                                0x1dc5
#define mmCP_DFY_DATA_1_BASE_IDX                                                                       0
#define mmCP_DFY_DATA_2                                                                                0x1dc6
#define mmCP_DFY_DATA_2_BASE_IDX                                                                       0
#define mmCP_DFY_DATA_3                                                                                0x1dc7
#define mmCP_DFY_DATA_3_BASE_IDX                                                                       0
#define mmCP_DFY_DATA_4                                                                                0x1dc8
#define mmCP_DFY_DATA_4_BASE_IDX                                                                       0
#define mmCP_DFY_DATA_5                                                                                0x1dc9
#define mmCP_DFY_DATA_5_BASE_IDX                                                                       0
#define mmCP_DFY_DATA_6                                                                                0x1dca
#define mmCP_DFY_DATA_6_BASE_IDX                                                                       0
#define mmCP_DFY_DATA_7                                                                                0x1dcb
#define mmCP_DFY_DATA_7_BASE_IDX                                                                       0
#define mmCP_DFY_DATA_8                                                                                0x1dcc
#define mmCP_DFY_DATA_8_BASE_IDX                                                                       0
#define mmCP_DFY_DATA_9                                                                                0x1dcd
#define mmCP_DFY_DATA_9_BASE_IDX                                                                       0
#define mmCP_DFY_DATA_10                                                                               0x1dce
#define mmCP_DFY_DATA_10_BASE_IDX                                                                      0
#define mmCP_DFY_DATA_11                                                                               0x1dcf
#define mmCP_DFY_DATA_11_BASE_IDX                                                                      0
#define mmCP_DFY_DATA_12                                                                               0x1dd0
#define mmCP_DFY_DATA_12_BASE_IDX                                                                      0
#define mmCP_DFY_DATA_13                                                                               0x1dd1
#define mmCP_DFY_DATA_13_BASE_IDX                                                                      0
#define mmCP_DFY_DATA_14                                                                               0x1dd2
#define mmCP_DFY_DATA_14_BASE_IDX                                                                      0
#define mmCP_DFY_DATA_15                                                                               0x1dd3
#define mmCP_DFY_DATA_15_BASE_IDX                                                                      0
#define mmCP_DFY_CMD                                                                                   0x1dd4
#define mmCP_DFY_CMD_BASE_IDX                                                                          0
#define mmCP_EOPQ_WAIT_TIME                                                                            0x1dd5
#define mmCP_EOPQ_WAIT_TIME_BASE_IDX                                                                   0
#define mmCP_CPC_MGCG_SYNC_CNTL                                                                        0x1dd6
#define mmCP_CPC_MGCG_SYNC_CNTL_BASE_IDX                                                               0
#define mmCPC_INT_INFO                                                                                 0x1dd7
#define mmCPC_INT_INFO_BASE_IDX                                                                        0
#define mmCP_VIRT_STATUS                                                                               0x1dd8
#define mmCP_VIRT_STATUS_BASE_IDX                                                                      0
#define mmCPC_INT_ADDR                                                                                 0x1dd9
#define mmCPC_INT_ADDR_BASE_IDX                                                                        0
#define mmCPC_INT_PASID                                                                                0x1dda
#define mmCPC_INT_PASID_BASE_IDX                                                                       0
#define mmCP_GFX_ERROR                                                                                 0x1ddb
#define mmCP_GFX_ERROR_BASE_IDX                                                                        0
#define mmCPG_UTCL1_CNTL                                                                               0x1ddc
#define mmCPG_UTCL1_CNTL_BASE_IDX                                                                      0
#define mmCPC_UTCL1_CNTL                                                                               0x1ddd
#define mmCPC_UTCL1_CNTL_BASE_IDX                                                                      0
#define mmCPF_UTCL1_CNTL                                                                               0x1dde
#define mmCPF_UTCL1_CNTL_BASE_IDX                                                                      0
#define mmCP_AQL_SMM_STATUS                                                                            0x1ddf
#define mmCP_AQL_SMM_STATUS_BASE_IDX                                                                   0
#define mmCP_RB0_BASE                                                                                  0x1de0
#define mmCP_RB0_BASE_BASE_IDX                                                                         0
#define mmCP_RB_BASE                                                                                   0x1de0
#define mmCP_RB_BASE_BASE_IDX                                                                          0
#define mmCP_RB0_CNTL                                                                                  0x1de1
#define mmCP_RB0_CNTL_BASE_IDX                                                                         0
#define mmCP_RB_CNTL                                                                                   0x1de1
#define mmCP_RB_CNTL_BASE_IDX                                                                          0
#define mmCP_RB_RPTR_WR                                                                                0x1de2
#define mmCP_RB_RPTR_WR_BASE_IDX                                                                       0
#define mmCP_RB0_RPTR_ADDR                                                                             0x1de3
#define mmCP_RB0_RPTR_ADDR_BASE_IDX                                                                    0
#define mmCP_RB_RPTR_ADDR                                                                              0x1de3
#define mmCP_RB_RPTR_ADDR_BASE_IDX                                                                     0
#define mmCP_RB0_RPTR_ADDR_HI                                                                          0x1de4
#define mmCP_RB0_RPTR_ADDR_HI_BASE_IDX                                                                 0
#define mmCP_RB_RPTR_ADDR_HI                                                                           0x1de4
#define mmCP_RB_RPTR_ADDR_HI_BASE_IDX                                                                  0
#define mmCP_RB0_BUFSZ_MASK                                                                            0x1de5
#define mmCP_RB0_BUFSZ_MASK_BASE_IDX                                                                   0
#define mmCP_RB_BUFSZ_MASK                                                                             0x1de5
#define mmCP_RB_BUFSZ_MASK_BASE_IDX                                                                    0
#define mmCP_TMZ_STATE                                                                                 0x1de7
#define mmCP_TMZ_STATE_BASE_IDX                                                                        0
#define mmGC_PRIV_MODE                                                                                 0x1de8
#define mmGC_PRIV_MODE_BASE_IDX                                                                        0
#define mmCP_INT_CNTL                                                                                  0x1de9
#define mmCP_INT_CNTL_BASE_IDX                                                                         0
#define mmCP_INT_STATUS                                                                                0x1dea
#define mmCP_INT_STATUS_BASE_IDX                                                                       0
#define mmCP_DEVICE_ID                                                                                 0x1deb
#define mmCP_DEVICE_ID_BASE_IDX                                                                        0
#define mmCP_ME0_PIPE_PRIORITY_CNTS                                                                    0x1dec
#define mmCP_ME0_PIPE_PRIORITY_CNTS_BASE_IDX                                                           0
#define mmCP_RING_PRIORITY_CNTS                                                                        0x1dec
#define mmCP_RING_PRIORITY_CNTS_BASE_IDX                                                               0
#define mmCP_ME0_PIPE0_PRIORITY                                                                        0x1ded
#define mmCP_ME0_PIPE0_PRIORITY_BASE_IDX                                                               0
#define mmCP_RING0_PRIORITY                                                                            0x1ded
#define mmCP_RING0_PRIORITY_BASE_IDX                                                                   0
#define mmCP_FATAL_ERROR                                                                               0x1df0
#define mmCP_FATAL_ERROR_BASE_IDX                                                                      0
#define mmCP_RB_VMID                                                                                   0x1df1
#define mmCP_RB_VMID_BASE_IDX                                                                          0
#define mmCP_ME0_PIPE0_VMID                                                                            0x1df2
#define mmCP_ME0_PIPE0_VMID_BASE_IDX                                                                   0
#define mmCP_RB0_WPTR                                                                                  0x1df4
#define mmCP_RB0_WPTR_BASE_IDX                                                                         0
#define mmCP_RB_WPTR                                                                                   0x1df4
#define mmCP_RB_WPTR_BASE_IDX                                                                          0
#define mmCP_RB0_WPTR_HI                                                                               0x1df5
#define mmCP_RB0_WPTR_HI_BASE_IDX                                                                      0
#define mmCP_RB_WPTR_HI                                                                                0x1df5
#define mmCP_RB_WPTR_HI_BASE_IDX                                                                       0
#define mmCP_PROCESS_QUANTUM                                                                           0x1df9
#define mmCP_PROCESS_QUANTUM_BASE_IDX                                                                  0
#define mmCP_RB_DOORBELL_RANGE_LOWER                                                                   0x1dfa
#define mmCP_RB_DOORBELL_RANGE_LOWER_BASE_IDX                                                          0
#define mmCP_RB_DOORBELL_RANGE_UPPER                                                                   0x1dfb
#define mmCP_RB_DOORBELL_RANGE_UPPER_BASE_IDX                                                          0
#define mmCP_MEC_DOORBELL_RANGE_LOWER                                                                  0x1dfc
#define mmCP_MEC_DOORBELL_RANGE_LOWER_BASE_IDX                                                         0
#define mmCP_MEC_DOORBELL_RANGE_UPPER                                                                  0x1dfd
#define mmCP_MEC_DOORBELL_RANGE_UPPER_BASE_IDX                                                         0
#define mmCPG_UTCL1_ERROR                                                                              0x1dfe
#define mmCPG_UTCL1_ERROR_BASE_IDX                                                                     0
#define mmCPC_UTCL1_ERROR                                                                              0x1dff
#define mmCPC_UTCL1_ERROR_BASE_IDX                                                                     0
#define mmCP_INT_CNTL_RING0                                                                            0x1e0a
#define mmCP_INT_CNTL_RING0_BASE_IDX                                                                   0
#define mmCP_INT_STATUS_RING0                                                                          0x1e0d
#define mmCP_INT_STATUS_RING0_BASE_IDX                                                                 0
#define mmCP_IB1_PRIV_BASE_LO                                                                          0x1e10
#define mmCP_IB1_PRIV_BASE_LO_BASE_IDX                                                                 0
#define mmCP_IB1_PRIV_BASE_HI                                                                          0x1e11
#define mmCP_IB1_PRIV_BASE_HI_BASE_IDX                                                                 0
#define mmCP_IB1_PRIV_BUFSZ                                                                            0x1e12
#define mmCP_IB1_PRIV_BUFSZ_BASE_IDX                                                                   0
#define mmCP_ME_F32_INTERRUPT                                                                          0x1e13
#define mmCP_ME_F32_INTERRUPT_BASE_IDX                                                                 0
#define mmCP_PFP_F32_INTERRUPT                                                                         0x1e14
#define mmCP_PFP_F32_INTERRUPT_BASE_IDX                                                                0
#define mmCP_MEC1_F32_INTERRUPT                                                                        0x1e16
#define mmCP_MEC1_F32_INTERRUPT_BASE_IDX                                                               0
#define mmCP_PWR_CNTL                                                                                  0x1e18
#define mmCP_PWR_CNTL_BASE_IDX                                                                         0
#define mmCP_ECC_FIRSTOCCURRENCE                                                                       0x1e1a
#define mmCP_ECC_FIRSTOCCURRENCE_BASE_IDX                                                              0
#define mmCP_ECC_FIRSTOCCURRENCE_RING0                                                                 0x1e1b
#define mmCP_ECC_FIRSTOCCURRENCE_RING0_BASE_IDX                                                        0
#define mmGB_EDC_MODE                                                                                  0x1e1e
#define mmGB_EDC_MODE_BASE_IDX                                                                         0
#define mmCP_DEBUG                                                                                     0x1e1f
#define mmCP_DEBUG_BASE_IDX                                                                            0
#define mmCP_CPF_DEBUG                                                                                 0x1e20
#define mmCP_CPF_DEBUG_BASE_IDX                                                                        0
#define mmCP_CPC_DEBUG                                                                                 0x1e21
#define mmCP_CPC_DEBUG_BASE_IDX                                                                        0
#define mmCP_PQ_WPTR_POLL_CNTL                                                                         0x1e23
#define mmCP_PQ_WPTR_POLL_CNTL_BASE_IDX                                                                0
#define mmCP_PQ_WPTR_POLL_CNTL1                                                                        0x1e24
#define mmCP_PQ_WPTR_POLL_CNTL1_BASE_IDX                                                               0
#define mmCP_ME1_PIPE0_INT_CNTL                                                                        0x1e25
#define mmCP_ME1_PIPE0_INT_CNTL_BASE_IDX                                                               0
#define mmCP_ME1_PIPE0_INT_STATUS                                                                      0x1e2d
#define mmCP_ME1_PIPE0_INT_STATUS_BASE_IDX                                                             0
#define mmCP_ME1_INT_STAT_DEBUG                                                                        0x1e35
#define mmCP_ME1_INT_STAT_DEBUG_BASE_IDX                                                               0
#define mmCP_GFX_QUEUE_INDEX                                                                           0x1e37
#define mmCP_GFX_QUEUE_INDEX_BASE_IDX                                                                  0
#define mmCC_GC_EDC_CONFIG                                                                             0x1e38
#define mmCC_GC_EDC_CONFIG_BASE_IDX                                                                    0
#define mmCP_ME1_PIPE_PRIORITY_CNTS                                                                    0x1e39
#define mmCP_ME1_PIPE_PRIORITY_CNTS_BASE_IDX                                                           0
#define mmCP_ME1_PIPE0_PRIORITY                                                                        0x1e3a
#define mmCP_ME1_PIPE0_PRIORITY_BASE_IDX                                                               0
#define mmCP_PFP_PRGRM_CNTR_START                                                                      0x1e44
#define mmCP_PFP_PRGRM_CNTR_START_BASE_IDX                                                             0
#define mmCP_ME_PRGRM_CNTR_START                                                                       0x1e45
#define mmCP_ME_PRGRM_CNTR_START_BASE_IDX                                                              0
#define mmCP_MEC1_PRGRM_CNTR_START                                                                     0x1e46
#define mmCP_MEC1_PRGRM_CNTR_START_BASE_IDX                                                            0
#define mmCP_PFP_INTR_ROUTINE_START                                                                    0x1e49
#define mmCP_PFP_INTR_ROUTINE_START_BASE_IDX                                                           0
#define mmCP_ME_INTR_ROUTINE_START                                                                     0x1e4a
#define mmCP_ME_INTR_ROUTINE_START_BASE_IDX                                                            0
#define mmCP_MEC1_INTR_ROUTINE_START                                                                   0x1e4b
#define mmCP_MEC1_INTR_ROUTINE_START_BASE_IDX                                                          0
#define mmCP_CONTEXT_CNTL                                                                              0x1e4d
#define mmCP_CONTEXT_CNTL_BASE_IDX                                                                     0
#define mmCP_MAX_CONTEXT                                                                               0x1e4e
#define mmCP_MAX_CONTEXT_BASE_IDX                                                                      0
#define mmCP_IQ_WAIT_TIME1                                                                             0x1e4f
#define mmCP_IQ_WAIT_TIME1_BASE_IDX                                                                    0
#define mmCP_IQ_WAIT_TIME2                                                                             0x1e50
#define mmCP_IQ_WAIT_TIME2_BASE_IDX                                                                    0
#define mmCP_RB0_BASE_HI                                                                               0x1e51
#define mmCP_RB0_BASE_HI_BASE_IDX                                                                      0
#define mmCP_VMID_RESET                                                                                0x1e53
#define mmCP_VMID_RESET_BASE_IDX                                                                       0
#define mmCP_VMID_RESET_1                                                                              0x1e53
#define mmCP_VMID_RESET_1_BASE_IDX                                                                     0
#define mmCPC_INT_CNTL                                                                                 0x1e54
#define mmCPC_INT_CNTL_BASE_IDX                                                                        0
#define mmCPC_INT_STATUS                                                                               0x1e55
#define mmCPC_INT_STATUS_BASE_IDX                                                                      0
#define mmCP_VMID_PREEMPT                                                                              0x1e56
#define mmCP_VMID_PREEMPT_BASE_IDX                                                                     0
#define mmCPC_INT_CNTX_ID                                                                              0x1e57
#define mmCPC_INT_CNTX_ID_BASE_IDX                                                                     0
#define mmCP_PQ_STATUS                                                                                 0x1e58
#define mmCP_PQ_STATUS_BASE_IDX                                                                        0
#define mmCP_MAX_DRAW_COUNT                                                                            0x1e5c
#define mmCP_MAX_DRAW_COUNT_BASE_IDX                                                                   0
#define mmCP_MEC1_F32_INT_DIS                                                                          0x1e5d
#define mmCP_MEC1_F32_INT_DIS_BASE_IDX                                                                 0
#define mmCP_VMID_STATUS                                                                               0x1e5f
#define mmCP_VMID_STATUS_BASE_IDX                                                                      0
#define mmCPC_SUSPEND_CTX_SAVE_BASE_ADDR_LO                                                            0x1e60
#define mmCPC_SUSPEND_CTX_SAVE_BASE_ADDR_LO_BASE_IDX                                                   0
#define mmCPC_SUSPEND_CTX_SAVE_BASE_ADDR_HI                                                            0x1e61
#define mmCPC_SUSPEND_CTX_SAVE_BASE_ADDR_HI_BASE_IDX                                                   0
#define mmCPC_SUSPEND_CTX_SAVE_CONTROL                                                                 0x1e62
#define mmCPC_SUSPEND_CTX_SAVE_CONTROL_BASE_IDX                                                        0
#define mmCPC_SUSPEND_CNTL_STACK_OFFSET                                                                0x1e63
#define mmCPC_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX                                                       0
#define mmCPC_SUSPEND_CNTL_STACK_SIZE                                                                  0x1e64
#define mmCPC_SUSPEND_CNTL_STACK_SIZE_BASE_IDX                                                         0
#define mmCPC_SUSPEND_WG_STATE_OFFSET                                                                  0x1e65
#define mmCPC_SUSPEND_WG_STATE_OFFSET_BASE_IDX                                                         0
#define mmCPC_SUSPEND_CTX_SAVE_SIZE                                                                    0x1e66
#define mmCPC_SUSPEND_CTX_SAVE_SIZE_BASE_IDX                                                           0
#define mmCPC_OS_PIPES                                                                                 0x1e67
#define mmCPC_OS_PIPES_BASE_IDX                                                                        0
#define mmCP_SUSPEND_RESUME_REQ                                                                        0x1e68
#define mmCP_SUSPEND_RESUME_REQ_BASE_IDX                                                               0
#define mmCP_SUSPEND_CNTL                                                                              0x1e69
#define mmCP_SUSPEND_CNTL_BASE_IDX                                                                     0
#define mmCP_IQ_WAIT_TIME3                                                                             0x1e6a
#define mmCP_IQ_WAIT_TIME3_BASE_IDX                                                                    0
#define mmCPC_DDID_BASE_ADDR_LO                                                                        0x1e6b
#define mmCPC_DDID_BASE_ADDR_LO_BASE_IDX                                                               0
#define mmCP_DDID_BASE_ADDR_LO                                                                         0x1e6b
#define mmCP_DDID_BASE_ADDR_LO_BASE_IDX                                                                0
#define mmCPC_DDID_BASE_ADDR_HI                                                                        0x1e6c
#define mmCPC_DDID_BASE_ADDR_HI_BASE_IDX                                                               0
#define mmCP_DDID_BASE_ADDR_HI                                                                         0x1e6c
#define mmCP_DDID_BASE_ADDR_HI_BASE_IDX                                                                0
#define mmCPC_DDID_CNTL                                                                                0x1e6d
#define mmCPC_DDID_CNTL_BASE_IDX                                                                       0
#define mmCP_DDID_CNTL                                                                                 0x1e6d
#define mmCP_DDID_CNTL_BASE_IDX                                                                        0
#define mmCP_GFX_DDID_INFLIGHT_COUNT                                                                   0x1e6e
#define mmCP_GFX_DDID_INFLIGHT_COUNT_BASE_IDX                                                          0
#define mmCP_GFX_DDID_WPTR                                                                             0x1e6f
#define mmCP_GFX_DDID_WPTR_BASE_IDX                                                                    0
#define mmCP_GFX_DDID_RPTR                                                                             0x1e70
#define mmCP_GFX_DDID_RPTR_BASE_IDX                                                                    0
#define mmCP_GFX_DDID_DELTA_RPT_COUNT                                                                  0x1e71
#define mmCP_GFX_DDID_DELTA_RPT_COUNT_BASE_IDX                                                         0
#define mmCP_GFX_HPD_STATUS0                                                                           0x1e72
#define mmCP_GFX_HPD_STATUS0_BASE_IDX                                                                  0
#define mmCP_GFX_HPD_CONTROL0                                                                          0x1e73
#define mmCP_GFX_HPD_CONTROL0_BASE_IDX                                                                 0
#define mmCP_GFX_HPD_OSPRE_FENCE_ADDR_LO                                                               0x1e74
#define mmCP_GFX_HPD_OSPRE_FENCE_ADDR_LO_BASE_IDX                                                      0
#define mmCP_GFX_HPD_OSPRE_FENCE_ADDR_HI                                                               0x1e75
#define mmCP_GFX_HPD_OSPRE_FENCE_ADDR_HI_BASE_IDX                                                      0
#define mmCP_GFX_HPD_OSPRE_FENCE_DATA_LO                                                               0x1e76
#define mmCP_GFX_HPD_OSPRE_FENCE_DATA_LO_BASE_IDX                                                      0
#define mmCP_GFX_HPD_OSPRE_FENCE_DATA_HI                                                               0x1e77
#define mmCP_GFX_HPD_OSPRE_FENCE_DATA_HI_BASE_IDX                                                      0
#define mmCP_GFX_INDEX_MUTEX                                                                           0x1e78
#define mmCP_GFX_INDEX_MUTEX_BASE_IDX                                                                  0
#define mmCP_GFX_MQD_BASE_ADDR                                                                         0x1e7e
#define mmCP_GFX_MQD_BASE_ADDR_BASE_IDX                                                                0
#define mmCP_GFX_MQD_BASE_ADDR_HI                                                                      0x1e7f
#define mmCP_GFX_MQD_BASE_ADDR_HI_BASE_IDX                                                             0
#define mmCP_GFX_HQD_ACTIVE                                                                            0x1e80
#define mmCP_GFX_HQD_ACTIVE_BASE_IDX                                                                   0
#define mmCP_GFX_HQD_VMID                                                                              0x1e81
#define mmCP_GFX_HQD_VMID_BASE_IDX                                                                     0
#define mmCP_GFX_HQD_QUEUE_PRIORITY                                                                    0x1e84
#define mmCP_GFX_HQD_QUEUE_PRIORITY_BASE_IDX                                                           0
#define mmCP_GFX_HQD_QUANTUM                                                                           0x1e85
#define mmCP_GFX_HQD_QUANTUM_BASE_IDX                                                                  0
#define mmCP_GFX_HQD_BASE                                                                              0x1e86
#define mmCP_GFX_HQD_BASE_BASE_IDX                                                                     0
#define mmCP_GFX_HQD_BASE_HI                                                                           0x1e87
#define mmCP_GFX_HQD_BASE_HI_BASE_IDX                                                                  0
#define mmCP_GFX_HQD_RPTR                                                                              0x1e88
#define mmCP_GFX_HQD_RPTR_BASE_IDX                                                                     0
#define mmCP_GFX_HQD_RPTR_ADDR                                                                         0x1e89
#define mmCP_GFX_HQD_RPTR_ADDR_BASE_IDX                                                                0
#define mmCP_GFX_HQD_RPTR_ADDR_HI                                                                      0x1e8a
#define mmCP_GFX_HQD_RPTR_ADDR_HI_BASE_IDX                                                             0
#define mmCP_RB_WPTR_POLL_ADDR_LO                                                                      0x1e8b
#define mmCP_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                             0
#define mmCP_RB_WPTR_POLL_ADDR_HI                                                                      0x1e8c
#define mmCP_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                             0
#define mmCP_RB_DOORBELL_CONTROL                                                                       0x1e8d
#define mmCP_RB_DOORBELL_CONTROL_BASE_IDX                                                              0
#define mmCP_GFX_HQD_OFFSET                                                                            0x1e8e
#define mmCP_GFX_HQD_OFFSET_BASE_IDX                                                                   0
#define mmCP_GFX_HQD_CNTL                                                                              0x1e8f
#define mmCP_GFX_HQD_CNTL_BASE_IDX                                                                     0
#define mmCP_GFX_HQD_CSMD_RPTR                                                                         0x1e90
#define mmCP_GFX_HQD_CSMD_RPTR_BASE_IDX                                                                0
#define mmCP_GFX_HQD_WPTR                                                                              0x1e91
#define mmCP_GFX_HQD_WPTR_BASE_IDX                                                                     0
#define mmCP_GFX_HQD_WPTR_HI                                                                           0x1e92
#define mmCP_GFX_HQD_WPTR_HI_BASE_IDX                                                                  0
#define mmCP_GFX_HQD_DEQUEUE_REQUEST                                                                   0x1e93
#define mmCP_GFX_HQD_DEQUEUE_REQUEST_BASE_IDX                                                          0
#define mmCP_GFX_HQD_MAPPED                                                                            0x1e94
#define mmCP_GFX_HQD_MAPPED_BASE_IDX                                                                   0
#define mmCP_GFX_HQD_QUE_MGR_CONTROL                                                                   0x1e95
#define mmCP_GFX_HQD_QUE_MGR_CONTROL_BASE_IDX                                                          0
#define mmCP_GFX_HQD_HQ_STATUS0                                                                        0x1e98
#define mmCP_GFX_HQD_HQ_STATUS0_BASE_IDX                                                               0
#define mmCP_GFX_HQD_HQ_CONTROL0                                                                       0x1e99
#define mmCP_GFX_HQD_HQ_CONTROL0_BASE_IDX                                                              0
#define mmCP_GFX_MQD_CONTROL                                                                           0x1e9a
#define mmCP_GFX_MQD_CONTROL_BASE_IDX                                                                  0
#define mmCP_HQD_GFX_CONTROL                                                                           0x1e9f
#define mmCP_HQD_GFX_CONTROL_BASE_IDX                                                                  0
#define mmCP_HQD_GFX_STATUS                                                                            0x1ea0
#define mmCP_HQD_GFX_STATUS_BASE_IDX                                                                   0
#define mmCP_DMA_WATCH0_ADDR_LO                                                                        0x1ec0
#define mmCP_DMA_WATCH0_ADDR_LO_BASE_IDX                                                               0
#define mmCP_DMA_WATCH0_ADDR_HI                                                                        0x1ec1
#define mmCP_DMA_WATCH0_ADDR_HI_BASE_IDX                                                               0
#define mmCP_DMA_WATCH0_MASK                                                                           0x1ec2
#define mmCP_DMA_WATCH0_MASK_BASE_IDX                                                                  0
#define mmCP_DMA_WATCH0_CNTL                                                                           0x1ec3
#define mmCP_DMA_WATCH0_CNTL_BASE_IDX                                                                  0
#define mmCP_DMA_WATCH1_ADDR_LO                                                                        0x1ec4
#define mmCP_DMA_WATCH1_ADDR_LO_BASE_IDX                                                               0
#define mmCP_DMA_WATCH1_ADDR_HI                                                                        0x1ec5
#define mmCP_DMA_WATCH1_ADDR_HI_BASE_IDX                                                               0
#define mmCP_DMA_WATCH1_MASK                                                                           0x1ec6
#define mmCP_DMA_WATCH1_MASK_BASE_IDX                                                                  0
#define mmCP_DMA_WATCH1_CNTL                                                                           0x1ec7
#define mmCP_DMA_WATCH1_CNTL_BASE_IDX                                                                  0
#define mmCP_DMA_WATCH2_ADDR_LO                                                                        0x1ec8
#define mmCP_DMA_WATCH2_ADDR_LO_BASE_IDX                                                               0
#define mmCP_DMA_WATCH2_ADDR_HI                                                                        0x1ec9
#define mmCP_DMA_WATCH2_ADDR_HI_BASE_IDX                                                               0
#define mmCP_DMA_WATCH2_MASK                                                                           0x1eca
#define mmCP_DMA_WATCH2_MASK_BASE_IDX                                                                  0
#define mmCP_DMA_WATCH2_CNTL                                                                           0x1ecb
#define mmCP_DMA_WATCH2_CNTL_BASE_IDX                                                                  0
#define mmCP_DMA_WATCH3_ADDR_LO                                                                        0x1ecc
#define mmCP_DMA_WATCH3_ADDR_LO_BASE_IDX                                                               0
#define mmCP_DMA_WATCH3_ADDR_HI                                                                        0x1ecd
#define mmCP_DMA_WATCH3_ADDR_HI_BASE_IDX                                                               0
#define mmCP_DMA_WATCH3_MASK                                                                           0x1ece
#define mmCP_DMA_WATCH3_MASK_BASE_IDX                                                                  0
#define mmCP_DMA_WATCH3_CNTL                                                                           0x1ecf
#define mmCP_DMA_WATCH3_CNTL_BASE_IDX                                                                  0
#define mmCP_DMA_WATCH_STAT_ADDR_LO                                                                    0x1ed0
#define mmCP_DMA_WATCH_STAT_ADDR_LO_BASE_IDX                                                           0
#define mmCP_DMA_WATCH_STAT_ADDR_HI                                                                    0x1ed1
#define mmCP_DMA_WATCH_STAT_ADDR_HI_BASE_IDX                                                           0
#define mmCP_DMA_WATCH_STAT                                                                            0x1ed2
#define mmCP_DMA_WATCH_STAT_BASE_IDX                                                                   0
#define mmCP_PFP_JT_STAT                                                                               0x1ed3
#define mmCP_PFP_JT_STAT_BASE_IDX                                                                      0
#define mmCP_MEC_JT_STAT                                                                               0x1ed5
#define mmCP_MEC_JT_STAT_BASE_IDX                                                                      0
#define mmCP_DFY_ACCUM                                                                                 0x1ed8
#define mmCP_DFY_ACCUM_BASE_IDX                                                                        0
#define mmCP_DFY_ACCUM_LO                                                                              0x1ed9
#define mmCP_DFY_ACCUM_LO_BASE_IDX                                                                     0
#define mmCP_DFY_ACCUM_HI                                                                              0x1eda
#define mmCP_DFY_ACCUM_HI_BASE_IDX                                                                     0
#define mmCP_DEBUG_2                                                                                   0x1f1d
#define mmCP_DEBUG_2_BASE_IDX                                                                          0
#define mmCP_FETCHER_SOURCE                                                                            0x1f1e
#define mmCP_FETCHER_SOURCE_BASE_IDX                                                                   0
#define mmCP_SECURE_MESSAGE                                                                            0x1f23
#define mmCP_SECURE_MESSAGE_BASE_IDX                                                                   0
#define mmCP_SECURE_MESSAGE_PAYLOAD0                                                                   0x1f24
#define mmCP_SECURE_MESSAGE_PAYLOAD0_BASE_IDX                                                          0
#define mmCP_SECURE_MESSAGE_PAYLOAD1                                                                   0x1f25
#define mmCP_SECURE_MESSAGE_PAYLOAD1_BASE_IDX                                                          0
#define mmCP_SECURE_MESSAGE_PAYLOAD2                                                                   0x1f26
#define mmCP_SECURE_MESSAGE_PAYLOAD2_BASE_IDX                                                          0
#define mmCP_SECURE_MESSAGE_PAYLOAD3                                                                   0x1f27
#define mmCP_SECURE_MESSAGE_PAYLOAD3_BASE_IDX                                                          0
#define mmCP_RB_DOORBELL_CLEAR                                                                         0x1f28
#define mmCP_RB_DOORBELL_CLEAR_BASE_IDX                                                                0
#define mmCP_RB0_ACTIVE                                                                                0x1f40
#define mmCP_RB0_ACTIVE_BASE_IDX                                                                       0
#define mmCP_RB_ACTIVE                                                                                 0x1f40
#define mmCP_RB_ACTIVE_BASE_IDX                                                                        0
#define mmCP_RB_STATUS                                                                                 0x1f43
#define mmCP_RB_STATUS_BASE_IDX                                                                        0
#define mmCPG_RCIU_CAM_INDEX                                                                           0x1f44
#define mmCPG_RCIU_CAM_INDEX_BASE_IDX                                                                  0
#define mmCPG_RCIU_CAM_DATA                                                                            0x1f45
#define mmCPG_RCIU_CAM_DATA_BASE_IDX                                                                   0
#define mmCPG_RCIU_CAM_DATA_PHASE0                                                                     0x1f45
#define mmCPG_RCIU_CAM_DATA_PHASE0_BASE_IDX                                                            0
#define mmCPG_RCIU_CAM_DATA_PHASE1                                                                     0x1f45
#define mmCPG_RCIU_CAM_DATA_PHASE1_BASE_IDX                                                            0
#define mmCPG_RCIU_CAM_DATA_PHASE2                                                                     0x1f45
#define mmCPG_RCIU_CAM_DATA_PHASE2_BASE_IDX                                                            0
#define mmCP_CPC_BUSY_HYSTERESIS                                                                       0x1f46
#define mmCP_CPC_BUSY_HYSTERESIS_BASE_IDX                                                              0
#define mmCP_CPF_BUSY_HYSTERESIS1                                                                      0x1f47
#define mmCP_CPF_BUSY_HYSTERESIS1_BASE_IDX                                                             0
#define mmCP_CPF_BUSY_HYSTERESIS2                                                                      0x1f48
#define mmCP_CPF_BUSY_HYSTERESIS2_BASE_IDX                                                             0
#define mmCP_CPG_BUSY_HYSTERESIS1                                                                      0x1f49
#define mmCP_CPG_BUSY_HYSTERESIS1_BASE_IDX                                                             0
#define mmCP_CPG_BUSY_HYSTERESIS2                                                                      0x1f4a
#define mmCP_CPG_BUSY_HYSTERESIS2_BASE_IDX                                                             0
#define mmCP_GPU_TIMESTAMP_OFFSET_LO                                                                   0x1f4c
#define mmCP_GPU_TIMESTAMP_OFFSET_LO_BASE_IDX                                                          0
#define mmCP_GPU_TIMESTAMP_OFFSET_HI                                                                   0x1f4d
#define mmCP_GPU_TIMESTAMP_OFFSET_HI_BASE_IDX                                                          0
#define mmCP_SECURE_REQ                                                                                0x1f52
#define mmCP_SECURE_REQ_BASE_IDX                                                                       0
#define mmCPF_GCR_CNTL                                                                                 0x1f53
#define mmCPF_GCR_CNTL_BASE_IDX                                                                        0
#define mmCPG_UTCL1_STATUS                                                                             0x1f54
#define mmCPG_UTCL1_STATUS_BASE_IDX                                                                    0
#define mmCPC_UTCL1_STATUS                                                                             0x1f55
#define mmCPC_UTCL1_STATUS_BASE_IDX                                                                    0
#define mmCPF_UTCL1_STATUS                                                                             0x1f56
#define mmCPF_UTCL1_STATUS_BASE_IDX                                                                    0
#define mmCP_SD_CNTL                                                                                   0x1f57
#define mmCP_SD_CNTL_BASE_IDX                                                                          0
#define mmCP_SOFT_RESET_CNTL                                                                           0x1f59
#define mmCP_SOFT_RESET_CNTL_BASE_IDX                                                                  0
#define mmCP_CPC_GFX_CNTL                                                                              0x1f5a
#define mmCP_CPC_GFX_CNTL_BASE_IDX                                                                     0
#define mmCP_SECURE_TMZ                                                                                0x1f5b
#define mmCP_SECURE_TMZ_BASE_IDX                                                                       0
#define mmCP_GFX_SECURE_REQ0                                                                           0x1f5c
#define mmCP_GFX_SECURE_REQ0_BASE_IDX                                                                  0


// addressBlock: gc_spipdec
// base address: 0xc700
#define mmSPI_ARB_PRIORITY                                                                             0x1f60
#define mmSPI_ARB_PRIORITY_BASE_IDX                                                                    0
#define mmSPI_ARB_CYCLES_0                                                                             0x1f61
#define mmSPI_ARB_CYCLES_0_BASE_IDX                                                                    0
#define mmSPI_ARB_CYCLES_1                                                                             0x1f62
#define mmSPI_ARB_CYCLES_1_BASE_IDX                                                                    0
#define mmSPI_CDBG_SYS_GFX                                                                             0x1f63
#define mmSPI_CDBG_SYS_GFX_BASE_IDX                                                                    0
#define mmSPI_CDBG_SYS_HP3D                                                                            0x1f64
#define mmSPI_CDBG_SYS_HP3D_BASE_IDX                                                                   0
#define mmSPI_CDBG_SYS_CS0                                                                             0x1f65
#define mmSPI_CDBG_SYS_CS0_BASE_IDX                                                                    0
#define mmSPI_WCL_PIPE_PERCENT_GFX                                                                     0x1f67
#define mmSPI_WCL_PIPE_PERCENT_GFX_BASE_IDX                                                            0
#define mmSPI_WCL_PIPE_PERCENT_HP3D                                                                    0x1f68
#define mmSPI_WCL_PIPE_PERCENT_HP3D_BASE_IDX                                                           0
#define mmSPI_WCL_PIPE_PERCENT_CS0                                                                     0x1f69
#define mmSPI_WCL_PIPE_PERCENT_CS0_BASE_IDX                                                            0
#define mmSPI_WCL_PIPE_PERCENT_CS1                                                                     0x1f6a
#define mmSPI_WCL_PIPE_PERCENT_CS1_BASE_IDX                                                            0
#define mmSPI_WCL_PIPE_PERCENT_CS2                                                                     0x1f6b
#define mmSPI_WCL_PIPE_PERCENT_CS2_BASE_IDX                                                            0
#define mmSPI_WCL_PIPE_PERCENT_CS3                                                                     0x1f6c
#define mmSPI_WCL_PIPE_PERCENT_CS3_BASE_IDX                                                            0
#define mmSPI_WCL_PIPE_PERCENT_CS4                                                                     0x1f6d
#define mmSPI_WCL_PIPE_PERCENT_CS4_BASE_IDX                                                            0
#define mmSPI_WCL_PIPE_PERCENT_CS5                                                                     0x1f6e
#define mmSPI_WCL_PIPE_PERCENT_CS5_BASE_IDX                                                            0
#define mmSPI_WCL_PIPE_PERCENT_CS6                                                                     0x1f6f
#define mmSPI_WCL_PIPE_PERCENT_CS6_BASE_IDX                                                            0
#define mmSPI_WCL_PIPE_PERCENT_CS7                                                                     0x1f70
#define mmSPI_WCL_PIPE_PERCENT_CS7_BASE_IDX                                                            0
#define mmSPI_GDBG_WAVE_CNTL                                                                           0x1f71
#define mmSPI_GDBG_WAVE_CNTL_BASE_IDX                                                                  0
#define mmSPI_GDBG_TRAP_CONFIG                                                                         0x1f72
#define mmSPI_GDBG_TRAP_CONFIG_BASE_IDX                                                                0
#define mmSPI_GDBG_TRAP_MASK                                                                           0x1f73
#define mmSPI_GDBG_TRAP_MASK_BASE_IDX                                                                  0
#define mmSPI_GDBG_WAVE_CNTL2                                                                          0x1f74
#define mmSPI_GDBG_WAVE_CNTL2_BASE_IDX                                                                 0
#define mmSPI_GDBG_WAVE_CNTL3                                                                          0x1f75
#define mmSPI_GDBG_WAVE_CNTL3_BASE_IDX                                                                 0
#define mmSPI_RESET_DEBUG                                                                              0x1f7a
#define mmSPI_RESET_DEBUG_BASE_IDX                                                                     0
#define mmSPI_COMPUTE_QUEUE_RESET                                                                      0x1f7b
#define mmSPI_COMPUTE_QUEUE_RESET_BASE_IDX                                                             0
#define mmSPI_RESOURCE_RESERVE_CU_0                                                                    0x1f7c
#define mmSPI_RESOURCE_RESERVE_CU_0_BASE_IDX                                                           0
#define mmSPI_RESOURCE_RESERVE_CU_1                                                                    0x1f7d
#define mmSPI_RESOURCE_RESERVE_CU_1_BASE_IDX                                                           0
#define mmSPI_RESOURCE_RESERVE_CU_2                                                                    0x1f7e
#define mmSPI_RESOURCE_RESERVE_CU_2_BASE_IDX                                                           0
#define mmSPI_RESOURCE_RESERVE_CU_3                                                                    0x1f7f
#define mmSPI_RESOURCE_RESERVE_CU_3_BASE_IDX                                                           0
#define mmSPI_RESOURCE_RESERVE_CU_4                                                                    0x1f80
#define mmSPI_RESOURCE_RESERVE_CU_4_BASE_IDX                                                           0
#define mmSPI_RESOURCE_RESERVE_CU_5                                                                    0x1f81
#define mmSPI_RESOURCE_RESERVE_CU_5_BASE_IDX                                                           0
#define mmSPI_RESOURCE_RESERVE_CU_6                                                                    0x1f82
#define mmSPI_RESOURCE_RESERVE_CU_6_BASE_IDX                                                           0
#define mmSPI_RESOURCE_RESERVE_CU_7                                                                    0x1f83
#define mmSPI_RESOURCE_RESERVE_CU_7_BASE_IDX                                                           0
#define mmSPI_RESOURCE_RESERVE_CU_8                                                                    0x1f84
#define mmSPI_RESOURCE_RESERVE_CU_8_BASE_IDX                                                           0
#define mmSPI_RESOURCE_RESERVE_CU_9                                                                    0x1f85
#define mmSPI_RESOURCE_RESERVE_CU_9_BASE_IDX                                                           0
#define mmSPI_RESOURCE_RESERVE_EN_CU_0                                                                 0x1f86
#define mmSPI_RESOURCE_RESERVE_EN_CU_0_BASE_IDX                                                        0
#define mmSPI_RESOURCE_RESERVE_EN_CU_1                                                                 0x1f87
#define mmSPI_RESOURCE_RESERVE_EN_CU_1_BASE_IDX                                                        0
#define mmSPI_RESOURCE_RESERVE_EN_CU_2                                                                 0x1f88
#define mmSPI_RESOURCE_RESERVE_EN_CU_2_BASE_IDX                                                        0
#define mmSPI_RESOURCE_RESERVE_EN_CU_3                                                                 0x1f89
#define mmSPI_RESOURCE_RESERVE_EN_CU_3_BASE_IDX                                                        0
#define mmSPI_RESOURCE_RESERVE_EN_CU_4                                                                 0x1f8a
#define mmSPI_RESOURCE_RESERVE_EN_CU_4_BASE_IDX                                                        0
#define mmSPI_RESOURCE_RESERVE_EN_CU_5                                                                 0x1f8b
#define mmSPI_RESOURCE_RESERVE_EN_CU_5_BASE_IDX                                                        0
#define mmSPI_RESOURCE_RESERVE_EN_CU_6                                                                 0x1f8c
#define mmSPI_RESOURCE_RESERVE_EN_CU_6_BASE_IDX                                                        0
#define mmSPI_RESOURCE_RESERVE_EN_CU_7                                                                 0x1f8d
#define mmSPI_RESOURCE_RESERVE_EN_CU_7_BASE_IDX                                                        0
#define mmSPI_RESOURCE_RESERVE_EN_CU_8                                                                 0x1f8e
#define mmSPI_RESOURCE_RESERVE_EN_CU_8_BASE_IDX                                                        0
#define mmSPI_RESOURCE_RESERVE_EN_CU_9                                                                 0x1f8f
#define mmSPI_RESOURCE_RESERVE_EN_CU_9_BASE_IDX                                                        0
#define mmSPI_COMPUTE_WF_CTX_SAVE                                                                      0x1f9c
#define mmSPI_COMPUTE_WF_CTX_SAVE_BASE_IDX                                                             0
#define mmSPI_ARB_CNTL_0                                                                               0x1f9d
#define mmSPI_ARB_CNTL_0_BASE_IDX                                                                      0
#define mmSPI_FEATURE_CTRL                                                                             0x1f9e
#define mmSPI_FEATURE_CTRL_BASE_IDX                                                                    0
#define mmSPI_SHADER_RSRC_LIMIT_CTRL                                                                   0x1f9f
#define mmSPI_SHADER_RSRC_LIMIT_CTRL_BASE_IDX                                                          0


// addressBlock: gc_cpphqddec
// base address: 0xc800
#define mmCP_HQD_SECURE_REQ0                                                                           0x1fa0
#define mmCP_HQD_SECURE_REQ0_BASE_IDX                                                                  0
#define mmCP_HPD_ROQ_OFFSETS                                                                           0x1fa4
#define mmCP_HPD_ROQ_OFFSETS_BASE_IDX                                                                  0
#define mmCP_HPD_STATUS0                                                                               0x1fa5
#define mmCP_HPD_STATUS0_BASE_IDX                                                                      0
#define mmCP_HPD_UTCL1_CNTL                                                                            0x1fa6
#define mmCP_HPD_UTCL1_CNTL_BASE_IDX                                                                   0
#define mmCP_HPD_UTCL1_ERROR                                                                           0x1fa7
#define mmCP_HPD_UTCL1_ERROR_BASE_IDX                                                                  0
#define mmCP_HPD_UTCL1_ERROR_ADDR                                                                      0x1fa8
#define mmCP_HPD_UTCL1_ERROR_ADDR_BASE_IDX                                                             0
#define mmCP_MQD_BASE_ADDR                                                                             0x1fa9
#define mmCP_MQD_BASE_ADDR_BASE_IDX                                                                    0
#define mmCP_MQD_BASE_ADDR_HI                                                                          0x1faa
#define mmCP_MQD_BASE_ADDR_HI_BASE_IDX                                                                 0
#define mmCP_HQD_ACTIVE                                                                                0x1fab
#define mmCP_HQD_ACTIVE_BASE_IDX                                                                       0
#define mmCP_HQD_VMID                                                                                  0x1fac
#define mmCP_HQD_VMID_BASE_IDX                                                                         0
#define mmCP_HQD_PERSISTENT_STATE                                                                      0x1fad
#define mmCP_HQD_PERSISTENT_STATE_BASE_IDX                                                             0
#define mmCP_HQD_PIPE_PRIORITY                                                                         0x1fae
#define mmCP_HQD_PIPE_PRIORITY_BASE_IDX                                                                0
#define mmCP_HQD_QUEUE_PRIORITY                                                                        0x1faf
#define mmCP_HQD_QUEUE_PRIORITY_BASE_IDX                                                               0
#define mmCP_HQD_QUANTUM                                                                               0x1fb0
#define mmCP_HQD_QUANTUM_BASE_IDX                                                                      0
#define mmCP_HQD_PQ_BASE                                                                               0x1fb1
#define mmCP_HQD_PQ_BASE_BASE_IDX                                                                      0
#define mmCP_HQD_PQ_BASE_HI                                                                            0x1fb2
#define mmCP_HQD_PQ_BASE_HI_BASE_IDX                                                                   0
#define mmCP_HQD_PQ_RPTR                                                                               0x1fb3
#define mmCP_HQD_PQ_RPTR_BASE_IDX                                                                      0
#define mmCP_HQD_PQ_RPTR_REPORT_ADDR                                                                   0x1fb4
#define mmCP_HQD_PQ_RPTR_REPORT_ADDR_BASE_IDX                                                          0
#define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI                                                                0x1fb5
#define mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI_BASE_IDX                                                       0
#define mmCP_HQD_PQ_WPTR_POLL_ADDR                                                                     0x1fb6
#define mmCP_HQD_PQ_WPTR_POLL_ADDR_BASE_IDX                                                            0
#define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI                                                                  0x1fb7
#define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI_BASE_IDX                                                         0
#define mmCP_HQD_PQ_DOORBELL_CONTROL                                                                   0x1fb8
#define mmCP_HQD_PQ_DOORBELL_CONTROL_BASE_IDX                                                          0
#define mmCP_HQD_PQ_CONTROL                                                                            0x1fba
#define mmCP_HQD_PQ_CONTROL_BASE_IDX                                                                   0
#define mmCP_HQD_IB_BASE_ADDR                                                                          0x1fbb
#define mmCP_HQD_IB_BASE_ADDR_BASE_IDX                                                                 0
#define mmCP_HQD_IB_BASE_ADDR_HI                                                                       0x1fbc
#define mmCP_HQD_IB_BASE_ADDR_HI_BASE_IDX                                                              0
#define mmCP_HQD_IB_RPTR                                                                               0x1fbd
#define mmCP_HQD_IB_RPTR_BASE_IDX                                                                      0
#define mmCP_HQD_IB_CONTROL                                                                            0x1fbe
#define mmCP_HQD_IB_CONTROL_BASE_IDX                                                                   0
#define mmCP_HQD_IQ_TIMER                                                                              0x1fbf
#define mmCP_HQD_IQ_TIMER_BASE_IDX                                                                     0
#define mmCP_HQD_IQ_RPTR                                                                               0x1fc0
#define mmCP_HQD_IQ_RPTR_BASE_IDX                                                                      0
#define mmCP_HQD_DEQUEUE_REQUEST                                                                       0x1fc1
#define mmCP_HQD_DEQUEUE_REQUEST_BASE_IDX                                                              0
#define mmCP_HQD_DMA_OFFLOAD                                                                           0x1fc2
#define mmCP_HQD_DMA_OFFLOAD_BASE_IDX                                                                  0
#define mmCP_HQD_OFFLOAD                                                                               0x1fc2
#define mmCP_HQD_OFFLOAD_BASE_IDX                                                                      0
#define mmCP_HQD_MSG_TYPE                                                                              0x1fc4
#define mmCP_HQD_MSG_TYPE_BASE_IDX                                                                     0
#define mmCP_HQD_ATOMIC0_PREOP_LO                                                                      0x1fc5
#define mmCP_HQD_ATOMIC0_PREOP_LO_BASE_IDX                                                             0
#define mmCP_HQD_ATOMIC0_PREOP_HI                                                                      0x1fc6
#define mmCP_HQD_ATOMIC0_PREOP_HI_BASE_IDX                                                             0
#define mmCP_HQD_ATOMIC1_PREOP_LO                                                                      0x1fc7
#define mmCP_HQD_ATOMIC1_PREOP_LO_BASE_IDX                                                             0
#define mmCP_HQD_ATOMIC1_PREOP_HI                                                                      0x1fc8
#define mmCP_HQD_ATOMIC1_PREOP_HI_BASE_IDX                                                             0
#define mmCP_HQD_HQ_SCHEDULER0                                                                         0x1fc9
#define mmCP_HQD_HQ_SCHEDULER0_BASE_IDX                                                                0
#define mmCP_HQD_HQ_STATUS0                                                                            0x1fc9
#define mmCP_HQD_HQ_STATUS0_BASE_IDX                                                                   0
#define mmCP_HQD_HQ_CONTROL0                                                                           0x1fca
#define mmCP_HQD_HQ_CONTROL0_BASE_IDX                                                                  0
#define mmCP_HQD_HQ_SCHEDULER1                                                                         0x1fca
#define mmCP_HQD_HQ_SCHEDULER1_BASE_IDX                                                                0
#define mmCP_MQD_CONTROL                                                                               0x1fcb
#define mmCP_MQD_CONTROL_BASE_IDX                                                                      0
#define mmCP_HQD_HQ_STATUS1                                                                            0x1fcc
#define mmCP_HQD_HQ_STATUS1_BASE_IDX                                                                   0
#define mmCP_HQD_HQ_CONTROL1                                                                           0x1fcd
#define mmCP_HQD_HQ_CONTROL1_BASE_IDX                                                                  0
#define mmCP_HQD_EOP_BASE_ADDR                                                                         0x1fce
#define mmCP_HQD_EOP_BASE_ADDR_BASE_IDX                                                                0
#define mmCP_HQD_EOP_BASE_ADDR_HI                                                                      0x1fcf
#define mmCP_HQD_EOP_BASE_ADDR_HI_BASE_IDX                                                             0
#define mmCP_HQD_EOP_CONTROL                                                                           0x1fd0
#define mmCP_HQD_EOP_CONTROL_BASE_IDX                                                                  0
#define mmCP_HQD_EOP_RPTR                                                                              0x1fd1
#define mmCP_HQD_EOP_RPTR_BASE_IDX                                                                     0
#define mmCP_HQD_EOP_WPTR                                                                              0x1fd2
#define mmCP_HQD_EOP_WPTR_BASE_IDX                                                                     0
#define mmCP_HQD_EOP_EVENTS                                                                            0x1fd3
#define mmCP_HQD_EOP_EVENTS_BASE_IDX                                                                   0
#define mmCP_HQD_CTX_SAVE_BASE_ADDR_LO                                                                 0x1fd4
#define mmCP_HQD_CTX_SAVE_BASE_ADDR_LO_BASE_IDX                                                        0
#define mmCP_HQD_CTX_SAVE_BASE_ADDR_HI                                                                 0x1fd5
#define mmCP_HQD_CTX_SAVE_BASE_ADDR_HI_BASE_IDX                                                        0
#define mmCP_HQD_CTX_SAVE_CONTROL                                                                      0x1fd6
#define mmCP_HQD_CTX_SAVE_CONTROL_BASE_IDX                                                             0
#define mmCP_HQD_CNTL_STACK_OFFSET                                                                     0x1fd7
#define mmCP_HQD_CNTL_STACK_OFFSET_BASE_IDX                                                            0
#define mmCP_HQD_CNTL_STACK_SIZE                                                                       0x1fd8
#define mmCP_HQD_CNTL_STACK_SIZE_BASE_IDX                                                              0
#define mmCP_HQD_WG_STATE_OFFSET                                                                       0x1fd9
#define mmCP_HQD_WG_STATE_OFFSET_BASE_IDX                                                              0
#define mmCP_HQD_CTX_SAVE_SIZE                                                                         0x1fda
#define mmCP_HQD_CTX_SAVE_SIZE_BASE_IDX                                                                0
#define mmCP_HQD_GDS_RESOURCE_STATE                                                                    0x1fdb
#define mmCP_HQD_GDS_RESOURCE_STATE_BASE_IDX                                                           0
#define mmCP_HQD_ERROR                                                                                 0x1fdc
#define mmCP_HQD_ERROR_BASE_IDX                                                                        0
#define mmCP_HQD_EOP_WPTR_MEM                                                                          0x1fdd
#define mmCP_HQD_EOP_WPTR_MEM_BASE_IDX                                                                 0
#define mmCP_HQD_AQL_CONTROL                                                                           0x1fde
#define mmCP_HQD_AQL_CONTROL_BASE_IDX                                                                  0
#define mmCP_HQD_PQ_WPTR_LO                                                                            0x1fdf
#define mmCP_HQD_PQ_WPTR_LO_BASE_IDX                                                                   0
#define mmCP_HQD_PQ_WPTR_HI                                                                            0x1fe0
#define mmCP_HQD_PQ_WPTR_HI_BASE_IDX                                                                   0
#define mmCP_HQD_SUSPEND_CNTL_STACK_OFFSET                                                             0x1fe1
#define mmCP_HQD_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX                                                    0
#define mmCP_HQD_SUSPEND_CNTL_STACK_DW_CNT                                                             0x1fe2
#define mmCP_HQD_SUSPEND_CNTL_STACK_DW_CNT_BASE_IDX                                                    0
#define mmCP_HQD_SUSPEND_WG_STATE_OFFSET                                                               0x1fe3
#define mmCP_HQD_SUSPEND_WG_STATE_OFFSET_BASE_IDX                                                      0
#define mmCP_HQD_DDID_RPTR                                                                             0x1fe4
#define mmCP_HQD_DDID_RPTR_BASE_IDX                                                                    0
#define mmCP_HQD_DDID_WPTR                                                                             0x1fe5
#define mmCP_HQD_DDID_WPTR_BASE_IDX                                                                    0
#define mmCP_HQD_DDID_INFLIGHT_COUNT                                                                   0x1fe6
#define mmCP_HQD_DDID_INFLIGHT_COUNT_BASE_IDX                                                          0
#define mmCP_HQD_DDID_DELTA_RPT_COUNT                                                                  0x1fe7
#define mmCP_HQD_DDID_DELTA_RPT_COUNT_BASE_IDX                                                         0
#define mmCP_HQD_DEQUEUE_STATUS                                                                        0x1fe8
#define mmCP_HQD_DEQUEUE_STATUS_BASE_IDX                                                               0


// addressBlock: gc_didtdec
// base address: 0xca00
#define mmDIDT_IND_INDEX                                                                               0x2020
#define mmDIDT_IND_INDEX_BASE_IDX                                                                      0
#define mmDIDT_IND_DATA                                                                                0x2021
#define mmDIDT_IND_DATA_BASE_IDX                                                                       0
#define mmDIDT_INDEX_AUTO_INCR_EN                                                                      0x2022
#define mmDIDT_INDEX_AUTO_INCR_EN_BASE_IDX                                                             0


// addressBlock: gc_gccacdec
// base address: 0xca10
#define mmGC_CAC_CTRL_1                                                                                0x2024
#define mmGC_CAC_CTRL_1_BASE_IDX                                                                       0
#define mmGC_CAC_CTRL_2                                                                                0x2025
#define mmGC_CAC_CTRL_2_BASE_IDX                                                                       0
#define mmGC_CAC_AGGR_LOWER                                                                            0x2026
#define mmGC_CAC_AGGR_LOWER_BASE_IDX                                                                   0
#define mmGC_CAC_AGGR_UPPER                                                                            0x2027
#define mmGC_CAC_AGGR_UPPER_BASE_IDX                                                                   0
#define mmGC_CAC_SOFT_CTRL                                                                             0x202a
#define mmGC_CAC_SOFT_CTRL_BASE_IDX                                                                    0
#define mmGC_EDC_CTRL                                                                                  0x202b
#define mmGC_EDC_CTRL_BASE_IDX                                                                         0
#define mmGC_EDC_THRESHOLD                                                                             0x202c
#define mmGC_EDC_THRESHOLD_BASE_IDX                                                                    0
#define mmGC_EDC_STATUS                                                                                0x202d
#define mmGC_EDC_STATUS_BASE_IDX                                                                       0
#define mmGC_EDC_OVERFLOW                                                                              0x202e
#define mmGC_EDC_OVERFLOW_BASE_IDX                                                                     0
#define mmGC_EDC_ROLLING_POWER_DELTA                                                                   0x202f
#define mmGC_EDC_ROLLING_POWER_DELTA_BASE_IDX                                                          0
#define mmGC_THROTTLE_CTRL                                                                             0x2030
#define mmGC_THROTTLE_CTRL_BASE_IDX                                                                    0
#define mmGC_THROTTLE_CTRL1                                                                            0x2031
#define mmGC_THROTTLE_CTRL1_BASE_IDX                                                                   0
#define mmGC_THROTTLE_STATUS                                                                           0x2032
#define mmGC_THROTTLE_STATUS_BASE_IDX                                                                  0
#define mmEDC_PERF_COUNTER                                                                             0x2033
#define mmEDC_PERF_COUNTER_BASE_IDX                                                                    0
#define mmPCC_PERF_COUNTER                                                                             0x2034
#define mmPCC_PERF_COUNTER_BASE_IDX                                                                    0
#define mmPWRBRK_PERF_COUNTER                                                                          0x2035
#define mmPWRBRK_PERF_COUNTER_BASE_IDX                                                                 0
#define mmGC_EDC_STRETCH_CTRL                                                                          0x2036
#define mmGC_EDC_STRETCH_CTRL_BASE_IDX                                                                 0
#define mmGC_EDC_STRETCH_THRESHOLD                                                                     0x2037
#define mmGC_EDC_STRETCH_THRESHOLD_BASE_IDX                                                            0
#define mmEDC_HYSTERESIS_CNTL                                                                          0x2038
#define mmEDC_HYSTERESIS_CNTL_BASE_IDX                                                                 0
#define mmEDC_HYSTERESIS_STAT                                                                          0x2039
#define mmEDC_HYSTERESIS_STAT_BASE_IDX                                                                 0
#define mmGC_CAC_DEBUG_CNTL                                                                            0x203a
#define mmGC_CAC_DEBUG_CNTL_BASE_IDX                                                                   0
#define mmGC_CAC_IND_INDEX                                                                             0x203c
#define mmGC_CAC_IND_INDEX_BASE_IDX                                                                    0
#define mmGC_CAC_IND_DATA                                                                              0x203d
#define mmGC_CAC_IND_DATA_BASE_IDX                                                                     0
#define mmSE_CAC_IND_INDEX                                                                             0x203e
#define mmSE_CAC_IND_INDEX_BASE_IDX                                                                    0
#define mmSE_CAC_IND_DATA                                                                              0x203f
#define mmSE_CAC_IND_DATA_BASE_IDX                                                                     0


// addressBlock: gc_tcpdec
// base address: 0xca80
#define mmTCP_WATCH0_ADDR_H                                                                            0x2040
#define mmTCP_WATCH0_ADDR_H_BASE_IDX                                                                   0
#define mmTCP_WATCH0_ADDR_L                                                                            0x2041
#define mmTCP_WATCH0_ADDR_L_BASE_IDX                                                                   0
#define mmTCP_WATCH0_CNTL                                                                              0x2042
#define mmTCP_WATCH0_CNTL_BASE_IDX                                                                     0
#define mmTCP_WATCH1_ADDR_H                                                                            0x2043
#define mmTCP_WATCH1_ADDR_H_BASE_IDX                                                                   0
#define mmTCP_WATCH1_ADDR_L                                                                            0x2044
#define mmTCP_WATCH1_ADDR_L_BASE_IDX                                                                   0
#define mmTCP_WATCH1_CNTL                                                                              0x2045
#define mmTCP_WATCH1_CNTL_BASE_IDX                                                                     0
#define mmTCP_WATCH2_ADDR_H                                                                            0x2046
#define mmTCP_WATCH2_ADDR_H_BASE_IDX                                                                   0
#define mmTCP_WATCH2_ADDR_L                                                                            0x2047
#define mmTCP_WATCH2_ADDR_L_BASE_IDX                                                                   0
#define mmTCP_WATCH2_CNTL                                                                              0x2048
#define mmTCP_WATCH2_CNTL_BASE_IDX                                                                     0
#define mmTCP_WATCH3_ADDR_H                                                                            0x2049
#define mmTCP_WATCH3_ADDR_H_BASE_IDX                                                                   0
#define mmTCP_WATCH3_ADDR_L                                                                            0x204a
#define mmTCP_WATCH3_ADDR_L_BASE_IDX                                                                   0
#define mmTCP_WATCH3_CNTL                                                                              0x204b
#define mmTCP_WATCH3_CNTL_BASE_IDX                                                                     0
#define mmTCP_CNTL2                                                                                    0x2054
#define mmTCP_CNTL2_BASE_IDX                                                                           0
#define mmTCP_PERFCOUNTER_FILTER                                                                       0x2059
#define mmTCP_PERFCOUNTER_FILTER_BASE_IDX                                                              0
#define mmTCP_PERFCOUNTER_FILTER_EN                                                                    0x205a
#define mmTCP_PERFCOUNTER_FILTER_EN_BASE_IDX                                                           0
#define mmTCP_PERFCOUNTER_FILTER2                                                                      0x205b
#define mmTCP_PERFCOUNTER_FILTER2_BASE_IDX                                                             0


// addressBlock: gc_gdspdec
// base address: 0xcc00
#define mmGDS_COMPUTE_MAX_WAVE_ID                                                                      0x20e8
#define mmGDS_COMPUTE_MAX_WAVE_ID_BASE_IDX                                                             0


// addressBlock: gc_gfxdec0
// base address: 0x28000
#define mmDB_RENDER_CONTROL                                                                            0x0000
#define mmDB_RENDER_CONTROL_BASE_IDX                                                                   1
#define mmDB_COUNT_CONTROL                                                                             0x0001
#define mmDB_COUNT_CONTROL_BASE_IDX                                                                    1
#define mmDB_DEPTH_VIEW                                                                                0x0002
#define mmDB_DEPTH_VIEW_BASE_IDX                                                                       1
#define mmDB_RENDER_OVERRIDE                                                                           0x0003
#define mmDB_RENDER_OVERRIDE_BASE_IDX                                                                  1
#define mmDB_RENDER_OVERRIDE2                                                                          0x0004
#define mmDB_RENDER_OVERRIDE2_BASE_IDX                                                                 1
#define mmDB_HTILE_DATA_BASE                                                                           0x0005
#define mmDB_HTILE_DATA_BASE_BASE_IDX                                                                  1
#define mmDB_DEPTH_SIZE_XY                                                                             0x0007
#define mmDB_DEPTH_SIZE_XY_BASE_IDX                                                                    1
#define mmDB_DEPTH_BOUNDS_MIN                                                                          0x0008
#define mmDB_DEPTH_BOUNDS_MIN_BASE_IDX                                                                 1
#define mmDB_DEPTH_BOUNDS_MAX                                                                          0x0009
#define mmDB_DEPTH_BOUNDS_MAX_BASE_IDX                                                                 1
#define mmDB_STENCIL_CLEAR                                                                             0x000a
#define mmDB_STENCIL_CLEAR_BASE_IDX                                                                    1
#define mmDB_DEPTH_CLEAR                                                                               0x000b
#define mmDB_DEPTH_CLEAR_BASE_IDX                                                                      1
#define mmPA_SC_SCREEN_SCISSOR_TL                                                                      0x000c
#define mmPA_SC_SCREEN_SCISSOR_TL_BASE_IDX                                                             1
#define mmPA_SC_SCREEN_SCISSOR_BR                                                                      0x000d
#define mmPA_SC_SCREEN_SCISSOR_BR_BASE_IDX                                                             1
#define mmDB_RESERVED_REG_2                                                                            0x000f
#define mmDB_RESERVED_REG_2_BASE_IDX                                                                   1
#define mmDB_Z_INFO                                                                                    0x0010
#define mmDB_Z_INFO_BASE_IDX                                                                           1
#define mmDB_STENCIL_INFO                                                                              0x0011
#define mmDB_STENCIL_INFO_BASE_IDX                                                                     1
#define mmDB_Z_READ_BASE                                                                               0x0012
#define mmDB_Z_READ_BASE_BASE_IDX                                                                      1
#define mmDB_STENCIL_READ_BASE                                                                         0x0013
#define mmDB_STENCIL_READ_BASE_BASE_IDX                                                                1
#define mmDB_Z_WRITE_BASE                                                                              0x0014
#define mmDB_Z_WRITE_BASE_BASE_IDX                                                                     1
#define mmDB_STENCIL_WRITE_BASE                                                                        0x0015
#define mmDB_STENCIL_WRITE_BASE_BASE_IDX                                                               1
#define mmDB_RESERVED_REG_1                                                                            0x0016
#define mmDB_RESERVED_REG_1_BASE_IDX                                                                   1
#define mmDB_RESERVED_REG_3                                                                            0x0017
#define mmDB_RESERVED_REG_3_BASE_IDX                                                                   1
#define mmDB_SPI_VRS_CENTER_LOCATION                                                                   0x0018
#define mmDB_SPI_VRS_CENTER_LOCATION_BASE_IDX                                                          1
#define mmDB_SPI_VRS_CENTER_LOCATION_1                                                                 0x0018
#define mmDB_SPI_VRS_CENTER_LOCATION_1_BASE_IDX                                                        1
#define mmDB_VRS_OVERRIDE_CNTL                                                                         0x0019
#define mmDB_VRS_OVERRIDE_CNTL_BASE_IDX                                                                1
#define mmDB_Z_READ_BASE_HI                                                                            0x001a
#define mmDB_Z_READ_BASE_HI_BASE_IDX                                                                   1
#define mmDB_STENCIL_READ_BASE_HI                                                                      0x001b
#define mmDB_STENCIL_READ_BASE_HI_BASE_IDX                                                             1
#define mmDB_Z_WRITE_BASE_HI                                                                           0x001c
#define mmDB_Z_WRITE_BASE_HI_BASE_IDX                                                                  1
#define mmDB_STENCIL_WRITE_BASE_HI                                                                     0x001d
#define mmDB_STENCIL_WRITE_BASE_HI_BASE_IDX                                                            1
#define mmDB_HTILE_DATA_BASE_HI                                                                        0x001e
#define mmDB_HTILE_DATA_BASE_HI_BASE_IDX                                                               1
#define mmDB_RMI_L2_CACHE_CONTROL                                                                      0x001f
#define mmDB_RMI_L2_CACHE_CONTROL_BASE_IDX                                                             1
#define mmTA_BC_BASE_ADDR                                                                              0x0020
#define mmTA_BC_BASE_ADDR_BASE_IDX                                                                     1
#define mmTA_BC_BASE_ADDR_HI                                                                           0x0021
#define mmTA_BC_BASE_ADDR_HI_BASE_IDX                                                                  1
#define mmCOHER_DEST_BASE_HI_0                                                                         0x007a
#define mmCOHER_DEST_BASE_HI_0_BASE_IDX                                                                1
#define mmCOHER_DEST_BASE_HI_1                                                                         0x007b
#define mmCOHER_DEST_BASE_HI_1_BASE_IDX                                                                1
#define mmCOHER_DEST_BASE_HI_2                                                                         0x007c
#define mmCOHER_DEST_BASE_HI_2_BASE_IDX                                                                1
#define mmCOHER_DEST_BASE_HI_3                                                                         0x007d
#define mmCOHER_DEST_BASE_HI_3_BASE_IDX                                                                1
#define mmCOHER_DEST_BASE_2                                                                            0x007e
#define mmCOHER_DEST_BASE_2_BASE_IDX                                                                   1
#define mmCOHER_DEST_BASE_3                                                                            0x007f
#define mmCOHER_DEST_BASE_3_BASE_IDX                                                                   1
#define mmPA_SC_WINDOW_OFFSET                                                                          0x0080
#define mmPA_SC_WINDOW_OFFSET_BASE_IDX                                                                 1
#define mmPA_SC_WINDOW_OFFSET_1                                                                        0x0080
#define mmPA_SC_WINDOW_OFFSET_1_BASE_IDX                                                               1
#define mmPA_SC_WINDOW_SCISSOR_TL                                                                      0x0081
#define mmPA_SC_WINDOW_SCISSOR_TL_BASE_IDX                                                             1
#define mmPA_SC_WINDOW_SCISSOR_BR                                                                      0x0082
#define mmPA_SC_WINDOW_SCISSOR_BR_BASE_IDX                                                             1
#define mmPA_SC_CLIPRECT_RULE                                                                          0x0083
#define mmPA_SC_CLIPRECT_RULE_BASE_IDX                                                                 1
#define mmPA_SC_CLIPRECT_0_TL                                                                          0x0084
#define mmPA_SC_CLIPRECT_0_TL_BASE_IDX                                                                 1
#define mmPA_SC_CLIPRECT_0_BR                                                                          0x0085
#define mmPA_SC_CLIPRECT_0_BR_BASE_IDX                                                                 1
#define mmPA_SC_CLIPRECT_1_TL                                                                          0x0086
#define mmPA_SC_CLIPRECT_1_TL_BASE_IDX                                                                 1
#define mmPA_SC_CLIPRECT_1_BR                                                                          0x0087
#define mmPA_SC_CLIPRECT_1_BR_BASE_IDX                                                                 1
#define mmPA_SC_CLIPRECT_2_TL                                                                          0x0088
#define mmPA_SC_CLIPRECT_2_TL_BASE_IDX                                                                 1
#define mmPA_SC_CLIPRECT_2_BR                                                                          0x0089
#define mmPA_SC_CLIPRECT_2_BR_BASE_IDX                                                                 1
#define mmPA_SC_CLIPRECT_3_TL                                                                          0x008a
#define mmPA_SC_CLIPRECT_3_TL_BASE_IDX                                                                 1
#define mmPA_SC_CLIPRECT_3_BR                                                                          0x008b
#define mmPA_SC_CLIPRECT_3_BR_BASE_IDX                                                                 1
#define mmPA_SC_EDGERULE                                                                               0x008c
#define mmPA_SC_EDGERULE_BASE_IDX                                                                      1
#define mmPA_SU_HARDWARE_SCREEN_OFFSET                                                                 0x008d
#define mmPA_SU_HARDWARE_SCREEN_OFFSET_BASE_IDX                                                        1
#define mmCB_TARGET_MASK                                                                               0x008e
#define mmCB_TARGET_MASK_BASE_IDX                                                                      1
#define mmCB_SHADER_MASK                                                                               0x008f
#define mmCB_SHADER_MASK_BASE_IDX                                                                      1
#define mmCB_SHADER_MASK_1                                                                             0x008f
#define mmCB_SHADER_MASK_1_BASE_IDX                                                                    1
#define mmPA_SC_GENERIC_SCISSOR_TL                                                                     0x0090
#define mmPA_SC_GENERIC_SCISSOR_TL_BASE_IDX                                                            1
#define mmPA_SC_GENERIC_SCISSOR_BR                                                                     0x0091
#define mmPA_SC_GENERIC_SCISSOR_BR_BASE_IDX                                                            1
#define mmCOHER_DEST_BASE_0                                                                            0x0092
#define mmCOHER_DEST_BASE_0_BASE_IDX                                                                   1
#define mmCOHER_DEST_BASE_1                                                                            0x0093
#define mmCOHER_DEST_BASE_1_BASE_IDX                                                                   1
#define mmPA_SC_VPORT_SCISSOR_0_TL                                                                     0x0094
#define mmPA_SC_VPORT_SCISSOR_0_TL_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_0_BR                                                                     0x0095
#define mmPA_SC_VPORT_SCISSOR_0_BR_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_1_TL                                                                     0x0096
#define mmPA_SC_VPORT_SCISSOR_1_TL_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_1_BR                                                                     0x0097
#define mmPA_SC_VPORT_SCISSOR_1_BR_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_2_TL                                                                     0x0098
#define mmPA_SC_VPORT_SCISSOR_2_TL_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_2_BR                                                                     0x0099
#define mmPA_SC_VPORT_SCISSOR_2_BR_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_3_TL                                                                     0x009a
#define mmPA_SC_VPORT_SCISSOR_3_TL_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_3_BR                                                                     0x009b
#define mmPA_SC_VPORT_SCISSOR_3_BR_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_4_TL                                                                     0x009c
#define mmPA_SC_VPORT_SCISSOR_4_TL_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_4_BR                                                                     0x009d
#define mmPA_SC_VPORT_SCISSOR_4_BR_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_5_TL                                                                     0x009e
#define mmPA_SC_VPORT_SCISSOR_5_TL_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_5_BR                                                                     0x009f
#define mmPA_SC_VPORT_SCISSOR_5_BR_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_6_TL                                                                     0x00a0
#define mmPA_SC_VPORT_SCISSOR_6_TL_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_6_BR                                                                     0x00a1
#define mmPA_SC_VPORT_SCISSOR_6_BR_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_7_TL                                                                     0x00a2
#define mmPA_SC_VPORT_SCISSOR_7_TL_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_7_BR                                                                     0x00a3
#define mmPA_SC_VPORT_SCISSOR_7_BR_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_8_TL                                                                     0x00a4
#define mmPA_SC_VPORT_SCISSOR_8_TL_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_8_BR                                                                     0x00a5
#define mmPA_SC_VPORT_SCISSOR_8_BR_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_9_TL                                                                     0x00a6
#define mmPA_SC_VPORT_SCISSOR_9_TL_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_9_BR                                                                     0x00a7
#define mmPA_SC_VPORT_SCISSOR_9_BR_BASE_IDX                                                            1
#define mmPA_SC_VPORT_SCISSOR_10_TL                                                                    0x00a8
#define mmPA_SC_VPORT_SCISSOR_10_TL_BASE_IDX                                                           1
#define mmPA_SC_VPORT_SCISSOR_10_BR                                                                    0x00a9
#define mmPA_SC_VPORT_SCISSOR_10_BR_BASE_IDX                                                           1
#define mmPA_SC_VPORT_SCISSOR_11_TL                                                                    0x00aa
#define mmPA_SC_VPORT_SCISSOR_11_TL_BASE_IDX                                                           1
#define mmPA_SC_VPORT_SCISSOR_11_BR                                                                    0x00ab
#define mmPA_SC_VPORT_SCISSOR_11_BR_BASE_IDX                                                           1
#define mmPA_SC_VPORT_SCISSOR_12_TL                                                                    0x00ac
#define mmPA_SC_VPORT_SCISSOR_12_TL_BASE_IDX                                                           1
#define mmPA_SC_VPORT_SCISSOR_12_BR                                                                    0x00ad
#define mmPA_SC_VPORT_SCISSOR_12_BR_BASE_IDX                                                           1
#define mmPA_SC_VPORT_SCISSOR_13_TL                                                                    0x00ae
#define mmPA_SC_VPORT_SCISSOR_13_TL_BASE_IDX                                                           1
#define mmPA_SC_VPORT_SCISSOR_13_BR                                                                    0x00af
#define mmPA_SC_VPORT_SCISSOR_13_BR_BASE_IDX                                                           1
#define mmPA_SC_VPORT_SCISSOR_14_TL                                                                    0x00b0
#define mmPA_SC_VPORT_SCISSOR_14_TL_BASE_IDX                                                           1
#define mmPA_SC_VPORT_SCISSOR_14_BR                                                                    0x00b1
#define mmPA_SC_VPORT_SCISSOR_14_BR_BASE_IDX                                                           1
#define mmPA_SC_VPORT_SCISSOR_15_TL                                                                    0x00b2
#define mmPA_SC_VPORT_SCISSOR_15_TL_BASE_IDX                                                           1
#define mmPA_SC_VPORT_SCISSOR_15_BR                                                                    0x00b3
#define mmPA_SC_VPORT_SCISSOR_15_BR_BASE_IDX                                                           1
#define mmPA_SC_VPORT_ZMIN_0                                                                           0x00b4
#define mmPA_SC_VPORT_ZMIN_0_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMAX_0                                                                           0x00b5
#define mmPA_SC_VPORT_ZMAX_0_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMIN_1                                                                           0x00b6
#define mmPA_SC_VPORT_ZMIN_1_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMAX_1                                                                           0x00b7
#define mmPA_SC_VPORT_ZMAX_1_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMIN_2                                                                           0x00b8
#define mmPA_SC_VPORT_ZMIN_2_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMAX_2                                                                           0x00b9
#define mmPA_SC_VPORT_ZMAX_2_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMIN_3                                                                           0x00ba
#define mmPA_SC_VPORT_ZMIN_3_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMAX_3                                                                           0x00bb
#define mmPA_SC_VPORT_ZMAX_3_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMIN_4                                                                           0x00bc
#define mmPA_SC_VPORT_ZMIN_4_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMAX_4                                                                           0x00bd
#define mmPA_SC_VPORT_ZMAX_4_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMIN_5                                                                           0x00be
#define mmPA_SC_VPORT_ZMIN_5_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMAX_5                                                                           0x00bf
#define mmPA_SC_VPORT_ZMAX_5_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMIN_6                                                                           0x00c0
#define mmPA_SC_VPORT_ZMIN_6_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMAX_6                                                                           0x00c1
#define mmPA_SC_VPORT_ZMAX_6_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMIN_7                                                                           0x00c2
#define mmPA_SC_VPORT_ZMIN_7_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMAX_7                                                                           0x00c3
#define mmPA_SC_VPORT_ZMAX_7_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMIN_8                                                                           0x00c4
#define mmPA_SC_VPORT_ZMIN_8_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMAX_8                                                                           0x00c5
#define mmPA_SC_VPORT_ZMAX_8_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMIN_9                                                                           0x00c6
#define mmPA_SC_VPORT_ZMIN_9_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMAX_9                                                                           0x00c7
#define mmPA_SC_VPORT_ZMAX_9_BASE_IDX                                                                  1
#define mmPA_SC_VPORT_ZMIN_10                                                                          0x00c8
#define mmPA_SC_VPORT_ZMIN_10_BASE_IDX                                                                 1
#define mmPA_SC_VPORT_ZMAX_10                                                                          0x00c9
#define mmPA_SC_VPORT_ZMAX_10_BASE_IDX                                                                 1
#define mmPA_SC_VPORT_ZMIN_11                                                                          0x00ca
#define mmPA_SC_VPORT_ZMIN_11_BASE_IDX                                                                 1
#define mmPA_SC_VPORT_ZMAX_11                                                                          0x00cb
#define mmPA_SC_VPORT_ZMAX_11_BASE_IDX                                                                 1
#define mmPA_SC_VPORT_ZMIN_12                                                                          0x00cc
#define mmPA_SC_VPORT_ZMIN_12_BASE_IDX                                                                 1
#define mmPA_SC_VPORT_ZMAX_12                                                                          0x00cd
#define mmPA_SC_VPORT_ZMAX_12_BASE_IDX                                                                 1
#define mmPA_SC_VPORT_ZMIN_13                                                                          0x00ce
#define mmPA_SC_VPORT_ZMIN_13_BASE_IDX                                                                 1
#define mmPA_SC_VPORT_ZMAX_13                                                                          0x00cf
#define mmPA_SC_VPORT_ZMAX_13_BASE_IDX                                                                 1
#define mmPA_SC_VPORT_ZMIN_14                                                                          0x00d0
#define mmPA_SC_VPORT_ZMIN_14_BASE_IDX                                                                 1
#define mmPA_SC_VPORT_ZMAX_14                                                                          0x00d1
#define mmPA_SC_VPORT_ZMAX_14_BASE_IDX                                                                 1
#define mmPA_SC_VPORT_ZMIN_15                                                                          0x00d2
#define mmPA_SC_VPORT_ZMIN_15_BASE_IDX                                                                 1
#define mmPA_SC_VPORT_ZMAX_15                                                                          0x00d3
#define mmPA_SC_VPORT_ZMAX_15_BASE_IDX                                                                 1
#define mmPA_SC_RASTER_CONFIG                                                                          0x00d4
#define mmPA_SC_RASTER_CONFIG_BASE_IDX                                                                 1
#define mmPA_PA_SC_RASTER_CONFIG_1                                                                     0x00d4
#define mmPA_PA_SC_RASTER_CONFIG_1_BASE_IDX                                                            1
#define mmSC_PA_SC_RASTER_CONFIG_1                                                                     0x00d5
#define mmSC_PA_SC_RASTER_CONFIG_1_BASE_IDX                                                            1
#define mmPA_SC_RASTER_CONFIG_1_1                                                                      0x00d5
#define mmPA_SC_RASTER_CONFIG_1_1_BASE_IDX                                                             1
#define mmPA_SC_RESERVED_06                                                                            0x00d6
#define mmPA_SC_RESERVED_06_BASE_IDX                                                                   1
#define mmPA_SC_TILE_STEERING_OVERRIDE                                                                 0x00d7
#define mmPA_SC_TILE_STEERING_OVERRIDE_BASE_IDX                                                        1
#define mmPA_SC_TILE_STEERING_OVERRIDE_1                                                               0x00d7
#define mmPA_SC_TILE_STEERING_OVERRIDE_1_BASE_IDX                                                      1
#define mmCP_PERFMON_CNTX_CNTL                                                                         0x00d8
#define mmCP_PERFMON_CNTX_CNTL_BASE_IDX                                                                1
#define mmCP_PIPEID                                                                                    0x00d9
#define mmCP_PIPEID_BASE_IDX                                                                           1
#define mmCP_PIPEID_1                                                                                  0x00d9
#define mmCP_PIPEID_1_BASE_IDX                                                                         1
#define mmCP_RINGID                                                                                    0x00d9
#define mmCP_RINGID_BASE_IDX                                                                           1
#define mmCP_VMID                                                                                      0x00da
#define mmCP_VMID_BASE_IDX                                                                             1
#define mmCP_VMID_1                                                                                    0x00da
#define mmCP_VMID_1_BASE_IDX                                                                           1
#define mmCONTEXT_RESERVED_REG0                                                                        0x00db
#define mmCONTEXT_RESERVED_REG0_BASE_IDX                                                               1
#define mmCONTEXT_RESERVED_REG1                                                                        0x00dc
#define mmCONTEXT_RESERVED_REG1_BASE_IDX                                                               1
#define mmCVC_CNTL                                                                                     0x00dd
#define mmCVC_CNTL_BASE_IDX                                                                            1
#define mmCVC_CNTL_2                                                                                   0x00de
#define mmCVC_CNTL_2_BASE_IDX                                                                          1
#define mmCVC_VIZ_CNTL                                                                                 0x00df
#define mmCVC_VIZ_CNTL_BASE_IDX                                                                        1
#define mmCVC_VIZ_CNTL_2                                                                               0x00e0
#define mmCVC_VIZ_CNTL_2_BASE_IDX                                                                      1
#define mmCVC_VIZ_OVERRIDE                                                                             0x00e1
#define mmCVC_VIZ_OVERRIDE_BASE_IDX                                                                    1
#define mmCVC_VIZ_BUFFER_BASE_HI                                                                       0x00e2
#define mmCVC_VIZ_BUFFER_BASE_HI_BASE_IDX                                                              1
#define mmCVC_VIZ_BUFFER_BASE_LO                                                                       0x00e3
#define mmCVC_VIZ_BUFFER_BASE_LO_BASE_IDX                                                              1
#define mmPA_SC_RESERVED_00                                                                            0x00e8
#define mmPA_SC_RESERVED_00_BASE_IDX                                                                   1
#define mmPA_SC_RESERVED_01                                                                            0x00e9
#define mmPA_SC_RESERVED_01_BASE_IDX                                                                   1
#define mmPA_SC_RESERVED_02                                                                            0x00ea
#define mmPA_SC_RESERVED_02_BASE_IDX                                                                   1
#define mmPA_SC_RESERVED_03                                                                            0x00eb
#define mmPA_SC_RESERVED_03_BASE_IDX                                                                   1
#define mmPA_SC_RESERVED_04                                                                            0x00ec
#define mmPA_SC_RESERVED_04_BASE_IDX                                                                   1
#define mmPA_SC_FSR_EN                                                                                 0x00f0
#define mmPA_SC_FSR_EN_BASE_IDX                                                                        1
#define mmPA_SC_FSR_FBW_RECURSIONS_X                                                                   0x00f1
#define mmPA_SC_FSR_FBW_RECURSIONS_X_BASE_IDX                                                          1
#define mmPA_SC_FSR_FBW_RECURSIONS_Y                                                                   0x00f2
#define mmPA_SC_FSR_FBW_RECURSIONS_Y_BASE_IDX                                                          1
#define mmPA_SC_BINNER_OUTPUT_TIMEOUT_CNTL                                                             0x00f8
#define mmPA_SC_BINNER_OUTPUT_TIMEOUT_CNTL_BASE_IDX                                                    1
#define mmVGT_MULTI_PRIM_IB_RESET_INDX                                                                 0x0103
#define mmVGT_MULTI_PRIM_IB_RESET_INDX_BASE_IDX                                                        1
#define mmCB_RMI_GL2_CACHE_CONTROL                                                                     0x0104
#define mmCB_RMI_GL2_CACHE_CONTROL_BASE_IDX                                                            1
#define mmCB_BLEND_RED                                                                                 0x0105
#define mmCB_BLEND_RED_BASE_IDX                                                                        1
#define mmCB_BLEND_GREEN                                                                               0x0106
#define mmCB_BLEND_GREEN_BASE_IDX                                                                      1
#define mmCB_BLEND_BLUE                                                                                0x0107
#define mmCB_BLEND_BLUE_BASE_IDX                                                                       1
#define mmCB_BLEND_ALPHA                                                                               0x0108
#define mmCB_BLEND_ALPHA_BASE_IDX                                                                      1
#define mmCB_DCC_CONTROL                                                                               0x0109
#define mmCB_DCC_CONTROL_BASE_IDX                                                                      1
#define mmCB_COVERAGE_OUT_CONTROL                                                                      0x010a
#define mmCB_COVERAGE_OUT_CONTROL_BASE_IDX                                                             1
#define mmDB_STENCIL_CONTROL                                                                           0x010b
#define mmDB_STENCIL_CONTROL_BASE_IDX                                                                  1
#define mmDB_STENCILREFMASK                                                                            0x010c
#define mmDB_STENCILREFMASK_BASE_IDX                                                                   1
#define mmDB_STENCILREFMASK_BF                                                                         0x010d
#define mmDB_STENCILREFMASK_BF_BASE_IDX                                                                1
#define mmPA_CL_VPORT_XSCALE                                                                           0x010f
#define mmPA_CL_VPORT_XSCALE_BASE_IDX                                                                  1
#define mmPA_CL_VPORT_XOFFSET                                                                          0x0110
#define mmPA_CL_VPORT_XOFFSET_BASE_IDX                                                                 1
#define mmPA_CL_VPORT_YSCALE                                                                           0x0111
#define mmPA_CL_VPORT_YSCALE_BASE_IDX                                                                  1
#define mmPA_CL_VPORT_YOFFSET                                                                          0x0112
#define mmPA_CL_VPORT_YOFFSET_BASE_IDX                                                                 1
#define mmPA_CL_VPORT_ZSCALE                                                                           0x0113
#define mmPA_CL_VPORT_ZSCALE_BASE_IDX                                                                  1
#define mmPA_CL_VPORT_ZOFFSET                                                                          0x0114
#define mmPA_CL_VPORT_ZOFFSET_BASE_IDX                                                                 1
#define mmPA_CL_VPORT_XSCALE_1                                                                         0x0115
#define mmPA_CL_VPORT_XSCALE_1_BASE_IDX                                                                1
#define mmPA_CL_VPORT_XOFFSET_1                                                                        0x0116
#define mmPA_CL_VPORT_XOFFSET_1_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YSCALE_1                                                                         0x0117
#define mmPA_CL_VPORT_YSCALE_1_BASE_IDX                                                                1
#define mmPA_CL_VPORT_YOFFSET_1                                                                        0x0118
#define mmPA_CL_VPORT_YOFFSET_1_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZSCALE_1                                                                         0x0119
#define mmPA_CL_VPORT_ZSCALE_1_BASE_IDX                                                                1
#define mmPA_CL_VPORT_ZOFFSET_1                                                                        0x011a
#define mmPA_CL_VPORT_ZOFFSET_1_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XSCALE_2                                                                         0x011b
#define mmPA_CL_VPORT_XSCALE_2_BASE_IDX                                                                1
#define mmPA_CL_VPORT_XOFFSET_2                                                                        0x011c
#define mmPA_CL_VPORT_XOFFSET_2_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YSCALE_2                                                                         0x011d
#define mmPA_CL_VPORT_YSCALE_2_BASE_IDX                                                                1
#define mmPA_CL_VPORT_YOFFSET_2                                                                        0x011e
#define mmPA_CL_VPORT_YOFFSET_2_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZSCALE_2                                                                         0x011f
#define mmPA_CL_VPORT_ZSCALE_2_BASE_IDX                                                                1
#define mmPA_CL_VPORT_ZOFFSET_2                                                                        0x0120
#define mmPA_CL_VPORT_ZOFFSET_2_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XSCALE_3                                                                         0x0121
#define mmPA_CL_VPORT_XSCALE_3_BASE_IDX                                                                1
#define mmPA_CL_VPORT_XOFFSET_3                                                                        0x0122
#define mmPA_CL_VPORT_XOFFSET_3_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YSCALE_3                                                                         0x0123
#define mmPA_CL_VPORT_YSCALE_3_BASE_IDX                                                                1
#define mmPA_CL_VPORT_YOFFSET_3                                                                        0x0124
#define mmPA_CL_VPORT_YOFFSET_3_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZSCALE_3                                                                         0x0125
#define mmPA_CL_VPORT_ZSCALE_3_BASE_IDX                                                                1
#define mmPA_CL_VPORT_ZOFFSET_3                                                                        0x0126
#define mmPA_CL_VPORT_ZOFFSET_3_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XSCALE_4                                                                         0x0127
#define mmPA_CL_VPORT_XSCALE_4_BASE_IDX                                                                1
#define mmPA_CL_VPORT_XOFFSET_4                                                                        0x0128
#define mmPA_CL_VPORT_XOFFSET_4_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YSCALE_4                                                                         0x0129
#define mmPA_CL_VPORT_YSCALE_4_BASE_IDX                                                                1
#define mmPA_CL_VPORT_YOFFSET_4                                                                        0x012a
#define mmPA_CL_VPORT_YOFFSET_4_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZSCALE_4                                                                         0x012b
#define mmPA_CL_VPORT_ZSCALE_4_BASE_IDX                                                                1
#define mmPA_CL_VPORT_ZOFFSET_4                                                                        0x012c
#define mmPA_CL_VPORT_ZOFFSET_4_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XSCALE_5                                                                         0x012d
#define mmPA_CL_VPORT_XSCALE_5_BASE_IDX                                                                1
#define mmPA_CL_VPORT_XOFFSET_5                                                                        0x012e
#define mmPA_CL_VPORT_XOFFSET_5_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YSCALE_5                                                                         0x012f
#define mmPA_CL_VPORT_YSCALE_5_BASE_IDX                                                                1
#define mmPA_CL_VPORT_YOFFSET_5                                                                        0x0130
#define mmPA_CL_VPORT_YOFFSET_5_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZSCALE_5                                                                         0x0131
#define mmPA_CL_VPORT_ZSCALE_5_BASE_IDX                                                                1
#define mmPA_CL_VPORT_ZOFFSET_5                                                                        0x0132
#define mmPA_CL_VPORT_ZOFFSET_5_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XSCALE_6                                                                         0x0133
#define mmPA_CL_VPORT_XSCALE_6_BASE_IDX                                                                1
#define mmPA_CL_VPORT_XOFFSET_6                                                                        0x0134
#define mmPA_CL_VPORT_XOFFSET_6_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YSCALE_6                                                                         0x0135
#define mmPA_CL_VPORT_YSCALE_6_BASE_IDX                                                                1
#define mmPA_CL_VPORT_YOFFSET_6                                                                        0x0136
#define mmPA_CL_VPORT_YOFFSET_6_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZSCALE_6                                                                         0x0137
#define mmPA_CL_VPORT_ZSCALE_6_BASE_IDX                                                                1
#define mmPA_CL_VPORT_ZOFFSET_6                                                                        0x0138
#define mmPA_CL_VPORT_ZOFFSET_6_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XSCALE_7                                                                         0x0139
#define mmPA_CL_VPORT_XSCALE_7_BASE_IDX                                                                1
#define mmPA_CL_VPORT_XOFFSET_7                                                                        0x013a
#define mmPA_CL_VPORT_XOFFSET_7_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YSCALE_7                                                                         0x013b
#define mmPA_CL_VPORT_YSCALE_7_BASE_IDX                                                                1
#define mmPA_CL_VPORT_YOFFSET_7                                                                        0x013c
#define mmPA_CL_VPORT_YOFFSET_7_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZSCALE_7                                                                         0x013d
#define mmPA_CL_VPORT_ZSCALE_7_BASE_IDX                                                                1
#define mmPA_CL_VPORT_ZOFFSET_7                                                                        0x013e
#define mmPA_CL_VPORT_ZOFFSET_7_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XSCALE_8                                                                         0x013f
#define mmPA_CL_VPORT_XSCALE_8_BASE_IDX                                                                1
#define mmPA_CL_VPORT_XOFFSET_8                                                                        0x0140
#define mmPA_CL_VPORT_XOFFSET_8_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YSCALE_8                                                                         0x0141
#define mmPA_CL_VPORT_YSCALE_8_BASE_IDX                                                                1
#define mmPA_CL_VPORT_YOFFSET_8                                                                        0x0142
#define mmPA_CL_VPORT_YOFFSET_8_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZSCALE_8                                                                         0x0143
#define mmPA_CL_VPORT_ZSCALE_8_BASE_IDX                                                                1
#define mmPA_CL_VPORT_ZOFFSET_8                                                                        0x0144
#define mmPA_CL_VPORT_ZOFFSET_8_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XSCALE_9                                                                         0x0145
#define mmPA_CL_VPORT_XSCALE_9_BASE_IDX                                                                1
#define mmPA_CL_VPORT_XOFFSET_9                                                                        0x0146
#define mmPA_CL_VPORT_XOFFSET_9_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YSCALE_9                                                                         0x0147
#define mmPA_CL_VPORT_YSCALE_9_BASE_IDX                                                                1
#define mmPA_CL_VPORT_YOFFSET_9                                                                        0x0148
#define mmPA_CL_VPORT_YOFFSET_9_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZSCALE_9                                                                         0x0149
#define mmPA_CL_VPORT_ZSCALE_9_BASE_IDX                                                                1
#define mmPA_CL_VPORT_ZOFFSET_9                                                                        0x014a
#define mmPA_CL_VPORT_ZOFFSET_9_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XSCALE_10                                                                        0x014b
#define mmPA_CL_VPORT_XSCALE_10_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XOFFSET_10                                                                       0x014c
#define mmPA_CL_VPORT_XOFFSET_10_BASE_IDX                                                              1
#define mmPA_CL_VPORT_YSCALE_10                                                                        0x014d
#define mmPA_CL_VPORT_YSCALE_10_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YOFFSET_10                                                                       0x014e
#define mmPA_CL_VPORT_YOFFSET_10_BASE_IDX                                                              1
#define mmPA_CL_VPORT_ZSCALE_10                                                                        0x014f
#define mmPA_CL_VPORT_ZSCALE_10_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZOFFSET_10                                                                       0x0150
#define mmPA_CL_VPORT_ZOFFSET_10_BASE_IDX                                                              1
#define mmPA_CL_VPORT_XSCALE_11                                                                        0x0151
#define mmPA_CL_VPORT_XSCALE_11_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XOFFSET_11                                                                       0x0152
#define mmPA_CL_VPORT_XOFFSET_11_BASE_IDX                                                              1
#define mmPA_CL_VPORT_YSCALE_11                                                                        0x0153
#define mmPA_CL_VPORT_YSCALE_11_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YOFFSET_11                                                                       0x0154
#define mmPA_CL_VPORT_YOFFSET_11_BASE_IDX                                                              1
#define mmPA_CL_VPORT_ZSCALE_11                                                                        0x0155
#define mmPA_CL_VPORT_ZSCALE_11_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZOFFSET_11                                                                       0x0156
#define mmPA_CL_VPORT_ZOFFSET_11_BASE_IDX                                                              1
#define mmPA_CL_VPORT_XSCALE_12                                                                        0x0157
#define mmPA_CL_VPORT_XSCALE_12_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XOFFSET_12                                                                       0x0158
#define mmPA_CL_VPORT_XOFFSET_12_BASE_IDX                                                              1
#define mmPA_CL_VPORT_YSCALE_12                                                                        0x0159
#define mmPA_CL_VPORT_YSCALE_12_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YOFFSET_12                                                                       0x015a
#define mmPA_CL_VPORT_YOFFSET_12_BASE_IDX                                                              1
#define mmPA_CL_VPORT_ZSCALE_12                                                                        0x015b
#define mmPA_CL_VPORT_ZSCALE_12_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZOFFSET_12                                                                       0x015c
#define mmPA_CL_VPORT_ZOFFSET_12_BASE_IDX                                                              1
#define mmPA_CL_VPORT_XSCALE_13                                                                        0x015d
#define mmPA_CL_VPORT_XSCALE_13_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XOFFSET_13                                                                       0x015e
#define mmPA_CL_VPORT_XOFFSET_13_BASE_IDX                                                              1
#define mmPA_CL_VPORT_YSCALE_13                                                                        0x015f
#define mmPA_CL_VPORT_YSCALE_13_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YOFFSET_13                                                                       0x0160
#define mmPA_CL_VPORT_YOFFSET_13_BASE_IDX                                                              1
#define mmPA_CL_VPORT_ZSCALE_13                                                                        0x0161
#define mmPA_CL_VPORT_ZSCALE_13_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZOFFSET_13                                                                       0x0162
#define mmPA_CL_VPORT_ZOFFSET_13_BASE_IDX                                                              1
#define mmPA_CL_VPORT_XSCALE_14                                                                        0x0163
#define mmPA_CL_VPORT_XSCALE_14_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XOFFSET_14                                                                       0x0164
#define mmPA_CL_VPORT_XOFFSET_14_BASE_IDX                                                              1
#define mmPA_CL_VPORT_YSCALE_14                                                                        0x0165
#define mmPA_CL_VPORT_YSCALE_14_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YOFFSET_14                                                                       0x0166
#define mmPA_CL_VPORT_YOFFSET_14_BASE_IDX                                                              1
#define mmPA_CL_VPORT_ZSCALE_14                                                                        0x0167
#define mmPA_CL_VPORT_ZSCALE_14_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZOFFSET_14                                                                       0x0168
#define mmPA_CL_VPORT_ZOFFSET_14_BASE_IDX                                                              1
#define mmPA_CL_VPORT_XSCALE_15                                                                        0x0169
#define mmPA_CL_VPORT_XSCALE_15_BASE_IDX                                                               1
#define mmPA_CL_VPORT_XOFFSET_15                                                                       0x016a
#define mmPA_CL_VPORT_XOFFSET_15_BASE_IDX                                                              1
#define mmPA_CL_VPORT_YSCALE_15                                                                        0x016b
#define mmPA_CL_VPORT_YSCALE_15_BASE_IDX                                                               1
#define mmPA_CL_VPORT_YOFFSET_15                                                                       0x016c
#define mmPA_CL_VPORT_YOFFSET_15_BASE_IDX                                                              1
#define mmPA_CL_VPORT_ZSCALE_15                                                                        0x016d
#define mmPA_CL_VPORT_ZSCALE_15_BASE_IDX                                                               1
#define mmPA_CL_VPORT_ZOFFSET_15                                                                       0x016e
#define mmPA_CL_VPORT_ZOFFSET_15_BASE_IDX                                                              1
#define mmPA_CL_UCP_0_X                                                                                0x016f
#define mmPA_CL_UCP_0_X_BASE_IDX                                                                       1
#define mmPA_CL_UCP_0_Y                                                                                0x0170
#define mmPA_CL_UCP_0_Y_BASE_IDX                                                                       1
#define mmPA_CL_UCP_0_Z                                                                                0x0171
#define mmPA_CL_UCP_0_Z_BASE_IDX                                                                       1
#define mmPA_CL_UCP_0_W                                                                                0x0172
#define mmPA_CL_UCP_0_W_BASE_IDX                                                                       1
#define mmPA_CL_UCP_1_X                                                                                0x0173
#define mmPA_CL_UCP_1_X_BASE_IDX                                                                       1
#define mmPA_CL_UCP_1_Y                                                                                0x0174
#define mmPA_CL_UCP_1_Y_BASE_IDX                                                                       1
#define mmPA_CL_UCP_1_Z                                                                                0x0175
#define mmPA_CL_UCP_1_Z_BASE_IDX                                                                       1
#define mmPA_CL_UCP_1_W                                                                                0x0176
#define mmPA_CL_UCP_1_W_BASE_IDX                                                                       1
#define mmPA_CL_UCP_2_X                                                                                0x0177
#define mmPA_CL_UCP_2_X_BASE_IDX                                                                       1
#define mmPA_CL_UCP_2_Y                                                                                0x0178
#define mmPA_CL_UCP_2_Y_BASE_IDX                                                                       1
#define mmPA_CL_UCP_2_Z                                                                                0x0179
#define mmPA_CL_UCP_2_Z_BASE_IDX                                                                       1
#define mmPA_CL_UCP_2_W                                                                                0x017a
#define mmPA_CL_UCP_2_W_BASE_IDX                                                                       1
#define mmPA_CL_UCP_3_X                                                                                0x017b
#define mmPA_CL_UCP_3_X_BASE_IDX                                                                       1
#define mmPA_CL_UCP_3_Y                                                                                0x017c
#define mmPA_CL_UCP_3_Y_BASE_IDX                                                                       1
#define mmPA_CL_UCP_3_Z                                                                                0x017d
#define mmPA_CL_UCP_3_Z_BASE_IDX                                                                       1
#define mmPA_CL_UCP_3_W                                                                                0x017e
#define mmPA_CL_UCP_3_W_BASE_IDX                                                                       1
#define mmPA_CL_UCP_4_X                                                                                0x017f
#define mmPA_CL_UCP_4_X_BASE_IDX                                                                       1
#define mmPA_CL_UCP_4_Y                                                                                0x0180
#define mmPA_CL_UCP_4_Y_BASE_IDX                                                                       1
#define mmPA_CL_UCP_4_Z                                                                                0x0181
#define mmPA_CL_UCP_4_Z_BASE_IDX                                                                       1
#define mmPA_CL_UCP_4_W                                                                                0x0182
#define mmPA_CL_UCP_4_W_BASE_IDX                                                                       1
#define mmPA_CL_UCP_5_X                                                                                0x0183
#define mmPA_CL_UCP_5_X_BASE_IDX                                                                       1
#define mmPA_CL_UCP_5_Y                                                                                0x0184
#define mmPA_CL_UCP_5_Y_BASE_IDX                                                                       1
#define mmPA_CL_UCP_5_Z                                                                                0x0185
#define mmPA_CL_UCP_5_Z_BASE_IDX                                                                       1
#define mmPA_CL_UCP_5_W                                                                                0x0186
#define mmPA_CL_UCP_5_W_BASE_IDX                                                                       1
#define mmPA_CL_PROG_NEAR_CLIP_Z                                                                       0x0187
#define mmPA_CL_PROG_NEAR_CLIP_Z_BASE_IDX                                                              1
#define mmPA_RATE_CNTL                                                                                 0x0188
#define mmPA_RATE_CNTL_BASE_IDX                                                                        1
#define mmSPI_PS_INPUT_CNTL_0                                                                          0x0191
#define mmSPI_PS_INPUT_CNTL_0_BASE_IDX                                                                 1
#define mmSPI_PS_INPUT_CNTL_1                                                                          0x0192
#define mmSPI_PS_INPUT_CNTL_1_BASE_IDX                                                                 1
#define mmSPI_PS_INPUT_CNTL_2                                                                          0x0193
#define mmSPI_PS_INPUT_CNTL_2_BASE_IDX                                                                 1
#define mmSPI_PS_INPUT_CNTL_3                                                                          0x0194
#define mmSPI_PS_INPUT_CNTL_3_BASE_IDX                                                                 1
#define mmSPI_PS_INPUT_CNTL_4                                                                          0x0195
#define mmSPI_PS_INPUT_CNTL_4_BASE_IDX                                                                 1
#define mmSPI_PS_INPUT_CNTL_5                                                                          0x0196
#define mmSPI_PS_INPUT_CNTL_5_BASE_IDX                                                                 1
#define mmSPI_PS_INPUT_CNTL_6                                                                          0x0197
#define mmSPI_PS_INPUT_CNTL_6_BASE_IDX                                                                 1
#define mmSPI_PS_INPUT_CNTL_7                                                                          0x0198
#define mmSPI_PS_INPUT_CNTL_7_BASE_IDX                                                                 1
#define mmSPI_PS_INPUT_CNTL_8                                                                          0x0199
#define mmSPI_PS_INPUT_CNTL_8_BASE_IDX                                                                 1
#define mmSPI_PS_INPUT_CNTL_9                                                                          0x019a
#define mmSPI_PS_INPUT_CNTL_9_BASE_IDX                                                                 1
#define mmSPI_PS_INPUT_CNTL_10                                                                         0x019b
#define mmSPI_PS_INPUT_CNTL_10_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_11                                                                         0x019c
#define mmSPI_PS_INPUT_CNTL_11_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_12                                                                         0x019d
#define mmSPI_PS_INPUT_CNTL_12_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_13                                                                         0x019e
#define mmSPI_PS_INPUT_CNTL_13_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_14                                                                         0x019f
#define mmSPI_PS_INPUT_CNTL_14_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_15                                                                         0x01a0
#define mmSPI_PS_INPUT_CNTL_15_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_16                                                                         0x01a1
#define mmSPI_PS_INPUT_CNTL_16_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_17                                                                         0x01a2
#define mmSPI_PS_INPUT_CNTL_17_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_18                                                                         0x01a3
#define mmSPI_PS_INPUT_CNTL_18_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_19                                                                         0x01a4
#define mmSPI_PS_INPUT_CNTL_19_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_20                                                                         0x01a5
#define mmSPI_PS_INPUT_CNTL_20_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_21                                                                         0x01a6
#define mmSPI_PS_INPUT_CNTL_21_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_22                                                                         0x01a7
#define mmSPI_PS_INPUT_CNTL_22_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_23                                                                         0x01a8
#define mmSPI_PS_INPUT_CNTL_23_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_24                                                                         0x01a9
#define mmSPI_PS_INPUT_CNTL_24_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_25                                                                         0x01aa
#define mmSPI_PS_INPUT_CNTL_25_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_26                                                                         0x01ab
#define mmSPI_PS_INPUT_CNTL_26_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_27                                                                         0x01ac
#define mmSPI_PS_INPUT_CNTL_27_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_28                                                                         0x01ad
#define mmSPI_PS_INPUT_CNTL_28_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_29                                                                         0x01ae
#define mmSPI_PS_INPUT_CNTL_29_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_30                                                                         0x01af
#define mmSPI_PS_INPUT_CNTL_30_BASE_IDX                                                                1
#define mmSPI_PS_INPUT_CNTL_31                                                                         0x01b0
#define mmSPI_PS_INPUT_CNTL_31_BASE_IDX                                                                1
#define mmSPI_VS_OUT_CONFIG                                                                            0x01b1
#define mmSPI_VS_OUT_CONFIG_BASE_IDX                                                                   1
#define mmSPI_PS_INPUT_ENA                                                                             0x01b3
#define mmSPI_PS_INPUT_ENA_BASE_IDX                                                                    1
#define mmSPI_PS_INPUT_ENA_1                                                                           0x01b3
#define mmSPI_PS_INPUT_ENA_1_BASE_IDX                                                                  1
#define mmSPI_PS_INPUT_ENA_2                                                                           0x01b3
#define mmSPI_PS_INPUT_ENA_2_BASE_IDX                                                                  1
#define mmSPI_PS_INPUT_ADDR                                                                            0x01b4
#define mmSPI_PS_INPUT_ADDR_BASE_IDX                                                                   1
#define mmSPI_INTERP_CONTROL_0                                                                         0x01b5
#define mmSPI_INTERP_CONTROL_0_BASE_IDX                                                                1
#define mmSPI_PS_IN_CONTROL                                                                            0x01b6
#define mmSPI_PS_IN_CONTROL_BASE_IDX                                                                   1
#define mmSPI_PS_IN_CONTROL_1                                                                          0x01b6
#define mmSPI_PS_IN_CONTROL_1_BASE_IDX                                                                 1
#define mmSPI_PS_IN_CONTROL_2                                                                          0x01b6
#define mmSPI_PS_IN_CONTROL_2_BASE_IDX                                                                 1
#define mmSPI_BARYC_SSAA_CNTL                                                                          0x01b7
#define mmSPI_BARYC_SSAA_CNTL_BASE_IDX                                                                 1
#define mmSPI_BARYC_CNTL                                                                               0x01b8
#define mmSPI_BARYC_CNTL_BASE_IDX                                                                      1
#define mmSPI_TMPRING_SIZE                                                                             0x01ba
#define mmSPI_TMPRING_SIZE_BASE_IDX                                                                    1
#define mmSPI_GFX_SCRATCH_BASE_LO                                                                      0x01bb
#define mmSPI_GFX_SCRATCH_BASE_LO_BASE_IDX                                                             1
#define mmSPI_GFX_SCRATCH_BASE_HI                                                                      0x01bc
#define mmSPI_GFX_SCRATCH_BASE_HI_BASE_IDX                                                             1
#define mmSPI_SHADER_IDX_FORMAT                                                                        0x01c2
#define mmSPI_SHADER_IDX_FORMAT_BASE_IDX                                                               1
#define mmSPI_SHADER_IDX_FORMAT_1                                                                      0x01c2
#define mmSPI_SHADER_IDX_FORMAT_1_BASE_IDX                                                             1
#define mmSPI_SHADER_POS_FORMAT                                                                        0x01c3
#define mmSPI_SHADER_POS_FORMAT_BASE_IDX                                                               1
#define mmSPI_SHADER_POS_FORMAT_1                                                                      0x01c3
#define mmSPI_SHADER_POS_FORMAT_1_BASE_IDX                                                             1
#define mmSPI_SHADER_Z_FORMAT                                                                          0x01c4
#define mmSPI_SHADER_Z_FORMAT_BASE_IDX                                                                 1
#define mmSPI_SHADER_Z_FORMAT_1                                                                        0x01c4
#define mmSPI_SHADER_Z_FORMAT_1_BASE_IDX                                                               1
#define mmSPI_SHADER_COL_FORMAT                                                                        0x01c5
#define mmSPI_SHADER_COL_FORMAT_BASE_IDX                                                               1
#define mmSPI_SHADER_COL_FORMAT_1                                                                      0x01c5
#define mmSPI_SHADER_COL_FORMAT_1_BASE_IDX                                                             1
#define mmSX_PS_DOWNCONVERT_CONTROL                                                                    0x01d4
#define mmSX_PS_DOWNCONVERT_CONTROL_BASE_IDX                                                           1
#define mmSX_PS_DOWNCONVERT                                                                            0x01d5
#define mmSX_PS_DOWNCONVERT_BASE_IDX                                                                   1
#define mmSX_BLEND_OPT_EPSILON                                                                         0x01d6
#define mmSX_BLEND_OPT_EPSILON_BASE_IDX                                                                1
#define mmSX_BLEND_OPT_CONTROL                                                                         0x01d7
#define mmSX_BLEND_OPT_CONTROL_BASE_IDX                                                                1
#define mmSX_MRT0_BLEND_OPT                                                                            0x01d8
#define mmSX_MRT0_BLEND_OPT_BASE_IDX                                                                   1
#define mmSX_MRT1_BLEND_OPT                                                                            0x01d9
#define mmSX_MRT1_BLEND_OPT_BASE_IDX                                                                   1
#define mmSX_MRT2_BLEND_OPT                                                                            0x01da
#define mmSX_MRT2_BLEND_OPT_BASE_IDX                                                                   1
#define mmSX_MRT3_BLEND_OPT                                                                            0x01db
#define mmSX_MRT3_BLEND_OPT_BASE_IDX                                                                   1
#define mmSX_MRT4_BLEND_OPT                                                                            0x01dc
#define mmSX_MRT4_BLEND_OPT_BASE_IDX                                                                   1
#define mmSX_MRT5_BLEND_OPT                                                                            0x01dd
#define mmSX_MRT5_BLEND_OPT_BASE_IDX                                                                   1
#define mmSX_MRT6_BLEND_OPT                                                                            0x01de
#define mmSX_MRT6_BLEND_OPT_BASE_IDX                                                                   1
#define mmSX_MRT7_BLEND_OPT                                                                            0x01df
#define mmSX_MRT7_BLEND_OPT_BASE_IDX                                                                   1
#define mmCB_BLEND0_CONTROL                                                                            0x01e0
#define mmCB_BLEND0_CONTROL_BASE_IDX                                                                   1
#define mmCB_BLEND0_CONTROL_1                                                                          0x01e0
#define mmCB_BLEND0_CONTROL_1_BASE_IDX                                                                 1
#define mmCB_BLEND1_CONTROL                                                                            0x01e1
#define mmCB_BLEND1_CONTROL_BASE_IDX                                                                   1
#define mmCB_BLEND1_CONTROL_1                                                                          0x01e1
#define mmCB_BLEND1_CONTROL_1_BASE_IDX                                                                 1
#define mmCB_BLEND2_CONTROL                                                                            0x01e2
#define mmCB_BLEND2_CONTROL_BASE_IDX                                                                   1
#define mmCB_BLEND2_CONTROL_1                                                                          0x01e2
#define mmCB_BLEND2_CONTROL_1_BASE_IDX                                                                 1
#define mmCB_BLEND3_CONTROL                                                                            0x01e3
#define mmCB_BLEND3_CONTROL_BASE_IDX                                                                   1
#define mmCB_BLEND3_CONTROL_1                                                                          0x01e3
#define mmCB_BLEND3_CONTROL_1_BASE_IDX                                                                 1
#define mmCB_BLEND4_CONTROL                                                                            0x01e4
#define mmCB_BLEND4_CONTROL_BASE_IDX                                                                   1
#define mmCB_BLEND4_CONTROL_1                                                                          0x01e4
#define mmCB_BLEND4_CONTROL_1_BASE_IDX                                                                 1
#define mmCB_BLEND5_CONTROL                                                                            0x01e5
#define mmCB_BLEND5_CONTROL_BASE_IDX                                                                   1
#define mmCB_BLEND5_CONTROL_1                                                                          0x01e5
#define mmCB_BLEND5_CONTROL_1_BASE_IDX                                                                 1
#define mmCB_BLEND6_CONTROL                                                                            0x01e6
#define mmCB_BLEND6_CONTROL_BASE_IDX                                                                   1
#define mmCB_BLEND6_CONTROL_1                                                                          0x01e6
#define mmCB_BLEND6_CONTROL_1_BASE_IDX                                                                 1
#define mmCB_BLEND7_CONTROL                                                                            0x01e7
#define mmCB_BLEND7_CONTROL_BASE_IDX                                                                   1
#define mmCB_BLEND7_CONTROL_1                                                                          0x01e7
#define mmCB_BLEND7_CONTROL_1_BASE_IDX                                                                 1
#define mmGFX_COPY_STATE                                                                               0x01f4
#define mmGFX_COPY_STATE_BASE_IDX                                                                      1
#define mmPA_CL_POINT_X_RAD                                                                            0x01f5
#define mmPA_CL_POINT_X_RAD_BASE_IDX                                                                   1
#define mmPA_CL_POINT_Y_RAD                                                                            0x01f6
#define mmPA_CL_POINT_Y_RAD_BASE_IDX                                                                   1
#define mmPA_CL_POINT_SIZE                                                                             0x01f7
#define mmPA_CL_POINT_SIZE_BASE_IDX                                                                    1
#define mmPA_CL_POINT_CULL_RAD                                                                         0x01f8
#define mmPA_CL_POINT_CULL_RAD_BASE_IDX                                                                1
#define mmVGT_DMA_BASE_HI                                                                              0x01f9
#define mmVGT_DMA_BASE_HI_BASE_IDX                                                                     1
#define mmVGT_DMA_BASE                                                                                 0x01fa
#define mmVGT_DMA_BASE_BASE_IDX                                                                        1
#define mmVGT_DRAW_INITIATOR                                                                           0x01fc
#define mmVGT_DRAW_INITIATOR_BASE_IDX                                                                  1
#define mmVGT_EVENT_ADDRESS_REG                                                                        0x01fe
#define mmVGT_EVENT_ADDRESS_REG_BASE_IDX                                                               1
#define mmGE_MAX_OUTPUT_PER_SUBGROUP                                                                   0x01ff
#define mmGE_MAX_OUTPUT_PER_SUBGROUP_BASE_IDX                                                          1
#define mmDB_DEPTH_CONTROL                                                                             0x0200
#define mmDB_DEPTH_CONTROL_BASE_IDX                                                                    1
#define mmDB_EQAA                                                                                      0x0201
#define mmDB_EQAA_BASE_IDX                                                                             1
#define mmCB_COLOR_CONTROL                                                                             0x0202
#define mmCB_COLOR_CONTROL_BASE_IDX                                                                    1
#define mmCB_COLOR_CONTROL_1                                                                           0x0202
#define mmCB_COLOR_CONTROL_1_BASE_IDX                                                                  1
#define mmDB_SHADER_CONTROL                                                                            0x0203
#define mmDB_SHADER_CONTROL_BASE_IDX                                                                   1
#define mmDB_SHADER_CONTROL_1                                                                          0x0203
#define mmDB_SHADER_CONTROL_1_BASE_IDX                                                                 1
#define mmPA_CL_CLIP_CNTL                                                                              0x0204
#define mmPA_CL_CLIP_CNTL_BASE_IDX                                                                     1
#define mmPA_SU_SC_MODE_CNTL                                                                           0x0205
#define mmPA_SU_SC_MODE_CNTL_BASE_IDX                                                                  1
#define mmPA_CL_VTE_CNTL                                                                               0x0206
#define mmPA_CL_VTE_CNTL_BASE_IDX                                                                      1
#define mmPA_CL_VS_OUT_CNTL                                                                            0x0207
#define mmPA_CL_VS_OUT_CNTL_BASE_IDX                                                                   1
#define mmPA_CL_NANINF_CNTL                                                                            0x0208
#define mmPA_CL_NANINF_CNTL_BASE_IDX                                                                   1
#define mmPA_SU_LINE_STIPPLE_CNTL                                                                      0x0209
#define mmPA_SU_LINE_STIPPLE_CNTL_BASE_IDX                                                             1
#define mmPA_SU_LINE_STIPPLE_SCALE                                                                     0x020a
#define mmPA_SU_LINE_STIPPLE_SCALE_BASE_IDX                                                            1
#define mmPA_SU_PRIM_FILTER_CNTL                                                                       0x020b
#define mmPA_SU_PRIM_FILTER_CNTL_BASE_IDX                                                              1
#define mmPA_SU_SMALL_PRIM_FILTER_CNTL                                                                 0x020c
#define mmPA_SU_SMALL_PRIM_FILTER_CNTL_BASE_IDX                                                        1
#define mmPA_CL_NGG_CNTL                                                                               0x020e
#define mmPA_CL_NGG_CNTL_BASE_IDX                                                                      1
#define mmPA_SU_OVER_RASTERIZATION_CNTL                                                                0x020f
#define mmPA_SU_OVER_RASTERIZATION_CNTL_BASE_IDX                                                       1
#define mmPA_STEREO_CNTL                                                                               0x0210
#define mmPA_STEREO_CNTL_BASE_IDX                                                                      1
#define mmPA_STATE_STEREO_X                                                                            0x0211
#define mmPA_STATE_STEREO_X_BASE_IDX                                                                   1
#define mmPA_CL_VRS_CNTL                                                                               0x0212
#define mmPA_CL_VRS_CNTL_BASE_IDX                                                                      1
#define mmPA_SU_POINT_SIZE                                                                             0x0280
#define mmPA_SU_POINT_SIZE_BASE_IDX                                                                    1
#define mmPA_SU_POINT_MINMAX                                                                           0x0281
#define mmPA_SU_POINT_MINMAX_BASE_IDX                                                                  1
#define mmPA_SU_LINE_CNTL                                                                              0x0282
#define mmPA_SU_LINE_CNTL_BASE_IDX                                                                     1
#define mmPA_SC_LINE_STIPPLE                                                                           0x0283
#define mmPA_SC_LINE_STIPPLE_BASE_IDX                                                                  1
#define mmVGT_HOS_MAX_TESS_LEVEL                                                                       0x0286
#define mmVGT_HOS_MAX_TESS_LEVEL_BASE_IDX                                                              1
#define mmVGT_HOS_MIN_TESS_LEVEL                                                                       0x0287
#define mmVGT_HOS_MIN_TESS_LEVEL_BASE_IDX                                                              1
#define mmVGT_GS_ONCHIP_CNTL                                                                           0x0291
#define mmVGT_GS_ONCHIP_CNTL_BASE_IDX                                                                  1
#define mmPA_SC_MODE_CNTL_0                                                                            0x0292
#define mmPA_SC_MODE_CNTL_0_BASE_IDX                                                                   1
#define mmPA_SC_MODE_CNTL_0_1                                                                          0x0292
#define mmPA_SC_MODE_CNTL_0_1_BASE_IDX                                                                 1
#define mmPA_SC_MODE_CNTL_0_2                                                                          0x0292
#define mmPA_SC_MODE_CNTL_0_2_BASE_IDX                                                                 1
#define mmPA_SC_MODE_CNTL_1                                                                            0x0293
#define mmPA_SC_MODE_CNTL_1_BASE_IDX                                                                   1
#define mmPA_SC_MODE_CNTL_1_1                                                                          0x0293
#define mmPA_SC_MODE_CNTL_1_1_BASE_IDX                                                                 1
#define mmVGT_ENHANCE                                                                                  0x0294
#define mmVGT_ENHANCE_BASE_IDX                                                                         1
#define mmIA_ENHANCE                                                                                   0x029c
#define mmIA_ENHANCE_BASE_IDX                                                                          1
#define mmVGT_DMA_SIZE                                                                                 0x029d
#define mmVGT_DMA_SIZE_BASE_IDX                                                                        1
#define mmVGT_DMA_MAX_SIZE                                                                             0x029e
#define mmVGT_DMA_MAX_SIZE_BASE_IDX                                                                    1
#define mmVGT_DMA_INDEX_TYPE                                                                           0x029f
#define mmVGT_DMA_INDEX_TYPE_BASE_IDX                                                                  1
#define mmWD_ENHANCE                                                                                   0x02a0
#define mmWD_ENHANCE_BASE_IDX                                                                          1
#define mmVGT_PRIMITIVEID_EN                                                                           0x02a1
#define mmVGT_PRIMITIVEID_EN_BASE_IDX                                                                  1
#define mmVGT_DMA_NUM_INSTANCES                                                                        0x02a2
#define mmVGT_DMA_NUM_INSTANCES_BASE_IDX                                                               1
#define mmVGT_PRIMITIVEID_RESET                                                                        0x02a3
#define mmVGT_PRIMITIVEID_RESET_BASE_IDX                                                               1
#define mmVGT_EVENT_INITIATOR                                                                          0x02a4
#define mmVGT_EVENT_INITIATOR_BASE_IDX                                                                 1
#define mmVGT_DRAW_PAYLOAD_CNTL                                                                        0x02a6
#define mmVGT_DRAW_PAYLOAD_CNTL_BASE_IDX                                                               1
#define mmVGT_DRAW_PAYLOAD_CNTL_1                                                                      0x02a6
#define mmVGT_DRAW_PAYLOAD_CNTL_1_BASE_IDX                                                             1
#define mmVGT_INSTANCE_STEP_RATE_0                                                                     0x02a8
#define mmVGT_INSTANCE_STEP_RATE_0_BASE_IDX                                                            1
#define mmVGT_INSTANCE_STEP_RATE_1                                                                     0x02a9
#define mmVGT_INSTANCE_STEP_RATE_1_BASE_IDX                                                            1
#define mmIA_MULTI_VGT_PARAM                                                                           0x02aa
#define mmIA_MULTI_VGT_PARAM_BASE_IDX                                                                  1
#define mmVGT_ESGS_RING_ITEMSIZE                                                                       0x02ab
#define mmVGT_ESGS_RING_ITEMSIZE_BASE_IDX                                                              1
#define mmVGT_REUSE_OFF                                                                                0x02ad
#define mmVGT_REUSE_OFF_BASE_IDX                                                                       1
#define mmDB_HTILE_SURFACE                                                                             0x02af
#define mmDB_HTILE_SURFACE_BASE_IDX                                                                    1
#define mmDB_SRESULTS_COMPARE_STATE0                                                                   0x02b0
#define mmDB_SRESULTS_COMPARE_STATE0_BASE_IDX                                                          1
#define mmDB_SRESULTS_COMPARE_STATE1                                                                   0x02b1
#define mmDB_SRESULTS_COMPARE_STATE1_BASE_IDX                                                          1
#define mmDB_PRELOAD_CONTROL                                                                           0x02b2
#define mmDB_PRELOAD_CONTROL_BASE_IDX                                                                  1
#define mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET                                                               0x02ca
#define mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET_BASE_IDX                                                      1
#define mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE                                                   0x02cb
#define mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE_BASE_IDX                                          1
#define mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE                                                        0x02cc
#define mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE_BASE_IDX                                               1
#define mmVGT_GS_MAX_VERT_OUT                                                                          0x02ce
#define mmVGT_GS_MAX_VERT_OUT_BASE_IDX                                                                 1
#define mmGE_NGG_SUBGRP_CNTL                                                                           0x02d3
#define mmGE_NGG_SUBGRP_CNTL_BASE_IDX                                                                  1
#define mmVGT_TESS_DISTRIBUTION                                                                        0x02d4
#define mmVGT_TESS_DISTRIBUTION_BASE_IDX                                                               1
#define mmVGT_SHADER_STAGES_EN                                                                         0x02d5
#define mmVGT_SHADER_STAGES_EN_BASE_IDX                                                                1
#define mmVGT_SHADER_STAGES_EN_1                                                                       0x02d5
#define mmVGT_SHADER_STAGES_EN_1_BASE_IDX                                                              1
#define mmVGT_LS_HS_CONFIG                                                                             0x02d6
#define mmVGT_LS_HS_CONFIG_BASE_IDX                                                                    1
#define mmVGT_TF_PARAM                                                                                 0x02db
#define mmVGT_TF_PARAM_BASE_IDX                                                                        1
#define mmDB_ALPHA_TO_MASK                                                                             0x02dc
#define mmDB_ALPHA_TO_MASK_BASE_IDX                                                                    1
#define mmDB_ALPHA_TO_MASK_1                                                                           0x02dc
#define mmDB_ALPHA_TO_MASK_1_BASE_IDX                                                                  1
#define mmPA_SU_POLY_OFFSET_DB_FMT_CNTL                                                                0x02de
#define mmPA_SU_POLY_OFFSET_DB_FMT_CNTL_BASE_IDX                                                       1
#define mmPA_SU_POLY_OFFSET_CLAMP                                                                      0x02df
#define mmPA_SU_POLY_OFFSET_CLAMP_BASE_IDX                                                             1
#define mmPA_SU_POLY_OFFSET_FRONT_SCALE                                                                0x02e0
#define mmPA_SU_POLY_OFFSET_FRONT_SCALE_BASE_IDX                                                       1
#define mmPA_SU_POLY_OFFSET_FRONT_OFFSET                                                               0x02e1
#define mmPA_SU_POLY_OFFSET_FRONT_OFFSET_BASE_IDX                                                      1
#define mmPA_SU_POLY_OFFSET_BACK_SCALE                                                                 0x02e2
#define mmPA_SU_POLY_OFFSET_BACK_SCALE_BASE_IDX                                                        1
#define mmPA_SU_POLY_OFFSET_BACK_OFFSET                                                                0x02e3
#define mmPA_SU_POLY_OFFSET_BACK_OFFSET_BASE_IDX                                                       1
#define mmVGT_GS_INSTANCE_CNT                                                                          0x02e4
#define mmVGT_GS_INSTANCE_CNT_BASE_IDX                                                                 1
#define mmPA_SC_CENTROID_PRIORITY_0                                                                    0x02f5
#define mmPA_SC_CENTROID_PRIORITY_0_BASE_IDX                                                           1
#define mmPA_SC_CENTROID_PRIORITY_1                                                                    0x02f6
#define mmPA_SC_CENTROID_PRIORITY_1_BASE_IDX                                                           1
#define mmPA_SC_LINE_CNTL                                                                              0x02f7
#define mmPA_SC_LINE_CNTL_BASE_IDX                                                                     1
#define mmPA_SC_LINE_CNTL_1                                                                            0x02f7
#define mmPA_SC_LINE_CNTL_1_BASE_IDX                                                                   1
#define mmPA_SC_AA_CONFIG                                                                              0x02f8
#define mmPA_SC_AA_CONFIG_BASE_IDX                                                                     1
#define mmPA_SC_AA_CONFIG_1                                                                            0x02f8
#define mmPA_SC_AA_CONFIG_1_BASE_IDX                                                                   1
#define mmPA_SC_AA_CONFIG_2                                                                            0x02f8
#define mmPA_SC_AA_CONFIG_2_BASE_IDX                                                                   1
#define mmPA_SU_VTX_CNTL                                                                               0x02f9
#define mmPA_SU_VTX_CNTL_BASE_IDX                                                                      1
#define mmPA_SU_VTX_CNTL_1                                                                             0x02f9
#define mmPA_SU_VTX_CNTL_1_BASE_IDX                                                                    1
#define mmPA_CL_GB_VERT_CLIP_ADJ                                                                       0x02fa
#define mmPA_CL_GB_VERT_CLIP_ADJ_BASE_IDX                                                              1
#define mmPA_CL_GB_VERT_DISC_ADJ                                                                       0x02fb
#define mmPA_CL_GB_VERT_DISC_ADJ_BASE_IDX                                                              1
#define mmPA_CL_GB_HORZ_CLIP_ADJ                                                                       0x02fc
#define mmPA_CL_GB_HORZ_CLIP_ADJ_BASE_IDX                                                              1
#define mmPA_CL_GB_HORZ_DISC_ADJ                                                                       0x02fd
#define mmPA_CL_GB_HORZ_DISC_ADJ_BASE_IDX                                                              1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0                                                            0x02fe
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0_1                                                          0x02fe
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0_2                                                          0x02fe
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0_2_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1                                                            0x02ff
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1_1                                                          0x02ff
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1_2                                                          0x02ff
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1_2_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2                                                            0x0300
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2_1                                                          0x0300
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3                                                            0x0301
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3_1                                                          0x0301
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0                                                            0x0302
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0_1                                                          0x0302
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0_2                                                          0x0302
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0_2_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1                                                            0x0303
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1_1                                                          0x0303
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1_2                                                          0x0303
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1_2_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2                                                            0x0304
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2_1                                                          0x0304
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3                                                            0x0305
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3_1                                                          0x0305
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0                                                            0x0306
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0_1                                                          0x0306
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0_2                                                          0x0306
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0_2_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1                                                            0x0307
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1_1                                                          0x0307
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1_2                                                          0x0307
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1_2_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2                                                            0x0308
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2_1                                                          0x0308
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3                                                            0x0309
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3_1                                                          0x0309
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0                                                            0x030a
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0_1                                                          0x030a
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0_2                                                          0x030a
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0_2_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1                                                            0x030b
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1_1                                                          0x030b
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1_2                                                          0x030b
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1_2_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2                                                            0x030c
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2_1                                                          0x030c
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2_1_BASE_IDX                                                 1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3                                                            0x030d
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3_BASE_IDX                                                   1
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3_1                                                          0x030d
#define mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3_1_BASE_IDX                                                 1
#define mmPA_SC_AA_MASK_X0Y0_X1Y0                                                                      0x030e
#define mmPA_SC_AA_MASK_X0Y0_X1Y0_BASE_IDX                                                             1
#define mmPA_SC_AA_MASK_X0Y0_X1Y0_1                                                                    0x030e
#define mmPA_SC_AA_MASK_X0Y0_X1Y0_1_BASE_IDX                                                           1
#define mmPA_SC_AA_MASK_X0Y1_X1Y1                                                                      0x030f
#define mmPA_SC_AA_MASK_X0Y1_X1Y1_BASE_IDX                                                             1
#define mmPA_SC_AA_MASK_X0Y1_X1Y1_1                                                                    0x030f
#define mmPA_SC_AA_MASK_X0Y1_X1Y1_1_BASE_IDX                                                           1
#define mmPA_SC_SHADER_CONTROL                                                                         0x0310
#define mmPA_SC_SHADER_CONTROL_BASE_IDX                                                                1
#define mmPA_SC_BINNER_CNTL_0                                                                          0x0311
#define mmPA_SC_BINNER_CNTL_0_BASE_IDX                                                                 1
#define mmPA_SC_BINNER_CNTL_1                                                                          0x0312
#define mmPA_SC_BINNER_CNTL_1_BASE_IDX                                                                 1
#define mmPA_SC_CONSERVATIVE_RASTERIZATION_CNTL                                                        0x0313
#define mmPA_SC_CONSERVATIVE_RASTERIZATION_CNTL_BASE_IDX                                               1
#define mmPA_SC_CONSERVATIVE_RASTERIZATION_CNTL_1                                                      0x0313
#define mmPA_SC_CONSERVATIVE_RASTERIZATION_CNTL_1_BASE_IDX                                             1
#define mmPA_SC_NGG_MODE_CNTL                                                                          0x0314
#define mmPA_SC_NGG_MODE_CNTL_BASE_IDX                                                                 1
#define mmPA_SC_BINNER_CNTL_2                                                                          0x0315
#define mmPA_SC_BINNER_CNTL_2_BASE_IDX                                                                 1
#define mmPA_SC_BINNER_CNTL_2_1                                                                        0x0315
#define mmPA_SC_BINNER_CNTL_2_1_BASE_IDX                                                               1
#define mmCB_COLOR0_BASE                                                                               0x0318
#define mmCB_COLOR0_BASE_BASE_IDX                                                                      1
#define mmCB_COLOR0_VIEW                                                                               0x031b
#define mmCB_COLOR0_VIEW_BASE_IDX                                                                      1
#define mmCB_COLOR0_INFO                                                                               0x031c
#define mmCB_COLOR0_INFO_BASE_IDX                                                                      1
#define mmCB_COLOR0_INFO_1                                                                             0x031c
#define mmCB_COLOR0_INFO_1_BASE_IDX                                                                    1
#define mmCB_COLOR0_ATTRIB                                                                             0x031d
#define mmCB_COLOR0_ATTRIB_BASE_IDX                                                                    1
#define mmCB_COLOR0_DCC_CONTROL                                                                        0x031e
#define mmCB_COLOR0_DCC_CONTROL_BASE_IDX                                                               1
#define mmCB_COLOR0_CMASK                                                                              0x031f
#define mmCB_COLOR0_CMASK_BASE_IDX                                                                     1
#define mmCB_COLOR0_FMASK                                                                              0x0321
#define mmCB_COLOR0_FMASK_BASE_IDX                                                                     1
#define mmCB_COLOR0_CLEAR_WORD0                                                                        0x0323
#define mmCB_COLOR0_CLEAR_WORD0_BASE_IDX                                                               1
#define mmCB_COLOR0_CLEAR_WORD1                                                                        0x0324
#define mmCB_COLOR0_CLEAR_WORD1_BASE_IDX                                                               1
#define mmCB_COLOR0_DCC_BASE                                                                           0x0325
#define mmCB_COLOR0_DCC_BASE_BASE_IDX                                                                  1
#define mmCB_COLOR1_BASE                                                                               0x0327
#define mmCB_COLOR1_BASE_BASE_IDX                                                                      1
#define mmCB_COLOR1_VIEW                                                                               0x032a
#define mmCB_COLOR1_VIEW_BASE_IDX                                                                      1
#define mmCB_COLOR1_INFO                                                                               0x032b
#define mmCB_COLOR1_INFO_BASE_IDX                                                                      1
#define mmCB_COLOR1_INFO_1                                                                             0x032b
#define mmCB_COLOR1_INFO_1_BASE_IDX                                                                    1
#define mmCB_COLOR1_ATTRIB                                                                             0x032c
#define mmCB_COLOR1_ATTRIB_BASE_IDX                                                                    1
#define mmCB_COLOR1_DCC_CONTROL                                                                        0x032d
#define mmCB_COLOR1_DCC_CONTROL_BASE_IDX                                                               1
#define mmCB_COLOR1_CMASK                                                                              0x032e
#define mmCB_COLOR1_CMASK_BASE_IDX                                                                     1
#define mmCB_COLOR1_FMASK                                                                              0x0330
#define mmCB_COLOR1_FMASK_BASE_IDX                                                                     1
#define mmCB_COLOR1_CLEAR_WORD0                                                                        0x0332
#define mmCB_COLOR1_CLEAR_WORD0_BASE_IDX                                                               1
#define mmCB_COLOR1_CLEAR_WORD1                                                                        0x0333
#define mmCB_COLOR1_CLEAR_WORD1_BASE_IDX                                                               1
#define mmCB_COLOR1_DCC_BASE                                                                           0x0334
#define mmCB_COLOR1_DCC_BASE_BASE_IDX                                                                  1
#define mmCB_COLOR2_BASE                                                                               0x0336
#define mmCB_COLOR2_BASE_BASE_IDX                                                                      1
#define mmCB_COLOR2_VIEW                                                                               0x0339
#define mmCB_COLOR2_VIEW_BASE_IDX                                                                      1
#define mmCB_COLOR2_INFO                                                                               0x033a
#define mmCB_COLOR2_INFO_BASE_IDX                                                                      1
#define mmCB_COLOR2_INFO_1                                                                             0x033a
#define mmCB_COLOR2_INFO_1_BASE_IDX                                                                    1
#define mmCB_COLOR2_ATTRIB                                                                             0x033b
#define mmCB_COLOR2_ATTRIB_BASE_IDX                                                                    1
#define mmCB_COLOR2_DCC_CONTROL                                                                        0x033c
#define mmCB_COLOR2_DCC_CONTROL_BASE_IDX                                                               1
#define mmCB_COLOR2_CMASK                                                                              0x033d
#define mmCB_COLOR2_CMASK_BASE_IDX                                                                     1
#define mmCB_COLOR2_FMASK                                                                              0x033f
#define mmCB_COLOR2_FMASK_BASE_IDX                                                                     1
#define mmCB_COLOR2_CLEAR_WORD0                                                                        0x0341
#define mmCB_COLOR2_CLEAR_WORD0_BASE_IDX                                                               1
#define mmCB_COLOR2_CLEAR_WORD1                                                                        0x0342
#define mmCB_COLOR2_CLEAR_WORD1_BASE_IDX                                                               1
#define mmCB_COLOR2_DCC_BASE                                                                           0x0343
#define mmCB_COLOR2_DCC_BASE_BASE_IDX                                                                  1
#define mmCB_COLOR3_BASE                                                                               0x0345
#define mmCB_COLOR3_BASE_BASE_IDX                                                                      1
#define mmCB_COLOR3_VIEW                                                                               0x0348
#define mmCB_COLOR3_VIEW_BASE_IDX                                                                      1
#define mmCB_COLOR3_INFO                                                                               0x0349
#define mmCB_COLOR3_INFO_BASE_IDX                                                                      1
#define mmCB_COLOR3_INFO_1                                                                             0x0349
#define mmCB_COLOR3_INFO_1_BASE_IDX                                                                    1
#define mmCB_COLOR3_ATTRIB                                                                             0x034a
#define mmCB_COLOR3_ATTRIB_BASE_IDX                                                                    1
#define mmCB_COLOR3_DCC_CONTROL                                                                        0x034b
#define mmCB_COLOR3_DCC_CONTROL_BASE_IDX                                                               1
#define mmCB_COLOR3_CMASK                                                                              0x034c
#define mmCB_COLOR3_CMASK_BASE_IDX                                                                     1
#define mmCB_COLOR3_FMASK                                                                              0x034e
#define mmCB_COLOR3_FMASK_BASE_IDX                                                                     1
#define mmCB_COLOR3_CLEAR_WORD0                                                                        0x0350
#define mmCB_COLOR3_CLEAR_WORD0_BASE_IDX                                                               1
#define mmCB_COLOR3_CLEAR_WORD1                                                                        0x0351
#define mmCB_COLOR3_CLEAR_WORD1_BASE_IDX                                                               1
#define mmCB_COLOR3_DCC_BASE                                                                           0x0352
#define mmCB_COLOR3_DCC_BASE_BASE_IDX                                                                  1
#define mmCB_COLOR4_BASE                                                                               0x0354
#define mmCB_COLOR4_BASE_BASE_IDX                                                                      1
#define mmCB_COLOR4_VIEW                                                                               0x0357
#define mmCB_COLOR4_VIEW_BASE_IDX                                                                      1
#define mmCB_COLOR4_INFO                                                                               0x0358
#define mmCB_COLOR4_INFO_BASE_IDX                                                                      1
#define mmCB_COLOR4_INFO_1                                                                             0x0358
#define mmCB_COLOR4_INFO_1_BASE_IDX                                                                    1
#define mmCB_COLOR4_ATTRIB                                                                             0x0359
#define mmCB_COLOR4_ATTRIB_BASE_IDX                                                                    1
#define mmCB_COLOR4_DCC_CONTROL                                                                        0x035a
#define mmCB_COLOR4_DCC_CONTROL_BASE_IDX                                                               1
#define mmCB_COLOR4_CMASK                                                                              0x035b
#define mmCB_COLOR4_CMASK_BASE_IDX                                                                     1
#define mmCB_COLOR4_FMASK                                                                              0x035d
#define mmCB_COLOR4_FMASK_BASE_IDX                                                                     1
#define mmCB_COLOR4_CLEAR_WORD0                                                                        0x035f
#define mmCB_COLOR4_CLEAR_WORD0_BASE_IDX                                                               1
#define mmCB_COLOR4_CLEAR_WORD1                                                                        0x0360
#define mmCB_COLOR4_CLEAR_WORD1_BASE_IDX                                                               1
#define mmCB_COLOR4_DCC_BASE                                                                           0x0361
#define mmCB_COLOR4_DCC_BASE_BASE_IDX                                                                  1
#define mmCB_COLOR5_BASE                                                                               0x0363
#define mmCB_COLOR5_BASE_BASE_IDX                                                                      1
#define mmCB_COLOR5_VIEW                                                                               0x0366
#define mmCB_COLOR5_VIEW_BASE_IDX                                                                      1
#define mmCB_COLOR5_INFO                                                                               0x0367
#define mmCB_COLOR5_INFO_BASE_IDX                                                                      1
#define mmCB_COLOR5_INFO_1                                                                             0x0367
#define mmCB_COLOR5_INFO_1_BASE_IDX                                                                    1
#define mmCB_COLOR5_ATTRIB                                                                             0x0368
#define mmCB_COLOR5_ATTRIB_BASE_IDX                                                                    1
#define mmCB_COLOR5_DCC_CONTROL                                                                        0x0369
#define mmCB_COLOR5_DCC_CONTROL_BASE_IDX                                                               1
#define mmCB_COLOR5_CMASK                                                                              0x036a
#define mmCB_COLOR5_CMASK_BASE_IDX                                                                     1
#define mmCB_COLOR5_FMASK                                                                              0x036c
#define mmCB_COLOR5_FMASK_BASE_IDX                                                                     1
#define mmCB_COLOR5_CLEAR_WORD0                                                                        0x036e
#define mmCB_COLOR5_CLEAR_WORD0_BASE_IDX                                                               1
#define mmCB_COLOR5_CLEAR_WORD1                                                                        0x036f
#define mmCB_COLOR5_CLEAR_WORD1_BASE_IDX                                                               1
#define mmCB_COLOR5_DCC_BASE                                                                           0x0370
#define mmCB_COLOR5_DCC_BASE_BASE_IDX                                                                  1
#define mmCB_COLOR6_BASE                                                                               0x0372
#define mmCB_COLOR6_BASE_BASE_IDX                                                                      1
#define mmCB_COLOR6_VIEW                                                                               0x0375
#define mmCB_COLOR6_VIEW_BASE_IDX                                                                      1
#define mmCB_COLOR6_INFO                                                                               0x0376
#define mmCB_COLOR6_INFO_BASE_IDX                                                                      1
#define mmCB_COLOR6_INFO_1                                                                             0x0376
#define mmCB_COLOR6_INFO_1_BASE_IDX                                                                    1
#define mmCB_COLOR6_ATTRIB                                                                             0x0377
#define mmCB_COLOR6_ATTRIB_BASE_IDX                                                                    1
#define mmCB_COLOR6_DCC_CONTROL                                                                        0x0378
#define mmCB_COLOR6_DCC_CONTROL_BASE_IDX                                                               1
#define mmCB_COLOR6_CMASK                                                                              0x0379
#define mmCB_COLOR6_CMASK_BASE_IDX                                                                     1
#define mmCB_COLOR6_FMASK                                                                              0x037b
#define mmCB_COLOR6_FMASK_BASE_IDX                                                                     1
#define mmCB_COLOR6_CLEAR_WORD0                                                                        0x037d
#define mmCB_COLOR6_CLEAR_WORD0_BASE_IDX                                                               1
#define mmCB_COLOR6_CLEAR_WORD1                                                                        0x037e
#define mmCB_COLOR6_CLEAR_WORD1_BASE_IDX                                                               1
#define mmCB_COLOR6_DCC_BASE                                                                           0x037f
#define mmCB_COLOR6_DCC_BASE_BASE_IDX                                                                  1
#define mmCB_COLOR7_BASE                                                                               0x0381
#define mmCB_COLOR7_BASE_BASE_IDX                                                                      1
#define mmCB_COLOR7_VIEW                                                                               0x0384
#define mmCB_COLOR7_VIEW_BASE_IDX                                                                      1
#define mmCB_COLOR7_INFO                                                                               0x0385
#define mmCB_COLOR7_INFO_BASE_IDX                                                                      1
#define mmCB_COLOR7_INFO_1                                                                             0x0385
#define mmCB_COLOR7_INFO_1_BASE_IDX                                                                    1
#define mmCB_COLOR7_ATTRIB                                                                             0x0386
#define mmCB_COLOR7_ATTRIB_BASE_IDX                                                                    1
#define mmCB_COLOR7_DCC_CONTROL                                                                        0x0387
#define mmCB_COLOR7_DCC_CONTROL_BASE_IDX                                                               1
#define mmCB_COLOR7_CMASK                                                                              0x0388
#define mmCB_COLOR7_CMASK_BASE_IDX                                                                     1
#define mmCB_COLOR7_FMASK                                                                              0x038a
#define mmCB_COLOR7_FMASK_BASE_IDX                                                                     1
#define mmCB_COLOR7_CLEAR_WORD0                                                                        0x038c
#define mmCB_COLOR7_CLEAR_WORD0_BASE_IDX                                                               1
#define mmCB_COLOR7_CLEAR_WORD1                                                                        0x038d
#define mmCB_COLOR7_CLEAR_WORD1_BASE_IDX                                                               1
#define mmCB_COLOR7_DCC_BASE                                                                           0x038e
#define mmCB_COLOR7_DCC_BASE_BASE_IDX                                                                  1
#define mmCB_COLOR0_BASE_EXT                                                                           0x0390
#define mmCB_COLOR0_BASE_EXT_BASE_IDX                                                                  1
#define mmCB_COLOR1_BASE_EXT                                                                           0x0391
#define mmCB_COLOR1_BASE_EXT_BASE_IDX                                                                  1
#define mmCB_COLOR2_BASE_EXT                                                                           0x0392
#define mmCB_COLOR2_BASE_EXT_BASE_IDX                                                                  1
#define mmCB_COLOR3_BASE_EXT                                                                           0x0393
#define mmCB_COLOR3_BASE_EXT_BASE_IDX                                                                  1
#define mmCB_COLOR4_BASE_EXT                                                                           0x0394
#define mmCB_COLOR4_BASE_EXT_BASE_IDX                                                                  1
#define mmCB_COLOR5_BASE_EXT                                                                           0x0395
#define mmCB_COLOR5_BASE_EXT_BASE_IDX                                                                  1
#define mmCB_COLOR6_BASE_EXT                                                                           0x0396
#define mmCB_COLOR6_BASE_EXT_BASE_IDX                                                                  1
#define mmCB_COLOR7_BASE_EXT                                                                           0x0397
#define mmCB_COLOR7_BASE_EXT_BASE_IDX                                                                  1
#define mmCB_COLOR0_CMASK_BASE_EXT                                                                     0x0398
#define mmCB_COLOR0_CMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR1_CMASK_BASE_EXT                                                                     0x0399
#define mmCB_COLOR1_CMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR2_CMASK_BASE_EXT                                                                     0x039a
#define mmCB_COLOR2_CMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR3_CMASK_BASE_EXT                                                                     0x039b
#define mmCB_COLOR3_CMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR4_CMASK_BASE_EXT                                                                     0x039c
#define mmCB_COLOR4_CMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR5_CMASK_BASE_EXT                                                                     0x039d
#define mmCB_COLOR5_CMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR6_CMASK_BASE_EXT                                                                     0x039e
#define mmCB_COLOR6_CMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR7_CMASK_BASE_EXT                                                                     0x039f
#define mmCB_COLOR7_CMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR0_FMASK_BASE_EXT                                                                     0x03a0
#define mmCB_COLOR0_FMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR1_FMASK_BASE_EXT                                                                     0x03a1
#define mmCB_COLOR1_FMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR2_FMASK_BASE_EXT                                                                     0x03a2
#define mmCB_COLOR2_FMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR3_FMASK_BASE_EXT                                                                     0x03a3
#define mmCB_COLOR3_FMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR4_FMASK_BASE_EXT                                                                     0x03a4
#define mmCB_COLOR4_FMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR5_FMASK_BASE_EXT                                                                     0x03a5
#define mmCB_COLOR5_FMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR6_FMASK_BASE_EXT                                                                     0x03a6
#define mmCB_COLOR6_FMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR7_FMASK_BASE_EXT                                                                     0x03a7
#define mmCB_COLOR7_FMASK_BASE_EXT_BASE_IDX                                                            1
#define mmCB_COLOR0_DCC_BASE_EXT                                                                       0x03a8
#define mmCB_COLOR0_DCC_BASE_EXT_BASE_IDX                                                              1
#define mmCB_COLOR1_DCC_BASE_EXT                                                                       0x03a9
#define mmCB_COLOR1_DCC_BASE_EXT_BASE_IDX                                                              1
#define mmCB_COLOR2_DCC_BASE_EXT                                                                       0x03aa
#define mmCB_COLOR2_DCC_BASE_EXT_BASE_IDX                                                              1
#define mmCB_COLOR3_DCC_BASE_EXT                                                                       0x03ab
#define mmCB_COLOR3_DCC_BASE_EXT_BASE_IDX                                                              1
#define mmCB_COLOR4_DCC_BASE_EXT                                                                       0x03ac
#define mmCB_COLOR4_DCC_BASE_EXT_BASE_IDX                                                              1
#define mmCB_COLOR5_DCC_BASE_EXT                                                                       0x03ad
#define mmCB_COLOR5_DCC_BASE_EXT_BASE_IDX                                                              1
#define mmCB_COLOR6_DCC_BASE_EXT                                                                       0x03ae
#define mmCB_COLOR6_DCC_BASE_EXT_BASE_IDX                                                              1
#define mmCB_COLOR7_DCC_BASE_EXT                                                                       0x03af
#define mmCB_COLOR7_DCC_BASE_EXT_BASE_IDX                                                              1
#define mmCB_COLOR0_ATTRIB2                                                                            0x03b0
#define mmCB_COLOR0_ATTRIB2_BASE_IDX                                                                   1
#define mmCB_COLOR1_ATTRIB2                                                                            0x03b1
#define mmCB_COLOR1_ATTRIB2_BASE_IDX                                                                   1
#define mmCB_COLOR2_ATTRIB2                                                                            0x03b2
#define mmCB_COLOR2_ATTRIB2_BASE_IDX                                                                   1
#define mmCB_COLOR3_ATTRIB2                                                                            0x03b3
#define mmCB_COLOR3_ATTRIB2_BASE_IDX                                                                   1
#define mmCB_COLOR4_ATTRIB2                                                                            0x03b4
#define mmCB_COLOR4_ATTRIB2_BASE_IDX                                                                   1
#define mmCB_COLOR5_ATTRIB2                                                                            0x03b5
#define mmCB_COLOR5_ATTRIB2_BASE_IDX                                                                   1
#define mmCB_COLOR6_ATTRIB2                                                                            0x03b6
#define mmCB_COLOR6_ATTRIB2_BASE_IDX                                                                   1
#define mmCB_COLOR7_ATTRIB2                                                                            0x03b7
#define mmCB_COLOR7_ATTRIB2_BASE_IDX                                                                   1
#define mmCB_COLOR0_ATTRIB3                                                                            0x03b8
#define mmCB_COLOR0_ATTRIB3_BASE_IDX                                                                   1
#define mmCB_COLOR1_ATTRIB3                                                                            0x03b9
#define mmCB_COLOR1_ATTRIB3_BASE_IDX                                                                   1
#define mmCB_COLOR2_ATTRIB3                                                                            0x03ba
#define mmCB_COLOR2_ATTRIB3_BASE_IDX                                                                   1
#define mmCB_COLOR3_ATTRIB3                                                                            0x03bb
#define mmCB_COLOR3_ATTRIB3_BASE_IDX                                                                   1
#define mmCB_COLOR4_ATTRIB3                                                                            0x03bc
#define mmCB_COLOR4_ATTRIB3_BASE_IDX                                                                   1
#define mmCB_COLOR5_ATTRIB3                                                                            0x03bd
#define mmCB_COLOR5_ATTRIB3_BASE_IDX                                                                   1
#define mmCB_COLOR6_ATTRIB3                                                                            0x03be
#define mmCB_COLOR6_ATTRIB3_BASE_IDX                                                                   1
#define mmCB_COLOR7_ATTRIB3                                                                            0x03bf
#define mmCB_COLOR7_ATTRIB3_BASE_IDX                                                                   1


// addressBlock: gc_gfxudec
// base address: 0x30000
#define mmCP_EOP_DONE_ADDR_LO                                                                          0x2000
#define mmCP_EOP_DONE_ADDR_LO_BASE_IDX                                                                 1
#define mmCP_EOP_DONE_ADDR_HI                                                                          0x2001
#define mmCP_EOP_DONE_ADDR_HI_BASE_IDX                                                                 1
#define mmCP_EOP_DONE_DATA_LO                                                                          0x2002
#define mmCP_EOP_DONE_DATA_LO_BASE_IDX                                                                 1
#define mmCP_EOP_DONE_DATA_HI                                                                          0x2003
#define mmCP_EOP_DONE_DATA_HI_BASE_IDX                                                                 1
#define mmCP_EOP_LAST_FENCE_LO                                                                         0x2004
#define mmCP_EOP_LAST_FENCE_LO_BASE_IDX                                                                1
#define mmCP_EOP_LAST_FENCE_HI                                                                         0x2005
#define mmCP_EOP_LAST_FENCE_HI_BASE_IDX                                                                1
#define mmCP_STREAM_OUT_ADDR_LO                                                                        0x2006
#define mmCP_STREAM_OUT_ADDR_LO_BASE_IDX                                                               1
#define mmCP_STREAM_OUT_ADDR_HI                                                                        0x2007
#define mmCP_STREAM_OUT_ADDR_HI_BASE_IDX                                                               1
#define mmCP_NUM_PRIM_WRITTEN_COUNT0_LO                                                                0x2008
#define mmCP_NUM_PRIM_WRITTEN_COUNT0_LO_BASE_IDX                                                       1
#define mmCP_NUM_PRIM_WRITTEN_COUNT0_HI                                                                0x2009
#define mmCP_NUM_PRIM_WRITTEN_COUNT0_HI_BASE_IDX                                                       1
#define mmCP_NUM_PRIM_NEEDED_COUNT0_LO                                                                 0x200a
#define mmCP_NUM_PRIM_NEEDED_COUNT0_LO_BASE_IDX                                                        1
#define mmCP_NUM_PRIM_NEEDED_COUNT0_HI                                                                 0x200b
#define mmCP_NUM_PRIM_NEEDED_COUNT0_HI_BASE_IDX                                                        1
#define mmCP_NUM_PRIM_WRITTEN_COUNT1_LO                                                                0x200c
#define mmCP_NUM_PRIM_WRITTEN_COUNT1_LO_BASE_IDX                                                       1
#define mmCP_NUM_PRIM_WRITTEN_COUNT1_HI                                                                0x200d
#define mmCP_NUM_PRIM_WRITTEN_COUNT1_HI_BASE_IDX                                                       1
#define mmCP_NUM_PRIM_NEEDED_COUNT1_LO                                                                 0x200e
#define mmCP_NUM_PRIM_NEEDED_COUNT1_LO_BASE_IDX                                                        1
#define mmCP_NUM_PRIM_NEEDED_COUNT1_HI                                                                 0x200f
#define mmCP_NUM_PRIM_NEEDED_COUNT1_HI_BASE_IDX                                                        1
#define mmCP_NUM_PRIM_WRITTEN_COUNT2_LO                                                                0x2010
#define mmCP_NUM_PRIM_WRITTEN_COUNT2_LO_BASE_IDX                                                       1
#define mmCP_NUM_PRIM_WRITTEN_COUNT2_HI                                                                0x2011
#define mmCP_NUM_PRIM_WRITTEN_COUNT2_HI_BASE_IDX                                                       1
#define mmCP_NUM_PRIM_NEEDED_COUNT2_LO                                                                 0x2012
#define mmCP_NUM_PRIM_NEEDED_COUNT2_LO_BASE_IDX                                                        1
#define mmCP_NUM_PRIM_NEEDED_COUNT2_HI                                                                 0x2013
#define mmCP_NUM_PRIM_NEEDED_COUNT2_HI_BASE_IDX                                                        1
#define mmCP_NUM_PRIM_WRITTEN_COUNT3_LO                                                                0x2014
#define mmCP_NUM_PRIM_WRITTEN_COUNT3_LO_BASE_IDX                                                       1
#define mmCP_NUM_PRIM_WRITTEN_COUNT3_HI                                                                0x2015
#define mmCP_NUM_PRIM_WRITTEN_COUNT3_HI_BASE_IDX                                                       1
#define mmCP_NUM_PRIM_NEEDED_COUNT3_LO                                                                 0x2016
#define mmCP_NUM_PRIM_NEEDED_COUNT3_LO_BASE_IDX                                                        1
#define mmCP_NUM_PRIM_NEEDED_COUNT3_HI                                                                 0x2017
#define mmCP_NUM_PRIM_NEEDED_COUNT3_HI_BASE_IDX                                                        1
#define mmCP_PIPE_STATS_ADDR_LO                                                                        0x2018
#define mmCP_PIPE_STATS_ADDR_LO_BASE_IDX                                                               1
#define mmCP_PIPE_STATS_ADDR_HI                                                                        0x2019
#define mmCP_PIPE_STATS_ADDR_HI_BASE_IDX                                                               1
#define mmCP_VGT_IAVERT_COUNT_LO                                                                       0x201a
#define mmCP_VGT_IAVERT_COUNT_LO_BASE_IDX                                                              1
#define mmCP_VGT_IAVERT_COUNT_HI                                                                       0x201b
#define mmCP_VGT_IAVERT_COUNT_HI_BASE_IDX                                                              1
#define mmCP_VGT_IAPRIM_COUNT_LO                                                                       0x201c
#define mmCP_VGT_IAPRIM_COUNT_LO_BASE_IDX                                                              1
#define mmCP_VGT_IAPRIM_COUNT_HI                                                                       0x201d
#define mmCP_VGT_IAPRIM_COUNT_HI_BASE_IDX                                                              1
#define mmCP_VGT_GSPRIM_COUNT_LO                                                                       0x201e
#define mmCP_VGT_GSPRIM_COUNT_LO_BASE_IDX                                                              1
#define mmCP_VGT_GSPRIM_COUNT_HI                                                                       0x201f
#define mmCP_VGT_GSPRIM_COUNT_HI_BASE_IDX                                                              1
#define mmCP_VGT_VSINVOC_COUNT_LO                                                                      0x2020
#define mmCP_VGT_VSINVOC_COUNT_LO_BASE_IDX                                                             1
#define mmCP_VGT_VSINVOC_COUNT_HI                                                                      0x2021
#define mmCP_VGT_VSINVOC_COUNT_HI_BASE_IDX                                                             1
#define mmCP_VGT_GSINVOC_COUNT_LO                                                                      0x2022
#define mmCP_VGT_GSINVOC_COUNT_LO_BASE_IDX                                                             1
#define mmCP_VGT_GSINVOC_COUNT_HI                                                                      0x2023
#define mmCP_VGT_GSINVOC_COUNT_HI_BASE_IDX                                                             1
#define mmCP_VGT_HSINVOC_COUNT_LO                                                                      0x2024
#define mmCP_VGT_HSINVOC_COUNT_LO_BASE_IDX                                                             1
#define mmCP_VGT_HSINVOC_COUNT_HI                                                                      0x2025
#define mmCP_VGT_HSINVOC_COUNT_HI_BASE_IDX                                                             1
#define mmCP_VGT_DSINVOC_COUNT_LO                                                                      0x2026
#define mmCP_VGT_DSINVOC_COUNT_LO_BASE_IDX                                                             1
#define mmCP_VGT_DSINVOC_COUNT_HI                                                                      0x2027
#define mmCP_VGT_DSINVOC_COUNT_HI_BASE_IDX                                                             1
#define mmCP_PA_CINVOC_COUNT_LO                                                                        0x2028
#define mmCP_PA_CINVOC_COUNT_LO_BASE_IDX                                                               1
#define mmCP_PA_CINVOC_COUNT_HI                                                                        0x2029
#define mmCP_PA_CINVOC_COUNT_HI_BASE_IDX                                                               1
#define mmCP_PA_CPRIM_COUNT_LO                                                                         0x202a
#define mmCP_PA_CPRIM_COUNT_LO_BASE_IDX                                                                1
#define mmCP_PA_CPRIM_COUNT_HI                                                                         0x202b
#define mmCP_PA_CPRIM_COUNT_HI_BASE_IDX                                                                1
#define mmCP_SC_PSINVOC_COUNT0_LO                                                                      0x202c
#define mmCP_SC_PSINVOC_COUNT0_LO_BASE_IDX                                                             1
#define mmCP_SC_PSINVOC_COUNT0_HI                                                                      0x202d
#define mmCP_SC_PSINVOC_COUNT0_HI_BASE_IDX                                                             1
#define mmCP_SC_PSINVOC_COUNT1_LO                                                                      0x202e
#define mmCP_SC_PSINVOC_COUNT1_LO_BASE_IDX                                                             1
#define mmCP_SC_PSINVOC_COUNT1_HI                                                                      0x202f
#define mmCP_SC_PSINVOC_COUNT1_HI_BASE_IDX                                                             1
#define mmCP_VGT_CSINVOC_COUNT_LO                                                                      0x2030
#define mmCP_VGT_CSINVOC_COUNT_LO_BASE_IDX                                                             1
#define mmCP_VGT_CSINVOC_COUNT_HI                                                                      0x2031
#define mmCP_VGT_CSINVOC_COUNT_HI_BASE_IDX                                                             1
#define mmCP_PIPE_STATS_CONTROL                                                                        0x203d
#define mmCP_PIPE_STATS_CONTROL_BASE_IDX                                                               1
#define mmCP_STREAM_OUT_CONTROL                                                                        0x203e
#define mmCP_STREAM_OUT_CONTROL_BASE_IDX                                                               1
#define mmCP_STRMOUT_CNTL                                                                              0x203f
#define mmCP_STRMOUT_CNTL_BASE_IDX                                                                     1
#define mmSCRATCH_REG0                                                                                 0x2040
#define mmSCRATCH_REG0_BASE_IDX                                                                        1
#define mmSCRATCH_REG1                                                                                 0x2041
#define mmSCRATCH_REG1_BASE_IDX                                                                        1
#define mmSCRATCH_REG2                                                                                 0x2042
#define mmSCRATCH_REG2_BASE_IDX                                                                        1
#define mmSCRATCH_REG3                                                                                 0x2043
#define mmSCRATCH_REG3_BASE_IDX                                                                        1
#define mmSCRATCH_REG4                                                                                 0x2044
#define mmSCRATCH_REG4_BASE_IDX                                                                        1
#define mmSCRATCH_REG5                                                                                 0x2045
#define mmSCRATCH_REG5_BASE_IDX                                                                        1
#define mmSCRATCH_REG6                                                                                 0x2046
#define mmSCRATCH_REG6_BASE_IDX                                                                        1
#define mmSCRATCH_REG7                                                                                 0x2047
#define mmSCRATCH_REG7_BASE_IDX                                                                        1
#define mmSCRATCH_REG_ATOMIC                                                                           0x2048
#define mmSCRATCH_REG_ATOMIC_BASE_IDX                                                                  1
#define mmSCRATCH_REG_CMPSWAP_ATOMIC                                                                   0x2048
#define mmSCRATCH_REG_CMPSWAP_ATOMIC_BASE_IDX                                                          1
#define mmCP_APPEND_DDID_CNT                                                                           0x204b
#define mmCP_APPEND_DDID_CNT_BASE_IDX                                                                  1
#define mmCP_APPEND_DATA_HI                                                                            0x204c
#define mmCP_APPEND_DATA_HI_BASE_IDX                                                                   1
#define mmCP_APPEND_LAST_CS_FENCE_HI                                                                   0x204d
#define mmCP_APPEND_LAST_CS_FENCE_HI_BASE_IDX                                                          1
#define mmCP_APPEND_LAST_PS_FENCE_HI                                                                   0x204e
#define mmCP_APPEND_LAST_PS_FENCE_HI_BASE_IDX                                                          1
#define mmSCRATCH_UMSK                                                                                 0x2050
#define mmSCRATCH_UMSK_BASE_IDX                                                                        1
#define mmSCRATCH_ADDR                                                                                 0x2051
#define mmSCRATCH_ADDR_BASE_IDX                                                                        1
#define mmCP_PFP_ATOMIC_PREOP_LO                                                                       0x2052
#define mmCP_PFP_ATOMIC_PREOP_LO_BASE_IDX                                                              1
#define mmCP_PFP_ATOMIC_PREOP_HI                                                                       0x2053
#define mmCP_PFP_ATOMIC_PREOP_HI_BASE_IDX                                                              1
#define mmCP_APPEND_ADDR_LO                                                                            0x2058
#define mmCP_APPEND_ADDR_LO_BASE_IDX                                                                   1
#define mmCP_APPEND_ADDR_HI                                                                            0x2059
#define mmCP_APPEND_ADDR_HI_BASE_IDX                                                                   1
#define mmCP_APPEND_DATA                                                                               0x205a
#define mmCP_APPEND_DATA_BASE_IDX                                                                      1
#define mmCP_APPEND_DATA_LO                                                                            0x205a
#define mmCP_APPEND_DATA_LO_BASE_IDX                                                                   1
#define mmCP_APPEND_LAST_CS_FENCE                                                                      0x205b
#define mmCP_APPEND_LAST_CS_FENCE_BASE_IDX                                                             1
#define mmCP_APPEND_LAST_CS_FENCE_LO                                                                   0x205b
#define mmCP_APPEND_LAST_CS_FENCE_LO_BASE_IDX                                                          1
#define mmCP_APPEND_LAST_PS_FENCE                                                                      0x205c
#define mmCP_APPEND_LAST_PS_FENCE_BASE_IDX                                                             1
#define mmCP_APPEND_LAST_PS_FENCE_LO                                                                   0x205c
#define mmCP_APPEND_LAST_PS_FENCE_LO_BASE_IDX                                                          1
#define mmCP_ATOMIC_PREOP_LO                                                                           0x205d
#define mmCP_ATOMIC_PREOP_LO_BASE_IDX                                                                  1
#define mmCP_ME_ATOMIC_PREOP_LO                                                                        0x205d
#define mmCP_ME_ATOMIC_PREOP_LO_BASE_IDX                                                               1
#define mmCP_ATOMIC_PREOP_HI                                                                           0x205e
#define mmCP_ATOMIC_PREOP_HI_BASE_IDX                                                                  1
#define mmCP_ME_ATOMIC_PREOP_HI                                                                        0x205e
#define mmCP_ME_ATOMIC_PREOP_HI_BASE_IDX                                                               1
#define mmCP_DMA_PIO_CONTROL                                                                           0x2063
#define mmCP_DMA_PIO_CONTROL_BASE_IDX                                                                  1
#define mmCP_DMA_PIO_SRC_ADDR                                                                          0x2064
#define mmCP_DMA_PIO_SRC_ADDR_BASE_IDX                                                                 1
#define mmCP_DMA_PIO_SRC_ADDR_HI                                                                       0x2065
#define mmCP_DMA_PIO_SRC_ADDR_HI_BASE_IDX                                                              1
#define mmCP_DMA_PIO_DST_ADDR                                                                          0x2066
#define mmCP_DMA_PIO_DST_ADDR_BASE_IDX                                                                 1
#define mmCP_DMA_PIO_DST_ADDR_HI                                                                       0x2067
#define mmCP_DMA_PIO_DST_ADDR_HI_BASE_IDX                                                              1
#define mmCP_ME_MC_WADDR_LO                                                                            0x2069
#define mmCP_ME_MC_WADDR_LO_BASE_IDX                                                                   1
#define mmCP_ME_MC_WADDR_HI                                                                            0x206a
#define mmCP_ME_MC_WADDR_HI_BASE_IDX                                                                   1
#define mmCP_ME_MC_WDATA_LO                                                                            0x206b
#define mmCP_ME_MC_WDATA_LO_BASE_IDX                                                                   1
#define mmCP_ME_MC_WDATA_HI                                                                            0x206c
#define mmCP_ME_MC_WDATA_HI_BASE_IDX                                                                   1
#define mmCP_ME_MC_RADDR_LO                                                                            0x206d
#define mmCP_ME_MC_RADDR_LO_BASE_IDX                                                                   1
#define mmCP_ME_MC_RADDR_HI                                                                            0x206e
#define mmCP_ME_MC_RADDR_HI_BASE_IDX                                                                   1
#define mmCP_WAIT_REG_MEM_TIMEOUT                                                                      0x2074
#define mmCP_WAIT_REG_MEM_TIMEOUT_BASE_IDX                                                             1
#define mmCP_DMA_PFP_CONTROL                                                                           0x2077
#define mmCP_DMA_PFP_CONTROL_BASE_IDX                                                                  1
#define mmCP_DMA_ME_CONTROL                                                                            0x2078
#define mmCP_DMA_ME_CONTROL_BASE_IDX                                                                   1
#define mmCP_COHER_BASE_HI                                                                             0x2079
#define mmCP_COHER_BASE_HI_BASE_IDX                                                                    1
#define mmCP_COHER_START_DELAY                                                                         0x207b
#define mmCP_COHER_START_DELAY_BASE_IDX                                                                1
#define mmCP_COHER_CNTL                                                                                0x207c
#define mmCP_COHER_CNTL_BASE_IDX                                                                       1
#define mmCP_COHER_SIZE                                                                                0x207d
#define mmCP_COHER_SIZE_BASE_IDX                                                                       1
#define mmCP_COHER_BASE                                                                                0x207e
#define mmCP_COHER_BASE_BASE_IDX                                                                       1
#define mmCP_COHER_STATUS                                                                              0x207f
#define mmCP_COHER_STATUS_BASE_IDX                                                                     1
#define mmCP_DMA_ME_SRC_ADDR                                                                           0x2080
#define mmCP_DMA_ME_SRC_ADDR_BASE_IDX                                                                  1
#define mmCP_DMA_ME_SRC_ADDR_HI                                                                        0x2081
#define mmCP_DMA_ME_SRC_ADDR_HI_BASE_IDX                                                               1
#define mmCP_DMA_ME_DST_ADDR                                                                           0x2082
#define mmCP_DMA_ME_DST_ADDR_BASE_IDX                                                                  1
#define mmCP_DMA_ME_DST_ADDR_HI                                                                        0x2083
#define mmCP_DMA_ME_DST_ADDR_HI_BASE_IDX                                                               1
#define mmCP_DMA_ME_COMMAND                                                                            0x2084
#define mmCP_DMA_ME_COMMAND_BASE_IDX                                                                   1
#define mmCP_DMA_PFP_SRC_ADDR                                                                          0x2085
#define mmCP_DMA_PFP_SRC_ADDR_BASE_IDX                                                                 1
#define mmCP_DMA_PFP_SRC_ADDR_HI                                                                       0x2086
#define mmCP_DMA_PFP_SRC_ADDR_HI_BASE_IDX                                                              1
#define mmCP_DMA_PFP_DST_ADDR                                                                          0x2087
#define mmCP_DMA_PFP_DST_ADDR_BASE_IDX                                                                 1
#define mmCP_DMA_PFP_DST_ADDR_HI                                                                       0x2088
#define mmCP_DMA_PFP_DST_ADDR_HI_BASE_IDX                                                              1
#define mmCP_DMA_PFP_COMMAND                                                                           0x2089
#define mmCP_DMA_PFP_COMMAND_BASE_IDX                                                                  1
#define mmCP_DMA_CNTL                                                                                  0x208a
#define mmCP_DMA_CNTL_BASE_IDX                                                                         1
#define mmCP_DMA_READ_TAGS                                                                             0x208b
#define mmCP_DMA_READ_TAGS_BASE_IDX                                                                    1
#define mmCP_COHER_SIZE_HI                                                                             0x208c
#define mmCP_COHER_SIZE_HI_BASE_IDX                                                                    1
#define mmCP_PFP_IB_CONTROL                                                                            0x208d
#define mmCP_PFP_IB_CONTROL_BASE_IDX                                                                   1
#define mmCP_PFP_LOAD_CONTROL                                                                          0x208e
#define mmCP_PFP_LOAD_CONTROL_BASE_IDX                                                                 1
#define mmCP_SCRATCH_INDEX                                                                             0x208f
#define mmCP_SCRATCH_INDEX_BASE_IDX                                                                    1
#define mmCP_SCRATCH_DATA                                                                              0x2090
#define mmCP_SCRATCH_DATA_BASE_IDX                                                                     1
#define mmCP_RB_OFFSET                                                                                 0x2091
#define mmCP_RB_OFFSET_BASE_IDX                                                                        1
#define mmCP_IB1_OFFSET                                                                                0x2092
#define mmCP_IB1_OFFSET_BASE_IDX                                                                       1
#define mmCP_IB2_OFFSET                                                                                0x2093
#define mmCP_IB2_OFFSET_BASE_IDX                                                                       1
#define mmCP_IB1_PREAMBLE_BEGIN                                                                        0x2094
#define mmCP_IB1_PREAMBLE_BEGIN_BASE_IDX                                                               1
#define mmCP_IB1_PREAMBLE_END                                                                          0x2095
#define mmCP_IB1_PREAMBLE_END_BASE_IDX                                                                 1
#define mmCP_IB2_PREAMBLE_BEGIN                                                                        0x2096
#define mmCP_IB2_PREAMBLE_BEGIN_BASE_IDX                                                               1
#define mmCP_IB2_PREAMBLE_END                                                                          0x2097
#define mmCP_IB2_PREAMBLE_END_BASE_IDX                                                                 1
#define mmCP_DMA_ME_CMD_ADDR_LO                                                                        0x209c
#define mmCP_DMA_ME_CMD_ADDR_LO_BASE_IDX                                                               1
#define mmCP_DMA_ME_CMD_ADDR_HI                                                                        0x209d
#define mmCP_DMA_ME_CMD_ADDR_HI_BASE_IDX                                                               1
#define mmCP_DMA_PFP_CMD_ADDR_LO                                                                       0x209e
#define mmCP_DMA_PFP_CMD_ADDR_LO_BASE_IDX                                                              1
#define mmCP_DMA_PFP_CMD_ADDR_HI                                                                       0x209f
#define mmCP_DMA_PFP_CMD_ADDR_HI_BASE_IDX                                                              1
#define mmUCONFIG_RESERVED_REG0                                                                        0x20a2
#define mmUCONFIG_RESERVED_REG0_BASE_IDX                                                               1
#define mmUCONFIG_RESERVED_REG1                                                                        0x20a3
#define mmUCONFIG_RESERVED_REG1_BASE_IDX                                                               1
#define mmCP_IB1_CMD_BUFSZ                                                                             0x20c0
#define mmCP_IB1_CMD_BUFSZ_BASE_IDX                                                                    1
#define mmCP_IB2_CMD_BUFSZ                                                                             0x20c1
#define mmCP_IB2_CMD_BUFSZ_BASE_IDX                                                                    1
#define mmCP_ST_CMD_BUFSZ                                                                              0x20c2
#define mmCP_ST_CMD_BUFSZ_BASE_IDX                                                                     1
#define mmCP_IB1_BASE_LO                                                                               0x20cc
#define mmCP_IB1_BASE_LO_BASE_IDX                                                                      1
#define mmCP_IB1_BASE_HI                                                                               0x20cd
#define mmCP_IB1_BASE_HI_BASE_IDX                                                                      1
#define mmCP_IB1_BUFSZ                                                                                 0x20ce
#define mmCP_IB1_BUFSZ_BASE_IDX                                                                        1
#define mmCP_IB2_BASE_LO                                                                               0x20cf
#define mmCP_IB2_BASE_LO_BASE_IDX                                                                      1
#define mmCP_IB2_BASE_HI                                                                               0x20d0
#define mmCP_IB2_BASE_HI_BASE_IDX                                                                      1
#define mmCP_IB2_BUFSZ                                                                                 0x20d1
#define mmCP_IB2_BUFSZ_BASE_IDX                                                                        1
#define mmCP_ST_BASE_LO                                                                                0x20d2
#define mmCP_ST_BASE_LO_BASE_IDX                                                                       1
#define mmCP_ST_BASE_HI                                                                                0x20d3
#define mmCP_ST_BASE_HI_BASE_IDX                                                                       1
#define mmCP_ST_BUFSZ                                                                                  0x20d4
#define mmCP_ST_BUFSZ_BASE_IDX                                                                         1
#define mmCP_EOP_DONE_EVENT_CNTL                                                                       0x20d5
#define mmCP_EOP_DONE_EVENT_CNTL_BASE_IDX                                                              1
#define mmCP_EOP_DONE_DATA_CNTL                                                                        0x20d6
#define mmCP_EOP_DONE_DATA_CNTL_BASE_IDX                                                               1
#define mmCP_EOP_DONE_CNTX_ID                                                                          0x20d7
#define mmCP_EOP_DONE_CNTX_ID_BASE_IDX                                                                 1
#define mmCP_DB_BASE_LO                                                                                0x20d8
#define mmCP_DB_BASE_LO_BASE_IDX                                                                       1
#define mmCP_DB_BASE_HI                                                                                0x20d9
#define mmCP_DB_BASE_HI_BASE_IDX                                                                       1
#define mmCP_DB_BUFSZ                                                                                  0x20da
#define mmCP_DB_BUFSZ_BASE_IDX                                                                         1
#define mmCP_DB_CMD_BUFSZ                                                                              0x20db
#define mmCP_DB_CMD_BUFSZ_BASE_IDX                                                                     1
#define mmCP_DMA_PIO_COMMAND                                                                           0x20e8
#define mmCP_DMA_PIO_COMMAND_BASE_IDX                                                                  1
#define mmCP_PFP_COMPLETION_STATUS                                                                     0x20ec
#define mmCP_PFP_COMPLETION_STATUS_BASE_IDX                                                            1
#define mmCP_PRED_NOT_VISIBLE                                                                          0x20ee
#define mmCP_PRED_NOT_VISIBLE_BASE_IDX                                                                 1
#define mmCP_PFP_METADATA_BASE_ADDR                                                                    0x20f0
#define mmCP_PFP_METADATA_BASE_ADDR_BASE_IDX                                                           1
#define mmCP_PFP_METADATA_BASE_ADDR_HI                                                                 0x20f1
#define mmCP_PFP_METADATA_BASE_ADDR_HI_BASE_IDX                                                        1
#define mmCP_DRAW_INDX_INDR_ADDR                                                                       0x20f4
#define mmCP_DRAW_INDX_INDR_ADDR_BASE_IDX                                                              1
#define mmCP_DRAW_INDX_INDR_ADDR_HI                                                                    0x20f5
#define mmCP_DRAW_INDX_INDR_ADDR_HI_BASE_IDX                                                           1
#define mmCP_DISPATCH_INDR_ADDR                                                                        0x20f6
#define mmCP_DISPATCH_INDR_ADDR_BASE_IDX                                                               1
#define mmCP_DISPATCH_INDR_ADDR_HI                                                                     0x20f7
#define mmCP_DISPATCH_INDR_ADDR_HI_BASE_IDX                                                            1
#define mmCP_INDEX_BASE_ADDR                                                                           0x20f8
#define mmCP_INDEX_BASE_ADDR_BASE_IDX                                                                  1
#define mmCP_INDEX_BASE_ADDR_HI                                                                        0x20f9
#define mmCP_INDEX_BASE_ADDR_HI_BASE_IDX                                                               1
#define mmCP_INDEX_TYPE                                                                                0x20fa
#define mmCP_INDEX_TYPE_BASE_IDX                                                                       1
#define mmCP_SAMPLE_STATUS                                                                             0x20fd
#define mmCP_SAMPLE_STATUS_BASE_IDX                                                                    1
#define mmCP_ME_COHER_CNTL                                                                             0x20fe
#define mmCP_ME_COHER_CNTL_BASE_IDX                                                                    1
#define mmCP_ME_COHER_SIZE                                                                             0x20ff
#define mmCP_ME_COHER_SIZE_BASE_IDX                                                                    1
#define mmCP_ME_COHER_SIZE_HI                                                                          0x2100
#define mmCP_ME_COHER_SIZE_HI_BASE_IDX                                                                 1
#define mmCP_ME_COHER_BASE                                                                             0x2101
#define mmCP_ME_COHER_BASE_BASE_IDX                                                                    1
#define mmCP_ME_COHER_BASE_HI                                                                          0x2102
#define mmCP_ME_COHER_BASE_HI_BASE_IDX                                                                 1
#define mmCP_ME_COHER_STATUS                                                                           0x2103
#define mmCP_ME_COHER_STATUS_BASE_IDX                                                                  1
#define mmRLC_GPM_PERF_COUNT_0                                                                         0x2140
#define mmRLC_GPM_PERF_COUNT_0_BASE_IDX                                                                1
#define mmRLC_GPM_PERF_COUNT_1                                                                         0x2141
#define mmRLC_GPM_PERF_COUNT_1_BASE_IDX                                                                1
#define mmGRBM_GFX_INDEX                                                                               0x2200
#define mmGRBM_GFX_INDEX_BASE_IDX                                                                      1
#define mmVGT_GS_OUT_PRIM_TYPE                                                                         0x2241
#define mmVGT_GS_OUT_PRIM_TYPE_BASE_IDX                                                                1
#define mmVGT_PRIMITIVE_TYPE                                                                           0x2242
#define mmVGT_PRIMITIVE_TYPE_BASE_IDX                                                                  1
#define mmVGT_INDEX_TYPE                                                                               0x2243
#define mmVGT_INDEX_TYPE_BASE_IDX                                                                      1
#define mmGE_MIN_VTX_INDX                                                                              0x2249
#define mmGE_MIN_VTX_INDX_BASE_IDX                                                                     1
#define mmGE_INDX_OFFSET                                                                               0x224a
#define mmGE_INDX_OFFSET_BASE_IDX                                                                      1
#define mmGE_MULTI_PRIM_IB_RESET_EN                                                                    0x224b
#define mmGE_MULTI_PRIM_IB_RESET_EN_BASE_IDX                                                           1
#define mmVGT_NUM_INDICES                                                                              0x224c
#define mmVGT_NUM_INDICES_BASE_IDX                                                                     1
#define mmVGT_NUM_INSTANCES                                                                            0x224d
#define mmVGT_NUM_INSTANCES_BASE_IDX                                                                   1
#define mmVGT_TF_RING_SIZE                                                                             0x224e
#define mmVGT_TF_RING_SIZE_BASE_IDX                                                                    1
#define mmVGT_HS_OFFCHIP_PARAM                                                                         0x224f
#define mmVGT_HS_OFFCHIP_PARAM_BASE_IDX                                                                1
#define mmVGT_TF_MEMORY_BASE                                                                           0x2250
#define mmVGT_TF_MEMORY_BASE_BASE_IDX                                                                  1
#define mmGE_CVD_BASE_ADDR_HI                                                                          0x2251
#define mmGE_CVD_BASE_ADDR_HI_BASE_IDX                                                                 1
#define mmGE_CVD_BASE_ADDR                                                                             0x2252
#define mmGE_CVD_BASE_ADDR_BASE_IDX                                                                    1
#define mmGE_CVD_DCOMP_INITIATOR                                                                       0x2253
#define mmGE_CVD_DCOMP_INITIATOR_BASE_IDX                                                              1
#define mmGE_CVD_NEXT_BIT_LOCATION                                                                     0x2254
#define mmGE_CVD_NEXT_BIT_LOCATION_BASE_IDX                                                            1
#define mmGE_CVD_NEXT_BLOCK_INDX                                                                       0x2255
#define mmGE_CVD_NEXT_BLOCK_INDX_BASE_IDX                                                              1
#define mmGE_CVD_LAST_INDEX                                                                            0x2256
#define mmGE_CVD_LAST_INDEX_BASE_IDX                                                                   1
#define mmGE_CVD_LAST_INSTANCE_ID                                                                      0x2257
#define mmGE_CVD_LAST_INSTANCE_ID_BASE_IDX                                                             1
#define mmIA_MULTI_VGT_PARAM_PIPED                                                                     0x2258
#define mmIA_MULTI_VGT_PARAM_PIPED_BASE_IDX                                                            1
#define mmGE_MAX_VTX_INDX                                                                              0x2259
#define mmGE_MAX_VTX_INDX_BASE_IDX                                                                     1
#define mmVGT_INSTANCE_BASE_ID                                                                         0x225a
#define mmVGT_INSTANCE_BASE_ID_BASE_IDX                                                                1
#define mmGE_CNTL                                                                                      0x225b
#define mmGE_CNTL_BASE_IDX                                                                             1
#define mmGE_USER_VGPR1                                                                                0x225c
#define mmGE_USER_VGPR1_BASE_IDX                                                                       1
#define mmGE_USER_VGPR2                                                                                0x225d
#define mmGE_USER_VGPR2_BASE_IDX                                                                       1
#define mmGE_USER_VGPR3                                                                                0x225e
#define mmGE_USER_VGPR3_BASE_IDX                                                                       1
#define mmGE_STEREO_CNTL                                                                               0x225f
#define mmGE_STEREO_CNTL_BASE_IDX                                                                      1
#define mmGE_PC_ALLOC                                                                                  0x2260
#define mmGE_PC_ALLOC_BASE_IDX                                                                         1
#define mmVGT_TF_MEMORY_BASE_HI                                                                        0x2261
#define mmVGT_TF_MEMORY_BASE_HI_BASE_IDX                                                               1
#define mmGE_USER_VGPR_EN                                                                              0x2262
#define mmGE_USER_VGPR_EN_BASE_IDX                                                                     1
#define mmGE_VRS_RATE                                                                                  0x2263
#define mmGE_VRS_RATE_BASE_IDX                                                                         1
#define mmPA_SU_LINE_STIPPLE_VALUE                                                                     0x2280
#define mmPA_SU_LINE_STIPPLE_VALUE_BASE_IDX                                                            1
#define mmPA_SC_LINE_STIPPLE_STATE                                                                     0x2281
#define mmPA_SC_LINE_STIPPLE_STATE_BASE_IDX                                                            1
#define mmPA_SC_RESERVED_07                                                                            0x2284
#define mmPA_SC_RESERVED_07_BASE_IDX                                                                   1
#define mmPA_SC_RESERVED_08                                                                            0x2285
#define mmPA_SC_RESERVED_08_BASE_IDX                                                                   1
#define mmPA_SC_RESERVED_09                                                                            0x2286
#define mmPA_SC_RESERVED_09_BASE_IDX                                                                   1
#define mmPA_SC_RESERVED_10                                                                            0x228b
#define mmPA_SC_RESERVED_10_BASE_IDX                                                                   1
#define mmPA_SC_P3D_TRAP_SCREEN_HV_EN                                                                  0x22a0
#define mmPA_SC_P3D_TRAP_SCREEN_HV_EN_BASE_IDX                                                         1
#define mmPA_SC_P3D_TRAP_SCREEN_H                                                                      0x22a1
#define mmPA_SC_P3D_TRAP_SCREEN_H_BASE_IDX                                                             1
#define mmPA_SC_P3D_TRAP_SCREEN_V                                                                      0x22a2
#define mmPA_SC_P3D_TRAP_SCREEN_V_BASE_IDX                                                             1
#define mmPA_SC_P3D_TRAP_SCREEN_OCCURRENCE                                                             0x22a3
#define mmPA_SC_P3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX                                                    1
#define mmPA_SC_P3D_TRAP_SCREEN_COUNT                                                                  0x22a4
#define mmPA_SC_P3D_TRAP_SCREEN_COUNT_BASE_IDX                                                         1
#define mmPA_SC_HP3D_TRAP_SCREEN_HV_EN                                                                 0x22a8
#define mmPA_SC_HP3D_TRAP_SCREEN_HV_EN_BASE_IDX                                                        1
#define mmPA_SC_HP3D_TRAP_SCREEN_H                                                                     0x22a9
#define mmPA_SC_HP3D_TRAP_SCREEN_H_BASE_IDX                                                            1
#define mmPA_SC_HP3D_TRAP_SCREEN_V                                                                     0x22aa
#define mmPA_SC_HP3D_TRAP_SCREEN_V_BASE_IDX                                                            1
#define mmPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE                                                            0x22ab
#define mmPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX                                                   1
#define mmPA_SC_HP3D_TRAP_SCREEN_COUNT                                                                 0x22ac
#define mmPA_SC_HP3D_TRAP_SCREEN_COUNT_BASE_IDX                                                        1
#define mmCVC_PREEMPT_BUFFER_BASE_HI                                                                   0x22ad
#define mmCVC_PREEMPT_BUFFER_BASE_HI_BASE_IDX                                                          1
#define mmCVC_PREEMPT_BUFFER_BASE_LO                                                                   0x22ae
#define mmCVC_PREEMPT_BUFFER_BASE_LO_BASE_IDX                                                          1
#define mmCVC_IDX_BUFFER_CONFIG                                                                        0x22af
#define mmCVC_IDX_BUFFER_CONFIG_BASE_IDX                                                               1
#define mmPA_SC_TRAP_SCREEN_HV_EN                                                                      0x22b0
#define mmPA_SC_TRAP_SCREEN_HV_EN_BASE_IDX                                                             1
#define mmPA_SC_TRAP_SCREEN_H                                                                          0x22b1
#define mmPA_SC_TRAP_SCREEN_H_BASE_IDX                                                                 1
#define mmPA_SC_TRAP_SCREEN_V                                                                          0x22b2
#define mmPA_SC_TRAP_SCREEN_V_BASE_IDX                                                                 1
#define mmPA_SC_TRAP_SCREEN_OCCURRENCE                                                                 0x22b3
#define mmPA_SC_TRAP_SCREEN_OCCURRENCE_BASE_IDX                                                        1
#define mmPA_SC_TRAP_SCREEN_COUNT                                                                      0x22b4
#define mmPA_SC_TRAP_SCREEN_COUNT_BASE_IDX                                                             1
#define mmPA_SC_FSR_EXTEND_SUBPIXEL_ROUNDING                                                           0x22bb
#define mmPA_SC_FSR_EXTEND_SUBPIXEL_ROUNDING_BASE_IDX                                                  1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_WINDOW_TL                                                           0x22bc
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_WINDOW_TL_BASE_IDX                                                  1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_WINDOW_BR                                                           0x22bd
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_WINDOW_BR_BASE_IDX                                                  1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_WINDOW_TL                                                          0x22be
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_WINDOW_TL_BASE_IDX                                                 1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_WINDOW_BR                                                          0x22bf
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_WINDOW_BR_BASE_IDX                                                 1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_WINDOW_TL                                                           0x22c0
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_WINDOW_TL_BASE_IDX                                                  1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_WINDOW_BR                                                           0x22c1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_WINDOW_BR_BASE_IDX                                                  1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_WINDOW_TL                                                          0x22c2
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_WINDOW_TL_BASE_IDX                                                 1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_WINDOW_BR                                                          0x22c3
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_WINDOW_BR_BASE_IDX                                                 1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_HDIR_POS_0_1                                                        0x22c4
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_HDIR_POS_0_1_BASE_IDX                                               1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_HDIR_POS_2_3                                                        0x22c5
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_HDIR_POS_2_3_BASE_IDX                                               1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_HDIR_POS_4_5                                                        0x22c6
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_HDIR_POS_4_5_BASE_IDX                                               1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_HDIR_POS_6_SHIFT                                                    0x22c7
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_HDIR_POS_6_SHIFT_BASE_IDX                                           1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_HDIR_POS_0_1                                                       0x22c8
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_HDIR_POS_0_1_BASE_IDX                                              1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_HDIR_POS_2_3                                                       0x22c9
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_HDIR_POS_2_3_BASE_IDX                                              1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_HDIR_POS_4_5                                                       0x22ca
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_HDIR_POS_4_5_BASE_IDX                                              1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_HDIR_POS_6_SHIFT                                                   0x22cb
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_HDIR_POS_6_SHIFT_BASE_IDX                                          1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_VDIR_POS_0_1                                                        0x22cc
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_VDIR_POS_0_1_BASE_IDX                                               1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_VDIR_POS_2_3                                                        0x22cd
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_VDIR_POS_2_3_BASE_IDX                                               1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_VDIR_POS_4_5                                                        0x22ce
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_VDIR_POS_4_5_BASE_IDX                                               1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_VDIR_POS_6_SHIFT                                                    0x22cf
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_VDIR_POS_6_SHIFT_BASE_IDX                                           1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_VDIR_POS_0_1                                                       0x22d0
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_VDIR_POS_0_1_BASE_IDX                                              1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_VDIR_POS_2_3                                                       0x22d1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_VDIR_POS_2_3_BASE_IDX                                              1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_VDIR_POS_4_5                                                       0x22d2
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_VDIR_POS_4_5_BASE_IDX                                              1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_VDIR_POS_6_SHIFT                                                   0x22d3
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_VDIR_POS_6_SHIFT_BASE_IDX                                          1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_HDIR_POS_0_1                                                        0x22d4
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_HDIR_POS_0_1_BASE_IDX                                               1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_HDIR_POS_2_3                                                        0x22d5
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_HDIR_POS_2_3_BASE_IDX                                               1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_HDIR_POS_4_5                                                        0x22d6
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_HDIR_POS_4_5_BASE_IDX                                               1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_HDIR_POS_6_SHIFT                                                    0x22d7
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_HDIR_POS_6_SHIFT_BASE_IDX                                           1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_HDIR_POS_0_1                                                       0x22d8
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_HDIR_POS_0_1_BASE_IDX                                              1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_HDIR_POS_2_3                                                       0x22d9
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_HDIR_POS_2_3_BASE_IDX                                              1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_HDIR_POS_4_5                                                       0x22da
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_HDIR_POS_4_5_BASE_IDX                                              1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_HDIR_POS_6_SHIFT                                                   0x22db
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_HDIR_POS_6_SHIFT_BASE_IDX                                          1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_VDIR_POS_0_1                                                        0x22dc
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_VDIR_POS_0_1_BASE_IDX                                               1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_VDIR_POS_2_3                                                        0x22dd
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_VDIR_POS_2_3_BASE_IDX                                               1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_VDIR_POS_4_5                                                        0x22de
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_VDIR_POS_4_5_BASE_IDX                                               1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_VDIR_POS_6_SHIFT                                                    0x22df
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_VDIR_POS_6_SHIFT_BASE_IDX                                           1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_VDIR_POS_0_1                                                       0x22e0
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_VDIR_POS_0_1_BASE_IDX                                              1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_VDIR_POS_2_3                                                       0x22e1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_VDIR_POS_2_3_BASE_IDX                                              1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_VDIR_POS_4_5                                                       0x22e2
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_VDIR_POS_4_5_BASE_IDX                                              1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_VDIR_POS_6_SHIFT                                                   0x22e3
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_VDIR_POS_6_SHIFT_BASE_IDX                                          1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_HDIR_ALPHA_0_3                                                      0x22e4
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_HDIR_ALPHA_0_3_BASE_IDX                                             1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_HDIR_ALPHA_4_7                                                      0x22e5
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_HDIR_ALPHA_4_7_BASE_IDX                                             1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_HDIR_ALPHA_0_3                                                     0x22e6
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_HDIR_ALPHA_0_3_BASE_IDX                                            1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_HDIR_ALPHA_4_7                                                     0x22e7
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_HDIR_ALPHA_4_7_BASE_IDX                                            1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_VDIR_ALPHA_0_3                                                      0x22e8
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_VDIR_ALPHA_0_3_BASE_IDX                                             1
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_VDIR_ALPHA_4_7                                                      0x22e9
#define mmPA_SC_FSR_GFX_PIPE0_LEFT_VDIR_ALPHA_4_7_BASE_IDX                                             1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_VDIR_ALPHA_0_3                                                     0x22ea
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_VDIR_ALPHA_0_3_BASE_IDX                                            1
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_VDIR_ALPHA_4_7                                                     0x22eb
#define mmPA_SC_FSR_GFX_PIPE0_RIGHT_VDIR_ALPHA_4_7_BASE_IDX                                            1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_HDIR_ALPHA_0_3                                                      0x22ec
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_HDIR_ALPHA_0_3_BASE_IDX                                             1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_HDIR_ALPHA_4_7                                                      0x22ed
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_HDIR_ALPHA_4_7_BASE_IDX                                             1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_HDIR_ALPHA_0_3                                                     0x22ee
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_HDIR_ALPHA_0_3_BASE_IDX                                            1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_HDIR_ALPHA_4_7                                                     0x22ef
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_HDIR_ALPHA_4_7_BASE_IDX                                            1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_VDIR_ALPHA_0_3                                                      0x22f0
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_VDIR_ALPHA_0_3_BASE_IDX                                             1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_VDIR_ALPHA_4_7                                                      0x22f1
#define mmPA_SC_FSR_GFX_PIPE1_LEFT_VDIR_ALPHA_4_7_BASE_IDX                                             1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_VDIR_ALPHA_0_3                                                     0x22f2
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_VDIR_ALPHA_0_3_BASE_IDX                                            1
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_VDIR_ALPHA_4_7                                                     0x22f3
#define mmPA_SC_FSR_GFX_PIPE1_RIGHT_VDIR_ALPHA_4_7_BASE_IDX                                            1
#define mmSQ_THREAD_TRACE_USERDATA_0                                                                   0x2340
#define mmSQ_THREAD_TRACE_USERDATA_0_BASE_IDX                                                          1
#define mmSQ_THREAD_TRACE_USERDATA_1                                                                   0x2341
#define mmSQ_THREAD_TRACE_USERDATA_1_BASE_IDX                                                          1
#define mmSQ_THREAD_TRACE_USERDATA_2                                                                   0x2342
#define mmSQ_THREAD_TRACE_USERDATA_2_BASE_IDX                                                          1
#define mmSQ_THREAD_TRACE_USERDATA_3                                                                   0x2343
#define mmSQ_THREAD_TRACE_USERDATA_3_BASE_IDX                                                          1
#define mmSQ_THREAD_TRACE_USERDATA_4                                                                   0x2344
#define mmSQ_THREAD_TRACE_USERDATA_4_BASE_IDX                                                          1
#define mmSQ_THREAD_TRACE_USERDATA_5                                                                   0x2345
#define mmSQ_THREAD_TRACE_USERDATA_5_BASE_IDX                                                          1
#define mmSQ_THREAD_TRACE_USERDATA_6                                                                   0x2346
#define mmSQ_THREAD_TRACE_USERDATA_6_BASE_IDX                                                          1
#define mmSQ_THREAD_TRACE_USERDATA_7                                                                   0x2347
#define mmSQ_THREAD_TRACE_USERDATA_7_BASE_IDX                                                          1
#define mmSQC_CACHES                                                                                   0x2348
#define mmSQC_CACHES_BASE_IDX                                                                          1
#define mmTA_CS_BC_BASE_ADDR                                                                           0x2380
#define mmTA_CS_BC_BASE_ADDR_BASE_IDX                                                                  1
#define mmTA_CS_BC_BASE_ADDR_HI                                                                        0x2381
#define mmTA_CS_BC_BASE_ADDR_HI_BASE_IDX                                                               1
#define mmDB_OCCLUSION_COUNT0_LOW                                                                      0x23c0
#define mmDB_OCCLUSION_COUNT0_LOW_BASE_IDX                                                             1
#define mmDB_OCCLUSION_COUNT0_HI                                                                       0x23c1
#define mmDB_OCCLUSION_COUNT0_HI_BASE_IDX                                                              1
#define mmDB_OCCLUSION_COUNT1_LOW                                                                      0x23c2
#define mmDB_OCCLUSION_COUNT1_LOW_BASE_IDX                                                             1
#define mmDB_OCCLUSION_COUNT1_HI                                                                       0x23c3
#define mmDB_OCCLUSION_COUNT1_HI_BASE_IDX                                                              1
#define mmDB_OCCLUSION_COUNT2_LOW                                                                      0x23c4
#define mmDB_OCCLUSION_COUNT2_LOW_BASE_IDX                                                             1
#define mmDB_OCCLUSION_COUNT2_HI                                                                       0x23c5
#define mmDB_OCCLUSION_COUNT2_HI_BASE_IDX                                                              1
#define mmDB_OCCLUSION_COUNT3_LOW                                                                      0x23c6
#define mmDB_OCCLUSION_COUNT3_LOW_BASE_IDX                                                             1
#define mmDB_OCCLUSION_COUNT3_HI                                                                       0x23c7
#define mmDB_OCCLUSION_COUNT3_HI_BASE_IDX                                                              1
#define mmDB_ZPASS_COUNT_LOW                                                                           0x23fe
#define mmDB_ZPASS_COUNT_LOW_BASE_IDX                                                                  1
#define mmDB_ZPASS_COUNT_HI                                                                            0x23ff
#define mmDB_ZPASS_COUNT_HI_BASE_IDX                                                                   1
#define mmSPI_STRMOUT_DWORDS_WRITTEN_0                                                                 0x2422
#define mmSPI_STRMOUT_DWORDS_WRITTEN_0_BASE_IDX                                                        1
#define mmSPI_STRMOUT_DWORDS_WRITTEN_1                                                                 0x2423
#define mmSPI_STRMOUT_DWORDS_WRITTEN_1_BASE_IDX                                                        1
#define mmSPI_STRMOUT_DWORDS_WRITTEN_2                                                                 0x2424
#define mmSPI_STRMOUT_DWORDS_WRITTEN_2_BASE_IDX                                                        1
#define mmSPI_STRMOUT_DWORDS_WRITTEN_3                                                                 0x2425
#define mmSPI_STRMOUT_DWORDS_WRITTEN_3_BASE_IDX                                                        1
#define mmSPI_GS_0                                                                                     0x2426
#define mmSPI_GS_0_BASE_IDX                                                                            1
#define mmSPI_GS_1                                                                                     0x2427
#define mmSPI_GS_1_BASE_IDX                                                                            1
#define mmSPI_GS_2                                                                                     0x2428
#define mmSPI_GS_2_BASE_IDX                                                                            1
#define mmSPI_GS_3                                                                                     0x2429
#define mmSPI_GS_3_BASE_IDX                                                                            1
#define mmSPI_STRMOUT_PRIMS_NEEDED_0_LO                                                                0x242a
#define mmSPI_STRMOUT_PRIMS_NEEDED_0_LO_BASE_IDX                                                       1
#define mmSPI_STRMOUT_PRIMS_NEEDED_0_HI                                                                0x242b
#define mmSPI_STRMOUT_PRIMS_NEEDED_0_HI_BASE_IDX                                                       1
#define mmSPI_STRMOUT_PRIMS_WRITTEN_0_LO                                                               0x242c
#define mmSPI_STRMOUT_PRIMS_WRITTEN_0_LO_BASE_IDX                                                      1
#define mmSPI_STRMOUT_PRIMS_WRITTEN_0_HI                                                               0x242d
#define mmSPI_STRMOUT_PRIMS_WRITTEN_0_HI_BASE_IDX                                                      1
#define mmSPI_STRMOUT_PRIMS_NEEDED_1_LO                                                                0x242e
#define mmSPI_STRMOUT_PRIMS_NEEDED_1_LO_BASE_IDX                                                       1
#define mmSPI_STRMOUT_PRIMS_NEEDED_1_HI                                                                0x242f
#define mmSPI_STRMOUT_PRIMS_NEEDED_1_HI_BASE_IDX                                                       1
#define mmSPI_STRMOUT_PRIMS_WRITTEN_1_LO                                                               0x2430
#define mmSPI_STRMOUT_PRIMS_WRITTEN_1_LO_BASE_IDX                                                      1
#define mmSPI_STRMOUT_PRIMS_WRITTEN_1_HI                                                               0x2431
#define mmSPI_STRMOUT_PRIMS_WRITTEN_1_HI_BASE_IDX                                                      1
#define mmSPI_STRMOUT_PRIMS_NEEDED_2_LO                                                                0x2432
#define mmSPI_STRMOUT_PRIMS_NEEDED_2_LO_BASE_IDX                                                       1
#define mmSPI_STRMOUT_PRIMS_NEEDED_2_HI                                                                0x2433
#define mmSPI_STRMOUT_PRIMS_NEEDED_2_HI_BASE_IDX                                                       1
#define mmSPI_STRMOUT_PRIMS_WRITTEN_2_LO                                                               0x2434
#define mmSPI_STRMOUT_PRIMS_WRITTEN_2_LO_BASE_IDX                                                      1
#define mmSPI_STRMOUT_PRIMS_WRITTEN_2_HI                                                               0x2435
#define mmSPI_STRMOUT_PRIMS_WRITTEN_2_HI_BASE_IDX                                                      1
#define mmSPI_STRMOUT_PRIMS_NEEDED_3_LO                                                                0x2436
#define mmSPI_STRMOUT_PRIMS_NEEDED_3_LO_BASE_IDX                                                       1
#define mmSPI_STRMOUT_PRIMS_NEEDED_3_HI                                                                0x2437
#define mmSPI_STRMOUT_PRIMS_NEEDED_3_HI_BASE_IDX                                                       1
#define mmSPI_STRMOUT_PRIMS_WRITTEN_3_LO                                                               0x2438
#define mmSPI_STRMOUT_PRIMS_WRITTEN_3_LO_BASE_IDX                                                      1
#define mmSPI_STRMOUT_PRIMS_WRITTEN_3_HI                                                               0x2439
#define mmSPI_STRMOUT_PRIMS_WRITTEN_3_HI_BASE_IDX                                                      1
#define mmSPI_CONFIG_CNTL                                                                              0x2440
#define mmSPI_CONFIG_CNTL_BASE_IDX                                                                     1
#define mmSPI_CONFIG_CNTL_1                                                                            0x2441
#define mmSPI_CONFIG_CNTL_1_BASE_IDX                                                                   1
#define mmSPI_CONFIG_CNTL_2                                                                            0x2442
#define mmSPI_CONFIG_CNTL_2_BASE_IDX                                                                   1
#define mmSPI_WAVE_LIMIT_CNTL                                                                          0x2443
#define mmSPI_WAVE_LIMIT_CNTL_BASE_IDX                                                                 1
#define mmSPI_GS_THROTTLE_CNTL1                                                                        0x2444
#define mmSPI_GS_THROTTLE_CNTL1_BASE_IDX                                                               1
#define mmSPI_GS_THROTTLE_CNTL2                                                                        0x2445
#define mmSPI_GS_THROTTLE_CNTL2_BASE_IDX                                                               1


// addressBlock: gc_gl1dec
// base address: 0x33400
#define mmGL1_ARB_CTRL                                                                                 0x2d00
#define mmGL1_ARB_CTRL_BASE_IDX                                                                        1
#define mmGL1_DRAM_BURST_MASK                                                                          0x2d02
#define mmGL1_DRAM_BURST_MASK_BASE_IDX                                                                 1
#define mmGL1_ARB_STATUS                                                                               0x2d03
#define mmGL1_ARB_STATUS_BASE_IDX                                                                      1
#define mmGL1_DRAM_BURST_CTRL                                                                          0x2d04
#define mmGL1_DRAM_BURST_CTRL_BASE_IDX                                                                 1
#define mmGL1A_GL1C_CREDITS                                                                            0x2d08
#define mmGL1A_GL1C_CREDITS_BASE_IDX                                                                   1
#define mmGL1A_CLIENT_FREE_DELAY                                                                       0x2d09
#define mmGL1A_CLIENT_FREE_DELAY_BASE_IDX                                                              1
#define mmGL1_PIPE_STEER                                                                               0x2d10
#define mmGL1_PIPE_STEER_BASE_IDX                                                                      1
#define mmGL1C_CTRL                                                                                    0x2d40
#define mmGL1C_CTRL_BASE_IDX                                                                           1
#define mmGL1C_STATUS                                                                                  0x2d41
#define mmGL1C_STATUS_BASE_IDX                                                                         1
#define mmGL1C_UTCL0_CNTL1                                                                             0x2d42
#define mmGL1C_UTCL0_CNTL1_BASE_IDX                                                                    1
#define mmGL1C_UTCL0_CNTL2                                                                             0x2d43
#define mmGL1C_UTCL0_CNTL2_BASE_IDX                                                                    1
#define mmGL1C_UTCL0_STATUS                                                                            0x2d44
#define mmGL1C_UTCL0_STATUS_BASE_IDX                                                                   1
#define mmGL1C_UTCL0_RETRY                                                                             0x2d45
#define mmGL1C_UTCL0_RETRY_BASE_IDX                                                                    1
#define mmGL1C_CTRL2                                                                                   0x2d46
#define mmGL1C_CTRL2_BASE_IDX                                                                          1


// addressBlock: gc_chdec
// base address: 0x33600
#define mmCH_ARB_CTRL                                                                                  0x2d80
#define mmCH_ARB_CTRL_BASE_IDX                                                                         1
#define mmCH_DRAM_BURST_MASK                                                                           0x2d82
#define mmCH_DRAM_BURST_MASK_BASE_IDX                                                                  1
#define mmCH_ARB_STATUS                                                                                0x2d83
#define mmCH_ARB_STATUS_BASE_IDX                                                                       1
#define mmCH_DRAM_BURST_CTRL                                                                           0x2d84
#define mmCH_DRAM_BURST_CTRL_BASE_IDX                                                                  1
#define mmCHA_CHC_CREDITS                                                                              0x2d88
#define mmCHA_CHC_CREDITS_BASE_IDX                                                                     1
#define mmCHA_CLIENT_FREE_DELAY                                                                        0x2d89
#define mmCHA_CLIENT_FREE_DELAY_BASE_IDX                                                               1
#define mmCH_PIPE_STEER                                                                                0x2d90
#define mmCH_PIPE_STEER_BASE_IDX                                                                       1
#define mmCHC_CTRL                                                                                     0x2dc0
#define mmCHC_CTRL_BASE_IDX                                                                            1
#define mmCHC_STATUS                                                                                   0x2dc1
#define mmCHC_STATUS_BASE_IDX                                                                          1


// addressBlock: gc_gl2dec
// base address: 0x33800
#define mmGL2C_CTRL                                                                                    0x2e00
#define mmGL2C_CTRL_BASE_IDX                                                                           1
#define mmGL2C_CTRL2                                                                                   0x2e01
#define mmGL2C_CTRL2_BASE_IDX                                                                          1
#define mmGL2C_STATUS                                                                                  0x2e02
#define mmGL2C_STATUS_BASE_IDX                                                                         1
#define mmGL2C_ADDR_MATCH_MASK                                                                         0x2e03
#define mmGL2C_ADDR_MATCH_MASK_BASE_IDX                                                                1
#define mmGL2C_ADDR_MATCH_SIZE                                                                         0x2e04
#define mmGL2C_ADDR_MATCH_SIZE_BASE_IDX                                                                1
#define mmGL2C_WBINVL2                                                                                 0x2e05
#define mmGL2C_WBINVL2_BASE_IDX                                                                        1
#define mmGL2C_SOFT_RESET                                                                              0x2e06
#define mmGL2C_SOFT_RESET_BASE_IDX                                                                     1
#define mmGL2C_CM_CTRL0                                                                                0x2e07
#define mmGL2C_CM_CTRL0_BASE_IDX                                                                       1
#define mmGL2C_CM_CTRL1                                                                                0x2e08
#define mmGL2C_CM_CTRL1_BASE_IDX                                                                       1
#define mmGL2C_CM_STALL                                                                                0x2e09
#define mmGL2C_CM_STALL_BASE_IDX                                                                       1
#define mmGL2C_MDC_PF_FLAG_CTRL                                                                        0x2e0a
#define mmGL2C_MDC_PF_FLAG_CTRL_BASE_IDX                                                               1
#define mmGL2C_CM_CTRL2                                                                                0x2e0b
#define mmGL2C_CM_CTRL2_BASE_IDX                                                                       1
#define mmGL2C_CTRL3                                                                                   0x2e0c
#define mmGL2C_CTRL3_BASE_IDX                                                                          1
#define mmGL2C_LB_CTR_CTRL                                                                             0x2e0d
#define mmGL2C_LB_CTR_CTRL_BASE_IDX                                                                    1
#define mmGL2C_LB_DATA0                                                                                0x2e0e
#define mmGL2C_LB_DATA0_BASE_IDX                                                                       1
#define mmGL2C_LB_DATA1                                                                                0x2e0f
#define mmGL2C_LB_DATA1_BASE_IDX                                                                       1
#define mmGL2C_LB_DATA2                                                                                0x2e10
#define mmGL2C_LB_DATA2_BASE_IDX                                                                       1
#define mmGL2C_LB_DATA3                                                                                0x2e11
#define mmGL2C_LB_DATA3_BASE_IDX                                                                       1
#define mmGL2C_LB_CTR_SEL0                                                                             0x2e12
#define mmGL2C_LB_CTR_SEL0_BASE_IDX                                                                    1
#define mmGL2C_LB_CTR_SEL1                                                                             0x2e13
#define mmGL2C_LB_CTR_SEL1_BASE_IDX                                                                    1
#define mmGL2C_EA_CREDITS_CTRL                                                                         0x2e14
#define mmGL2C_EA_CREDITS_CTRL_BASE_IDX                                                                1
#define mmGL2C_CTRL4                                                                                   0x2e15
#define mmGL2C_CTRL4_BASE_IDX                                                                          1
#define mmGL2C_SAJC_CFG                                                                                0x2e16
#define mmGL2C_SAJC_CFG_BASE_IDX                                                                       1
#define mmGL2C_SAJC_STATUS                                                                             0x2e17
#define mmGL2C_SAJC_STATUS_BASE_IDX                                                                    1
#define mmGL2A_ADDR_MATCH_CTRL                                                                         0x2e20
#define mmGL2A_ADDR_MATCH_CTRL_BASE_IDX                                                                1
#define mmGL2A_ADDR_MATCH_MASK                                                                         0x2e21
#define mmGL2A_ADDR_MATCH_MASK_BASE_IDX                                                                1
#define mmGL2A_ADDR_MATCH_SIZE                                                                         0x2e22
#define mmGL2A_ADDR_MATCH_SIZE_BASE_IDX                                                                1
#define mmGL2A_PRIORITY_CTRL                                                                           0x2e23
#define mmGL2A_PRIORITY_CTRL_BASE_IDX                                                                  1
#define mmGL2A_CTRL                                                                                    0x2e24
#define mmGL2A_CTRL_BASE_IDX                                                                           1
#define mmGL2_PIPE_STEER_0                                                                             0x2e25
#define mmGL2_PIPE_STEER_0_BASE_IDX                                                                    1
#define mmGL2_PIPE_STEER_1                                                                             0x2e26
#define mmGL2_PIPE_STEER_1_BASE_IDX                                                                    1
#define mmGL2A_DISABLE                                                                                 0x2e29
#define mmGL2A_DISABLE_BASE_IDX                                                                        1


// addressBlock: gc_gih_gihdec
// base address: 0x33c00
#define mmGIH_COOKIE_0                                                                                 0x2f00
#define mmGIH_COOKIE_0_BASE_IDX                                                                        1
#define mmGIH_COOKIE_1                                                                                 0x2f01
#define mmGIH_COOKIE_1_BASE_IDX                                                                        1
#define mmGIH_COOKIE_2                                                                                 0x2f02
#define mmGIH_COOKIE_2_BASE_IDX                                                                        1
#define mmGIH_COOKIE_3                                                                                 0x2f03
#define mmGIH_COOKIE_3_BASE_IDX                                                                        1
#define mmGIH_COOKIE_4                                                                                 0x2f04
#define mmGIH_COOKIE_4_BASE_IDX                                                                        1
#define mmGIH_COOKIE_5                                                                                 0x2f05
#define mmGIH_COOKIE_5_BASE_IDX                                                                        1
#define mmGIH_COOKIE_6                                                                                 0x2f06
#define mmGIH_COOKIE_6_BASE_IDX                                                                        1
#define mmGIH_COOKIE_7                                                                                 0x2f07
#define mmGIH_COOKIE_7_BASE_IDX                                                                        1
#define mmGIH_VMID_0_LUT                                                                               0x2f08
#define mmGIH_VMID_0_LUT_BASE_IDX                                                                      1
#define mmGIH_VMID_1_LUT                                                                               0x2f09
#define mmGIH_VMID_1_LUT_BASE_IDX                                                                      1
#define mmGIH_VMID_2_LUT                                                                               0x2f0a
#define mmGIH_VMID_2_LUT_BASE_IDX                                                                      1
#define mmGIH_VMID_3_LUT                                                                               0x2f0b
#define mmGIH_VMID_3_LUT_BASE_IDX                                                                      1
#define mmGIH_VMID_4_LUT                                                                               0x2f0c
#define mmGIH_VMID_4_LUT_BASE_IDX                                                                      1
#define mmGIH_VMID_5_LUT                                                                               0x2f0d
#define mmGIH_VMID_5_LUT_BASE_IDX                                                                      1
#define mmGIH_VMID_6_LUT                                                                               0x2f0e
#define mmGIH_VMID_6_LUT_BASE_IDX                                                                      1
#define mmGIH_VMID_7_LUT                                                                               0x2f0f
#define mmGIH_VMID_7_LUT_BASE_IDX                                                                      1
#define mmGIH_VMID_8_LUT                                                                               0x2f10
#define mmGIH_VMID_8_LUT_BASE_IDX                                                                      1
#define mmGIH_VMID_9_LUT                                                                               0x2f11
#define mmGIH_VMID_9_LUT_BASE_IDX                                                                      1
#define mmGIH_VMID_10_LUT                                                                              0x2f12
#define mmGIH_VMID_10_LUT_BASE_IDX                                                                     1
#define mmGIH_VMID_11_LUT                                                                              0x2f13
#define mmGIH_VMID_11_LUT_BASE_IDX                                                                     1
#define mmGIH_VMID_12_LUT                                                                              0x2f14
#define mmGIH_VMID_12_LUT_BASE_IDX                                                                     1
#define mmGIH_VMID_13_LUT                                                                              0x2f15
#define mmGIH_VMID_13_LUT_BASE_IDX                                                                     1
#define mmGIH_VMID_14_LUT                                                                              0x2f16
#define mmGIH_VMID_14_LUT_BASE_IDX                                                                     1
#define mmGIH_VMID_15_LUT                                                                              0x2f17
#define mmGIH_VMID_15_LUT_BASE_IDX                                                                     1
#define mmGIH_RB_CNTL                                                                                  0x2f40
#define mmGIH_RB_CNTL_BASE_IDX                                                                         1
#define mmGIH_RB_BASE                                                                                  0x2f41
#define mmGIH_RB_BASE_BASE_IDX                                                                         1
#define mmGIH_RB_RPTR                                                                                  0x2f43
#define mmGIH_RB_RPTR_BASE_IDX                                                                         1
#define mmGIH_RB_WPTR                                                                                  0x2f44
#define mmGIH_RB_WPTR_BASE_IDX                                                                         1
#define mmGIH_RB_WPTR_ADDR_HI                                                                          0x2f45
#define mmGIH_RB_WPTR_ADDR_HI_BASE_IDX                                                                 1
#define mmGIH_RB_WPTR_ADDR_LO                                                                          0x2f46
#define mmGIH_RB_WPTR_ADDR_LO_BASE_IDX                                                                 1
#define mmGIH_VERSION                                                                                  0x2f65
#define mmGIH_VERSION_BASE_IDX                                                                         1
#define mmGIH_CNTL                                                                                     0x2f66
#define mmGIH_CNTL_BASE_IDX                                                                            1
#define mmGIH_STATUS                                                                                   0x2f67
#define mmGIH_STATUS_BASE_IDX                                                                          1
#define mmGIH_INT_FLOOD_CNTL                                                                           0x2f69
#define mmGIH_INT_FLOOD_CNTL_BASE_IDX                                                                  1
#define mmGIH_STORM_CLIENT_LIST_CNTL                                                                   0x2f6b
#define mmGIH_STORM_CLIENT_LIST_CNTL_BASE_IDX                                                          1
#define mmGIH_CLK_CTRL                                                                                 0x2f6c
#define mmGIH_CLK_CTRL_BASE_IDX                                                                        1
#define mmGIH_INT_FLAGS                                                                                0x2f6d
#define mmGIH_INT_FLAGS_BASE_IDX                                                                       1
#define mmGIH_LAST_INT_INFO0                                                                           0x2f6e
#define mmGIH_LAST_INT_INFO0_BASE_IDX                                                                  1
#define mmGIH_LAST_INT_INFO1                                                                           0x2f6f
#define mmGIH_LAST_INT_INFO1_BASE_IDX                                                                  1
#define mmGIH_LAST_INT_INFO2                                                                           0x2f70
#define mmGIH_LAST_INT_INFO2_BASE_IDX                                                                  1
#define mmGIH_SCRATCH                                                                                  0x2f71
#define mmGIH_SCRATCH_BASE_IDX                                                                         1
#define mmGIH_CLIENT_CREDIT_ERROR                                                                      0x2f72
#define mmGIH_CLIENT_CREDIT_ERROR_BASE_IDX                                                             1
#define mmGIH_COOKIE_REC_VIOLATION_LOG                                                                 0x2f74
#define mmGIH_COOKIE_REC_VIOLATION_LOG_BASE_IDX                                                        1
#define mmGIH_CREDIT_STATUS                                                                            0x2f75
#define mmGIH_CREDIT_STATUS_BASE_IDX                                                                   1
#define mmGIH_DEBUG_INDEX                                                                              0x2f76
#define mmGIH_DEBUG_INDEX_BASE_IDX                                                                     1
#define mmGIH_DEBUG_DATA                                                                               0x2f77
#define mmGIH_DEBUG_DATA_BASE_IDX                                                                      1


// addressBlock: gc_perfddec
// base address: 0x34000
#define mmCPG_PERFCOUNTER1_LO                                                                          0x3000
#define mmCPG_PERFCOUNTER1_LO_BASE_IDX                                                                 1
#define mmCPG_PERFCOUNTER1_HI                                                                          0x3001
#define mmCPG_PERFCOUNTER1_HI_BASE_IDX                                                                 1
#define mmCPG_PERFCOUNTER0_LO                                                                          0x3002
#define mmCPG_PERFCOUNTER0_LO_BASE_IDX                                                                 1
#define mmCPG_PERFCOUNTER0_HI                                                                          0x3003
#define mmCPG_PERFCOUNTER0_HI_BASE_IDX                                                                 1
#define mmCPC_PERFCOUNTER1_LO                                                                          0x3004
#define mmCPC_PERFCOUNTER1_LO_BASE_IDX                                                                 1
#define mmCPC_PERFCOUNTER1_HI                                                                          0x3005
#define mmCPC_PERFCOUNTER1_HI_BASE_IDX                                                                 1
#define mmCPC_PERFCOUNTER0_LO                                                                          0x3006
#define mmCPC_PERFCOUNTER0_LO_BASE_IDX                                                                 1
#define mmCPC_PERFCOUNTER0_HI                                                                          0x3007
#define mmCPC_PERFCOUNTER0_HI_BASE_IDX                                                                 1
#define mmCPF_PERFCOUNTER1_LO                                                                          0x3008
#define mmCPF_PERFCOUNTER1_LO_BASE_IDX                                                                 1
#define mmCPF_PERFCOUNTER1_HI                                                                          0x3009
#define mmCPF_PERFCOUNTER1_HI_BASE_IDX                                                                 1
#define mmCPF_PERFCOUNTER0_LO                                                                          0x300a
#define mmCPF_PERFCOUNTER0_LO_BASE_IDX                                                                 1
#define mmCPF_PERFCOUNTER0_HI                                                                          0x300b
#define mmCPF_PERFCOUNTER0_HI_BASE_IDX                                                                 1
#define mmCPF_LATENCY_STATS_DATA                                                                       0x300c
#define mmCPF_LATENCY_STATS_DATA_BASE_IDX                                                              1
#define mmCPG_LATENCY_STATS_DATA                                                                       0x300d
#define mmCPG_LATENCY_STATS_DATA_BASE_IDX                                                              1
#define mmCPC_LATENCY_STATS_DATA                                                                       0x300e
#define mmCPC_LATENCY_STATS_DATA_BASE_IDX                                                              1
#define mmGRBM_PERFCOUNTER0_LO                                                                         0x3040
#define mmGRBM_PERFCOUNTER0_LO_BASE_IDX                                                                1
#define mmGRBM_PERFCOUNTER0_HI                                                                         0x3041
#define mmGRBM_PERFCOUNTER0_HI_BASE_IDX                                                                1
#define mmGRBM_PERFCOUNTER1_LO                                                                         0x3043
#define mmGRBM_PERFCOUNTER1_LO_BASE_IDX                                                                1
#define mmGRBM_PERFCOUNTER1_HI                                                                         0x3044
#define mmGRBM_PERFCOUNTER1_HI_BASE_IDX                                                                1
#define mmGRBM_SE0_PERFCOUNTER_LO                                                                      0x3045
#define mmGRBM_SE0_PERFCOUNTER_LO_BASE_IDX                                                             1
#define mmGRBM_SE0_PERFCOUNTER_HI                                                                      0x3046
#define mmGRBM_SE0_PERFCOUNTER_HI_BASE_IDX                                                             1
#define mmGE1_PERFCOUNTER0_LO                                                                          0x30a4
#define mmGE1_PERFCOUNTER0_LO_BASE_IDX                                                                 1
#define mmGE1_PERFCOUNTER0_HI                                                                          0x30a5
#define mmGE1_PERFCOUNTER0_HI_BASE_IDX                                                                 1
#define mmGE1_PERFCOUNTER1_LO                                                                          0x30a6
#define mmGE1_PERFCOUNTER1_LO_BASE_IDX                                                                 1
#define mmGE1_PERFCOUNTER1_HI                                                                          0x30a7
#define mmGE1_PERFCOUNTER1_HI_BASE_IDX                                                                 1
#define mmGE1_PERFCOUNTER2_LO                                                                          0x30a8
#define mmGE1_PERFCOUNTER2_LO_BASE_IDX                                                                 1
#define mmGE1_PERFCOUNTER2_HI                                                                          0x30a9
#define mmGE1_PERFCOUNTER2_HI_BASE_IDX                                                                 1
#define mmGE1_PERFCOUNTER3_LO                                                                          0x30aa
#define mmGE1_PERFCOUNTER3_LO_BASE_IDX                                                                 1
#define mmGE1_PERFCOUNTER3_HI                                                                          0x30ab
#define mmGE1_PERFCOUNTER3_HI_BASE_IDX                                                                 1
#define mmGE2_DIST_PERFCOUNTER0_LO                                                                     0x30ac
#define mmGE2_DIST_PERFCOUNTER0_LO_BASE_IDX                                                            1
#define mmGE2_DIST_PERFCOUNTER0_HI                                                                     0x30ad
#define mmGE2_DIST_PERFCOUNTER0_HI_BASE_IDX                                                            1
#define mmGE2_DIST_PERFCOUNTER1_LO                                                                     0x30ae
#define mmGE2_DIST_PERFCOUNTER1_LO_BASE_IDX                                                            1
#define mmGE2_DIST_PERFCOUNTER1_HI                                                                     0x30af
#define mmGE2_DIST_PERFCOUNTER1_HI_BASE_IDX                                                            1
#define mmGE2_DIST_PERFCOUNTER2_LO                                                                     0x30b0
#define mmGE2_DIST_PERFCOUNTER2_LO_BASE_IDX                                                            1
#define mmGE2_DIST_PERFCOUNTER2_HI                                                                     0x30b1
#define mmGE2_DIST_PERFCOUNTER2_HI_BASE_IDX                                                            1
#define mmGE2_DIST_PERFCOUNTER3_LO                                                                     0x30b2
#define mmGE2_DIST_PERFCOUNTER3_LO_BASE_IDX                                                            1
#define mmGE2_DIST_PERFCOUNTER3_HI                                                                     0x30b3
#define mmGE2_DIST_PERFCOUNTER3_HI_BASE_IDX                                                            1
#define mmGE2_SE_PERFCOUNTER0_LO                                                                       0x30b4
#define mmGE2_SE_PERFCOUNTER0_LO_BASE_IDX                                                              1
#define mmGE2_SE_PERFCOUNTER0_HI                                                                       0x30b5
#define mmGE2_SE_PERFCOUNTER0_HI_BASE_IDX                                                              1
#define mmGE2_SE_PERFCOUNTER1_LO                                                                       0x30b6
#define mmGE2_SE_PERFCOUNTER1_LO_BASE_IDX                                                              1
#define mmGE2_SE_PERFCOUNTER1_HI                                                                       0x30b7
#define mmGE2_SE_PERFCOUNTER1_HI_BASE_IDX                                                              1
#define mmGE2_SE_PERFCOUNTER2_LO                                                                       0x30b8
#define mmGE2_SE_PERFCOUNTER2_LO_BASE_IDX                                                              1
#define mmGE2_SE_PERFCOUNTER2_HI                                                                       0x30b9
#define mmGE2_SE_PERFCOUNTER2_HI_BASE_IDX                                                              1
#define mmGE2_SE_PERFCOUNTER3_LO                                                                       0x30ba
#define mmGE2_SE_PERFCOUNTER3_LO_BASE_IDX                                                              1
#define mmGE2_SE_PERFCOUNTER3_HI                                                                       0x30bb
#define mmGE2_SE_PERFCOUNTER3_HI_BASE_IDX                                                              1
#define mmPA_SU_PERFCOUNTER0_LO                                                                        0x3100
#define mmPA_SU_PERFCOUNTER0_LO_BASE_IDX                                                               1
#define mmPA_SU_PERFCOUNTER0_HI                                                                        0x3101
#define mmPA_SU_PERFCOUNTER0_HI_BASE_IDX                                                               1
#define mmPA_SU_PERFCOUNTER1_LO                                                                        0x3102
#define mmPA_SU_PERFCOUNTER1_LO_BASE_IDX                                                               1
#define mmPA_SU_PERFCOUNTER1_HI                                                                        0x3103
#define mmPA_SU_PERFCOUNTER1_HI_BASE_IDX                                                               1
#define mmPA_SU_PERFCOUNTER2_LO                                                                        0x3104
#define mmPA_SU_PERFCOUNTER2_LO_BASE_IDX                                                               1
#define mmPA_SU_PERFCOUNTER2_HI                                                                        0x3105
#define mmPA_SU_PERFCOUNTER2_HI_BASE_IDX                                                               1
#define mmPA_SU_PERFCOUNTER3_LO                                                                        0x3106
#define mmPA_SU_PERFCOUNTER3_LO_BASE_IDX                                                               1
#define mmPA_SU_PERFCOUNTER3_HI                                                                        0x3107
#define mmPA_SU_PERFCOUNTER3_HI_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER0_LO                                                                        0x3140
#define mmPA_SC_PERFCOUNTER0_LO_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER0_HI                                                                        0x3141
#define mmPA_SC_PERFCOUNTER0_HI_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER1_LO                                                                        0x3142
#define mmPA_SC_PERFCOUNTER1_LO_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER1_HI                                                                        0x3143
#define mmPA_SC_PERFCOUNTER1_HI_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER2_LO                                                                        0x3144
#define mmPA_SC_PERFCOUNTER2_LO_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER2_HI                                                                        0x3145
#define mmPA_SC_PERFCOUNTER2_HI_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER3_LO                                                                        0x3146
#define mmPA_SC_PERFCOUNTER3_LO_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER3_HI                                                                        0x3147
#define mmPA_SC_PERFCOUNTER3_HI_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER4_LO                                                                        0x3148
#define mmPA_SC_PERFCOUNTER4_LO_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER4_HI                                                                        0x3149
#define mmPA_SC_PERFCOUNTER4_HI_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER5_LO                                                                        0x314a
#define mmPA_SC_PERFCOUNTER5_LO_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER5_HI                                                                        0x314b
#define mmPA_SC_PERFCOUNTER5_HI_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER6_LO                                                                        0x314c
#define mmPA_SC_PERFCOUNTER6_LO_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER6_HI                                                                        0x314d
#define mmPA_SC_PERFCOUNTER6_HI_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER7_LO                                                                        0x314e
#define mmPA_SC_PERFCOUNTER7_LO_BASE_IDX                                                               1
#define mmPA_SC_PERFCOUNTER7_HI                                                                        0x314f
#define mmPA_SC_PERFCOUNTER7_HI_BASE_IDX                                                               1
#define mmSPI_PERFCOUNTER0_HI                                                                          0x3180
#define mmSPI_PERFCOUNTER0_HI_BASE_IDX                                                                 1
#define mmSPI_PERFCOUNTER0_LO                                                                          0x3181
#define mmSPI_PERFCOUNTER0_LO_BASE_IDX                                                                 1
#define mmSPI_PERFCOUNTER1_HI                                                                          0x3182
#define mmSPI_PERFCOUNTER1_HI_BASE_IDX                                                                 1
#define mmSPI_PERFCOUNTER1_LO                                                                          0x3183
#define mmSPI_PERFCOUNTER1_LO_BASE_IDX                                                                 1
#define mmSPI_PERFCOUNTER2_HI                                                                          0x3184
#define mmSPI_PERFCOUNTER2_HI_BASE_IDX                                                                 1
#define mmSPI_PERFCOUNTER2_LO                                                                          0x3185
#define mmSPI_PERFCOUNTER2_LO_BASE_IDX                                                                 1
#define mmSPI_PERFCOUNTER3_HI                                                                          0x3186
#define mmSPI_PERFCOUNTER3_HI_BASE_IDX                                                                 1
#define mmSPI_PERFCOUNTER3_LO                                                                          0x3187
#define mmSPI_PERFCOUNTER3_LO_BASE_IDX                                                                 1
#define mmSPI_PERFCOUNTER4_HI                                                                          0x3188
#define mmSPI_PERFCOUNTER4_HI_BASE_IDX                                                                 1
#define mmSPI_PERFCOUNTER4_LO                                                                          0x3189
#define mmSPI_PERFCOUNTER4_LO_BASE_IDX                                                                 1
#define mmSPI_PERFCOUNTER5_HI                                                                          0x318a
#define mmSPI_PERFCOUNTER5_HI_BASE_IDX                                                                 1
#define mmSPI_PERFCOUNTER5_LO                                                                          0x318b
#define mmSPI_PERFCOUNTER5_LO_BASE_IDX                                                                 1
#define mmSQ_PERFCOUNTER0_LO                                                                           0x31c0
#define mmSQ_PERFCOUNTER0_LO_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER0_HI                                                                           0x31c1
#define mmSQ_PERFCOUNTER0_HI_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER1_LO                                                                           0x31c2
#define mmSQ_PERFCOUNTER1_LO_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER1_HI                                                                           0x31c3
#define mmSQ_PERFCOUNTER1_HI_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER2_LO                                                                           0x31c4
#define mmSQ_PERFCOUNTER2_LO_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER2_HI                                                                           0x31c5
#define mmSQ_PERFCOUNTER2_HI_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER3_LO                                                                           0x31c6
#define mmSQ_PERFCOUNTER3_LO_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER3_HI                                                                           0x31c7
#define mmSQ_PERFCOUNTER3_HI_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER4_LO                                                                           0x31c8
#define mmSQ_PERFCOUNTER4_LO_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER4_HI                                                                           0x31c9
#define mmSQ_PERFCOUNTER4_HI_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER5_LO                                                                           0x31ca
#define mmSQ_PERFCOUNTER5_LO_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER5_HI                                                                           0x31cb
#define mmSQ_PERFCOUNTER5_HI_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER6_LO                                                                           0x31cc
#define mmSQ_PERFCOUNTER6_LO_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER6_HI                                                                           0x31cd
#define mmSQ_PERFCOUNTER6_HI_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER7_LO                                                                           0x31ce
#define mmSQ_PERFCOUNTER7_LO_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER7_HI                                                                           0x31cf
#define mmSQ_PERFCOUNTER7_HI_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER8_LO                                                                           0x31d0
#define mmSQ_PERFCOUNTER8_LO_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER8_HI                                                                           0x31d1
#define mmSQ_PERFCOUNTER8_HI_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER9_LO                                                                           0x31d2
#define mmSQ_PERFCOUNTER9_LO_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER9_HI                                                                           0x31d3
#define mmSQ_PERFCOUNTER9_HI_BASE_IDX                                                                  1
#define mmSQ_PERFCOUNTER10_LO                                                                          0x31d4
#define mmSQ_PERFCOUNTER10_LO_BASE_IDX                                                                 1
#define mmSQ_PERFCOUNTER10_HI                                                                          0x31d5
#define mmSQ_PERFCOUNTER10_HI_BASE_IDX                                                                 1
#define mmSQ_PERFCOUNTER11_LO                                                                          0x31d6
#define mmSQ_PERFCOUNTER11_LO_BASE_IDX                                                                 1
#define mmSQ_PERFCOUNTER11_HI                                                                          0x31d7
#define mmSQ_PERFCOUNTER11_HI_BASE_IDX                                                                 1
#define mmSQ_PERFCOUNTER12_LO                                                                          0x31d8
#define mmSQ_PERFCOUNTER12_LO_BASE_IDX                                                                 1
#define mmSQ_PERFCOUNTER12_HI                                                                          0x31d9
#define mmSQ_PERFCOUNTER12_HI_BASE_IDX                                                                 1
#define mmSQ_PERFCOUNTER13_LO                                                                          0x31da
#define mmSQ_PERFCOUNTER13_LO_BASE_IDX                                                                 1
#define mmSQ_PERFCOUNTER13_HI                                                                          0x31db
#define mmSQ_PERFCOUNTER13_HI_BASE_IDX                                                                 1
#define mmSQ_PERFCOUNTER14_LO                                                                          0x31dc
#define mmSQ_PERFCOUNTER14_LO_BASE_IDX                                                                 1
#define mmSQ_PERFCOUNTER14_HI                                                                          0x31dd
#define mmSQ_PERFCOUNTER14_HI_BASE_IDX                                                                 1
#define mmSQ_PERFCOUNTER15_LO                                                                          0x31de
#define mmSQ_PERFCOUNTER15_LO_BASE_IDX                                                                 1
#define mmSQ_PERFCOUNTER15_HI                                                                          0x31df
#define mmSQ_PERFCOUNTER15_HI_BASE_IDX                                                                 1
#define mmSX_PERFCOUNTER0_LO                                                                           0x3240
#define mmSX_PERFCOUNTER0_LO_BASE_IDX                                                                  1
#define mmSX_PERFCOUNTER0_HI                                                                           0x3241
#define mmSX_PERFCOUNTER0_HI_BASE_IDX                                                                  1
#define mmSX_PERFCOUNTER1_LO                                                                           0x3242
#define mmSX_PERFCOUNTER1_LO_BASE_IDX                                                                  1
#define mmSX_PERFCOUNTER1_HI                                                                           0x3243
#define mmSX_PERFCOUNTER1_HI_BASE_IDX                                                                  1
#define mmSX_PERFCOUNTER2_LO                                                                           0x3244
#define mmSX_PERFCOUNTER2_LO_BASE_IDX                                                                  1
#define mmSX_PERFCOUNTER2_HI                                                                           0x3245
#define mmSX_PERFCOUNTER2_HI_BASE_IDX                                                                  1
#define mmSX_PERFCOUNTER3_LO                                                                           0x3246
#define mmSX_PERFCOUNTER3_LO_BASE_IDX                                                                  1
#define mmSX_PERFCOUNTER3_HI                                                                           0x3247
#define mmSX_PERFCOUNTER3_HI_BASE_IDX                                                                  1
#define mmTA_PERFCOUNTER0_LO                                                                           0x32c0
#define mmTA_PERFCOUNTER0_LO_BASE_IDX                                                                  1
#define mmTA_PERFCOUNTER0_HI                                                                           0x32c1
#define mmTA_PERFCOUNTER0_HI_BASE_IDX                                                                  1
#define mmTA_PERFCOUNTER1_LO                                                                           0x32c2
#define mmTA_PERFCOUNTER1_LO_BASE_IDX                                                                  1
#define mmTA_PERFCOUNTER1_HI                                                                           0x32c3
#define mmTA_PERFCOUNTER1_HI_BASE_IDX                                                                  1
#define mmTD_PERFCOUNTER0_LO                                                                           0x3300
#define mmTD_PERFCOUNTER0_LO_BASE_IDX                                                                  1
#define mmTD_PERFCOUNTER0_HI                                                                           0x3301
#define mmTD_PERFCOUNTER0_HI_BASE_IDX                                                                  1
#define mmTD_PERFCOUNTER1_LO                                                                           0x3302
#define mmTD_PERFCOUNTER1_LO_BASE_IDX                                                                  1
#define mmTD_PERFCOUNTER1_HI                                                                           0x3303
#define mmTD_PERFCOUNTER1_HI_BASE_IDX                                                                  1
#define mmTCP_PERFCOUNTER0_LO                                                                          0x3340
#define mmTCP_PERFCOUNTER0_LO_BASE_IDX                                                                 1
#define mmTCP_PERFCOUNTER0_HI                                                                          0x3341
#define mmTCP_PERFCOUNTER0_HI_BASE_IDX                                                                 1
#define mmTCP_PERFCOUNTER1_LO                                                                          0x3342
#define mmTCP_PERFCOUNTER1_LO_BASE_IDX                                                                 1
#define mmTCP_PERFCOUNTER1_HI                                                                          0x3343
#define mmTCP_PERFCOUNTER1_HI_BASE_IDX                                                                 1
#define mmTCP_PERFCOUNTER2_LO                                                                          0x3344
#define mmTCP_PERFCOUNTER2_LO_BASE_IDX                                                                 1
#define mmTCP_PERFCOUNTER2_HI                                                                          0x3345
#define mmTCP_PERFCOUNTER2_HI_BASE_IDX                                                                 1
#define mmTCP_PERFCOUNTER3_LO                                                                          0x3346
#define mmTCP_PERFCOUNTER3_LO_BASE_IDX                                                                 1
#define mmTCP_PERFCOUNTER3_HI                                                                          0x3347
#define mmTCP_PERFCOUNTER3_HI_BASE_IDX                                                                 1
#define mmGL2C_PERFCOUNTER0_LO                                                                         0x3380
#define mmGL2C_PERFCOUNTER0_LO_BASE_IDX                                                                1
#define mmGL2C_PERFCOUNTER0_HI                                                                         0x3381
#define mmGL2C_PERFCOUNTER0_HI_BASE_IDX                                                                1
#define mmGL2C_PERFCOUNTER1_LO                                                                         0x3382
#define mmGL2C_PERFCOUNTER1_LO_BASE_IDX                                                                1
#define mmGL2C_PERFCOUNTER1_HI                                                                         0x3383
#define mmGL2C_PERFCOUNTER1_HI_BASE_IDX                                                                1
#define mmGL2C_PERFCOUNTER2_LO                                                                         0x3384
#define mmGL2C_PERFCOUNTER2_LO_BASE_IDX                                                                1
#define mmGL2C_PERFCOUNTER2_HI                                                                         0x3385
#define mmGL2C_PERFCOUNTER2_HI_BASE_IDX                                                                1
#define mmGL2C_PERFCOUNTER3_LO                                                                         0x3386
#define mmGL2C_PERFCOUNTER3_LO_BASE_IDX                                                                1
#define mmGL2C_PERFCOUNTER3_HI                                                                         0x3387
#define mmGL2C_PERFCOUNTER3_HI_BASE_IDX                                                                1
#define mmGL2A_PERFCOUNTER0_LO                                                                         0x3390
#define mmGL2A_PERFCOUNTER0_LO_BASE_IDX                                                                1
#define mmGL2A_PERFCOUNTER0_HI                                                                         0x3391
#define mmGL2A_PERFCOUNTER0_HI_BASE_IDX                                                                1
#define mmGL2A_PERFCOUNTER1_LO                                                                         0x3392
#define mmGL2A_PERFCOUNTER1_LO_BASE_IDX                                                                1
#define mmGL2A_PERFCOUNTER1_HI                                                                         0x3393
#define mmGL2A_PERFCOUNTER1_HI_BASE_IDX                                                                1
#define mmGL2A_PERFCOUNTER2_LO                                                                         0x3394
#define mmGL2A_PERFCOUNTER2_LO_BASE_IDX                                                                1
#define mmGL2A_PERFCOUNTER2_HI                                                                         0x3395
#define mmGL2A_PERFCOUNTER2_HI_BASE_IDX                                                                1
#define mmGL2A_PERFCOUNTER3_LO                                                                         0x3396
#define mmGL2A_PERFCOUNTER3_LO_BASE_IDX                                                                1
#define mmGL2A_PERFCOUNTER3_HI                                                                         0x3397
#define mmGL2A_PERFCOUNTER3_HI_BASE_IDX                                                                1
#define mmGL1C_PERFCOUNTER0_LO                                                                         0x33a0
#define mmGL1C_PERFCOUNTER0_LO_BASE_IDX                                                                1
#define mmGL1C_PERFCOUNTER0_HI                                                                         0x33a1
#define mmGL1C_PERFCOUNTER0_HI_BASE_IDX                                                                1
#define mmGL1C_PERFCOUNTER1_LO                                                                         0x33a2
#define mmGL1C_PERFCOUNTER1_LO_BASE_IDX                                                                1
#define mmGL1C_PERFCOUNTER1_HI                                                                         0x33a3
#define mmGL1C_PERFCOUNTER1_HI_BASE_IDX                                                                1
#define mmGL1C_PERFCOUNTER2_LO                                                                         0x33a4
#define mmGL1C_PERFCOUNTER2_LO_BASE_IDX                                                                1
#define mmGL1C_PERFCOUNTER2_HI                                                                         0x33a5
#define mmGL1C_PERFCOUNTER2_HI_BASE_IDX                                                                1
#define mmGL1C_PERFCOUNTER3_LO                                                                         0x33a6
#define mmGL1C_PERFCOUNTER3_LO_BASE_IDX                                                                1
#define mmGL1C_PERFCOUNTER3_HI                                                                         0x33a7
#define mmGL1C_PERFCOUNTER3_HI_BASE_IDX                                                                1
#define mmCHC_PERFCOUNTER0_LO                                                                          0x33c0
#define mmCHC_PERFCOUNTER0_LO_BASE_IDX                                                                 1
#define mmCHC_PERFCOUNTER0_HI                                                                          0x33c1
#define mmCHC_PERFCOUNTER0_HI_BASE_IDX                                                                 1
#define mmCHC_PERFCOUNTER1_LO                                                                          0x33c2
#define mmCHC_PERFCOUNTER1_LO_BASE_IDX                                                                 1
#define mmCHC_PERFCOUNTER1_HI                                                                          0x33c3
#define mmCHC_PERFCOUNTER1_HI_BASE_IDX                                                                 1
#define mmCHC_PERFCOUNTER2_LO                                                                          0x33c4
#define mmCHC_PERFCOUNTER2_LO_BASE_IDX                                                                 1
#define mmCHC_PERFCOUNTER2_HI                                                                          0x33c5
#define mmCHC_PERFCOUNTER2_HI_BASE_IDX                                                                 1
#define mmCHC_PERFCOUNTER3_LO                                                                          0x33c6
#define mmCHC_PERFCOUNTER3_LO_BASE_IDX                                                                 1
#define mmCHC_PERFCOUNTER3_HI                                                                          0x33c7
#define mmCHC_PERFCOUNTER3_HI_BASE_IDX                                                                 1
#define mmCB_PERFCOUNTER0_LO                                                                           0x3406
#define mmCB_PERFCOUNTER0_LO_BASE_IDX                                                                  1
#define mmCB_PERFCOUNTER0_HI                                                                           0x3407
#define mmCB_PERFCOUNTER0_HI_BASE_IDX                                                                  1
#define mmCB_PERFCOUNTER1_LO                                                                           0x3408
#define mmCB_PERFCOUNTER1_LO_BASE_IDX                                                                  1
#define mmCB_PERFCOUNTER1_HI                                                                           0x3409
#define mmCB_PERFCOUNTER1_HI_BASE_IDX                                                                  1
#define mmCB_PERFCOUNTER2_LO                                                                           0x340a
#define mmCB_PERFCOUNTER2_LO_BASE_IDX                                                                  1
#define mmCB_PERFCOUNTER2_HI                                                                           0x340b
#define mmCB_PERFCOUNTER2_HI_BASE_IDX                                                                  1
#define mmCB_PERFCOUNTER3_LO                                                                           0x340c
#define mmCB_PERFCOUNTER3_LO_BASE_IDX                                                                  1
#define mmCB_PERFCOUNTER3_HI                                                                           0x340d
#define mmCB_PERFCOUNTER3_HI_BASE_IDX                                                                  1
#define mmDB_PERFCOUNTER0_LO                                                                           0x3440
#define mmDB_PERFCOUNTER0_LO_BASE_IDX                                                                  1
#define mmDB_PERFCOUNTER0_HI                                                                           0x3441
#define mmDB_PERFCOUNTER0_HI_BASE_IDX                                                                  1
#define mmDB_PERFCOUNTER1_LO                                                                           0x3442
#define mmDB_PERFCOUNTER1_LO_BASE_IDX                                                                  1
#define mmDB_PERFCOUNTER1_HI                                                                           0x3443
#define mmDB_PERFCOUNTER1_HI_BASE_IDX                                                                  1
#define mmDB_PERFCOUNTER2_LO                                                                           0x3444
#define mmDB_PERFCOUNTER2_LO_BASE_IDX                                                                  1
#define mmDB_PERFCOUNTER2_HI                                                                           0x3445
#define mmDB_PERFCOUNTER2_HI_BASE_IDX                                                                  1
#define mmDB_PERFCOUNTER3_LO                                                                           0x3446
#define mmDB_PERFCOUNTER3_LO_BASE_IDX                                                                  1
#define mmDB_PERFCOUNTER3_HI                                                                           0x3447
#define mmDB_PERFCOUNTER3_HI_BASE_IDX                                                                  1
#define mmRLC_PERFCOUNTER0_LO                                                                          0x3480
#define mmRLC_PERFCOUNTER0_LO_BASE_IDX                                                                 1
#define mmRLC_PERFCOUNTER0_HI                                                                          0x3481
#define mmRLC_PERFCOUNTER0_HI_BASE_IDX                                                                 1
#define mmRLC_PERFCOUNTER1_LO                                                                          0x3482
#define mmRLC_PERFCOUNTER1_LO_BASE_IDX                                                                 1
#define mmRLC_PERFCOUNTER1_HI                                                                          0x3483
#define mmRLC_PERFCOUNTER1_HI_BASE_IDX                                                                 1
#define mmRMI_PERFCOUNTER0_LO                                                                          0x34c0
#define mmRMI_PERFCOUNTER0_LO_BASE_IDX                                                                 1
#define mmRMI_PERFCOUNTER0_HI                                                                          0x34c1
#define mmRMI_PERFCOUNTER0_HI_BASE_IDX                                                                 1
#define mmRMI_PERFCOUNTER1_LO                                                                          0x34c2
#define mmRMI_PERFCOUNTER1_LO_BASE_IDX                                                                 1
#define mmRMI_PERFCOUNTER1_HI                                                                          0x34c3
#define mmRMI_PERFCOUNTER1_HI_BASE_IDX                                                                 1
#define mmRMI_PERFCOUNTER2_LO                                                                          0x34c4
#define mmRMI_PERFCOUNTER2_LO_BASE_IDX                                                                 1
#define mmRMI_PERFCOUNTER2_HI                                                                          0x34c5
#define mmRMI_PERFCOUNTER2_HI_BASE_IDX                                                                 1
#define mmRMI_PERFCOUNTER3_LO                                                                          0x34c6
#define mmRMI_PERFCOUNTER3_LO_BASE_IDX                                                                 1
#define mmRMI_PERFCOUNTER3_HI                                                                          0x34c7
#define mmRMI_PERFCOUNTER3_HI_BASE_IDX                                                                 1
#define mmUTCL1_PERFCOUNTER0_LO                                                                        0x351c
#define mmUTCL1_PERFCOUNTER0_LO_BASE_IDX                                                               1
#define mmUTCL1_PERFCOUNTER0_HI                                                                        0x351d
#define mmUTCL1_PERFCOUNTER0_HI_BASE_IDX                                                               1
#define mmUTCL1_PERFCOUNTER1_LO                                                                        0x351e
#define mmUTCL1_PERFCOUNTER1_LO_BASE_IDX                                                               1
#define mmUTCL1_PERFCOUNTER1_HI                                                                        0x351f
#define mmUTCL1_PERFCOUNTER1_HI_BASE_IDX                                                               1
#define mmGCR_PERFCOUNTER0_LO                                                                          0x3520
#define mmGCR_PERFCOUNTER0_LO_BASE_IDX                                                                 1
#define mmGCR_PERFCOUNTER0_HI                                                                          0x3521
#define mmGCR_PERFCOUNTER0_HI_BASE_IDX                                                                 1
#define mmGCR_PERFCOUNTER1_LO                                                                          0x3522
#define mmGCR_PERFCOUNTER1_LO_BASE_IDX                                                                 1
#define mmGCR_PERFCOUNTER1_HI                                                                          0x3523
#define mmGCR_PERFCOUNTER1_HI_BASE_IDX                                                                 1
#define mmPA_PH_PERFCOUNTER0_LO                                                                        0x3580
#define mmPA_PH_PERFCOUNTER0_LO_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER0_HI                                                                        0x3581
#define mmPA_PH_PERFCOUNTER0_HI_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER1_LO                                                                        0x3582
#define mmPA_PH_PERFCOUNTER1_LO_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER1_HI                                                                        0x3583
#define mmPA_PH_PERFCOUNTER1_HI_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER2_LO                                                                        0x3584
#define mmPA_PH_PERFCOUNTER2_LO_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER2_HI                                                                        0x3585
#define mmPA_PH_PERFCOUNTER2_HI_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER3_LO                                                                        0x3586
#define mmPA_PH_PERFCOUNTER3_LO_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER3_HI                                                                        0x3587
#define mmPA_PH_PERFCOUNTER3_HI_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER4_LO                                                                        0x3588
#define mmPA_PH_PERFCOUNTER4_LO_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER4_HI                                                                        0x3589
#define mmPA_PH_PERFCOUNTER4_HI_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER5_LO                                                                        0x358a
#define mmPA_PH_PERFCOUNTER5_LO_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER5_HI                                                                        0x358b
#define mmPA_PH_PERFCOUNTER5_HI_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER6_LO                                                                        0x358c
#define mmPA_PH_PERFCOUNTER6_LO_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER6_HI                                                                        0x358d
#define mmPA_PH_PERFCOUNTER6_HI_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER7_LO                                                                        0x358e
#define mmPA_PH_PERFCOUNTER7_LO_BASE_IDX                                                               1
#define mmPA_PH_PERFCOUNTER7_HI                                                                        0x358f
#define mmPA_PH_PERFCOUNTER7_HI_BASE_IDX                                                               1
#define mmGL1A_PERFCOUNTER0_LO                                                                         0x35c0
#define mmGL1A_PERFCOUNTER0_LO_BASE_IDX                                                                1
#define mmGL1A_PERFCOUNTER0_HI                                                                         0x35c1
#define mmGL1A_PERFCOUNTER0_HI_BASE_IDX                                                                1
#define mmGL1A_PERFCOUNTER1_LO                                                                         0x35c2
#define mmGL1A_PERFCOUNTER1_LO_BASE_IDX                                                                1
#define mmGL1A_PERFCOUNTER1_HI                                                                         0x35c3
#define mmGL1A_PERFCOUNTER1_HI_BASE_IDX                                                                1
#define mmGL1A_PERFCOUNTER2_LO                                                                         0x35c4
#define mmGL1A_PERFCOUNTER2_LO_BASE_IDX                                                                1
#define mmGL1A_PERFCOUNTER2_HI                                                                         0x35c5
#define mmGL1A_PERFCOUNTER2_HI_BASE_IDX                                                                1
#define mmGL1A_PERFCOUNTER3_LO                                                                         0x35c6
#define mmGL1A_PERFCOUNTER3_LO_BASE_IDX                                                                1
#define mmGL1A_PERFCOUNTER3_HI                                                                         0x35c7
#define mmGL1A_PERFCOUNTER3_HI_BASE_IDX                                                                1
#define mmCHA_PERFCOUNTER0_LO                                                                          0x3600
#define mmCHA_PERFCOUNTER0_LO_BASE_IDX                                                                 1
#define mmCHA_PERFCOUNTER0_HI                                                                          0x3601
#define mmCHA_PERFCOUNTER0_HI_BASE_IDX                                                                 1
#define mmCHA_PERFCOUNTER1_LO                                                                          0x3602
#define mmCHA_PERFCOUNTER1_LO_BASE_IDX                                                                 1
#define mmCHA_PERFCOUNTER1_HI                                                                          0x3603
#define mmCHA_PERFCOUNTER1_HI_BASE_IDX                                                                 1
#define mmCHA_PERFCOUNTER2_LO                                                                          0x3604
#define mmCHA_PERFCOUNTER2_LO_BASE_IDX                                                                 1
#define mmCHA_PERFCOUNTER2_HI                                                                          0x3605
#define mmCHA_PERFCOUNTER2_HI_BASE_IDX                                                                 1
#define mmCHA_PERFCOUNTER3_LO                                                                          0x3606
#define mmCHA_PERFCOUNTER3_LO_BASE_IDX                                                                 1
#define mmCHA_PERFCOUNTER3_HI                                                                          0x3607
#define mmCHA_PERFCOUNTER3_HI_BASE_IDX                                                                 1


// addressBlock: gc_gcvml2prdec
// base address: 0x353a0
#define mmGCMC_VM_L2_PERFCOUNTER_LO                                                                    0x34e8
#define mmGCMC_VM_L2_PERFCOUNTER_LO_BASE_IDX                                                           1
#define mmGCMC_VM_L2_PERFCOUNTER_HI                                                                    0x34e9
#define mmGCMC_VM_L2_PERFCOUNTER_HI_BASE_IDX                                                           1
#define mmGCUTCL2_PERFCOUNTER_LO                                                                       0x34ea
#define mmGCUTCL2_PERFCOUNTER_LO_BASE_IDX                                                              1
#define mmGCUTCL2_PERFCOUNTER_HI                                                                       0x34eb
#define mmGCUTCL2_PERFCOUNTER_HI_BASE_IDX                                                              1


// addressBlock: gc_gcvml2perfddec
// base address: 0x353e0
#define mmGCVML2_PERFCOUNTER2_0_LO                                                                     0x34f8
#define mmGCVML2_PERFCOUNTER2_0_LO_BASE_IDX                                                            1
#define mmGCVML2_PERFCOUNTER2_1_LO                                                                     0x34f9
#define mmGCVML2_PERFCOUNTER2_1_LO_BASE_IDX                                                            1
#define mmGCVML2_PERFCOUNTER2_0_HI                                                                     0x34fa
#define mmGCVML2_PERFCOUNTER2_0_HI_BASE_IDX                                                            1
#define mmGCVML2_PERFCOUNTER2_1_HI                                                                     0x34fb
#define mmGCVML2_PERFCOUNTER2_1_HI_BASE_IDX                                                            1


// addressBlock: gc_gih_gihperfddec
// base address: 0x35680
#define mmGIH_PERFCOUNTER0_RESULT                                                                      0x35a0
#define mmGIH_PERFCOUNTER0_RESULT_BASE_IDX                                                             1
#define mmGIH_PERFCOUNTER1_RESULT                                                                      0x35a1
#define mmGIH_PERFCOUNTER1_RESULT_BASE_IDX                                                             1


// addressBlock: gc_perfsdec
// base address: 0x36000
#define mmCPG_PERFCOUNTER1_SELECT                                                                      0x3800
#define mmCPG_PERFCOUNTER1_SELECT_BASE_IDX                                                             1
#define mmCPG_PERFCOUNTER0_SELECT1                                                                     0x3801
#define mmCPG_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1
#define mmCPG_PERFCOUNTER0_SELECT                                                                      0x3802
#define mmCPG_PERFCOUNTER0_SELECT_BASE_IDX                                                             1
#define mmCPC_PERFCOUNTER1_SELECT                                                                      0x3803
#define mmCPC_PERFCOUNTER1_SELECT_BASE_IDX                                                             1
#define mmCPC_PERFCOUNTER0_SELECT1                                                                     0x3804
#define mmCPC_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1
#define mmCPF_PERFCOUNTER1_SELECT                                                                      0x3805
#define mmCPF_PERFCOUNTER1_SELECT_BASE_IDX                                                             1
#define mmCPF_PERFCOUNTER0_SELECT1                                                                     0x3806
#define mmCPF_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1
#define mmCPF_PERFCOUNTER0_SELECT                                                                      0x3807
#define mmCPF_PERFCOUNTER0_SELECT_BASE_IDX                                                             1
#define mmCP_PERFMON_CNTL                                                                              0x3808
#define mmCP_PERFMON_CNTL_BASE_IDX                                                                     1
#define mmCPC_PERFCOUNTER0_SELECT                                                                      0x3809
#define mmCPC_PERFCOUNTER0_SELECT_BASE_IDX                                                             1
#define mmCPF_TC_PERF_COUNTER_WINDOW_SELECT                                                            0x380a
#define mmCPF_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX                                                   1
#define mmCPG_TC_PERF_COUNTER_WINDOW_SELECT                                                            0x380b
#define mmCPG_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX                                                   1
#define mmCPF_LATENCY_STATS_SELECT                                                                     0x380c
#define mmCPF_LATENCY_STATS_SELECT_BASE_IDX                                                            1
#define mmCPG_LATENCY_STATS_SELECT                                                                     0x380d
#define mmCPG_LATENCY_STATS_SELECT_BASE_IDX                                                            1
#define mmCPC_LATENCY_STATS_SELECT                                                                     0x380e
#define mmCPC_LATENCY_STATS_SELECT_BASE_IDX                                                            1
#define mmCP_DRAW_OBJECT                                                                               0x3810
#define mmCP_DRAW_OBJECT_BASE_IDX                                                                      1
#define mmCP_DRAW_OBJECT_COUNTER                                                                       0x3811
#define mmCP_DRAW_OBJECT_COUNTER_BASE_IDX                                                              1
#define mmCP_DRAW_WINDOW_MASK_HI                                                                       0x3812
#define mmCP_DRAW_WINDOW_MASK_HI_BASE_IDX                                                              1
#define mmCP_DRAW_WINDOW_HI                                                                            0x3813
#define mmCP_DRAW_WINDOW_HI_BASE_IDX                                                                   1
#define mmCP_DRAW_WINDOW_LO                                                                            0x3814
#define mmCP_DRAW_WINDOW_LO_BASE_IDX                                                                   1
#define mmCP_DRAW_WINDOW_CNTL                                                                          0x3815
#define mmCP_DRAW_WINDOW_CNTL_BASE_IDX                                                                 1
#define mmGRBM_PERFCOUNTER0_SELECT                                                                     0x3840
#define mmGRBM_PERFCOUNTER0_SELECT_BASE_IDX                                                            1
#define mmGRBM_PERFCOUNTER1_SELECT                                                                     0x3841
#define mmGRBM_PERFCOUNTER1_SELECT_BASE_IDX                                                            1
#define mmGRBM_SE0_PERFCOUNTER_SELECT                                                                  0x3842
#define mmGRBM_SE0_PERFCOUNTER_SELECT_BASE_IDX                                                         1
#define mmGRBM_PERFCOUNTER0_SELECT_HI                                                                  0x384d
#define mmGRBM_PERFCOUNTER0_SELECT_HI_BASE_IDX                                                         1
#define mmGRBM_PERFCOUNTER1_SELECT_HI                                                                  0x384e
#define mmGRBM_PERFCOUNTER1_SELECT_HI_BASE_IDX                                                         1
#define mmGE1_PERFCOUNTER0_SELECT                                                                      0x38a4
#define mmGE1_PERFCOUNTER0_SELECT_BASE_IDX                                                             1
#define mmGE1_PERFCOUNTER0_SELECT1                                                                     0x38a5
#define mmGE1_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1
#define mmGE1_PERFCOUNTER1_SELECT                                                                      0x38a6
#define mmGE1_PERFCOUNTER1_SELECT_BASE_IDX                                                             1
#define mmGE1_PERFCOUNTER1_SELECT1                                                                     0x38a7
#define mmGE1_PERFCOUNTER1_SELECT1_BASE_IDX                                                            1
#define mmGE1_PERFCOUNTER2_SELECT                                                                      0x38a8
#define mmGE1_PERFCOUNTER2_SELECT_BASE_IDX                                                             1
#define mmGE1_PERFCOUNTER2_SELECT1                                                                     0x38a9
#define mmGE1_PERFCOUNTER2_SELECT1_BASE_IDX                                                            1
#define mmGE1_PERFCOUNTER3_SELECT                                                                      0x38aa
#define mmGE1_PERFCOUNTER3_SELECT_BASE_IDX                                                             1
#define mmGE1_PERFCOUNTER3_SELECT1                                                                     0x38ab
#define mmGE1_PERFCOUNTER3_SELECT1_BASE_IDX                                                            1
#define mmGE2_DIST_PERFCOUNTER0_SELECT                                                                 0x38ac
#define mmGE2_DIST_PERFCOUNTER0_SELECT_BASE_IDX                                                        1
#define mmGE2_DIST_PERFCOUNTER0_SELECT1                                                                0x38ad
#define mmGE2_DIST_PERFCOUNTER0_SELECT1_BASE_IDX                                                       1
#define mmGE2_DIST_PERFCOUNTER1_SELECT                                                                 0x38ae
#define mmGE2_DIST_PERFCOUNTER1_SELECT_BASE_IDX                                                        1
#define mmGE2_DIST_PERFCOUNTER1_SELECT1                                                                0x38af
#define mmGE2_DIST_PERFCOUNTER1_SELECT1_BASE_IDX                                                       1
#define mmGE2_DIST_PERFCOUNTER2_SELECT                                                                 0x38b0
#define mmGE2_DIST_PERFCOUNTER2_SELECT_BASE_IDX                                                        1
#define mmGE2_DIST_PERFCOUNTER2_SELECT1                                                                0x38b1
#define mmGE2_DIST_PERFCOUNTER2_SELECT1_BASE_IDX                                                       1
#define mmGE2_DIST_PERFCOUNTER3_SELECT                                                                 0x38b2
#define mmGE2_DIST_PERFCOUNTER3_SELECT_BASE_IDX                                                        1
#define mmGE2_DIST_PERFCOUNTER3_SELECT1                                                                0x38b3
#define mmGE2_DIST_PERFCOUNTER3_SELECT1_BASE_IDX                                                       1
#define mmGE2_SE_PERFCOUNTER0_SELECT                                                                   0x38b4
#define mmGE2_SE_PERFCOUNTER0_SELECT_BASE_IDX                                                          1
#define mmGE2_SE_PERFCOUNTER0_SELECT1                                                                  0x38b5
#define mmGE2_SE_PERFCOUNTER0_SELECT1_BASE_IDX                                                         1
#define mmGE2_SE_PERFCOUNTER1_SELECT                                                                   0x38b6
#define mmGE2_SE_PERFCOUNTER1_SELECT_BASE_IDX                                                          1
#define mmGE2_SE_PERFCOUNTER1_SELECT1                                                                  0x38b7
#define mmGE2_SE_PERFCOUNTER1_SELECT1_BASE_IDX                                                         1
#define mmGE2_SE_PERFCOUNTER2_SELECT                                                                   0x38b8
#define mmGE2_SE_PERFCOUNTER2_SELECT_BASE_IDX                                                          1
#define mmGE2_SE_PERFCOUNTER2_SELECT1                                                                  0x38b9
#define mmGE2_SE_PERFCOUNTER2_SELECT1_BASE_IDX                                                         1
#define mmGE2_SE_PERFCOUNTER3_SELECT                                                                   0x38ba
#define mmGE2_SE_PERFCOUNTER3_SELECT_BASE_IDX                                                          1
#define mmGE2_SE_PERFCOUNTER3_SELECT1                                                                  0x38bb
#define mmGE2_SE_PERFCOUNTER3_SELECT1_BASE_IDX                                                         1
#define mmPA_SU_PERFCOUNTER0_SELECT                                                                    0x3900
#define mmPA_SU_PERFCOUNTER0_SELECT_BASE_IDX                                                           1
#define mmPA_SU_PERFCOUNTER0_SELECT1                                                                   0x3901
#define mmPA_SU_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1
#define mmPA_SU_PERFCOUNTER1_SELECT                                                                    0x3902
#define mmPA_SU_PERFCOUNTER1_SELECT_BASE_IDX                                                           1
#define mmPA_SU_PERFCOUNTER1_SELECT1                                                                   0x3903
#define mmPA_SU_PERFCOUNTER1_SELECT1_BASE_IDX                                                          1
#define mmPA_SU_PERFCOUNTER2_SELECT                                                                    0x3904
#define mmPA_SU_PERFCOUNTER2_SELECT_BASE_IDX                                                           1
#define mmPA_SU_PERFCOUNTER2_SELECT1                                                                   0x3905
#define mmPA_SU_PERFCOUNTER2_SELECT1_BASE_IDX                                                          1
#define mmPA_SU_PERFCOUNTER3_SELECT                                                                    0x3906
#define mmPA_SU_PERFCOUNTER3_SELECT_BASE_IDX                                                           1
#define mmPA_SU_PERFCOUNTER3_SELECT1                                                                   0x3907
#define mmPA_SU_PERFCOUNTER3_SELECT1_BASE_IDX                                                          1
#define mmPA_SC_PERFCOUNTER0_SELECT                                                                    0x3940
#define mmPA_SC_PERFCOUNTER0_SELECT_BASE_IDX                                                           1
#define mmPA_SC_PERFCOUNTER0_SELECT1                                                                   0x3941
#define mmPA_SC_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1
#define mmPA_SC_PERFCOUNTER1_SELECT                                                                    0x3942
#define mmPA_SC_PERFCOUNTER1_SELECT_BASE_IDX                                                           1
#define mmPA_SC_PERFCOUNTER2_SELECT                                                                    0x3943
#define mmPA_SC_PERFCOUNTER2_SELECT_BASE_IDX                                                           1
#define mmPA_SC_PERFCOUNTER3_SELECT                                                                    0x3944
#define mmPA_SC_PERFCOUNTER3_SELECT_BASE_IDX                                                           1
#define mmPA_SC_PERFCOUNTER4_SELECT                                                                    0x3945
#define mmPA_SC_PERFCOUNTER4_SELECT_BASE_IDX                                                           1
#define mmPA_SC_PERFCOUNTER5_SELECT                                                                    0x3946
#define mmPA_SC_PERFCOUNTER5_SELECT_BASE_IDX                                                           1
#define mmPA_SC_PERFCOUNTER6_SELECT                                                                    0x3947
#define mmPA_SC_PERFCOUNTER6_SELECT_BASE_IDX                                                           1
#define mmPA_SC_PERFCOUNTER7_SELECT                                                                    0x3948
#define mmPA_SC_PERFCOUNTER7_SELECT_BASE_IDX                                                           1
#define mmSPI_PERFCOUNTER0_SELECT                                                                      0x3980
#define mmSPI_PERFCOUNTER0_SELECT_BASE_IDX                                                             1
#define mmSPI_PERFCOUNTER1_SELECT                                                                      0x3981
#define mmSPI_PERFCOUNTER1_SELECT_BASE_IDX                                                             1
#define mmSPI_PERFCOUNTER2_SELECT                                                                      0x3982
#define mmSPI_PERFCOUNTER2_SELECT_BASE_IDX                                                             1
#define mmSPI_PERFCOUNTER3_SELECT                                                                      0x3983
#define mmSPI_PERFCOUNTER3_SELECT_BASE_IDX                                                             1
#define mmSPI_PERFCOUNTER0_SELECT1                                                                     0x3984
#define mmSPI_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1
#define mmSPI_PERFCOUNTER1_SELECT1                                                                     0x3985
#define mmSPI_PERFCOUNTER1_SELECT1_BASE_IDX                                                            1
#define mmSPI_PERFCOUNTER2_SELECT1                                                                     0x3986
#define mmSPI_PERFCOUNTER2_SELECT1_BASE_IDX                                                            1
#define mmSPI_PERFCOUNTER3_SELECT1                                                                     0x3987
#define mmSPI_PERFCOUNTER3_SELECT1_BASE_IDX                                                            1
#define mmSPI_PERFCOUNTER4_SELECT                                                                      0x3988
#define mmSPI_PERFCOUNTER4_SELECT_BASE_IDX                                                             1
#define mmSPI_PERFCOUNTER5_SELECT                                                                      0x3989
#define mmSPI_PERFCOUNTER5_SELECT_BASE_IDX                                                             1
#define mmSPI_PERFCOUNTER_BINS                                                                         0x398a
#define mmSPI_PERFCOUNTER_BINS_BASE_IDX                                                                1
#define mmSQ_PERFCOUNTER0_SELECT                                                                       0x39c0
#define mmSQ_PERFCOUNTER0_SELECT_BASE_IDX                                                              1
#define mmSQ_PERFCOUNTER1_SELECT                                                                       0x39c1
#define mmSQ_PERFCOUNTER1_SELECT_BASE_IDX                                                              1
#define mmSQ_PERFCOUNTER2_SELECT                                                                       0x39c2
#define mmSQ_PERFCOUNTER2_SELECT_BASE_IDX                                                              1
#define mmSQ_PERFCOUNTER3_SELECT                                                                       0x39c3
#define mmSQ_PERFCOUNTER3_SELECT_BASE_IDX                                                              1
#define mmSQ_PERFCOUNTER4_SELECT                                                                       0x39c4
#define mmSQ_PERFCOUNTER4_SELECT_BASE_IDX                                                              1
#define mmSQ_PERFCOUNTER5_SELECT                                                                       0x39c5
#define mmSQ_PERFCOUNTER5_SELECT_BASE_IDX                                                              1
#define mmSQ_PERFCOUNTER6_SELECT                                                                       0x39c6
#define mmSQ_PERFCOUNTER6_SELECT_BASE_IDX                                                              1
#define mmSQ_PERFCOUNTER7_SELECT                                                                       0x39c7
#define mmSQ_PERFCOUNTER7_SELECT_BASE_IDX                                                              1
#define mmSQ_PERFCOUNTER8_SELECT                                                                       0x39c8
#define mmSQ_PERFCOUNTER8_SELECT_BASE_IDX                                                              1
#define mmSQ_PERFCOUNTER9_SELECT                                                                       0x39c9
#define mmSQ_PERFCOUNTER9_SELECT_BASE_IDX                                                              1
#define mmSQ_PERFCOUNTER10_SELECT                                                                      0x39ca
#define mmSQ_PERFCOUNTER10_SELECT_BASE_IDX                                                             1
#define mmSQ_PERFCOUNTER11_SELECT                                                                      0x39cb
#define mmSQ_PERFCOUNTER11_SELECT_BASE_IDX                                                             1
#define mmSQ_PERFCOUNTER12_SELECT                                                                      0x39cc
#define mmSQ_PERFCOUNTER12_SELECT_BASE_IDX                                                             1
#define mmSQ_PERFCOUNTER13_SELECT                                                                      0x39cd
#define mmSQ_PERFCOUNTER13_SELECT_BASE_IDX                                                             1
#define mmSQ_PERFCOUNTER14_SELECT                                                                      0x39ce
#define mmSQ_PERFCOUNTER14_SELECT_BASE_IDX                                                             1
#define mmSQ_PERFCOUNTER15_SELECT                                                                      0x39cf
#define mmSQ_PERFCOUNTER15_SELECT_BASE_IDX                                                             1
#define mmSQ_PERFCOUNTER_CTRL                                                                          0x39e0
#define mmSQ_PERFCOUNTER_CTRL_BASE_IDX                                                                 1
#define mmSQ_PERFCOUNTER_CTRL2                                                                         0x39e2
#define mmSQ_PERFCOUNTER_CTRL2_BASE_IDX                                                                1
#define mmSQ_THREAD_TRACE_BUF0_BASE                                                                    0x39e8
#define mmSQ_THREAD_TRACE_BUF0_BASE_BASE_IDX                                                           1
#define mmSQ_THREAD_TRACE_BUF0_SIZE                                                                    0x39e9
#define mmSQ_THREAD_TRACE_BUF0_SIZE_BASE_IDX                                                           1
#define mmSQ_THREAD_TRACE_BUF1_BASE                                                                    0x39ea
#define mmSQ_THREAD_TRACE_BUF1_BASE_BASE_IDX                                                           1
#define mmSQ_THREAD_TRACE_BUF1_SIZE                                                                    0x39eb
#define mmSQ_THREAD_TRACE_BUF1_SIZE_BASE_IDX                                                           1
#define mmSQ_THREAD_TRACE_CTRL                                                                         0x39ec
#define mmSQ_THREAD_TRACE_CTRL_BASE_IDX                                                                1
#define mmSQ_THREAD_TRACE_MASK                                                                         0x39ed
#define mmSQ_THREAD_TRACE_MASK_BASE_IDX                                                                1
#define mmSQ_THREAD_TRACE_TOKEN_MASK                                                                   0x39ee
#define mmSQ_THREAD_TRACE_TOKEN_MASK_BASE_IDX                                                          1
#define mmSQ_THREAD_TRACE_WPTR                                                                         0x39ef
#define mmSQ_THREAD_TRACE_WPTR_BASE_IDX                                                                1
#define mmSQ_THREAD_TRACE_STATUS                                                                       0x39f4
#define mmSQ_THREAD_TRACE_STATUS_BASE_IDX                                                              1
#define mmSQ_THREAD_TRACE_STATUS2                                                                      0x39f5
#define mmSQ_THREAD_TRACE_STATUS2_BASE_IDX                                                             1
#define mmSQ_THREAD_TRACE_GFX_DRAW_CNTR                                                                0x39f6
#define mmSQ_THREAD_TRACE_GFX_DRAW_CNTR_BASE_IDX                                                       1
#define mmSQ_THREAD_TRACE_GFX_MARKER_CNTR                                                              0x39f7
#define mmSQ_THREAD_TRACE_GFX_MARKER_CNTR_BASE_IDX                                                     1
#define mmSQ_THREAD_TRACE_HP3D_DRAW_CNTR                                                               0x39f8
#define mmSQ_THREAD_TRACE_HP3D_DRAW_CNTR_BASE_IDX                                                      1
#define mmSQ_THREAD_TRACE_HP3D_MARKER_CNTR                                                             0x39f9
#define mmSQ_THREAD_TRACE_HP3D_MARKER_CNTR_BASE_IDX                                                    1
#define mmSQ_THREAD_TRACE_DROPPED_CNTR                                                                 0x39fa
#define mmSQ_THREAD_TRACE_DROPPED_CNTR_BASE_IDX                                                        1
#define mmSQ_THREAD_TRACE_FINISH_DONE_DEBUG                                                            0x39fb
#define mmSQ_THREAD_TRACE_FINISH_DONE_DEBUG_BASE_IDX                                                   1
#define mmSX_PERFCOUNTER0_SELECT                                                                       0x3a40
#define mmSX_PERFCOUNTER0_SELECT_BASE_IDX                                                              1
#define mmSX_PERFCOUNTER1_SELECT                                                                       0x3a41
#define mmSX_PERFCOUNTER1_SELECT_BASE_IDX                                                              1
#define mmSX_PERFCOUNTER2_SELECT                                                                       0x3a42
#define mmSX_PERFCOUNTER2_SELECT_BASE_IDX                                                              1
#define mmSX_PERFCOUNTER3_SELECT                                                                       0x3a43
#define mmSX_PERFCOUNTER3_SELECT_BASE_IDX                                                              1
#define mmSX_PERFCOUNTER0_SELECT1                                                                      0x3a44
#define mmSX_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1
#define mmSX_PERFCOUNTER1_SELECT1                                                                      0x3a45
#define mmSX_PERFCOUNTER1_SELECT1_BASE_IDX                                                             1
#define mmTA_PERFCOUNTER0_SELECT                                                                       0x3ac0
#define mmTA_PERFCOUNTER0_SELECT_BASE_IDX                                                              1
#define mmTA_PERFCOUNTER0_SELECT1                                                                      0x3ac1
#define mmTA_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1
#define mmTA_PERFCOUNTER1_SELECT                                                                       0x3ac2
#define mmTA_PERFCOUNTER1_SELECT_BASE_IDX                                                              1
#define mmTD_PERFCOUNTER0_SELECT                                                                       0x3b00
#define mmTD_PERFCOUNTER0_SELECT_BASE_IDX                                                              1
#define mmTD_PERFCOUNTER0_SELECT1                                                                      0x3b01
#define mmTD_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1
#define mmTD_PERFCOUNTER1_SELECT                                                                       0x3b02
#define mmTD_PERFCOUNTER1_SELECT_BASE_IDX                                                              1
#define mmTCP_PERFCOUNTER0_SELECT                                                                      0x3b40
#define mmTCP_PERFCOUNTER0_SELECT_BASE_IDX                                                             1
#define mmTCP_PERFCOUNTER0_SELECT1                                                                     0x3b41
#define mmTCP_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1
#define mmTCP_PERFCOUNTER1_SELECT                                                                      0x3b42
#define mmTCP_PERFCOUNTER1_SELECT_BASE_IDX                                                             1
#define mmTCP_PERFCOUNTER1_SELECT1                                                                     0x3b43
#define mmTCP_PERFCOUNTER1_SELECT1_BASE_IDX                                                            1
#define mmTCP_PERFCOUNTER2_SELECT                                                                      0x3b44
#define mmTCP_PERFCOUNTER2_SELECT_BASE_IDX                                                             1
#define mmTCP_PERFCOUNTER3_SELECT                                                                      0x3b45
#define mmTCP_PERFCOUNTER3_SELECT_BASE_IDX                                                             1
#define mmGL2C_PERFCOUNTER0_SELECT                                                                     0x3b80
#define mmGL2C_PERFCOUNTER0_SELECT_BASE_IDX                                                            1
#define mmGL2C_PERFCOUNTER0_SELECT1                                                                    0x3b81
#define mmGL2C_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1
#define mmGL2C_PERFCOUNTER1_SELECT                                                                     0x3b82
#define mmGL2C_PERFCOUNTER1_SELECT_BASE_IDX                                                            1
#define mmGL2C_PERFCOUNTER1_SELECT1                                                                    0x3b83
#define mmGL2C_PERFCOUNTER1_SELECT1_BASE_IDX                                                           1
#define mmGL2C_PERFCOUNTER2_SELECT                                                                     0x3b84
#define mmGL2C_PERFCOUNTER2_SELECT_BASE_IDX                                                            1
#define mmGL2C_PERFCOUNTER3_SELECT                                                                     0x3b85
#define mmGL2C_PERFCOUNTER3_SELECT_BASE_IDX                                                            1
#define mmGL2A_PERFCOUNTER0_SELECT                                                                     0x3b90
#define mmGL2A_PERFCOUNTER0_SELECT_BASE_IDX                                                            1
#define mmGL2A_PERFCOUNTER0_SELECT1                                                                    0x3b91
#define mmGL2A_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1
#define mmGL2A_PERFCOUNTER1_SELECT                                                                     0x3b92
#define mmGL2A_PERFCOUNTER1_SELECT_BASE_IDX                                                            1
#define mmGL2A_PERFCOUNTER1_SELECT1                                                                    0x3b93
#define mmGL2A_PERFCOUNTER1_SELECT1_BASE_IDX                                                           1
#define mmGL2A_PERFCOUNTER2_SELECT                                                                     0x3b94
#define mmGL2A_PERFCOUNTER2_SELECT_BASE_IDX                                                            1
#define mmGL2A_PERFCOUNTER3_SELECT                                                                     0x3b95
#define mmGL2A_PERFCOUNTER3_SELECT_BASE_IDX                                                            1
#define mmGL1C_PERFCOUNTER0_SELECT                                                                     0x3ba0
#define mmGL1C_PERFCOUNTER0_SELECT_BASE_IDX                                                            1
#define mmGL1C_PERFCOUNTER0_SELECT1                                                                    0x3ba1
#define mmGL1C_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1
#define mmGL1C_PERFCOUNTER1_SELECT                                                                     0x3ba2
#define mmGL1C_PERFCOUNTER1_SELECT_BASE_IDX                                                            1
#define mmGL1C_PERFCOUNTER2_SELECT                                                                     0x3ba3
#define mmGL1C_PERFCOUNTER2_SELECT_BASE_IDX                                                            1
#define mmGL1C_PERFCOUNTER3_SELECT                                                                     0x3ba4
#define mmGL1C_PERFCOUNTER3_SELECT_BASE_IDX                                                            1
#define mmCHC_PERFCOUNTER0_SELECT                                                                      0x3bc0
#define mmCHC_PERFCOUNTER0_SELECT_BASE_IDX                                                             1
#define mmCHC_PERFCOUNTER0_SELECT1                                                                     0x3bc1
#define mmCHC_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1
#define mmCHC_PERFCOUNTER1_SELECT                                                                      0x3bc2
#define mmCHC_PERFCOUNTER1_SELECT_BASE_IDX                                                             1
#define mmCHC_PERFCOUNTER2_SELECT                                                                      0x3bc3
#define mmCHC_PERFCOUNTER2_SELECT_BASE_IDX                                                             1
#define mmCHC_PERFCOUNTER3_SELECT                                                                      0x3bc4
#define mmCHC_PERFCOUNTER3_SELECT_BASE_IDX                                                             1
#define mmCB_PERFCOUNTER_FILTER                                                                        0x3c00
#define mmCB_PERFCOUNTER_FILTER_BASE_IDX                                                               1
#define mmCB_PERFCOUNTER0_SELECT                                                                       0x3c01
#define mmCB_PERFCOUNTER0_SELECT_BASE_IDX                                                              1
#define mmCB_PERFCOUNTER0_SELECT1                                                                      0x3c02
#define mmCB_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1
#define mmCB_PERFCOUNTER1_SELECT                                                                       0x3c03
#define mmCB_PERFCOUNTER1_SELECT_BASE_IDX                                                              1
#define mmCB_PERFCOUNTER2_SELECT                                                                       0x3c04
#define mmCB_PERFCOUNTER2_SELECT_BASE_IDX                                                              1
#define mmCB_PERFCOUNTER3_SELECT                                                                       0x3c05
#define mmCB_PERFCOUNTER3_SELECT_BASE_IDX                                                              1
#define mmDB_PERFCOUNTER0_SELECT                                                                       0x3c40
#define mmDB_PERFCOUNTER0_SELECT_BASE_IDX                                                              1
#define mmDB_PERFCOUNTER0_SELECT1                                                                      0x3c41
#define mmDB_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1
#define mmDB_PERFCOUNTER1_SELECT                                                                       0x3c42
#define mmDB_PERFCOUNTER1_SELECT_BASE_IDX                                                              1
#define mmDB_PERFCOUNTER1_SELECT1                                                                      0x3c43
#define mmDB_PERFCOUNTER1_SELECT1_BASE_IDX                                                             1
#define mmDB_PERFCOUNTER2_SELECT                                                                       0x3c44
#define mmDB_PERFCOUNTER2_SELECT_BASE_IDX                                                              1
#define mmDB_PERFCOUNTER3_SELECT                                                                       0x3c46
#define mmDB_PERFCOUNTER3_SELECT_BASE_IDX                                                              1
#define mmRLC_SPM_PERFMON_CNTL                                                                         0x3c80
#define mmRLC_SPM_PERFMON_CNTL_BASE_IDX                                                                1
#define mmRLC_SPM_PERFMON_RING_BASE_LO                                                                 0x3c81
#define mmRLC_SPM_PERFMON_RING_BASE_LO_BASE_IDX                                                        1
#define mmRLC_SPM_PERFMON_RING_BASE_HI                                                                 0x3c82
#define mmRLC_SPM_PERFMON_RING_BASE_HI_BASE_IDX                                                        1
#define mmRLC_SPM_PERFMON_RING_SIZE                                                                    0x3c83
#define mmRLC_SPM_PERFMON_RING_SIZE_BASE_IDX                                                           1
#define mmRLC_SPM_PERFMON_SEGMENT_SIZE                                                                 0x3c84
#define mmRLC_SPM_PERFMON_SEGMENT_SIZE_BASE_IDX                                                        1
#define mmRLC_SPM_RING_RDPTR                                                                           0x3c85
#define mmRLC_SPM_RING_RDPTR_BASE_IDX                                                                  1
#define mmRLC_SPM_SEGMENT_THRESHOLD                                                                    0x3c86
#define mmRLC_SPM_SEGMENT_THRESHOLD_BASE_IDX                                                           1
#define mmRLC_SPM_SE_MUXSEL_ADDR                                                                       0x3c87
#define mmRLC_SPM_SE_MUXSEL_ADDR_BASE_IDX                                                              1
#define mmRLC_SPM_SE_MUXSEL_DATA                                                                       0x3c88
#define mmRLC_SPM_SE_MUXSEL_DATA_BASE_IDX                                                              1
#define mmRLC_SPM_GLOBAL_MUXSEL_ADDR                                                                   0x3c89
#define mmRLC_SPM_GLOBAL_MUXSEL_ADDR_BASE_IDX                                                          1
#define mmRLC_SPM_GLOBAL_MUXSEL_DATA                                                                   0x3c8a
#define mmRLC_SPM_GLOBAL_MUXSEL_DATA_BASE_IDX                                                          1
#define mmRLC_SPM_DESER_START_SKEW                                                                     0x3c8b
#define mmRLC_SPM_DESER_START_SKEW_BASE_IDX                                                            1
#define mmRLC_SPM_GLOBALS_SAMPLE_SKEW                                                                  0x3c8c
#define mmRLC_SPM_GLOBALS_SAMPLE_SKEW_BASE_IDX                                                         1
#define mmRLC_SPM_GLOBALS_MUXSEL_SKEW                                                                  0x3c8d
#define mmRLC_SPM_GLOBALS_MUXSEL_SKEW_BASE_IDX                                                         1
#define mmRLC_SPM_SE_SAMPLE_SKEW                                                                       0x3c8e
#define mmRLC_SPM_SE_SAMPLE_SKEW_BASE_IDX                                                              1
#define mmRLC_SPM_SE_MUXSEL_SKEW                                                                       0x3c8f
#define mmRLC_SPM_SE_MUXSEL_SKEW_BASE_IDX                                                              1
#define mmRLC_SPM_GLB_SAMPLEDELAY_IND_ADDR                                                             0x3c90
#define mmRLC_SPM_GLB_SAMPLEDELAY_IND_ADDR_BASE_IDX                                                    1
#define mmRLC_SPM_GLB_SAMPLEDELAY_IND_DATA                                                             0x3c91
#define mmRLC_SPM_GLB_SAMPLEDELAY_IND_DATA_BASE_IDX                                                    1
#define mmRLC_SPM_SE_SAMPLEDELAY_IND_ADDR                                                              0x3c92
#define mmRLC_SPM_SE_SAMPLEDELAY_IND_ADDR_BASE_IDX                                                     1
#define mmRLC_SPM_SE_SAMPLEDELAY_IND_DATA                                                              0x3c93
#define mmRLC_SPM_SE_SAMPLEDELAY_IND_DATA_BASE_IDX                                                     1
#define mmRLC_SPM_RING_WRPTR                                                                           0x3c94
#define mmRLC_SPM_RING_WRPTR_BASE_IDX                                                                  1
#define mmRLC_SPM_ACCUM_DATARAM_ADDR                                                                   0x3c95
#define mmRLC_SPM_ACCUM_DATARAM_ADDR_BASE_IDX                                                          1
#define mmRLC_SPM_ACCUM_DATARAM_DATA                                                                   0x3c96
#define mmRLC_SPM_ACCUM_DATARAM_DATA_BASE_IDX                                                          1
#define mmRLC_SPM_ACCUM_CTRLRAM_ADDR                                                                   0x3c97
#define mmRLC_SPM_ACCUM_CTRLRAM_ADDR_BASE_IDX                                                          1
#define mmRLC_SPM_ACCUM_CTRLRAM_DATA                                                                   0x3c98
#define mmRLC_SPM_ACCUM_CTRLRAM_DATA_BASE_IDX                                                          1
#define mmRLC_SPM_ACCUM_STATUS                                                                         0x3c99
#define mmRLC_SPM_ACCUM_STATUS_BASE_IDX                                                                1
#define mmRLC_SPM_ACCUM_CTRL                                                                           0x3c9a
#define mmRLC_SPM_ACCUM_CTRL_BASE_IDX                                                                  1
#define mmRLC_SPM_ACCUM_MODE                                                                           0x3c9b
#define mmRLC_SPM_ACCUM_MODE_BASE_IDX                                                                  1
#define mmRLC_SPM_ACCUM_THRESHOLD                                                                      0x3c9c
#define mmRLC_SPM_ACCUM_THRESHOLD_BASE_IDX                                                             1
#define mmRLC_SPM_ACCUM_SAMPLES_REQUESTED                                                              0x3c9d
#define mmRLC_SPM_ACCUM_SAMPLES_REQUESTED_BASE_IDX                                                     1
#define mmRLC_SPM_ACCUM_DATARAM_WRCOUNT                                                                0x3c9e
#define mmRLC_SPM_ACCUM_DATARAM_WRCOUNT_BASE_IDX                                                       1
#define mmRLC_SPM_PERFMON_SE3TO0_SEGMENT_SIZE                                                          0x3c9f
#define mmRLC_SPM_PERFMON_SE3TO0_SEGMENT_SIZE_BASE_IDX                                                 1
#define mmRLC_SPM_PERFMON_GLB_SEGMENT_SIZE                                                             0x3ca0
#define mmRLC_SPM_PERFMON_GLB_SEGMENT_SIZE_BASE_IDX                                                    1
#define mmRLC_SPM_VIRT_CTRL                                                                            0x3ca1
#define mmRLC_SPM_VIRT_CTRL_BASE_IDX                                                                   1
#define mmRLC_SPM_PERFMON_SWA_SEGMENT_SIZE                                                             0x3ca2
#define mmRLC_SPM_PERFMON_SWA_SEGMENT_SIZE_BASE_IDX                                                    1
#define mmRLC_SPM_VIRT_STATUS                                                                          0x3ca3
#define mmRLC_SPM_VIRT_STATUS_BASE_IDX                                                                 1
#define mmRLC_SPM_GFXCLOCK_LOWCOUNT                                                                    0x3ca4
#define mmRLC_SPM_GFXCLOCK_LOWCOUNT_BASE_IDX                                                           1
#define mmRLC_SPM_GFXCLOCK_HIGHCOUNT                                                                   0x3ca5
#define mmRLC_SPM_GFXCLOCK_HIGHCOUNT_BASE_IDX                                                          1
#define mmRLC_SPM_PERFMON_SWA_SE3TO0_SEGMENT_SIZE                                                      0x3ca6
#define mmRLC_SPM_PERFMON_SWA_SE3TO0_SEGMENT_SIZE_BASE_IDX                                             1
#define mmRLC_SPM_GLOBAL_MUXSEL_ADDR_OFFSET                                                            0x3ca7
#define mmRLC_SPM_GLOBAL_MUXSEL_ADDR_OFFSET_BASE_IDX                                                   1
#define mmRLC_SPM_SE_MUXSEL_ADDR_OFFSET                                                                0x3ca8
#define mmRLC_SPM_SE_MUXSEL_ADDR_OFFSET_BASE_IDX                                                       1
#define mmRLC_SPM_ACCUM_SWA_DATARAM_ADDR                                                               0x3ca9
#define mmRLC_SPM_ACCUM_SWA_DATARAM_ADDR_BASE_IDX                                                      1
#define mmRLC_SPM_ACCUM_SWA_DATARAM_DATA                                                               0x3caa
#define mmRLC_SPM_ACCUM_SWA_DATARAM_DATA_BASE_IDX                                                      1
#define mmRLC_SPM_ACCUM_CTRLRAM_ADDR_OFFSET                                                            0x3cab
#define mmRLC_SPM_ACCUM_CTRLRAM_ADDR_OFFSET_BASE_IDX                                                   1
#define mmRLC_SPM_PERFMON_SWA_GLB_SEGMENT_SIZE                                                         0x3cac
#define mmRLC_SPM_PERFMON_SWA_GLB_SEGMENT_SIZE_BASE_IDX                                                1
#define mmRLC_SPM_ACCUM_DATARAM_32BITCNTRS_REGIONS                                                     0x3cad
#define mmRLC_SPM_ACCUM_DATARAM_32BITCNTRS_REGIONS_BASE_IDX                                            1
#define mmRLC_PERFMON_CNTL                                                                             0x3cc0
#define mmRLC_PERFMON_CNTL_BASE_IDX                                                                    1
#define mmRLC_PERFCOUNTER0_SELECT                                                                      0x3cc1
#define mmRLC_PERFCOUNTER0_SELECT_BASE_IDX                                                             1
#define mmRLC_PERFCOUNTER1_SELECT                                                                      0x3cc2
#define mmRLC_PERFCOUNTER1_SELECT_BASE_IDX                                                             1
#define mmRLC_PERFMON_CLK_CNTL                                                                         0x3ce4
#define mmRLC_PERFMON_CLK_CNTL_BASE_IDX                                                                1
#define mmRMI_PERFCOUNTER0_SELECT                                                                      0x3d00
#define mmRMI_PERFCOUNTER0_SELECT_BASE_IDX                                                             1
#define mmRMI_PERFCOUNTER0_SELECT1                                                                     0x3d01
#define mmRMI_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1
#define mmRMI_PERFCOUNTER1_SELECT                                                                      0x3d02
#define mmRMI_PERFCOUNTER1_SELECT_BASE_IDX                                                             1
#define mmRMI_PERFCOUNTER2_SELECT                                                                      0x3d03
#define mmRMI_PERFCOUNTER2_SELECT_BASE_IDX                                                             1
#define mmRMI_PERFCOUNTER2_SELECT1                                                                     0x3d04
#define mmRMI_PERFCOUNTER2_SELECT1_BASE_IDX                                                            1
#define mmRMI_PERFCOUNTER3_SELECT                                                                      0x3d05
#define mmRMI_PERFCOUNTER3_SELECT_BASE_IDX                                                             1
#define mmRMI_PERF_COUNTER_CNTL                                                                        0x3d06
#define mmRMI_PERF_COUNTER_CNTL_BASE_IDX                                                               1
#define mmGCR_PERFCOUNTER0_SELECT                                                                      0x3d60
#define mmGCR_PERFCOUNTER0_SELECT_BASE_IDX                                                             1
#define mmGCR_PERFCOUNTER0_SELECT1                                                                     0x3d61
#define mmGCR_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1
#define mmGCR_PERFCOUNTER1_SELECT                                                                      0x3d62
#define mmGCR_PERFCOUNTER1_SELECT_BASE_IDX                                                             1
#define mmUTCL1_PERFCOUNTER0_SELECT                                                                    0x3d63
#define mmUTCL1_PERFCOUNTER0_SELECT_BASE_IDX                                                           1
#define mmUTCL1_PERFCOUNTER1_SELECT                                                                    0x3d64
#define mmUTCL1_PERFCOUNTER1_SELECT_BASE_IDX                                                           1
#define mmPA_PH_PERFCOUNTER0_SELECT                                                                    0x3d80
#define mmPA_PH_PERFCOUNTER0_SELECT_BASE_IDX                                                           1
#define mmPA_PH_PERFCOUNTER0_SELECT1                                                                   0x3d81
#define mmPA_PH_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1
#define mmPA_PH_PERFCOUNTER1_SELECT                                                                    0x3d82
#define mmPA_PH_PERFCOUNTER1_SELECT_BASE_IDX                                                           1
#define mmPA_PH_PERFCOUNTER2_SELECT                                                                    0x3d83
#define mmPA_PH_PERFCOUNTER2_SELECT_BASE_IDX                                                           1
#define mmPA_PH_PERFCOUNTER3_SELECT                                                                    0x3d84
#define mmPA_PH_PERFCOUNTER3_SELECT_BASE_IDX                                                           1
#define mmPA_PH_PERFCOUNTER4_SELECT                                                                    0x3d85
#define mmPA_PH_PERFCOUNTER4_SELECT_BASE_IDX                                                           1
#define mmPA_PH_PERFCOUNTER5_SELECT                                                                    0x3d86
#define mmPA_PH_PERFCOUNTER5_SELECT_BASE_IDX                                                           1
#define mmPA_PH_PERFCOUNTER6_SELECT                                                                    0x3d87
#define mmPA_PH_PERFCOUNTER6_SELECT_BASE_IDX                                                           1
#define mmPA_PH_PERFCOUNTER7_SELECT                                                                    0x3d88
#define mmPA_PH_PERFCOUNTER7_SELECT_BASE_IDX                                                           1
#define mmPA_PH_PERFCOUNTER1_SELECT1                                                                   0x3d90
#define mmPA_PH_PERFCOUNTER1_SELECT1_BASE_IDX                                                          1
#define mmPA_PH_PERFCOUNTER2_SELECT1                                                                   0x3d91
#define mmPA_PH_PERFCOUNTER2_SELECT1_BASE_IDX                                                          1
#define mmPA_PH_PERFCOUNTER3_SELECT1                                                                   0x3d92
#define mmPA_PH_PERFCOUNTER3_SELECT1_BASE_IDX                                                          1
#define mmGL1A_PERFCOUNTER0_SELECT                                                                     0x3dc0
#define mmGL1A_PERFCOUNTER0_SELECT_BASE_IDX                                                            1
#define mmGL1A_PERFCOUNTER0_SELECT1                                                                    0x3dc1
#define mmGL1A_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1
#define mmGL1A_PERFCOUNTER1_SELECT                                                                     0x3dc2
#define mmGL1A_PERFCOUNTER1_SELECT_BASE_IDX                                                            1
#define mmGL1A_PERFCOUNTER2_SELECT                                                                     0x3dc3
#define mmGL1A_PERFCOUNTER2_SELECT_BASE_IDX                                                            1
#define mmGL1A_PERFCOUNTER3_SELECT                                                                     0x3dc4
#define mmGL1A_PERFCOUNTER3_SELECT_BASE_IDX                                                            1
#define mmCHA_PERFCOUNTER0_SELECT                                                                      0x3de0
#define mmCHA_PERFCOUNTER0_SELECT_BASE_IDX                                                             1
#define mmCHA_PERFCOUNTER0_SELECT1                                                                     0x3de1
#define mmCHA_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1
#define mmCHA_PERFCOUNTER1_SELECT                                                                      0x3de2
#define mmCHA_PERFCOUNTER1_SELECT_BASE_IDX                                                             1
#define mmCHA_PERFCOUNTER2_SELECT                                                                      0x3de3
#define mmCHA_PERFCOUNTER2_SELECT_BASE_IDX                                                             1
#define mmCHA_PERFCOUNTER3_SELECT                                                                      0x3de4
#define mmCHA_PERFCOUNTER3_SELECT_BASE_IDX                                                             1


// addressBlock: gc_gcvml2pldec
// base address: 0x374b0
#define mmGCMC_VM_L2_PERFCOUNTER0_CFG                                                                  0x3d2c
#define mmGCMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX                                                         1
#define mmGCMC_VM_L2_PERFCOUNTER1_CFG                                                                  0x3d2d
#define mmGCMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX                                                         1
#define mmGCMC_VM_L2_PERFCOUNTER2_CFG                                                                  0x3d2e
#define mmGCMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX                                                         1
#define mmGCMC_VM_L2_PERFCOUNTER3_CFG                                                                  0x3d2f
#define mmGCMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX                                                         1
#define mmGCMC_VM_L2_PERFCOUNTER4_CFG                                                                  0x3d30
#define mmGCMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX                                                         1
#define mmGCMC_VM_L2_PERFCOUNTER5_CFG                                                                  0x3d31
#define mmGCMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX                                                         1
#define mmGCMC_VM_L2_PERFCOUNTER6_CFG                                                                  0x3d32
#define mmGCMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX                                                         1
#define mmGCMC_VM_L2_PERFCOUNTER7_CFG                                                                  0x3d33
#define mmGCMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX                                                         1
#define mmGCMC_VM_L2_PERFCOUNTER_RSLT_CNTL                                                             0x3d34
#define mmGCMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                    1
#define mmGCUTCL2_PERFCOUNTER0_CFG                                                                     0x3d35
#define mmGCUTCL2_PERFCOUNTER0_CFG_BASE_IDX                                                            1
#define mmGCUTCL2_PERFCOUNTER1_CFG                                                                     0x3d36
#define mmGCUTCL2_PERFCOUNTER1_CFG_BASE_IDX                                                            1
#define mmGCUTCL2_PERFCOUNTER2_CFG                                                                     0x3d37
#define mmGCUTCL2_PERFCOUNTER2_CFG_BASE_IDX                                                            1
#define mmGCUTCL2_PERFCOUNTER3_CFG                                                                     0x3d38
#define mmGCUTCL2_PERFCOUNTER3_CFG_BASE_IDX                                                            1
#define mmGCUTCL2_PERFCOUNTER_RSLT_CNTL                                                                0x3d39
#define mmGCUTCL2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                       1


// addressBlock: gc_gcvml2perfsdec
// base address: 0x374f0
#define mmGCVML2_PERFCOUNTER2_0_SELECT                                                                 0x3d3c
#define mmGCVML2_PERFCOUNTER2_0_SELECT_BASE_IDX                                                        1
#define mmGCVML2_PERFCOUNTER2_1_SELECT                                                                 0x3d3d
#define mmGCVML2_PERFCOUNTER2_1_SELECT_BASE_IDX                                                        1
#define mmGCVML2_PERFCOUNTER2_0_SELECT1                                                                0x3d3e
#define mmGCVML2_PERFCOUNTER2_0_SELECT1_BASE_IDX                                                       1
#define mmGCVML2_PERFCOUNTER2_1_SELECT1                                                                0x3d3f
#define mmGCVML2_PERFCOUNTER2_1_SELECT1_BASE_IDX                                                       1
#define mmGCVML2_PERFCOUNTER2_0_MODE                                                                   0x3d40
#define mmGCVML2_PERFCOUNTER2_0_MODE_BASE_IDX                                                          1
#define mmGCVML2_PERFCOUNTER2_1_MODE                                                                   0x3d41
#define mmGCVML2_PERFCOUNTER2_1_MODE_BASE_IDX                                                          1


// addressBlock: gc_gih_gihperfsdec
// base address: 0x37680
#define mmGIH_PERFMON_CNTL                                                                             0x3da0
#define mmGIH_PERFMON_CNTL_BASE_IDX                                                                    1


// addressBlock: gc_rlcdec
// base address: 0x3b000
#define mmRLC_CNTL                                                                                     0x4c00
#define mmRLC_CNTL_BASE_IDX                                                                            1
#define mmRLC_DEBUG_SELECT                                                                             0x4c01
#define mmRLC_DEBUG_SELECT_BASE_IDX                                                                    1
#define mmRLC_DEBUG                                                                                    0x4c02
#define mmRLC_DEBUG_BASE_IDX                                                                           1
#define mmRLC_F32_UCODE_VERSION                                                                        0x4c03
#define mmRLC_F32_UCODE_VERSION_BASE_IDX                                                               1
#define mmRLC_STAT                                                                                     0x4c04
#define mmRLC_STAT_BASE_IDX                                                                            1
#define mmRLC_MEM_SLP_CNTL                                                                             0x4c06
#define mmRLC_MEM_SLP_CNTL_BASE_IDX                                                                    1
#define mmSMU_RLC_RESPONSE                                                                             0x4c07
#define mmSMU_RLC_RESPONSE_BASE_IDX                                                                    1
#define mmRLC_RLCV_SAFE_MODE                                                                           0x4c08
#define mmRLC_RLCV_SAFE_MODE_BASE_IDX                                                                  1
#define mmRLC_SMU_SAFE_MODE                                                                            0x4c09
#define mmRLC_SMU_SAFE_MODE_BASE_IDX                                                                   1
#define mmRLC_RLCV_COMMAND                                                                             0x4c0a
#define mmRLC_RLCV_COMMAND_BASE_IDX                                                                    1
#define mmRLC_REFCLOCK_TIMESTAMP_LSB                                                                   0x4c0c
#define mmRLC_REFCLOCK_TIMESTAMP_LSB_BASE_IDX                                                          1
#define mmRLC_REFCLOCK_TIMESTAMP_MSB                                                                   0x4c0d
#define mmRLC_REFCLOCK_TIMESTAMP_MSB_BASE_IDX                                                          1
#define mmRLC_GPM_TIMER_INT_0                                                                          0x4c0e
#define mmRLC_GPM_TIMER_INT_0_BASE_IDX                                                                 1
#define mmRLC_GPM_TIMER_INT_1                                                                          0x4c0f
#define mmRLC_GPM_TIMER_INT_1_BASE_IDX                                                                 1
#define mmRLC_GPM_TIMER_INT_2                                                                          0x4c10
#define mmRLC_GPM_TIMER_INT_2_BASE_IDX                                                                 1
#define mmRLC_GPM_TIMER_CTRL                                                                           0x4c11
#define mmRLC_GPM_TIMER_CTRL_BASE_IDX                                                                  1
#define mmRLC_LB_CNTR_MAX_1                                                                            0x4c12
#define mmRLC_LB_CNTR_MAX_1_BASE_IDX                                                                   1
#define mmRLC_GPM_TIMER_STAT                                                                           0x4c13
#define mmRLC_GPM_TIMER_STAT_BASE_IDX                                                                  1
#define mmRLC_GPM_DEBUG_INST_HIST                                                                      0x4c14
#define mmRLC_GPM_DEBUG_INST_HIST_BASE_IDX                                                             1
#define mmRLC_GPM_TIMER_INT_3                                                                          0x4c15
#define mmRLC_GPM_TIMER_INT_3_BASE_IDX                                                                 1
#define mmRLC_GPM_LEGACY_INT_STAT                                                                      0x4c16
#define mmRLC_GPM_LEGACY_INT_STAT_BASE_IDX                                                             1
#define mmRLC_GPM_LEGACY_INT_CLEAR                                                                     0x4c17
#define mmRLC_GPM_LEGACY_INT_CLEAR_BASE_IDX                                                            1
#define mmRLC_INT_STAT                                                                                 0x4c18
#define mmRLC_INT_STAT_BASE_IDX                                                                        1
#define mmRLC_LB_CNTL                                                                                  0x4c19
#define mmRLC_LB_CNTL_BASE_IDX                                                                         1
#define mmRLC_MGCG_CTRL                                                                                0x4c1a
#define mmRLC_MGCG_CTRL_BASE_IDX                                                                       1
#define mmRLC_LB_CNTR_INIT_1                                                                           0x4c1b
#define mmRLC_LB_CNTR_INIT_1_BASE_IDX                                                                  1
#define mmRLC_LB_CNTR_1                                                                                0x4c1c
#define mmRLC_LB_CNTR_1_BASE_IDX                                                                       1
#define mmRLC_GPM_DEBUG_INST_ADDR                                                                      0x4c1d
#define mmRLC_GPM_DEBUG_INST_ADDR_BASE_IDX                                                             1
#define mmRLC_JUMP_TABLE_RESTORE                                                                       0x4c1e
#define mmRLC_JUMP_TABLE_RESTORE_BASE_IDX                                                              1
#define mmRLC_PG_DELAY_2                                                                               0x4c1f
#define mmRLC_PG_DELAY_2_BASE_IDX                                                                      1
#define mmRLC_GPM_DEBUG_SELECT                                                                         0x4c20
#define mmRLC_GPM_DEBUG_SELECT_BASE_IDX                                                                1
#define mmRLC_GPM_DEBUG                                                                                0x4c21
#define mmRLC_GPM_DEBUG_BASE_IDX                                                                       1
#define mmRLC_GPM_DEBUG_INST_A                                                                         0x4c22
#define mmRLC_GPM_DEBUG_INST_A_BASE_IDX                                                                1
#define mmRLC_GPM_DEBUG_INST_B                                                                         0x4c23
#define mmRLC_GPM_DEBUG_INST_B_BASE_IDX                                                                1
#define mmRLC_GPU_CLOCK_COUNT_LSB                                                                      0x4c24
#define mmRLC_GPU_CLOCK_COUNT_LSB_BASE_IDX                                                             1
#define mmRLC_GPU_CLOCK_COUNT_MSB                                                                      0x4c25
#define mmRLC_GPU_CLOCK_COUNT_MSB_BASE_IDX                                                             1
#define mmRLC_CAPTURE_GPU_CLOCK_COUNT                                                                  0x4c26
#define mmRLC_CAPTURE_GPU_CLOCK_COUNT_BASE_IDX                                                         1
#define mmRLC_UCODE_CNTL                                                                               0x4c27
#define mmRLC_UCODE_CNTL_BASE_IDX                                                                      1
#define mmRLC_GPM_THREAD_RESET                                                                         0x4c28
#define mmRLC_GPM_THREAD_RESET_BASE_IDX                                                                1
#define mmRLC_GPM_CP_DMA_COMPLETE_T0                                                                   0x4c29
#define mmRLC_GPM_CP_DMA_COMPLETE_T0_BASE_IDX                                                          1
#define mmRLC_GPM_CP_DMA_COMPLETE_T1                                                                   0x4c2a
#define mmRLC_GPM_CP_DMA_COMPLETE_T1_BASE_IDX                                                          1
#define mmRLC_LB_CNTR_INIT_2                                                                           0x4c2b
#define mmRLC_LB_CNTR_INIT_2_BASE_IDX                                                                  1
#define mmRLC_LB_CNTR_MAX_2                                                                            0x4c2c
#define mmRLC_LB_CNTR_MAX_2_BASE_IDX                                                                   1
#define mmRLC_LB_DEBUG_2                                                                               0x4c2d
#define mmRLC_LB_DEBUG_2_BASE_IDX                                                                      1
#define mmRLC_LB_CONFIG_5                                                                              0x4c2e
#define mmRLC_LB_CONFIG_5_BASE_IDX                                                                     1
#define mmRLC_GPM_TIMER_INT_4                                                                          0x4c2f
#define mmRLC_GPM_TIMER_INT_4_BASE_IDX                                                                 1
#define mmRLC_CLK_COUNT_GFXCLK_LSB                                                                     0x4c30
#define mmRLC_CLK_COUNT_GFXCLK_LSB_BASE_IDX                                                            1
#define mmRLC_CLK_COUNT_GFXCLK_MSB                                                                     0x4c31
#define mmRLC_CLK_COUNT_GFXCLK_MSB_BASE_IDX                                                            1
#define mmRLC_CLK_COUNT_REFCLK_LSB                                                                     0x4c32
#define mmRLC_CLK_COUNT_REFCLK_LSB_BASE_IDX                                                            1
#define mmRLC_CLK_COUNT_REFCLK_MSB                                                                     0x4c33
#define mmRLC_CLK_COUNT_REFCLK_MSB_BASE_IDX                                                            1
#define mmRLC_CLK_COUNT_CTRL                                                                           0x4c34
#define mmRLC_CLK_COUNT_CTRL_BASE_IDX                                                                  1
#define mmRLC_CLK_COUNT_STAT                                                                           0x4c35
#define mmRLC_CLK_COUNT_STAT_BASE_IDX                                                                  1
#define mmRLC_RLCG_DOORBELL_CNTL                                                                       0x4c36
#define mmRLC_RLCG_DOORBELL_CNTL_BASE_IDX                                                              1
#define mmRLC_RLCG_DOORBELL_STAT                                                                       0x4c37
#define mmRLC_RLCG_DOORBELL_STAT_BASE_IDX                                                              1
#define mmRLC_RLCG_DOORBELL_0_DATA_LO                                                                  0x4c38
#define mmRLC_RLCG_DOORBELL_0_DATA_LO_BASE_IDX                                                         1
#define mmRLC_RLCG_DOORBELL_0_DATA_HI                                                                  0x4c39
#define mmRLC_RLCG_DOORBELL_0_DATA_HI_BASE_IDX                                                         1
#define mmRLC_RLCG_DOORBELL_1_DATA_LO                                                                  0x4c3a
#define mmRLC_RLCG_DOORBELL_1_DATA_LO_BASE_IDX                                                         1
#define mmRLC_RLCG_DOORBELL_1_DATA_HI                                                                  0x4c3b
#define mmRLC_RLCG_DOORBELL_1_DATA_HI_BASE_IDX                                                         1
#define mmRLC_RLCG_DOORBELL_2_DATA_LO                                                                  0x4c3c
#define mmRLC_RLCG_DOORBELL_2_DATA_LO_BASE_IDX                                                         1
#define mmRLC_RLCG_DOORBELL_2_DATA_HI                                                                  0x4c3d
#define mmRLC_RLCG_DOORBELL_2_DATA_HI_BASE_IDX                                                         1
#define mmRLC_RLCG_DOORBELL_3_DATA_LO                                                                  0x4c3e
#define mmRLC_RLCG_DOORBELL_3_DATA_LO_BASE_IDX                                                         1
#define mmRLC_RLCG_DOORBELL_3_DATA_HI                                                                  0x4c3f
#define mmRLC_RLCG_DOORBELL_3_DATA_HI_BASE_IDX                                                         1
#define mmRLC_GPU_CLOCK_32_RES_SEL                                                                     0x4c41
#define mmRLC_GPU_CLOCK_32_RES_SEL_BASE_IDX                                                            1
#define mmRLC_GPU_CLOCK_32                                                                             0x4c42
#define mmRLC_GPU_CLOCK_32_BASE_IDX                                                                    1
#define mmRLC_PG_CNTL                                                                                  0x4c43
#define mmRLC_PG_CNTL_BASE_IDX                                                                         1
#define mmRLC_GPM_THREAD_PRIORITY                                                                      0x4c44
#define mmRLC_GPM_THREAD_PRIORITY_BASE_IDX                                                             1
#define mmRLC_GPM_THREAD_ENABLE                                                                        0x4c45
#define mmRLC_GPM_THREAD_ENABLE_BASE_IDX                                                               1
#define mmRLC_RLCG_DOORBELL_RANGE                                                                      0x4c47
#define mmRLC_RLCG_DOORBELL_RANGE_BASE_IDX                                                             1
#define mmRLC_CGTT_MGCG_OVERRIDE                                                                       0x4c48
#define mmRLC_CGTT_MGCG_OVERRIDE_BASE_IDX                                                              1
#define mmRLC_CGCG_CGLS_CTRL                                                                           0x4c49
#define mmRLC_CGCG_CGLS_CTRL_BASE_IDX                                                                  1
#define mmRLC_CGCG_RAMP_CTRL                                                                           0x4c4a
#define mmRLC_CGCG_RAMP_CTRL_BASE_IDX                                                                  1
#define mmRLC_DYN_PG_STATUS                                                                            0x4c4b
#define mmRLC_DYN_PG_STATUS_BASE_IDX                                                                   1
#define mmRLC_DYN_PG_REQUEST                                                                           0x4c4c
#define mmRLC_DYN_PG_REQUEST_BASE_IDX                                                                  1
#define mmRLC_PG_DELAY                                                                                 0x4c4d
#define mmRLC_PG_DELAY_BASE_IDX                                                                        1
#define mmRLC_WGP_STATUS                                                                               0x4c4e
#define mmRLC_WGP_STATUS_BASE_IDX                                                                      1
#define mmRLC_LB_INIT_WGP_MASK                                                                         0x4c4f
#define mmRLC_LB_INIT_WGP_MASK_BASE_IDX                                                                1
#define mmRLC_LB_ALWAYS_ACTIVE_WGP_MASK                                                                0x4c50
#define mmRLC_LB_ALWAYS_ACTIVE_WGP_MASK_BASE_IDX                                                       1
#define mmRLC_LB_PARAMS                                                                                0x4c51
#define mmRLC_LB_PARAMS_BASE_IDX                                                                       1
#define mmRLC_LB_DELAY                                                                                 0x4c52
#define mmRLC_LB_DELAY_BASE_IDX                                                                        1
#define mmRLC_PG_ALWAYS_ON_WGP_MASK                                                                    0x4c53
#define mmRLC_PG_ALWAYS_ON_WGP_MASK_BASE_IDX                                                           1
#define mmRLC_MAX_PG_WGP                                                                               0x4c54
#define mmRLC_MAX_PG_WGP_BASE_IDX                                                                      1
#define mmRLC_AUTO_PG_CTRL                                                                             0x4c55
#define mmRLC_AUTO_PG_CTRL_BASE_IDX                                                                    1
#define mmRLC_SMU_GRBM_REG_SAVE_CTRL                                                                   0x4c56
#define mmRLC_SMU_GRBM_REG_SAVE_CTRL_BASE_IDX                                                          1
#define mmRLC_SERDES_RD_INDEX                                                                          0x4c59
#define mmRLC_SERDES_RD_INDEX_BASE_IDX                                                                 1
#define mmRLC_SERDES_RD_DATA_0                                                                         0x4c5a
#define mmRLC_SERDES_RD_DATA_0_BASE_IDX                                                                1
#define mmRLC_SERDES_RD_DATA_1                                                                         0x4c5b
#define mmRLC_SERDES_RD_DATA_1_BASE_IDX                                                                1
#define mmRLC_SERDES_RD_DATA_2                                                                         0x4c5c
#define mmRLC_SERDES_RD_DATA_2_BASE_IDX                                                                1
#define mmRLC_SERDES_RD_DATA_3                                                                         0x4c5d
#define mmRLC_SERDES_RD_DATA_3_BASE_IDX                                                                1
#define mmRLC_SERDES_MASK                                                                              0x4c5e
#define mmRLC_SERDES_MASK_BASE_IDX                                                                     1
#define mmRLC_SERDES_CTRL                                                                              0x4c5f
#define mmRLC_SERDES_CTRL_BASE_IDX                                                                     1
#define mmRLC_SERDES_DATA                                                                              0x4c60
#define mmRLC_SERDES_DATA_BASE_IDX                                                                     1
#define mmRLC_SERDES_BUSY                                                                              0x4c61
#define mmRLC_SERDES_BUSY_BASE_IDX                                                                     1
#define mmRLC_GPM_GENERAL_0                                                                            0x4c63
#define mmRLC_GPM_GENERAL_0_BASE_IDX                                                                   1
#define mmRLC_GPM_GENERAL_1                                                                            0x4c64
#define mmRLC_GPM_GENERAL_1_BASE_IDX                                                                   1
#define mmRLC_GPM_GENERAL_2                                                                            0x4c65
#define mmRLC_GPM_GENERAL_2_BASE_IDX                                                                   1
#define mmRLC_GPM_GENERAL_3                                                                            0x4c66
#define mmRLC_GPM_GENERAL_3_BASE_IDX                                                                   1
#define mmRLC_GPM_GENERAL_4                                                                            0x4c67
#define mmRLC_GPM_GENERAL_4_BASE_IDX                                                                   1
#define mmRLC_GPM_GENERAL_5                                                                            0x4c68
#define mmRLC_GPM_GENERAL_5_BASE_IDX                                                                   1
#define mmRLC_GPM_GENERAL_6                                                                            0x4c69
#define mmRLC_GPM_GENERAL_6_BASE_IDX                                                                   1
#define mmRLC_GPM_GENERAL_7                                                                            0x4c6a
#define mmRLC_GPM_GENERAL_7_BASE_IDX                                                                   1
#define mmRLC_STATIC_PG_STATUS                                                                         0x4c6e
#define mmRLC_STATIC_PG_STATUS_BASE_IDX                                                                1
#define mmRLC_SPM_INT_INFO_1                                                                           0x4c6f
#define mmRLC_SPM_INT_INFO_1_BASE_IDX                                                                  1
#define mmRLC_SPM_INT_INFO_2                                                                           0x4c70
#define mmRLC_SPM_INT_INFO_2_BASE_IDX                                                                  1
#define mmRLC_SPM_MC_CNTL                                                                              0x4c71
#define mmRLC_SPM_MC_CNTL_BASE_IDX                                                                     1
#define mmRLC_SPM_INT_CNTL                                                                             0x4c72
#define mmRLC_SPM_INT_CNTL_BASE_IDX                                                                    1
#define mmRLC_SPM_INT_STATUS                                                                           0x4c73
#define mmRLC_SPM_INT_STATUS_BASE_IDX                                                                  1
#define mmRLC_SPM_DEBUG_SELECT                                                                         0x4c74
#define mmRLC_SPM_DEBUG_SELECT_BASE_IDX                                                                1
#define mmRLC_SPM_DEBUG                                                                                0x4c75
#define mmRLC_SPM_DEBUG_BASE_IDX                                                                       1
#define mmRLC_SMU_MESSAGE                                                                              0x4c76
#define mmRLC_SMU_MESSAGE_BASE_IDX                                                                     1
#define mmRLC_GPM_LOG_SIZE                                                                             0x4c77
#define mmRLC_GPM_LOG_SIZE_BASE_IDX                                                                    1
#define mmRLC_PG_DELAY_3                                                                               0x4c78
#define mmRLC_PG_DELAY_3_BASE_IDX                                                                      1
#define mmRLC_GPR_REG1                                                                                 0x4c79
#define mmRLC_GPR_REG1_BASE_IDX                                                                        1
#define mmRLC_GPR_REG2                                                                                 0x4c7a
#define mmRLC_GPR_REG2_BASE_IDX                                                                        1
#define mmRLC_GPM_LOG_CONT                                                                             0x4c7b
#define mmRLC_GPM_LOG_CONT_BASE_IDX                                                                    1
#define mmRLC_GPM_INT_DISABLE_TH0                                                                      0x4c7c
#define mmRLC_GPM_INT_DISABLE_TH0_BASE_IDX                                                             1
#define mmRLC_GPM_LEGACY_INT_DISABLE                                                                   0x4c7d
#define mmRLC_GPM_LEGACY_INT_DISABLE_BASE_IDX                                                          1
#define mmRLC_GPM_INT_FORCE_TH0                                                                        0x4c7e
#define mmRLC_GPM_INT_FORCE_TH0_BASE_IDX                                                               1
#define mmRLC_SRM_CNTL                                                                                 0x4c80
#define mmRLC_SRM_CNTL_BASE_IDX                                                                        1
#define mmRLC_SRM_DEBUG_SELECT                                                                         0x4c81
#define mmRLC_SRM_DEBUG_SELECT_BASE_IDX                                                                1
#define mmRLC_SRM_DEBUG                                                                                0x4c82
#define mmRLC_SRM_DEBUG_BASE_IDX                                                                       1
#define mmRLC_SRM_GPM_COMMAND                                                                          0x4c87
#define mmRLC_SRM_GPM_COMMAND_BASE_IDX                                                                 1
#define mmRLC_SRM_GPM_COMMAND_STATUS                                                                   0x4c88
#define mmRLC_SRM_GPM_COMMAND_STATUS_BASE_IDX                                                          1
#define mmRLC_SRM_RLCV_COMMAND                                                                         0x4c89
#define mmRLC_SRM_RLCV_COMMAND_BASE_IDX                                                                1
#define mmRLC_SRM_RLCV_COMMAND_STATUS                                                                  0x4c8a
#define mmRLC_SRM_RLCV_COMMAND_STATUS_BASE_IDX                                                         1
#define mmRLC_SRM_INDEX_CNTL_ADDR_0                                                                    0x4c8b
#define mmRLC_SRM_INDEX_CNTL_ADDR_0_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_ADDR_1                                                                    0x4c8c
#define mmRLC_SRM_INDEX_CNTL_ADDR_1_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_ADDR_2                                                                    0x4c8d
#define mmRLC_SRM_INDEX_CNTL_ADDR_2_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_ADDR_3                                                                    0x4c8e
#define mmRLC_SRM_INDEX_CNTL_ADDR_3_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_ADDR_4                                                                    0x4c8f
#define mmRLC_SRM_INDEX_CNTL_ADDR_4_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_ADDR_5                                                                    0x4c90
#define mmRLC_SRM_INDEX_CNTL_ADDR_5_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_ADDR_6                                                                    0x4c91
#define mmRLC_SRM_INDEX_CNTL_ADDR_6_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_ADDR_7                                                                    0x4c92
#define mmRLC_SRM_INDEX_CNTL_ADDR_7_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_DATA_0                                                                    0x4c93
#define mmRLC_SRM_INDEX_CNTL_DATA_0_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_DATA_1                                                                    0x4c94
#define mmRLC_SRM_INDEX_CNTL_DATA_1_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_DATA_2                                                                    0x4c95
#define mmRLC_SRM_INDEX_CNTL_DATA_2_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_DATA_3                                                                    0x4c96
#define mmRLC_SRM_INDEX_CNTL_DATA_3_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_DATA_4                                                                    0x4c97
#define mmRLC_SRM_INDEX_CNTL_DATA_4_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_DATA_5                                                                    0x4c98
#define mmRLC_SRM_INDEX_CNTL_DATA_5_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_DATA_6                                                                    0x4c99
#define mmRLC_SRM_INDEX_CNTL_DATA_6_BASE_IDX                                                           1
#define mmRLC_SRM_INDEX_CNTL_DATA_7                                                                    0x4c9a
#define mmRLC_SRM_INDEX_CNTL_DATA_7_BASE_IDX                                                           1
#define mmRLC_SRM_STAT                                                                                 0x4c9b
#define mmRLC_SRM_STAT_BASE_IDX                                                                        1
#define mmRLC_SRM_GPM_ABORT                                                                            0x4c9c
#define mmRLC_SRM_GPM_ABORT_BASE_IDX                                                                   1
#define mmRLC_SPARE_INT_2                                                                              0x4c9d
#define mmRLC_SPARE_INT_2_BASE_IDX                                                                     1
#define mmRLC_RLCV_SPARE_INT_1                                                                         0x4c9e
#define mmRLC_RLCV_SPARE_INT_1_BASE_IDX                                                                1
#define mmRLC_SAFE_MODE                                                                                0x4ca0
#define mmRLC_SAFE_MODE_BASE_IDX                                                                       1
#define mmRLC_CP_SCHEDULERS                                                                            0x4ca1
#define mmRLC_CP_SCHEDULERS_BASE_IDX                                                                   1
#define mmRLC_CSIB_ADDR_LO                                                                             0x4ca2
#define mmRLC_CSIB_ADDR_LO_BASE_IDX                                                                    1
#define mmRLC_CSIB_ADDR_HI                                                                             0x4ca3
#define mmRLC_CSIB_ADDR_HI_BASE_IDX                                                                    1
#define mmRLC_CSIB_LENGTH                                                                              0x4ca4
#define mmRLC_CSIB_LENGTH_BASE_IDX                                                                     1
#define mmRLC_SPARE_INT_0                                                                              0x4ca5
#define mmRLC_SPARE_INT_0_BASE_IDX                                                                     1
#define mmRLC_CP_EOF_INT_CNT                                                                           0x4ca6
#define mmRLC_CP_EOF_INT_CNT_BASE_IDX                                                                  1
#define mmRLC_CP_EOF_INT                                                                               0x4ca7
#define mmRLC_CP_EOF_INT_BASE_IDX                                                                      1
#define mmRLC_SMU_COMMAND                                                                              0x4ca9
#define mmRLC_SMU_COMMAND_BASE_IDX                                                                     1
#define mmRLC_SMU_ARGUMENT_1                                                                           0x4cab
#define mmRLC_SMU_ARGUMENT_1_BASE_IDX                                                                  1
#define mmRLC_SMU_ARGUMENT_2                                                                           0x4cac
#define mmRLC_SMU_ARGUMENT_2_BASE_IDX                                                                  1
#define mmRLC_GPM_GENERAL_8                                                                            0x4cad
#define mmRLC_GPM_GENERAL_8_BASE_IDX                                                                   1
#define mmRLC_GPM_GENERAL_9                                                                            0x4cae
#define mmRLC_GPM_GENERAL_9_BASE_IDX                                                                   1
#define mmRLC_GPM_GENERAL_10                                                                           0x4caf
#define mmRLC_GPM_GENERAL_10_BASE_IDX                                                                  1
#define mmRLC_GPM_GENERAL_11                                                                           0x4cb0
#define mmRLC_GPM_GENERAL_11_BASE_IDX                                                                  1
#define mmRLC_GPM_GENERAL_12                                                                           0x4cb1
#define mmRLC_GPM_GENERAL_12_BASE_IDX                                                                  1
#define mmRLC_GPM_UTCL1_CNTL_0                                                                         0x4cb2
#define mmRLC_GPM_UTCL1_CNTL_0_BASE_IDX                                                                1
#define mmRLC_SPM_UTCL1_CNTL                                                                           0x4cb5
#define mmRLC_SPM_UTCL1_CNTL_BASE_IDX                                                                  1
#define mmRLC_UTCL1_STATUS_2                                                                           0x4cb6
#define mmRLC_UTCL1_STATUS_2_BASE_IDX                                                                  1
#define mmRLC_LB_CONFIG_2                                                                              0x4cb8
#define mmRLC_LB_CONFIG_2_BASE_IDX                                                                     1
#define mmRLC_LB_CONFIG_3                                                                              0x4cb9
#define mmRLC_LB_CONFIG_3_BASE_IDX                                                                     1
#define mmRLC_LB_CONFIG_4                                                                              0x4cba
#define mmRLC_LB_CONFIG_4_BASE_IDX                                                                     1
#define mmRLC_LB_DEBUG_1                                                                               0x4cbb
#define mmRLC_LB_DEBUG_1_BASE_IDX                                                                      1
#define mmRLC_SPM_UTCL1_ERROR_1                                                                        0x4cbc
#define mmRLC_SPM_UTCL1_ERROR_1_BASE_IDX                                                               1
#define mmRLC_SPM_UTCL1_ERROR_2                                                                        0x4cbd
#define mmRLC_SPM_UTCL1_ERROR_2_BASE_IDX                                                               1
#define mmRLC_GPM_UTCL1_TH0_ERROR_1                                                                    0x4cbe
#define mmRLC_GPM_UTCL1_TH0_ERROR_1_BASE_IDX                                                           1
#define mmRLC_LB_CONFIG_1                                                                              0x4cbf
#define mmRLC_LB_CONFIG_1_BASE_IDX                                                                     1
#define mmRLC_GPM_UTCL1_TH0_ERROR_2                                                                    0x4cc0
#define mmRLC_GPM_UTCL1_TH0_ERROR_2_BASE_IDX                                                           1
#define mmRLC_CGCG_CGLS_CTRL_3D                                                                        0x4cc5
#define mmRLC_CGCG_CGLS_CTRL_3D_BASE_IDX                                                               1
#define mmRLC_CGCG_RAMP_CTRL_3D                                                                        0x4cc6
#define mmRLC_CGCG_RAMP_CTRL_3D_BASE_IDX                                                               1
#define mmRLC_SEMAPHORE_0                                                                              0x4cc7
#define mmRLC_SEMAPHORE_0_BASE_IDX                                                                     1
#define mmRLC_SEMAPHORE_1                                                                              0x4cc8
#define mmRLC_SEMAPHORE_1_BASE_IDX                                                                     1
#define mmRLC_PREWALKER_UTCL1_CNTL                                                                     0x4ccd
#define mmRLC_PREWALKER_UTCL1_CNTL_BASE_IDX                                                            1
#define mmRLC_PREWALKER_UTCL1_TRIG                                                                     0x4cce
#define mmRLC_PREWALKER_UTCL1_TRIG_BASE_IDX                                                            1
#define mmRLC_PREWALKER_UTCL1_ADDR_LSB                                                                 0x4ccf
#define mmRLC_PREWALKER_UTCL1_ADDR_LSB_BASE_IDX                                                        1
#define mmRLC_PREWALKER_UTCL1_ADDR_MSB                                                                 0x4cd0
#define mmRLC_PREWALKER_UTCL1_ADDR_MSB_BASE_IDX                                                        1
#define mmRLC_PREWALKER_UTCL1_SIZE_LSB                                                                 0x4cd1
#define mmRLC_PREWALKER_UTCL1_SIZE_LSB_BASE_IDX                                                        1
#define mmRLC_PREWALKER_UTCL1_SIZE_MSB                                                                 0x4cd2
#define mmRLC_PREWALKER_UTCL1_SIZE_MSB_BASE_IDX                                                        1
#define mmRLC_UTCL1_STATUS                                                                             0x4cd4
#define mmRLC_UTCL1_STATUS_BASE_IDX                                                                    1
#define mmRLC_R2I_CNTL_0                                                                               0x4cd5
#define mmRLC_R2I_CNTL_0_BASE_IDX                                                                      1
#define mmRLC_R2I_CNTL_1                                                                               0x4cd6
#define mmRLC_R2I_CNTL_1_BASE_IDX                                                                      1
#define mmRLC_R2I_CNTL_2                                                                               0x4cd7
#define mmRLC_R2I_CNTL_2_BASE_IDX                                                                      1
#define mmRLC_R2I_CNTL_3                                                                               0x4cd8
#define mmRLC_R2I_CNTL_3_BASE_IDX                                                                      1
#define mmRLC_LB_WGP_STAT                                                                              0x4cda
#define mmRLC_LB_WGP_STAT_BASE_IDX                                                                     1
#define mmRLC_GPM_INT_STAT_TH0                                                                         0x4cdc
#define mmRLC_GPM_INT_STAT_TH0_BASE_IDX                                                                1
#define mmRLC_GPM_GENERAL_13                                                                           0x4cdd
#define mmRLC_GPM_GENERAL_13_BASE_IDX                                                                  1
#define mmRLC_GPM_GENERAL_14                                                                           0x4cde
#define mmRLC_GPM_GENERAL_14_BASE_IDX                                                                  1
#define mmRLC_GPM_GENERAL_15                                                                           0x4cdf
#define mmRLC_GPM_GENERAL_15_BASE_IDX                                                                  1
#define mmRLC_SPARE_INT_1                                                                              0x4ce0
#define mmRLC_SPARE_INT_1_BASE_IDX                                                                     1
#define mmRLC_SEMAPHORE_2                                                                              0x4ce3
#define mmRLC_SEMAPHORE_2_BASE_IDX                                                                     1
#define mmRLC_SEMAPHORE_3                                                                              0x4ce4
#define mmRLC_SEMAPHORE_3_BASE_IDX                                                                     1
#define mmRLC_SMU_ARGUMENT_3                                                                           0x4ce5
#define mmRLC_SMU_ARGUMENT_3_BASE_IDX                                                                  1
#define mmRLC_SMU_ARGUMENT_4                                                                           0x4ce6
#define mmRLC_SMU_ARGUMENT_4_BASE_IDX                                                                  1
#define mmRLC_GPU_CLOCK_COUNT_LSB_1                                                                    0x4ce8
#define mmRLC_GPU_CLOCK_COUNT_LSB_1_BASE_IDX                                                           1
#define mmRLC_GPU_CLOCK_COUNT_MSB_1                                                                    0x4ce9
#define mmRLC_GPU_CLOCK_COUNT_MSB_1_BASE_IDX                                                           1
#define mmRLC_CAPTURE_GPU_CLOCK_COUNT_1                                                                0x4cea
#define mmRLC_CAPTURE_GPU_CLOCK_COUNT_1_BASE_IDX                                                       1
#define mmRLC_GPU_CLOCK_COUNT_LSB_2                                                                    0x4ceb
#define mmRLC_GPU_CLOCK_COUNT_LSB_2_BASE_IDX                                                           1
#define mmRLC_GPU_CLOCK_COUNT_MSB_2                                                                    0x4cec
#define mmRLC_GPU_CLOCK_COUNT_MSB_2_BASE_IDX                                                           1
#define mmRLC_CAPTURE_GPU_CLOCK_COUNT_2                                                                0x4cef
#define mmRLC_CAPTURE_GPU_CLOCK_COUNT_2_BASE_IDX                                                       1
#define mmRLC_RLCV_SPARE_INT                                                                           0x4d00
#define mmRLC_RLCV_SPARE_INT_BASE_IDX                                                                  1
#define mmRLC_FIREWALL_VIOLATION                                                                       0x4d02
#define mmRLC_FIREWALL_VIOLATION_BASE_IDX                                                              1
#define mmRLC_SRM_FIREWALL_VIOLATION                                                                   0x4d03
#define mmRLC_SRM_FIREWALL_VIOLATION_BASE_IDX                                                          1
#define mmRLC_SMU_CLK_REQ                                                                              0x4d08
#define mmRLC_SMU_CLK_REQ_BASE_IDX                                                                     1
#define mmRLC_CP_STAT_INVAL_STAT                                                                       0x4d09
#define mmRLC_CP_STAT_INVAL_STAT_BASE_IDX                                                              1
#define mmRLC_CP_STAT_INVAL_CTRL                                                                       0x4d0a
#define mmRLC_CP_STAT_INVAL_CTRL_BASE_IDX                                                              1
#define mmRLC_CLK_STATUS                                                                               0x4d0b
#define mmRLC_CLK_STATUS_BASE_IDX                                                                      1
#define mmRLC_GPM_GENERAL_16                                                                           0x4d14
#define mmRLC_GPM_GENERAL_16_BASE_IDX                                                                  1
#define mmRLC_SPM_SAMPLE_CNT                                                                           0x4d25
#define mmRLC_SPM_SAMPLE_CNT_BASE_IDX                                                                  1
#define mmRLC_CAC_MASK_CNTL                                                                            0x4d45
#define mmRLC_CAC_MASK_CNTL_BASE_IDX                                                                   1
#define mmRLC_GPU_CLOCK_COUNT_SPM_LSB                                                                  0x4de4
#define mmRLC_GPU_CLOCK_COUNT_SPM_LSB_BASE_IDX                                                         1
#define mmRLC_GPU_CLOCK_COUNT_SPM_MSB                                                                  0x4de5
#define mmRLC_GPU_CLOCK_COUNT_SPM_MSB_BASE_IDX                                                         1
#define mmRLC_SPM_THREAD_TRACE_CTRL                                                                    0x4de6
#define mmRLC_SPM_THREAD_TRACE_CTRL_BASE_IDX                                                           1
#define mmRLC_LB_CNTR_2                                                                                0x4de7
#define mmRLC_LB_CNTR_2_BASE_IDX                                                                       1
#define mmRLC_CPAXI_DOORBELL_MON_CTRL                                                                  0x4df1
#define mmRLC_CPAXI_DOORBELL_MON_CTRL_BASE_IDX                                                         1
#define mmRLC_CPAXI_DOORBELL_MON_STAT                                                                  0x4df2
#define mmRLC_CPAXI_DOORBELL_MON_STAT_BASE_IDX                                                         1
#define mmRLC_CPAXI_DOORBELL_MON_DATA_LSB                                                              0x4df3
#define mmRLC_CPAXI_DOORBELL_MON_DATA_LSB_BASE_IDX                                                     1
#define mmRLC_CPAXI_DOORBELL_MON_DATA_MSB                                                              0x4df4
#define mmRLC_CPAXI_DOORBELL_MON_DATA_MSB_BASE_IDX                                                     1


// addressBlock: gc_rlcsdec
// base address: 0x3b980
#define mmRLC_RLCS_DEC_START                                                                           0x4e60
#define mmRLC_RLCS_DEC_START_BASE_IDX                                                                  1
#define mmRLC_RLCS_DEC_DUMP_ADDR                                                                       0x4e61
#define mmRLC_RLCS_DEC_DUMP_ADDR_BASE_IDX                                                              1
#define mmRLC_RLCS_EXCEPTION_REG_1                                                                     0x4e62
#define mmRLC_RLCS_EXCEPTION_REG_1_BASE_IDX                                                            1
#define mmRLC_RLCS_EXCEPTION_REG_2                                                                     0x4e63
#define mmRLC_RLCS_EXCEPTION_REG_2_BASE_IDX                                                            1
#define mmRLC_RLCS_EXCEPTION_REG_3                                                                     0x4e64
#define mmRLC_RLCS_EXCEPTION_REG_3_BASE_IDX                                                            1
#define mmRLC_RLCS_EXCEPTION_REG_4                                                                     0x4e65
#define mmRLC_RLCS_EXCEPTION_REG_4_BASE_IDX                                                            1
#define mmRLC_RLCS_GENERAL_6                                                                           0x4e66
#define mmRLC_RLCS_GENERAL_6_BASE_IDX                                                                  1
#define mmRLC_RLCS_GENERAL_7                                                                           0x4e67
#define mmRLC_RLCS_GENERAL_7_BASE_IDX                                                                  1
#define mmRLC_RLCS_CGCG_REQUEST                                                                        0x4e68
#define mmRLC_RLCS_CGCG_REQUEST_BASE_IDX                                                               1
#define mmRLC_RLCS_CGCG_STATUS                                                                         0x4e69
#define mmRLC_RLCS_CGCG_STATUS_BASE_IDX                                                                1
#define mmRLC_RLCS_GFX_DS_CNTL                                                                         0x4e6d
#define mmRLC_RLCS_GFX_DS_CNTL_BASE_IDX                                                                1
#define mmRLC_GPM_STAT                                                                                 0x4e6e
#define mmRLC_GPM_STAT_BASE_IDX                                                                        1
#define mmRLC_RLCS_GPM_STAT                                                                            0x4e6e
#define mmRLC_RLCS_GPM_STAT_BASE_IDX                                                                   1
#define mmRLC_RLCS_ABORTED_PD_SEQUENCE                                                                 0x4e6f
#define mmRLC_RLCS_ABORTED_PD_SEQUENCE_BASE_IDX                                                        1
#define mmRLC_RLCS_DIDT_FORCE_STALL                                                                    0x4e70
#define mmRLC_RLCS_DIDT_FORCE_STALL_BASE_IDX                                                           1
#define mmRLC_RLCS_GPM_STAT_2                                                                          0x4e75
#define mmRLC_RLCS_GPM_STAT_2_BASE_IDX                                                                 1
#define mmRLC_RLCS_GRBM_SOFT_RESET                                                                     0x4e76
#define mmRLC_RLCS_GRBM_SOFT_RESET_BASE_IDX                                                            1
#define mmRLC_RLCS_PG_CHANGE_STATUS                                                                    0x4e77
#define mmRLC_RLCS_PG_CHANGE_STATUS_BASE_IDX                                                           1
#define mmRLC_RLCS_PG_CHANGE_READ                                                                      0x4e78
#define mmRLC_RLCS_PG_CHANGE_READ_BASE_IDX                                                             1
#define mmRLC_RLCS_LB_STATUS                                                                           0x4e79
#define mmRLC_RLCS_LB_STATUS_BASE_IDX                                                                  1
#define mmRLC_RLCS_LB_READ                                                                             0x4e7a
#define mmRLC_RLCS_LB_READ_BASE_IDX                                                                    1
#define mmRLC_RLCS_LB_CONTROL                                                                          0x4e7b
#define mmRLC_RLCS_LB_CONTROL_BASE_IDX                                                                 1
#define mmRLC_RLCS_IH_SEMAPHORE                                                                        0x4e7c
#define mmRLC_RLCS_IH_SEMAPHORE_BASE_IDX                                                               1
#define mmRLC_RLCS_IH_COOKIE_SEMAPHORE                                                                 0x4e7d
#define mmRLC_RLCS_IH_COOKIE_SEMAPHORE_BASE_IDX                                                        1
#define mmRLC_RLCS_IH_CTRL_1                                                                           0x4e7e
#define mmRLC_RLCS_IH_CTRL_1_BASE_IDX                                                                  1
#define mmRLC_RLCS_IH_CTRL_2                                                                           0x4e7f
#define mmRLC_RLCS_IH_CTRL_2_BASE_IDX                                                                  1
#define mmRLC_RLCS_IH_CTRL_3                                                                           0x4e80
#define mmRLC_RLCS_IH_CTRL_3_BASE_IDX                                                                  1
#define mmRLC_RLCS_IH_STATUS                                                                           0x4e81
#define mmRLC_RLCS_IH_STATUS_BASE_IDX                                                                  1
#define mmRLC_RLCS_WGP_STATUS                                                                          0x4e82
#define mmRLC_RLCS_WGP_STATUS_BASE_IDX                                                                 1
#define mmRLC_RLCS_WGP_READ                                                                            0x4e83
#define mmRLC_RLCS_WGP_READ_BASE_IDX                                                                   1
#define mmRLC_RLCS_CP_INT_CTRL_1                                                                       0x4e84
#define mmRLC_RLCS_CP_INT_CTRL_1_BASE_IDX                                                              1
#define mmRLC_RLCS_CP_INT_CTRL_2                                                                       0x4e85
#define mmRLC_RLCS_CP_INT_CTRL_2_BASE_IDX                                                              1
#define mmRLC_RLCS_CP_INT_INFO_1                                                                       0x4e86
#define mmRLC_RLCS_CP_INT_INFO_1_BASE_IDX                                                              1
#define mmRLC_RLCS_CP_INT_INFO_2                                                                       0x4e87
#define mmRLC_RLCS_CP_INT_INFO_2_BASE_IDX                                                              1
#define mmRLC_RLCS_SPM_INT_CTRL                                                                        0x4e88
#define mmRLC_RLCS_SPM_INT_CTRL_BASE_IDX                                                               1
#define mmRLC_RLCS_SPM_INT_INFO_1                                                                      0x4e89
#define mmRLC_RLCS_SPM_INT_INFO_1_BASE_IDX                                                             1
#define mmRLC_RLCS_SPM_INT_INFO_2                                                                      0x4e8a
#define mmRLC_RLCS_SPM_INT_INFO_2_BASE_IDX                                                             1
#define mmRLC_RLCS_DSM_TRIG                                                                            0x4e8b
#define mmRLC_RLCS_DSM_TRIG_BASE_IDX                                                                   1
#define mmRLC_RLCS_BOOTLOAD_STATUS                                                                     0x4e8d
#define mmRLC_RLCS_BOOTLOAD_STATUS_BASE_IDX                                                            1
#define mmRLC_RLCS_GENERAL_0                                                                           0x4e8f
#define mmRLC_RLCS_GENERAL_0_BASE_IDX                                                                  1
#define mmRLC_RLCS_GENERAL_1                                                                           0x4e90
#define mmRLC_RLCS_GENERAL_1_BASE_IDX                                                                  1
#define mmRLC_RLCS_GENERAL_2                                                                           0x4e91
#define mmRLC_RLCS_GENERAL_2_BASE_IDX                                                                  1
#define mmRLC_RLCS_GENERAL_3                                                                           0x4e92
#define mmRLC_RLCS_GENERAL_3_BASE_IDX                                                                  1
#define mmRLC_RLCS_GENERAL_4                                                                           0x4e93
#define mmRLC_RLCS_GENERAL_4_BASE_IDX                                                                  1
#define mmRLC_RLCS_GENERAL_5                                                                           0x4e94
#define mmRLC_RLCS_GENERAL_5_BASE_IDX                                                                  1
#define mmRLC_RLCS_GRBM_IDLE_BUSY_STAT                                                                 0x4ec1
#define mmRLC_RLCS_GRBM_IDLE_BUSY_STAT_BASE_IDX                                                        1
#define mmRLC_RLCS_GRBM_IDLE_BUSY_INT_CNTL                                                             0x4ec2
#define mmRLC_RLCS_GRBM_IDLE_BUSY_INT_CNTL_BASE_IDX                                                    1
#define mmRLC_RLCS_CMP_IDLE_CNTL                                                                       0x4ec3
#define mmRLC_RLCS_CMP_IDLE_CNTL_BASE_IDX                                                              1
#define mmRLC_RLCS_AUXILIARY_REG_1                                                                     0x4ec5
#define mmRLC_RLCS_AUXILIARY_REG_1_BASE_IDX                                                            1
#define mmRLC_RLCS_AUXILIARY_REG_2                                                                     0x4ec6
#define mmRLC_RLCS_AUXILIARY_REG_2_BASE_IDX                                                            1
#define mmRLC_RLCS_AUXILIARY_REG_3                                                                     0x4ec7
#define mmRLC_RLCS_AUXILIARY_REG_3_BASE_IDX                                                            1
#define mmRLC_RLCS_AUXILIARY_REG_4                                                                     0x4ec8
#define mmRLC_RLCS_AUXILIARY_REG_4_BASE_IDX                                                            1
#define mmRLC_RLCS_SPM_SQTT_MODE                                                                       0x4ee0
#define mmRLC_RLCS_SPM_SQTT_MODE_BASE_IDX                                                              1
#define mmRLC_RLCS_CP_DMA_SRCID_OVER                                                                   0x4ee4
#define mmRLC_RLCS_CP_DMA_SRCID_OVER_BASE_IDX                                                          1
#define mmRLC_RLCS_UTCL2_CNTL                                                                          0x4ee6
#define mmRLC_RLCS_UTCL2_CNTL_BASE_IDX                                                                 1
#define mmRLC_RLCS_BOOTLOAD_ID_STATUS1                                                                 0x4eec
#define mmRLC_RLCS_BOOTLOAD_ID_STATUS1_BASE_IDX                                                        1
#define mmRLC_RLCS_BOOTLOAD_ID_STATUS2                                                                 0x4eed
#define mmRLC_RLCS_BOOTLOAD_ID_STATUS2_BASE_IDX                                                        1
#define mmRLC_RLCS_EDC_INT_CNTL                                                                        0x4eef
#define mmRLC_RLCS_EDC_INT_CNTL_BASE_IDX                                                               1
#define mmRLC_RLCS_KMD_LOG_CNTL1                                                                       0x4ef1
#define mmRLC_RLCS_KMD_LOG_CNTL1_BASE_IDX                                                              1
#define mmRLC_RLCS_KMD_LOG_CNTL2                                                                       0x4ef2
#define mmRLC_RLCS_KMD_LOG_CNTL2_BASE_IDX                                                              1
#define mmRLC_RLCS_GPM_LEGACY_INT_STAT                                                                 0x4ef3
#define mmRLC_RLCS_GPM_LEGACY_INT_STAT_BASE_IDX                                                        1
#define mmRLC_RLCS_GPM_LEGACY_INT_DISABLE                                                              0x4ef4
#define mmRLC_RLCS_GPM_LEGACY_INT_DISABLE_BASE_IDX                                                     1
#define mmRLC_RLCS_BG3D_CTRL                                                                           0x4ef9
#define mmRLC_RLCS_BG3D_CTRL_BASE_IDX                                                                  1
#define mmRLC_RLCS_SRM_SRCID_CNTL                                                                      0x4efd
#define mmRLC_RLCS_SRM_SRCID_CNTL_BASE_IDX                                                             1
#define mmRLC_RLCS_GCR_DATA_0                                                                          0x4efe
#define mmRLC_RLCS_GCR_DATA_0_BASE_IDX                                                                 1
#define mmRLC_RLCS_GCR_DATA_1                                                                          0x4eff
#define mmRLC_RLCS_GCR_DATA_1_BASE_IDX                                                                 1
#define mmRLC_RLCS_GCR_DATA_2                                                                          0x4f00
#define mmRLC_RLCS_GCR_DATA_2_BASE_IDX                                                                 1
#define mmRLC_RLCS_GCR_DATA_3                                                                          0x4f01
#define mmRLC_RLCS_GCR_DATA_3_BASE_IDX                                                                 1
#define mmRLC_RLCS_GCR_STATUS                                                                          0x4f02
#define mmRLC_RLCS_GCR_STATUS_BASE_IDX                                                                 1
#define mmRLC_RLCS_PERFMON_CLK_CNTL_UCODE                                                              0x4f03
#define mmRLC_RLCS_PERFMON_CLK_CNTL_UCODE_BASE_IDX                                                     1
#define mmRLC_RLCS_DEC_END                                                                             0x4fff
#define mmRLC_RLCS_DEC_END_BASE_IDX                                                                    1


// addressBlock: gc_pwrdec
// base address: 0x3c000
#define mmCGTS_TCC_DISABLE                                                                             0x5006
#define mmCGTS_TCC_DISABLE_BASE_IDX                                                                    1
#define mmCGTS_USER_TCC_DISABLE                                                                        0x5007
#define mmCGTS_USER_TCC_DISABLE_BASE_IDX                                                               1
#define mmSPI_REP_FGCG_CTRL                                                                            0x5079
#define mmSPI_REP_FGCG_CTRL_BASE_IDX                                                                   1
#define mmSPI_REP_FGCG_CTRL_1                                                                          0x5079
#define mmSPI_REP_FGCG_CTRL_1_BASE_IDX                                                                 1
#define mmCGTT_SPI_RA0_CLK_CTRL                                                                        0x507a
#define mmCGTT_SPI_RA0_CLK_CTRL_BASE_IDX                                                               1
#define mmCGTT_SPI_RA1_CLK_CTRL                                                                        0x507b
#define mmCGTT_SPI_RA1_CLK_CTRL_BASE_IDX                                                               1
#define mmCGTT_SPI_CS_CLK_CTRL                                                                         0x507c
#define mmCGTT_SPI_CS_CLK_CTRL_BASE_IDX                                                                1
#define mmCGTT_SPI_PS_CLK_CTRL                                                                         0x507d
#define mmCGTT_SPI_PS_CLK_CTRL_BASE_IDX                                                                1
#define mmCGTT_SPIS_CLK_CTRL                                                                           0x507e
#define mmCGTT_SPIS_CLK_CTRL_BASE_IDX                                                                  1
#define mmCGTX_SPI_DEBUG_CLK_CTRL                                                                      0x507f
#define mmCGTX_SPI_DEBUG_CLK_CTRL_BASE_IDX                                                             1
#define mmCGTT_SPI_CLK_CTRL                                                                            0x5080
#define mmCGTT_SPI_CLK_CTRL_BASE_IDX                                                                   1
#define mmCGTT_PC_CLK_CTRL                                                                             0x5081
#define mmCGTT_PC_CLK_CTRL_BASE_IDX                                                                    1
#define mmCGTT_BCI_CLK_CTRL                                                                            0x5082
#define mmCGTT_BCI_CLK_CTRL_BASE_IDX                                                                   1
#define mmCGTT_VGT_CLK_CTRL                                                                            0x5084
#define mmCGTT_VGT_CLK_CTRL_BASE_IDX                                                                   1
#define mmCGTT_IA_CLK_CTRL                                                                             0x5085
#define mmCGTT_IA_CLK_CTRL_BASE_IDX                                                                    1
#define mmCGTT_WD_CLK_CTRL                                                                             0x5086
#define mmCGTT_WD_CLK_CTRL_BASE_IDX                                                                    1
#define mmCGTT_GS_NGG_CLK_CTRL                                                                         0x5087
#define mmCGTT_GS_NGG_CLK_CTRL_BASE_IDX                                                                1
#define mmCGTT_PA_CLK_CTRL                                                                             0x5088
#define mmCGTT_PA_CLK_CTRL_BASE_IDX                                                                    1
#define mmCGTT_SC_CLK_CTRL0                                                                            0x5089
#define mmCGTT_SC_CLK_CTRL0_BASE_IDX                                                                   1
#define mmCGTT_SC_CLK_CTRL1                                                                            0x508a
#define mmCGTT_SC_CLK_CTRL1_BASE_IDX                                                                   1
#define mmCGTT_SC_CLK_CTRL2                                                                            0x508b
#define mmCGTT_SC_CLK_CTRL2_BASE_IDX                                                                   1
#define mmCGTT_SQ_CLK_CTRL                                                                             0x508c
#define mmCGTT_SQ_CLK_CTRL_BASE_IDX                                                                    1
#define mmCGTT_SQG_CLK_CTRL                                                                            0x508d
#define mmCGTT_SQG_CLK_CTRL_BASE_IDX                                                                   1
#define mmSQ_ALU_CLK_CTRL                                                                              0x508e
#define mmSQ_ALU_CLK_CTRL_BASE_IDX                                                                     1
#define mmSQ_TEX_CLK_CTRL                                                                              0x508f
#define mmSQ_TEX_CLK_CTRL_BASE_IDX                                                                     1
#define mmSQ_LDS_CLK_CTRL                                                                              0x5090
#define mmSQ_LDS_CLK_CTRL_BASE_IDX                                                                     1
#define mmSQ_CLK_CTRL                                                                                  0x5091
#define mmSQ_CLK_CTRL_BASE_IDX                                                                         1
#define mmICG_SQ_CLK_CTRL                                                                              0x5092
#define mmICG_SQ_CLK_CTRL_BASE_IDX                                                                     1
#define mmICG_SP_CLK_CTRL                                                                              0x5093
#define mmICG_SP_CLK_CTRL_BASE_IDX                                                                     1
#define mmCGTT_SX_CLK_CTRL0                                                                            0x5094
#define mmCGTT_SX_CLK_CTRL0_BASE_IDX                                                                   1
#define mmCGTT_SX_CLK_CTRL1                                                                            0x5095
#define mmCGTT_SX_CLK_CTRL1_BASE_IDX                                                                   1
#define mmCGTT_SX_CLK_CTRL2                                                                            0x5096
#define mmCGTT_SX_CLK_CTRL2_BASE_IDX                                                                   1
#define mmCGTT_SX_CLK_CTRL3                                                                            0x5097
#define mmCGTT_SX_CLK_CTRL3_BASE_IDX                                                                   1
#define mmCGTT_SX_CLK_CTRL4                                                                            0x5098
#define mmCGTT_SX_CLK_CTRL4_BASE_IDX                                                                   1
#define mmSX_REP_FGCG_CTRL                                                                             0x5099
#define mmSX_REP_FGCG_CTRL_BASE_IDX                                                                    1
#define mmTD_CGTT_CTRL                                                                                 0x509c
#define mmTD_CGTT_CTRL_BASE_IDX                                                                        1
#define mmTA_CGTT_CTRL                                                                                 0x509d
#define mmTA_CGTT_CTRL_BASE_IDX                                                                        1
#define mmDB_CGTT_CLK_CTRL_0                                                                           0x50a4
#define mmDB_CGTT_CLK_CTRL_0_BASE_IDX                                                                  1
#define mmCB_CGTT_SCLK_CTRL                                                                            0x50a8
#define mmCB_CGTT_SCLK_CTRL_BASE_IDX                                                                   1
#define mmCB_CGTT_SCLK_CTRL1                                                                           0x50a9
#define mmCB_CGTT_SCLK_CTRL1_BASE_IDX                                                                  1
#define mmGL2A_CGTT_SCLK_CTRL                                                                          0x50ac
#define mmGL2A_CGTT_SCLK_CTRL_BASE_IDX                                                                 1
#define mmGL2A_CGTT_SCLK_CTRL_1                                                                        0x50ad
#define mmGL2A_CGTT_SCLK_CTRL_1_BASE_IDX                                                               1
#define mmGL2A_CGTT_SCLK_CTRL_2                                                                        0x50ae
#define mmGL2A_CGTT_SCLK_CTRL_2_BASE_IDX                                                               1
#define mmCGTT_CP_CLK_CTRL                                                                             0x50b0
#define mmCGTT_CP_CLK_CTRL_BASE_IDX                                                                    1
#define mmCGTT_CPF_CLK_CTRL                                                                            0x50b1
#define mmCGTT_CPF_CLK_CTRL_BASE_IDX                                                                   1
#define mmCGTT_CPC_CLK_CTRL                                                                            0x50b2
#define mmCGTT_CPC_CLK_CTRL_BASE_IDX                                                                   1
#define mmCGTT_RLC_CLK_CTRL                                                                            0x50b5
#define mmCGTT_RLC_CLK_CTRL_BASE_IDX                                                                   1
#define mmGFX_ICG_RMI_CTRL                                                                             0x50c0
#define mmGFX_ICG_RMI_CTRL_BASE_IDX                                                                    1
#define mmGCR_CGTT_SCLK_CTRL                                                                           0x50c2
#define mmGCR_CGTT_SCLK_CTRL_BASE_IDX                                                                  1
#define mmUTCL1_CGTT_CLK_CTRL                                                                          0x50c3
#define mmUTCL1_CGTT_CLK_CTRL_BASE_IDX                                                                 1
#define mmSE_CAC_CGTT_CLK_CTRL                                                                         0x50d0
#define mmSE_CAC_CGTT_CLK_CTRL_BASE_IDX                                                                1
#define mmGC_CAC_CGTT_CLK_CTRL                                                                         0x50d8
#define mmGC_CAC_CGTT_CLK_CTRL_BASE_IDX                                                                1
#define mmGRBM_CGTT_CLK_CNTL                                                                           0x50e0
#define mmGRBM_CGTT_CLK_CNTL_BASE_IDX                                                                  1
#define mmCGTT_GL1C_4CYCLE_CLK_CTRL                                                                    0x50ec
#define mmCGTT_GL1C_4CYCLE_CLK_CTRL_BASE_IDX                                                           1
#define mmCGTT_GL1C_2CYCLE_CLK_CTRL0                                                                   0x50ed
#define mmCGTT_GL1C_2CYCLE_CLK_CTRL0_BASE_IDX                                                          1
#define mmCGTT_GL1C_2CYCLE_CLK_CTRL1                                                                   0x50ee
#define mmCGTT_GL1C_2CYCLE_CLK_CTRL1_BASE_IDX                                                          1
#define mmCGTT_GL1A_4CYCLE_CLK_CTRL                                                                    0x50f0
#define mmCGTT_GL1A_4CYCLE_CLK_CTRL_BASE_IDX                                                           1
#define mmCGTT_CHA_4CYCLE_CLK_CTRL                                                                     0x50f1
#define mmCGTT_CHA_4CYCLE_CLK_CTRL_BASE_IDX                                                            1
#define mmCGTT_GL1A_2CYCLE_CLK_CTRL                                                                    0x50f2
#define mmCGTT_GL1A_2CYCLE_CLK_CTRL_BASE_IDX                                                           1
#define mmCGTT_CHA_2CYCLE_CLK_CTRL                                                                     0x50f3
#define mmCGTT_CHA_2CYCLE_CLK_CTRL_BASE_IDX                                                            1
#define mmCGTT_GL1A_FABRIC_BLK_CLK_CTRL                                                                0x50f4
#define mmCGTT_GL1A_FABRIC_BLK_CLK_CTRL_BASE_IDX                                                       1
#define mmCGTT_GL1A_4CYCLE_CLK_CTRL_2                                                                  0x50f5
#define mmCGTT_GL1A_4CYCLE_CLK_CTRL_2_BASE_IDX                                                         1
#define mmCGTT_PH_CLK_CTRL0                                                                            0x50f8
#define mmCGTT_PH_CLK_CTRL0_BASE_IDX                                                                   1
#define mmCGTT_PH_CLK_CTRL1                                                                            0x50f9
#define mmCGTT_PH_CLK_CTRL1_BASE_IDX                                                                   1
#define mmCGTT_PH_CLK_CTRL2                                                                            0x50fa
#define mmCGTT_PH_CLK_CTRL2_BASE_IDX                                                                   1
#define mmCGTT_PH_CLK_CTRL3                                                                            0x50fb
#define mmCGTT_PH_CLK_CTRL3_BASE_IDX                                                                   1
#define mmGL2C_CGTT_SCLK_CTRL                                                                          0x50fc
#define mmGL2C_CGTT_SCLK_CTRL_BASE_IDX                                                                 1
#define mmGL2C_CGTT_SCLK_CTRL_1                                                                        0x50fd
#define mmGL2C_CGTT_SCLK_CTRL_1_BASE_IDX                                                               1
#define mmCGTT_TCP_CLK_CTRL_0                                                                          0x5100
#define mmCGTT_TCP_CLK_CTRL_0_BASE_IDX                                                                 1
#define mmCGTT_TCP_CLK_CTRL_1                                                                          0x510c
#define mmCGTT_TCP_CLK_CTRL_1_BASE_IDX                                                                 1
#define mmICG_LDS_CLK_CTRL                                                                             0x5114
#define mmICG_LDS_CLK_CTRL_BASE_IDX                                                                    1
#define mmCGTT_CHC_4CYCLE_CLK_CTRL                                                                     0x5140
#define mmCGTT_CHC_4CYCLE_CLK_CTRL_BASE_IDX                                                            1
#define mmCGTT_CHC_2CYCLE_CLK_CTRL0                                                                    0x5141
#define mmCGTT_CHC_2CYCLE_CLK_CTRL0_BASE_IDX                                                           1
#define mmCGTT_CHC_2CYCLE_CLK_CTRL1                                                                    0x5142
#define mmCGTT_CHC_2CYCLE_CLK_CTRL1_BASE_IDX                                                           1


// addressBlock: gc_hypdec
// base address: 0x3e000
#define mmCP_HYP_GEN_BASE_LO                                                                           0x5812
#define mmCP_HYP_GEN_BASE_LO_BASE_IDX                                                                  1
#define mmCP_HYP_GEN_BASE_HI                                                                           0x5813
#define mmCP_HYP_GEN_BASE_HI_BASE_IDX                                                                  1
#define mmCP_HYP_PFP_UCODE_ADDR                                                                        0x5814
#define mmCP_HYP_PFP_UCODE_ADDR_BASE_IDX                                                               1
#define mmCP_PFP_UCODE_ADDR                                                                            0x5814
#define mmCP_PFP_UCODE_ADDR_BASE_IDX                                                                   1
#define mmCP_HYP_PFP_UCODE_DATA                                                                        0x5815
#define mmCP_HYP_PFP_UCODE_DATA_BASE_IDX                                                               1
#define mmCP_PFP_UCODE_DATA                                                                            0x5815
#define mmCP_PFP_UCODE_DATA_BASE_IDX                                                                   1
#define mmCP_HYP_ME_UCODE_ADDR                                                                         0x5816
#define mmCP_HYP_ME_UCODE_ADDR_BASE_IDX                                                                1
#define mmCP_ME_RAM_RADDR                                                                              0x5816
#define mmCP_ME_RAM_RADDR_BASE_IDX                                                                     1
#define mmCP_ME_RAM_WADDR                                                                              0x5816
#define mmCP_ME_RAM_WADDR_BASE_IDX                                                                     1
#define mmCP_HYP_ME_UCODE_DATA                                                                         0x5817
#define mmCP_HYP_ME_UCODE_DATA_BASE_IDX                                                                1
#define mmCP_ME_RAM_DATA                                                                               0x5817
#define mmCP_ME_RAM_DATA_BASE_IDX                                                                      1
#define mmCP_HYP_MEC1_UCODE_ADDR                                                                       0x581a
#define mmCP_HYP_MEC1_UCODE_ADDR_BASE_IDX                                                              1
#define mmCP_MEC_ME1_UCODE_ADDR                                                                        0x581a
#define mmCP_MEC_ME1_UCODE_ADDR_BASE_IDX                                                               1
#define mmCP_HYP_MEC1_UCODE_DATA                                                                       0x581b
#define mmCP_HYP_MEC1_UCODE_DATA_BASE_IDX                                                              1
#define mmCP_MEC_ME1_UCODE_DATA                                                                        0x581b
#define mmCP_MEC_ME1_UCODE_DATA_BASE_IDX                                                               1
#define mmCP_HYP_PFP_UCODE_CHKSUM                                                                      0x581e
#define mmCP_HYP_PFP_UCODE_CHKSUM_BASE_IDX                                                             1
#define mmCP_HYP_ME_UCODE_CHKSUM                                                                       0x5820
#define mmCP_HYP_ME_UCODE_CHKSUM_BASE_IDX                                                              1
#define mmCP_HYP_MEC_ME1_UCODE_CHKSUM                                                                  0x5821
#define mmCP_HYP_MEC_ME1_UCODE_CHKSUM_BASE_IDX                                                         1
#define mmCP_HYP_FIREWALL_MODIFIED_MASK                                                                0x5823
#define mmCP_HYP_FIREWALL_MODIFIED_MASK_BASE_IDX                                                       1
#define mmCP_HYP_CPC_SECURE_REG0                                                                       0x5824
#define mmCP_HYP_CPC_SECURE_REG0_BASE_IDX                                                              1
#define mmCP_HYP_CPC_SECURE_REG1                                                                       0x5825
#define mmCP_HYP_CPC_SECURE_REG1_BASE_IDX                                                              1
#define mmCP_HYP_CPC_SECURE_REG2                                                                       0x5826
#define mmCP_HYP_CPC_SECURE_REG2_BASE_IDX                                                              1
#define mmCP_HYP_CPC_SECURE_REG3                                                                       0x5827
#define mmCP_HYP_CPC_SECURE_REG3_BASE_IDX                                                              1
#define mmCP_PFP_IC_BASE_LO                                                                            0x5840
#define mmCP_PFP_IC_BASE_LO_BASE_IDX                                                                   1
#define mmCP_PFP_IC_BASE_HI                                                                            0x5841
#define mmCP_PFP_IC_BASE_HI_BASE_IDX                                                                   1
#define mmCP_PFP_IC_BASE_CNTL                                                                          0x5842
#define mmCP_PFP_IC_BASE_CNTL_BASE_IDX                                                                 1
#define mmCP_PFP_IC_OP_CNTL                                                                            0x5843
#define mmCP_PFP_IC_OP_CNTL_BASE_IDX                                                                   1
#define mmCP_ME_IC_BASE_LO                                                                             0x5844
#define mmCP_ME_IC_BASE_LO_BASE_IDX                                                                    1
#define mmCP_ME_IC_BASE_HI                                                                             0x5845
#define mmCP_ME_IC_BASE_HI_BASE_IDX                                                                    1
#define mmCP_ME_IC_BASE_CNTL                                                                           0x5846
#define mmCP_ME_IC_BASE_CNTL_BASE_IDX                                                                  1
#define mmCP_ME_IC_OP_CNTL                                                                             0x5847
#define mmCP_ME_IC_OP_CNTL_BASE_IDX                                                                    1
#define mmCP_CPC_IC_BASE_LO                                                                            0x584c
#define mmCP_CPC_IC_BASE_LO_BASE_IDX                                                                   1
#define mmCP_CPC_IC_BASE_HI                                                                            0x584d
#define mmCP_CPC_IC_BASE_HI_BASE_IDX                                                                   1
#define mmCP_CPC_IC_BASE_CNTL                                                                          0x584e
#define mmCP_CPC_IC_BASE_CNTL_BASE_IDX                                                                 1
#define mmCP_CPC_IC_OP_CNTL                                                                            0x584f
#define mmCP_CPC_IC_OP_CNTL_BASE_IDX                                                                   1
#define mmCP_TMZ_CNTL                                                                                  0x585f
#define mmCP_TMZ_CNTL_BASE_IDX                                                                         1
#define mmGRBM_GFX_INDEX_SR_SELECT                                                                     0x5a00
#define mmGRBM_GFX_INDEX_SR_SELECT_BASE_IDX                                                            1
#define mmGRBM_GFX_INDEX_SR_DATA                                                                       0x5a01
#define mmGRBM_GFX_INDEX_SR_DATA_BASE_IDX                                                              1
#define mmGRBM_GFX_CNTL_SR_SELECT                                                                      0x5a02
#define mmGRBM_GFX_CNTL_SR_SELECT_BASE_IDX                                                             1
#define mmGRBM_GFX_CNTL_SR_DATA                                                                        0x5a03
#define mmGRBM_GFX_CNTL_SR_DATA_BASE_IDX                                                               1
#define mmGRBM_CAM_INDEX                                                                               0x5a04
#define mmGRBM_CAM_INDEX_BASE_IDX                                                                      1
#define mmGRBM_HYP_CAM_INDEX                                                                           0x5a04
#define mmGRBM_HYP_CAM_INDEX_BASE_IDX                                                                  1
#define mmGRBM_CAM_DATA                                                                                0x5a05
#define mmGRBM_CAM_DATA_BASE_IDX                                                                       1
#define mmGRBM_HYP_CAM_DATA                                                                            0x5a05
#define mmGRBM_HYP_CAM_DATA_BASE_IDX                                                                   1
#define mmGRBM_CAM_DATA_UPPER                                                                          0x5a06
#define mmGRBM_CAM_DATA_UPPER_BASE_IDX                                                                 1
#define mmGRBM_HYP_CAM_DATA_UPPER                                                                      0x5a06
#define mmGRBM_HYP_CAM_DATA_UPPER_BASE_IDX                                                             1
#define mmGC_IH_COOKIE_0_PTR                                                                           0x5a07
#define mmGC_IH_COOKIE_0_PTR_BASE_IDX                                                                  1
#define mmGRBM_SE_REMAP_CNTL                                                                           0x5a08
#define mmGRBM_SE_REMAP_CNTL_BASE_IDX                                                                  1
#define mmGRBM_SA_REMAP_CNTL                                                                           0x5a09
#define mmGRBM_SA_REMAP_CNTL_BASE_IDX                                                                  1
#define mmRLC_GC_FUSESTRAP_INACTIVE_WGP                                                                0x5b07
#define mmRLC_GC_FUSESTRAP_INACTIVE_WGP_BASE_IDX                                                       1
#define mmRLC_GC_FUSESTRAP_INACTIVE_RB                                                                 0x5b08
#define mmRLC_GC_FUSESTRAP_INACTIVE_RB_BASE_IDX                                                        1
#define mmRLC_GC_FUSESTRAP_INACTIVE_GL2C                                                               0x5b09
#define mmRLC_GC_FUSESTRAP_INACTIVE_GL2C_BASE_IDX                                                      1
#define mmRLC_GC_FUSESTRAP_MISC                                                                        0x5b0a
#define mmRLC_GC_FUSESTRAP_MISC_BASE_IDX                                                               1
#define mmRLC_SDMA0_STATUS                                                                             0x5b12
#define mmRLC_SDMA0_STATUS_BASE_IDX                                                                    1
#define mmRLC_SDMA1_STATUS                                                                             0x5b13
#define mmRLC_SDMA1_STATUS_BASE_IDX                                                                    1
#define mmRLC_SDMA2_STATUS                                                                             0x5b14
#define mmRLC_SDMA2_STATUS_BASE_IDX                                                                    1
#define mmRLC_SDMA3_STATUS                                                                             0x5b15
#define mmRLC_SDMA3_STATUS_BASE_IDX                                                                    1
#define mmRLC_SDMA0_BUSY_STATUS                                                                        0x5b16
#define mmRLC_SDMA0_BUSY_STATUS_BASE_IDX                                                               1
#define mmRLC_SDMA1_BUSY_STATUS                                                                        0x5b17
#define mmRLC_SDMA1_BUSY_STATUS_BASE_IDX                                                               1
#define mmRLC_SDMA2_BUSY_STATUS                                                                        0x5b18
#define mmRLC_SDMA2_BUSY_STATUS_BASE_IDX                                                               1
#define mmRLC_SDMA3_BUSY_STATUS                                                                        0x5b19
#define mmRLC_SDMA3_BUSY_STATUS_BASE_IDX                                                               1
#define mmRLC_HYP_SEMAPHORE_0                                                                          0x5b2e
#define mmRLC_HYP_SEMAPHORE_0_BASE_IDX                                                                 1
#define mmRLC_HYP_SEMAPHORE_1                                                                          0x5b2f
#define mmRLC_HYP_SEMAPHORE_1_BASE_IDX                                                                 1
#define mmRLC_BUSY_CLK_CNTL                                                                            0x5b30
#define mmRLC_BUSY_CLK_CNTL_BASE_IDX                                                                   1
#define mmRLC_CLK_CNTL                                                                                 0x5b31
#define mmRLC_CLK_CNTL_BASE_IDX                                                                        1
#define mmRLC_IH_COOKIE                                                                                0x5b41
#define mmRLC_IH_COOKIE_BASE_IDX                                                                       1
#define mmRLC_IH_COOKIE_CNTL                                                                           0x5b42
#define mmRLC_IH_COOKIE_CNTL_BASE_IDX                                                                  1
#define mmRLC_HYP_RLCG_UCODE_CHKSUM                                                                    0x5b43
#define mmRLC_HYP_RLCG_UCODE_CHKSUM_BASE_IDX                                                           1
#define mmRLC_HYP_SEMAPHORE_2                                                                          0x5b52
#define mmRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1
#define mmRLC_HYP_SEMAPHORE_3                                                                          0x5b53
#define mmRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1
#define mmRLC_HYP_RESET_VECTOR                                                                         0x5b54
#define mmRLC_HYP_RESET_VECTOR_BASE_IDX                                                                1
#define mmRLC_HYP_BOOTLOAD_SIZE                                                                        0x5b5c
#define mmRLC_HYP_BOOTLOAD_SIZE_BASE_IDX                                                               1
#define mmRLC_HYP_BOOTLOAD_ADDR_LO                                                                     0x5b5d
#define mmRLC_HYP_BOOTLOAD_ADDR_LO_BASE_IDX                                                            1
#define mmRLC_HYP_BOOTLOAD_ADDR_HI                                                                     0x5b5e
#define mmRLC_HYP_BOOTLOAD_ADDR_HI_BASE_IDX                                                            1
#define mmRLC_GPM_IRAM_ADDR                                                                            0x5b5f
#define mmRLC_GPM_IRAM_ADDR_BASE_IDX                                                                   1
#define mmRLC_GPM_IRAM_DATA                                                                            0x5b60
#define mmRLC_GPM_IRAM_DATA_BASE_IDX                                                                   1
#define mmRLC_GPM_UCODE_ADDR                                                                           0x5b61
#define mmRLC_GPM_UCODE_ADDR_BASE_IDX                                                                  1
#define mmRLC_GPM_UCODE_DATA                                                                           0x5b62
#define mmRLC_GPM_UCODE_DATA_BASE_IDX                                                                  1
#define mmRLC_RLCV_IRAM_ADDR                                                                           0x5b69
#define mmRLC_RLCV_IRAM_ADDR_BASE_IDX                                                                  1
#define mmRLC_RLCV_IRAM_DATA                                                                           0x5b6a
#define mmRLC_RLCV_IRAM_DATA_BASE_IDX                                                                  1
#define mmRLC_RLCP_IRAM_ADDR                                                                           0x5b6b
#define mmRLC_RLCP_IRAM_ADDR_BASE_IDX                                                                  1
#define mmRLC_RLCP_IRAM_DATA                                                                           0x5b6c
#define mmRLC_RLCP_IRAM_DATA_BASE_IDX                                                                  1
#define mmRLC_SRM_DRAM_ADDR                                                                            0x5b71
#define mmRLC_SRM_DRAM_ADDR_BASE_IDX                                                                   1
#define mmRLC_SRM_DRAM_DATA                                                                            0x5b72
#define mmRLC_SRM_DRAM_DATA_BASE_IDX                                                                   1
#define mmRLC_SRM_ARAM_ADDR                                                                            0x5b73
#define mmRLC_SRM_ARAM_ADDR_BASE_IDX                                                                   1
#define mmRLC_SRM_ARAM_DATA                                                                            0x5b74
#define mmRLC_SRM_ARAM_DATA_BASE_IDX                                                                   1
#define mmRLC_GPM_SCRATCH_ADDR                                                                         0x5b75
#define mmRLC_GPM_SCRATCH_ADDR_BASE_IDX                                                                1
#define mmRLC_GPM_SCRATCH_DATA                                                                         0x5b76
#define mmRLC_GPM_SCRATCH_DATA_BASE_IDX                                                                1


// addressBlock: gc_gcvmsharedhvdec
// base address: 0x3ea00
#define mmGCMC_VM_FB_SIZE_OFFSET_VF0                                                                   0x5a80
#define mmGCMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX                                                          1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF1                                                                   0x5a81
#define mmGCMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX                                                          1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF2                                                                   0x5a82
#define mmGCMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX                                                          1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF3                                                                   0x5a83
#define mmGCMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX                                                          1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF4                                                                   0x5a84
#define mmGCMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX                                                          1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF5                                                                   0x5a85
#define mmGCMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX                                                          1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF6                                                                   0x5a86
#define mmGCMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX                                                          1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF7                                                                   0x5a87
#define mmGCMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX                                                          1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF8                                                                   0x5a88
#define mmGCMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX                                                          1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF9                                                                   0x5a89
#define mmGCMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX                                                          1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF10                                                                  0x5a8a
#define mmGCMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF11                                                                  0x5a8b
#define mmGCMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF12                                                                  0x5a8c
#define mmGCMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF13                                                                  0x5a8d
#define mmGCMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF14                                                                  0x5a8e
#define mmGCMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF15                                                                  0x5a8f
#define mmGCMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF16                                                                  0x5a90
#define mmGCMC_VM_FB_SIZE_OFFSET_VF16_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF17                                                                  0x5a91
#define mmGCMC_VM_FB_SIZE_OFFSET_VF17_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF18                                                                  0x5a92
#define mmGCMC_VM_FB_SIZE_OFFSET_VF18_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF19                                                                  0x5a93
#define mmGCMC_VM_FB_SIZE_OFFSET_VF19_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF20                                                                  0x5a94
#define mmGCMC_VM_FB_SIZE_OFFSET_VF20_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF21                                                                  0x5a95
#define mmGCMC_VM_FB_SIZE_OFFSET_VF21_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF22                                                                  0x5a96
#define mmGCMC_VM_FB_SIZE_OFFSET_VF22_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF23                                                                  0x5a97
#define mmGCMC_VM_FB_SIZE_OFFSET_VF23_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF24                                                                  0x5a98
#define mmGCMC_VM_FB_SIZE_OFFSET_VF24_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF25                                                                  0x5a99
#define mmGCMC_VM_FB_SIZE_OFFSET_VF25_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF26                                                                  0x5a9a
#define mmGCMC_VM_FB_SIZE_OFFSET_VF26_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF27                                                                  0x5a9b
#define mmGCMC_VM_FB_SIZE_OFFSET_VF27_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF28                                                                  0x5a9c
#define mmGCMC_VM_FB_SIZE_OFFSET_VF28_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF29                                                                  0x5a9d
#define mmGCMC_VM_FB_SIZE_OFFSET_VF29_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF30                                                                  0x5a9e
#define mmGCMC_VM_FB_SIZE_OFFSET_VF30_BASE_IDX                                                         1
#define mmGCMC_VM_FB_SIZE_OFFSET_VF31                                                                  0x5a9f
#define mmGCMC_VM_FB_SIZE_OFFSET_VF31_BASE_IDX                                                         1
#define mmGCVM_IOMMU_CONTROL_REGISTER                                                                  0x5aa0
#define mmGCVM_IOMMU_CONTROL_REGISTER_BASE_IDX                                                         1
#define mmGCVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER                                         0x5aa1
#define mmGCVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER_BASE_IDX                                1


// addressBlock: gc_pspdec
// base address: 0x3f000
#define mmCP_PSP_REG_PRIV_LEVEL_A                                                                      0x5c00
#define mmCP_PSP_REG_PRIV_LEVEL_A_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_B                                                                      0x5c01
#define mmCP_PSP_REG_PRIV_LEVEL_B_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_C                                                                      0x5c02
#define mmCP_PSP_REG_PRIV_LEVEL_C_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_D                                                                      0x5c03
#define mmCP_PSP_REG_PRIV_LEVEL_D_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_E                                                                      0x5c04
#define mmCP_PSP_REG_PRIV_LEVEL_E_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_F                                                                      0x5c05
#define mmCP_PSP_REG_PRIV_LEVEL_F_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_G                                                                      0x5c06
#define mmCP_PSP_REG_PRIV_LEVEL_G_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_H                                                                      0x5c07
#define mmCP_PSP_REG_PRIV_LEVEL_H_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_I                                                                      0x5c08
#define mmCP_PSP_REG_PRIV_LEVEL_I_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_J                                                                      0x5c09
#define mmCP_PSP_REG_PRIV_LEVEL_J_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_K                                                                      0x5c0a
#define mmCP_PSP_REG_PRIV_LEVEL_K_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_L                                                                      0x5c0b
#define mmCP_PSP_REG_PRIV_LEVEL_L_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_M                                                                      0x5c0c
#define mmCP_PSP_REG_PRIV_LEVEL_M_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_N                                                                      0x5c0d
#define mmCP_PSP_REG_PRIV_LEVEL_N_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_O                                                                      0x5c0e
#define mmCP_PSP_REG_PRIV_LEVEL_O_BASE_IDX                                                             1
#define mmCP_PSP_REG_PRIV_LEVEL_P                                                                      0x5c0f
#define mmCP_PSP_REG_PRIV_LEVEL_P_BASE_IDX                                                             1
#define mmCPG_PSP_DEBUG                                                                                0x5c10
#define mmCPG_PSP_DEBUG_BASE_IDX                                                                       1
#define mmCPC_PSP_DEBUG                                                                                0x5c11
#define mmCPC_PSP_DEBUG_BASE_IDX                                                                       1
#define mmCPF_PSP_DEBUG                                                                                0x5c12
#define mmCPF_PSP_DEBUG_BASE_IDX                                                                       1
#define mmCP_PSP_FIREWALL_MODIFIED_MASK                                                                0x5c13
#define mmCP_PSP_FIREWALL_MODIFIED_MASK_BASE_IDX                                                       1
#define mmCP_PSP_SECURE_CMP_QUEUE_TMZ1                                                                 0x5c14
#define mmCP_PSP_SECURE_CMP_QUEUE_TMZ1_BASE_IDX                                                        1
#define mmCP_PSP_SECURE_CMP_QUEUE_TMZ2                                                                 0x5c15
#define mmCP_PSP_SECURE_CMP_QUEUE_TMZ2_BASE_IDX                                                        1
#define mmCP_PSP_SECURE_TMZ_MASK0                                                                      0x5c3d
#define mmCP_PSP_SECURE_TMZ_MASK0_BASE_IDX                                                             1
#define mmCP_PSP_SECURE_TMZ_MASK1                                                                      0x5c3e
#define mmCP_PSP_SECURE_TMZ_MASK1_BASE_IDX                                                             1
#define mmCP_PSP_SECURE_TMZ_MASK2                                                                      0x5c3f
#define mmCP_PSP_SECURE_TMZ_MASK2_BASE_IDX                                                             1
#define mmGL2ACEM_RST                                                                                  0x5c40
#define mmGL2ACEM_RST_BASE_IDX                                                                         1
#define mmGL2ACEM_CTRL0                                                                                0x5c41
#define mmGL2ACEM_CTRL0_BASE_IDX                                                                       1
#define mmGL2ACEM_LMT                                                                                  0x5c42
#define mmGL2ACEM_LMT_BASE_IDX                                                                         1
#define mmGL2ACEM_STUS                                                                                 0x5c43
#define mmGL2ACEM_STUS_BASE_IDX                                                                        1
#define mmGL2ACEM_TMR_BASE_0                                                                           0x5c44
#define mmGL2ACEM_TMR_BASE_0_BASE_IDX                                                                  1
#define mmGL2ACEM_TMR_LIMT_0                                                                           0x5c45
#define mmGL2ACEM_TMR_LIMT_0_BASE_IDX                                                                  1
#define mmGL2ACEM_TMR_CTRL_0                                                                           0x5c46
#define mmGL2ACEM_TMR_CTRL_0_BASE_IDX                                                                  1
#define mmGL2ACEM_TMR_BASE_1                                                                           0x5c47
#define mmGL2ACEM_TMR_BASE_1_BASE_IDX                                                                  1
#define mmGL2ACEM_TMR_LIMT_1                                                                           0x5c48
#define mmGL2ACEM_TMR_LIMT_1_BASE_IDX                                                                  1
#define mmGL2ACEM_TMR_CTRL_1                                                                           0x5c49
#define mmGL2ACEM_TMR_CTRL_1_BASE_IDX                                                                  1
#define mmGL2ACEM_TMR_BASE_2                                                                           0x5c4a
#define mmGL2ACEM_TMR_BASE_2_BASE_IDX                                                                  1
#define mmGL2ACEM_TMR_LIMT_2                                                                           0x5c4b
#define mmGL2ACEM_TMR_LIMT_2_BASE_IDX                                                                  1
#define mmGL2ACEM_TMR_CTRL_2                                                                           0x5c4c
#define mmGL2ACEM_TMR_CTRL_2_BASE_IDX                                                                  1
#define mmGL2ACEM_TMR_BASE_3                                                                           0x5c4d
#define mmGL2ACEM_TMR_BASE_3_BASE_IDX                                                                  1
#define mmGL2ACEM_TMR_LIMT_3                                                                           0x5c4e
#define mmGL2ACEM_TMR_LIMT_3_BASE_IDX                                                                  1
#define mmGL2ACEM_TMR_CTRL_3                                                                           0x5c4f
#define mmGL2ACEM_TMR_CTRL_3_BASE_IDX                                                                  1
#define mmGL2ACEM_LLC_MTY0_CTRL0                                                                       0x5c50
#define mmGL2ACEM_LLC_MTY0_CTRL0_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY0_CTRL1                                                                       0x5c51
#define mmGL2ACEM_LLC_MTY0_CTRL1_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY1_CTRL0                                                                       0x5c52
#define mmGL2ACEM_LLC_MTY1_CTRL0_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY1_CTRL1                                                                       0x5c53
#define mmGL2ACEM_LLC_MTY1_CTRL1_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY2_CTRL0                                                                       0x5c54
#define mmGL2ACEM_LLC_MTY2_CTRL0_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY2_CTRL1                                                                       0x5c55
#define mmGL2ACEM_LLC_MTY2_CTRL1_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY3_CTRL0                                                                       0x5c56
#define mmGL2ACEM_LLC_MTY3_CTRL0_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY3_CTRL1                                                                       0x5c57
#define mmGL2ACEM_LLC_MTY3_CTRL1_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY4_CTRL0                                                                       0x5c58
#define mmGL2ACEM_LLC_MTY4_CTRL0_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY4_CTRL1                                                                       0x5c59
#define mmGL2ACEM_LLC_MTY4_CTRL1_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY5_CTRL0                                                                       0x5c5a
#define mmGL2ACEM_LLC_MTY5_CTRL0_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY5_CTRL1                                                                       0x5c5b
#define mmGL2ACEM_LLC_MTY5_CTRL1_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY6_CTRL0                                                                       0x5c5c
#define mmGL2ACEM_LLC_MTY6_CTRL0_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY6_CTRL1                                                                       0x5c5d
#define mmGL2ACEM_LLC_MTY6_CTRL1_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY7_CTRL0                                                                       0x5c5e
#define mmGL2ACEM_LLC_MTY7_CTRL0_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY7_CTRL1                                                                       0x5c5f
#define mmGL2ACEM_LLC_MTY7_CTRL1_BASE_IDX                                                              1
#define mmGL2ACEM_LLC_MTY_RIDX                                                                         0x5c60
#define mmGL2ACEM_LLC_MTY_RIDX_BASE_IDX                                                                1
#define mmGL2ACEM_LLC_MTY_WIDX                                                                         0x5c61
#define mmGL2ACEM_LLC_MTY_WIDX_BASE_IDX                                                                1
#define mmGL2ACEM_LLC_MTY_32DG                                                                         0x5c62
#define mmGL2ACEM_LLC_MTY_32DG_BASE_IDX                                                                1
#define mmGL2ACEM_LLC_TEX                                                                              0x5c63
#define mmGL2ACEM_LLC_TEX_BASE_IDX                                                                     1
#define mmGL2ACEM_IO_WRITE                                                                             0x5c64
#define mmGL2ACEM_IO_WRITE_BASE_IDX                                                                    1
#define mmGRBM_SRCID_CAM_INDEX                                                                         0x5e00
#define mmGRBM_SRCID_CAM_INDEX_BASE_IDX                                                                1
#define mmGRBM_SRCID_CAM_DATA                                                                          0x5e01
#define mmGRBM_SRCID_CAM_DATA_BASE_IDX                                                                 1
#define mmGRBM_IOV_ENABLE                                                                              0x5e0a
#define mmGRBM_IOV_ENABLE_BASE_IDX                                                                     1
#define mmGRBM_SECURE_TMZ                                                                              0x5e0c
#define mmGRBM_SECURE_TMZ_BASE_IDX                                                                     1
#define mmGRBM_SEC_CNTL                                                                                0x5e0d
#define mmGRBM_SEC_CNTL_BASE_IDX                                                                       1
#define mmRLC_REG_PRIV_LEVEL_A                                                                         0x5f00
#define mmRLC_REG_PRIV_LEVEL_A_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_B                                                                         0x5f01
#define mmRLC_REG_PRIV_LEVEL_B_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_C                                                                         0x5f02
#define mmRLC_REG_PRIV_LEVEL_C_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_D                                                                         0x5f03
#define mmRLC_REG_PRIV_LEVEL_D_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_E                                                                         0x5f04
#define mmRLC_REG_PRIV_LEVEL_E_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_F                                                                         0x5f05
#define mmRLC_REG_PRIV_LEVEL_F_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_G                                                                         0x5f06
#define mmRLC_REG_PRIV_LEVEL_G_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_H                                                                         0x5f07
#define mmRLC_REG_PRIV_LEVEL_H_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_I                                                                         0x5f08
#define mmRLC_REG_PRIV_LEVEL_I_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_J                                                                         0x5f09
#define mmRLC_REG_PRIV_LEVEL_J_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_K                                                                         0x5f0a
#define mmRLC_REG_PRIV_LEVEL_K_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_L                                                                         0x5f0b
#define mmRLC_REG_PRIV_LEVEL_L_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_M                                                                         0x5f0c
#define mmRLC_REG_PRIV_LEVEL_M_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_N                                                                         0x5f0d
#define mmRLC_REG_PRIV_LEVEL_N_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_O                                                                         0x5f0e
#define mmRLC_REG_PRIV_LEVEL_O_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_P                                                                         0x5f0f
#define mmRLC_REG_PRIV_LEVEL_P_BASE_IDX                                                                1
#define mmRLC_REG_PRIV_LEVEL_Q                                                                         0x5f10
#define mmRLC_REG_PRIV_LEVEL_Q_BASE_IDX                                                                1
#define mmRLC_REG_SEC_INT_STATUS                                                                       0x5f11
#define mmRLC_REG_SEC_INT_STATUS_BASE_IDX                                                              1
#define mmRLC_FWL_FIRST_VIOL_ADDR                                                                      0x5f12
#define mmRLC_FWL_FIRST_VIOL_ADDR_BASE_IDX                                                             1
#define mmRLC_SRM_REG_PRIV_LEVEL_A                                                                     0x5f13
#define mmRLC_SRM_REG_PRIV_LEVEL_A_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_B                                                                     0x5f14
#define mmRLC_SRM_REG_PRIV_LEVEL_B_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_C                                                                     0x5f15
#define mmRLC_SRM_REG_PRIV_LEVEL_C_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_D                                                                     0x5f16
#define mmRLC_SRM_REG_PRIV_LEVEL_D_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_E                                                                     0x5f17
#define mmRLC_SRM_REG_PRIV_LEVEL_E_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_F                                                                     0x5f18
#define mmRLC_SRM_REG_PRIV_LEVEL_F_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_G                                                                     0x5f19
#define mmRLC_SRM_REG_PRIV_LEVEL_G_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_H                                                                     0x5f1a
#define mmRLC_SRM_REG_PRIV_LEVEL_H_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_I                                                                     0x5f1b
#define mmRLC_SRM_REG_PRIV_LEVEL_I_BASE_IDX                                                            1
#define mmRLC_FIREWALL_AEB_OVERRIDE                                                                    0x5f27
#define mmRLC_FIREWALL_AEB_OVERRIDE_BASE_IDX                                                           1
#define mmRLC_FIREWALL_EXCEPTION_A                                                                     0x5f28
#define mmRLC_FIREWALL_EXCEPTION_A_BASE_IDX                                                            1
#define mmRLC_FIREWALL_EXCEPTION_B                                                                     0x5f29
#define mmRLC_FIREWALL_EXCEPTION_B_BASE_IDX                                                            1
#define mmRLC_FIREWALL_EXCEPTION_C                                                                     0x5f2a
#define mmRLC_FIREWALL_EXCEPTION_C_BASE_IDX                                                            1
#define mmRLC_FIREWALL_EXCEPTION_D                                                                     0x5f2b
#define mmRLC_FIREWALL_EXCEPTION_D_BASE_IDX                                                            1
#define mmRLC_RSMU_SEC_SLAVE_RANGE_ENABLE                                                              0x5f2c
#define mmRLC_RSMU_SEC_SLAVE_RANGE_ENABLE_BASE_IDX                                                     1
#define mmRLC_RSMU_SECURITY_SLVERR                                                                     0x5f2d
#define mmRLC_RSMU_SECURITY_SLVERR_BASE_IDX                                                            1
#define mmRLC_RSMU_SEC_OVERRIDE                                                                        0x5f2e
#define mmRLC_RSMU_SEC_OVERRIDE_BASE_IDX                                                               1
#define mmRLC_SRM_REG_PRIV_LEVEL_J                                                                     0x5f34
#define mmRLC_SRM_REG_PRIV_LEVEL_J_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_K                                                                     0x5f35
#define mmRLC_SRM_REG_PRIV_LEVEL_K_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_L                                                                     0x5f36
#define mmRLC_SRM_REG_PRIV_LEVEL_L_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_M                                                                     0x5f37
#define mmRLC_SRM_REG_PRIV_LEVEL_M_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_N                                                                     0x5f38
#define mmRLC_SRM_REG_PRIV_LEVEL_N_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_O                                                                     0x5f39
#define mmRLC_SRM_REG_PRIV_LEVEL_O_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_P                                                                     0x5f3a
#define mmRLC_SRM_REG_PRIV_LEVEL_P_BASE_IDX                                                            1
#define mmRLC_SRM_REG_PRIV_LEVEL_Q                                                                     0x5f3b
#define mmRLC_SRM_REG_PRIV_LEVEL_Q_BASE_IDX                                                            1
#define mmRLC_SRM_REG_SEC_INT_STATUS                                                                   0x5f3c
#define mmRLC_SRM_REG_SEC_INT_STATUS_BASE_IDX                                                          1
#define mmRLC_SRM_FWL_FIRST_VIOL_ADDR                                                                  0x5f3d
#define mmRLC_SRM_FWL_FIRST_VIOL_ADDR_BASE_IDX                                                         1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_0                                                        0x5f40
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_0_BASE_IDX                                               1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_1                                                        0x5f41
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_1_BASE_IDX                                               1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_2                                                        0x5f42
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_2_BASE_IDX                                               1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_3                                                        0x5f43
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_3_BASE_IDX                                               1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_4                                                        0x5f44
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_4_BASE_IDX                                               1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_5                                                        0x5f45
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_5_BASE_IDX                                               1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_6                                                        0x5f46
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_6_BASE_IDX                                               1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_7                                                        0x5f47
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_7_BASE_IDX                                               1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_8                                                        0x5f48
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_8_BASE_IDX                                               1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_9                                                        0x5f49
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_9_BASE_IDX                                               1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_10                                                       0x5f4a
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_10_BASE_IDX                                              1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_11                                                       0x5f4b
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_11_BASE_IDX                                              1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_12                                                       0x5f4c
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_12_BASE_IDX                                              1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_13                                                       0x5f4d
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_13_BASE_IDX                                              1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_14                                                       0x5f4e
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_14_BASE_IDX                                              1
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_15                                                       0x5f4f
#define mmRLC_RSMU_SEC_SLAVE_START_ADDR_GROUP_15_BASE_IDX                                              1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_0                                                          0x5f50
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_0_BASE_IDX                                                 1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_1                                                          0x5f51
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_1_BASE_IDX                                                 1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_2                                                          0x5f52
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_2_BASE_IDX                                                 1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_3                                                          0x5f53
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_3_BASE_IDX                                                 1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_4                                                          0x5f54
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_4_BASE_IDX                                                 1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_5                                                          0x5f55
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_5_BASE_IDX                                                 1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_6                                                          0x5f56
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_6_BASE_IDX                                                 1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_7                                                          0x5f57
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_7_BASE_IDX                                                 1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_8                                                          0x5f58
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_8_BASE_IDX                                                 1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_9                                                          0x5f59
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_9_BASE_IDX                                                 1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_10                                                         0x5f5a
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_10_BASE_IDX                                                1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_11                                                         0x5f5b
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_11_BASE_IDX                                                1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_12                                                         0x5f5c
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_12_BASE_IDX                                                1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_13                                                         0x5f5d
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_13_BASE_IDX                                                1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_14                                                         0x5f5e
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_14_BASE_IDX                                                1
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_15                                                         0x5f5f
#define mmRLC_RSMU_SEC_SLAVE_END_ADDR_GROUP_15_BASE_IDX                                                1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_0                                                    0x5f60
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_0_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_1                                                    0x5f61
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_1_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_2                                                    0x5f62
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_2_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_3                                                    0x5f63
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_3_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_4                                                    0x5f64
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_4_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_5                                                    0x5f65
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_5_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_6                                                    0x5f66
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_6_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_7                                                    0x5f67
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_7_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_8                                                    0x5f68
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_8_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_9                                                    0x5f69
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_9_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_10                                                   0x5f6a
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_10_BASE_IDX                                          1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_11                                                   0x5f6b
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_11_BASE_IDX                                          1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_12                                                   0x5f6c
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_12_BASE_IDX                                          1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_13                                                   0x5f6d
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_13_BASE_IDX                                          1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_14                                                   0x5f6e
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_14_BASE_IDX                                          1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_15                                                   0x5f6f
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET0_GROUP_15_BASE_IDX                                          1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_0                                                    0x5f70
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_0_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_1                                                    0x5f71
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_1_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_2                                                    0x5f72
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_2_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_3                                                    0x5f73
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_3_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_4                                                    0x5f74
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_4_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_5                                                    0x5f75
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_5_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_6                                                    0x5f76
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_6_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_7                                                    0x5f77
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_7_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_8                                                    0x5f78
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_8_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_9                                                    0x5f79
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_9_BASE_IDX                                           1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_10                                                   0x5f7a
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_10_BASE_IDX                                          1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_11                                                   0x5f7b
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_11_BASE_IDX                                          1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_12                                                   0x5f7c
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_12_BASE_IDX                                          1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_13                                                   0x5f7d
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_13_BASE_IDX                                          1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_14                                                   0x5f7e
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_14_BASE_IDX                                          1
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_15                                                   0x5f7f
#define mmRLC_RSMU_SEC_SLAVE_TLVL_MASK_SET1_GROUP_15_BASE_IDX                                          1


// addressBlock: gc_gcvml2pspdec
// base address: 0x3f700
#define mmGCUTCL2_SECURE_TMZ                                                                           0x5dc0
#define mmGCUTCL2_SECURE_TMZ_BASE_IDX                                                                  1
#define mmGCUTCL2_TRANSLATION_BYPASS_BY_VMID                                                           0x5dc1
#define mmGCUTCL2_TRANSLATION_BYPASS_BY_VMID_BASE_IDX                                                  1
#define mmGCVML2_SEC_MASTER                                                                            0x5dc2
#define mmGCVML2_SEC_MASTER_BASE_IDX                                                                   1
#define mmGCVM_IOMMU_GPU_HOST_TRANSLATION_ENABLE                                                       0x5dc3
#define mmGCVM_IOMMU_GPU_HOST_TRANSLATION_ENABLE_BASE_IDX                                              1
#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO                                               0x5dc4
#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO_BASE_IDX                                      1
#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI                                               0x5dc5
#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI_BASE_IDX                                      1
#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO                                              0x5dc6
#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO_BASE_IDX                                     1
#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI                                              0x5dc7
#define mmGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI_BASE_IDX                                     1


// addressBlock: gc_rsmu_gc_rsmu_gc_RsmuMmiopubGcDec
// base address: 0x40000
#define mmRSMU_COLD_RESETB_GC                                                                          0x6001
#define mmRSMU_COLD_RESETB_GC_BASE_IDX                                                                 1
#define mmRSMU_HARD_RESETB_GC                                                                          0x6002
#define mmRSMU_HARD_RESETB_GC_BASE_IDX                                                                 1
#define mmRSMU_STRAP_CONTROL_GC                                                                        0x600c
#define mmRSMU_STRAP_CONTROL_GC_BASE_IDX                                                               1
#define mmRSMU_DPM_CONTROL_GC                                                                          0x6073
#define mmRSMU_DPM_CONTROL_GC_BASE_IDX                                                                 1
#define mmRSMU_DPM_ACC_GC                                                                              0x6074
#define mmRSMU_DPM_ACC_GC_BASE_IDX                                                                     1
#define mmRSMU_DPM_IPCLK_REF_COUNTER_GC                                                                0x6075
#define mmRSMU_DPM_IPCLK_REF_COUNTER_GC_BASE_IDX                                                       1
#define mmRSMU_HARD_RESETB_COMING_GC                                                                   0x6088
#define mmRSMU_HARD_RESETB_COMING_GC_BASE_IDX                                                          1
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_GC                                                                0x6089
#define mmRSMU_MMIOPUB_SCRATCH_REG_0_GC_BASE_IDX                                                       1
#define mmRSMU_VF_ENABLE_GC                                                                            0x608a
#define mmRSMU_VF_ENABLE_GC_BASE_IDX                                                                   1
#define mmRSMU_MGCG_CONTROL_GC                                                                         0x608b
#define mmRSMU_MGCG_CONTROL_GC_BASE_IDX                                                                1
#define mmRSMU_SEC_AXI_MASTER_ENABLE_GC                                                                0x608c
#define mmRSMU_SEC_AXI_MASTER_ENABLE_GC_BASE_IDX                                                       1
#define mmRSMU_AXI_MASTER_QOS_CNTL_GC                                                                  0x608d
#define mmRSMU_AXI_MASTER_QOS_CNTL_GC_BASE_IDX                                                         1
#define mmRSMU_MASTER_ERROR_COUNTER_GC                                                                 0x608e
#define mmRSMU_MASTER_ERROR_COUNTER_GC_BASE_IDX                                                        1
#define mmRSMU_SLAVE_TIMEOUT_VALUE_GC                                                                  0x608f
#define mmRSMU_SLAVE_TIMEOUT_VALUE_GC_BASE_IDX                                                         1
#define mmRSMU_RESET_TIMEOUT_CONTROL_GC                                                                0x6090
#define mmRSMU_RESET_TIMEOUT_CONTROL_GC_BASE_IDX                                                       1
#define mmRSMU_SLAVE_ERROR_COUNTER_GC                                                                  0x6091
#define mmRSMU_SLAVE_ERROR_COUNTER_GC_BASE_IDX                                                         1
#define mmRSMU_DBG_MUX_CONTROL_GC                                                                      0x6092
#define mmRSMU_DBG_MUX_CONTROL_GC_BASE_IDX                                                             1
#define mmRSMU_RESIDENCY_COUNTER_CNTL_GC                                                               0x6093
#define mmRSMU_RESIDENCY_COUNTER_CNTL_GC_BASE_IDX                                                      1
#define mmRSMU_RESIDENCY_COUNTER_GC                                                                    0x6094
#define mmRSMU_RESIDENCY_COUNTER_GC_BASE_IDX                                                           1
#define mmRSMU_RESIDENCY_REF_COUNTER_GC                                                                0x6095
#define mmRSMU_RESIDENCY_REF_COUNTER_GC_BASE_IDX                                                       1
#define mmRSMU_CUSTOM_HARD_RESETB_GC                                                                   0x60b7
#define mmRSMU_CUSTOM_HARD_RESETB_GC_BASE_IDX                                                          1
#define mmRSMU_MSMU_FETCH_FUSE_GC                                                                      0x60bd
#define mmRSMU_MSMU_FETCH_FUSE_GC_BASE_IDX                                                             1


// addressBlock: gc_rsmu_gc_rsmu_gc_RsmuMmioextGcDec
// base address: 0x40780
#define mmRSMU_SOFT_RESETB_GC                                                                          0x61e0
#define mmRSMU_SOFT_RESETB_GC_BASE_IDX                                                                 1
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_GC                                                                0x61ee
#define mmRSMU_TIMEOUT_ERROR_LOG_REG_GC_BASE_IDX                                                       1
#define mmRSMU_IP_MASTER_STATUS_GC                                                                     0x61ef
#define mmRSMU_IP_MASTER_STATUS_GC_BASE_IDX                                                            1
#define mmRSMU_MMIOEXT_SCRATCH_REG_0_GC                                                                0x61f0
#define mmRSMU_MMIOEXT_SCRATCH_REG_0_GC_BASE_IDX                                                       1
#define mmRSMU_MMIOEXT_SCRATCH_REG_1_GC                                                                0x61f1
#define mmRSMU_MMIOEXT_SCRATCH_REG_1_GC_BASE_IDX                                                       1


// addressBlock: gc_rsmu_gc_rsmu_gc_RsmuMmiosecGcDec
// base address: 0x40800
#define mmRSMU_AEB_LOCK_0_GC                                                                           0x6200
#define mmRSMU_AEB_LOCK_0_GC_BASE_IDX                                                                  1
#define mmRSMU_AEB_LOCK_1_GC                                                                           0x6201
#define mmRSMU_AEB_LOCK_1_GC_BASE_IDX                                                                  1
#define mmRSMU_AEB_OVERRIDE_0_GC                                                                       0x6202
#define mmRSMU_AEB_OVERRIDE_0_GC_BASE_IDX                                                              1
#define mmRSMU_AEB_OVERRIDE_1_GC                                                                       0x6203
#define mmRSMU_AEB_OVERRIDE_1_GC_BASE_IDX                                                              1
#define mmRSMU_SEC_INTR_ENABLE_GC                                                                      0x6204
#define mmRSMU_SEC_INTR_ENABLE_GC_BASE_IDX                                                             1
#define mmRSMU_SEC_INTR_TARGET_ADDR_GC                                                                 0x6205
#define mmRSMU_SEC_INTR_TARGET_ADDR_GC_BASE_IDX                                                        1
#define mmRSMU_SEC_INTR_CONFIG_GC                                                                      0x6206
#define mmRSMU_SEC_INTR_CONFIG_GC_BASE_IDX                                                             1
#define mmRSMU_SEC_INTR_STATUS_GC                                                                      0x6207
#define mmRSMU_SEC_INTR_STATUS_GC_BASE_IDX                                                             1
#define mmRSMU_SEC_INTR_PENDING_GC                                                                     0x6208
#define mmRSMU_SEC_INTR_PENDING_GC_BASE_IDX                                                            1
#define mmRSMU_SEC_INTR_TYPE_GC                                                                        0x6209
#define mmRSMU_SEC_INTR_TYPE_GC_BASE_IDX                                                               1
#define mmRSMU_SEC_INTR_INTERCEPT_GC                                                                   0x620a
#define mmRSMU_SEC_INTR_INTERCEPT_GC_BASE_IDX                                                          1
#define mmRSMU_SEC_INTR_CLEAR_GC                                                                       0x620b
#define mmRSMU_SEC_INTR_CLEAR_GC_BASE_IDX                                                              1
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_GC                                                             0x620c
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_0_GC_BASE_IDX                                                    1
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_1_GC                                                             0x620d
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_1_GC_BASE_IDX                                                    1
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_2_GC                                                             0x620e
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_2_GC_BASE_IDX                                                    1
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_3_GC                                                             0x620f
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_3_GC_BASE_IDX                                                    1
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_5_GC                                                             0x6211
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_5_GC_BASE_IDX                                                    1
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_6_GC                                                             0x6212
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_6_GC_BASE_IDX                                                    1
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GC                                                          0x6244
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_RSMU_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_GC                                                              0x6245
#define mmRSMU_SEC_ACCESS_CONTROL_RSMU_GC_BASE_IDX                                                     1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GC                                                   0x6246
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_DEFAULT_GC_BASE_IDX                                          1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GC                                                   0x6247
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_DEFAULT_GC_BASE_IDX                                          1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC                                                     0x6248
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_DEFAULT_GC_BASE_IDX                                            1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GC                                                   0x6249
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_DEFAULT_GC_BASE_IDX                                          1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GC                                                   0x624a
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_DEFAULT_GC_BASE_IDX                                          1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC                                                     0x624b
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_DEFAULT_GC_BASE_IDX                                            1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC                                                     0x624c
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_DEFAULT_GC_BASE_IDX                                            1
#define mmRSMU_SEC_START_ADDR_GROUP_0_GC                                                               0x624d
#define mmRSMU_SEC_START_ADDR_GROUP_0_GC_BASE_IDX                                                      1
#define mmRSMU_SEC_END_ADDR_GROUP_0_GC                                                                 0x624e
#define mmRSMU_SEC_END_ADDR_GROUP_0_GC_BASE_IDX                                                        1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_GC                                                         0x624f
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_0_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_GC                                                         0x6250
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_0_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_GC                                                           0x6251
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_0_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_GC                                                         0x6252
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_0_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_GC                                                         0x6253
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_0_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_GC                                                           0x6254
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_0_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_GC                                                           0x6255
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_0_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_START_ADDR_GROUP_1_GC                                                               0x6256
#define mmRSMU_SEC_START_ADDR_GROUP_1_GC_BASE_IDX                                                      1
#define mmRSMU_SEC_END_ADDR_GROUP_1_GC                                                                 0x6257
#define mmRSMU_SEC_END_ADDR_GROUP_1_GC_BASE_IDX                                                        1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_GC                                                         0x6258
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_1_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_GC                                                         0x6259
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_1_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_GC                                                           0x625a
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_1_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_GC                                                         0x625b
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_1_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_GC                                                         0x625c
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_1_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_GC                                                           0x625d
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_1_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_GC                                                           0x625e
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_1_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_START_ADDR_GROUP_2_GC                                                               0x625f
#define mmRSMU_SEC_START_ADDR_GROUP_2_GC_BASE_IDX                                                      1
#define mmRSMU_SEC_END_ADDR_GROUP_2_GC                                                                 0x6260
#define mmRSMU_SEC_END_ADDR_GROUP_2_GC_BASE_IDX                                                        1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_2_GC                                                         0x6261
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_2_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_2_GC                                                         0x6262
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_2_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_2_GC                                                           0x6263
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_2_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_2_GC                                                         0x6264
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_2_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_2_GC                                                         0x6265
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_2_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_2_GC                                                           0x6266
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_2_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_2_GC                                                           0x6267
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_2_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_START_ADDR_GROUP_3_GC                                                               0x6268
#define mmRSMU_SEC_START_ADDR_GROUP_3_GC_BASE_IDX                                                      1
#define mmRSMU_SEC_END_ADDR_GROUP_3_GC                                                                 0x6269
#define mmRSMU_SEC_END_ADDR_GROUP_3_GC_BASE_IDX                                                        1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_3_GC                                                         0x626a
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_3_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_3_GC                                                         0x626b
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_3_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_3_GC                                                           0x626c
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_3_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_3_GC                                                         0x626d
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_3_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_3_GC                                                         0x626e
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_3_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_3_GC                                                           0x626f
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_3_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_3_GC                                                           0x6270
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_3_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_START_ADDR_GROUP_4_GC                                                               0x6271
#define mmRSMU_SEC_START_ADDR_GROUP_4_GC_BASE_IDX                                                      1
#define mmRSMU_SEC_END_ADDR_GROUP_4_GC                                                                 0x6272
#define mmRSMU_SEC_END_ADDR_GROUP_4_GC_BASE_IDX                                                        1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_4_GC                                                         0x6273
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_4_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_4_GC                                                         0x6274
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_4_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_4_GC                                                           0x6275
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_4_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_4_GC                                                         0x6276
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_4_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_4_GC                                                         0x6277
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_4_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_4_GC                                                           0x6278
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_4_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_4_GC                                                           0x6279
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_4_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_START_ADDR_GROUP_5_GC                                                               0x627a
#define mmRSMU_SEC_START_ADDR_GROUP_5_GC_BASE_IDX                                                      1
#define mmRSMU_SEC_END_ADDR_GROUP_5_GC                                                                 0x627b
#define mmRSMU_SEC_END_ADDR_GROUP_5_GC_BASE_IDX                                                        1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_5_GC                                                         0x627c
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_5_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_5_GC                                                         0x627d
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_5_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_5_GC                                                           0x627e
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_5_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_5_GC                                                         0x627f
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_5_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_5_GC                                                         0x6280
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_5_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_5_GC                                                           0x6281
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_5_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_5_GC                                                           0x6282
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_5_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_START_ADDR_GROUP_6_GC                                                               0x6283
#define mmRSMU_SEC_START_ADDR_GROUP_6_GC_BASE_IDX                                                      1
#define mmRSMU_SEC_END_ADDR_GROUP_6_GC                                                                 0x6284
#define mmRSMU_SEC_END_ADDR_GROUP_6_GC_BASE_IDX                                                        1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_6_GC                                                         0x6285
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_6_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_6_GC                                                         0x6286
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_6_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_6_GC                                                           0x6287
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_6_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_6_GC                                                         0x6288
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_6_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_6_GC                                                         0x6289
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_6_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_6_GC                                                           0x628a
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_6_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_6_GC                                                           0x628b
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_6_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_START_ADDR_GROUP_7_GC                                                               0x628c
#define mmRSMU_SEC_START_ADDR_GROUP_7_GC_BASE_IDX                                                      1
#define mmRSMU_SEC_END_ADDR_GROUP_7_GC                                                                 0x628d
#define mmRSMU_SEC_END_ADDR_GROUP_7_GC_BASE_IDX                                                        1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_7_GC                                                         0x628e
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_7_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_7_GC                                                         0x628f
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_7_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_7_GC                                                           0x6290
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_7_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_7_GC                                                         0x6291
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_7_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_7_GC                                                         0x6292
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_7_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_7_GC                                                           0x6293
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_7_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_7_GC                                                           0x6294
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_7_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_START_ADDR_GROUP_8_GC                                                               0x6295
#define mmRSMU_SEC_START_ADDR_GROUP_8_GC_BASE_IDX                                                      1
#define mmRSMU_SEC_END_ADDR_GROUP_8_GC                                                                 0x6296
#define mmRSMU_SEC_END_ADDR_GROUP_8_GC_BASE_IDX                                                        1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_8_GC                                                         0x6297
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_8_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_8_GC                                                         0x6298
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_8_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_8_GC                                                           0x6299
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_8_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_8_GC                                                         0x629a
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_8_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_8_GC                                                         0x629b
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_8_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_8_GC                                                           0x629c
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_8_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_8_GC                                                           0x629d
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_8_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_START_ADDR_GROUP_9_GC                                                               0x629e
#define mmRSMU_SEC_START_ADDR_GROUP_9_GC_BASE_IDX                                                      1
#define mmRSMU_SEC_END_ADDR_GROUP_9_GC                                                                 0x629f
#define mmRSMU_SEC_END_ADDR_GROUP_9_GC_BASE_IDX                                                        1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_9_GC                                                         0x62a0
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_9_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_9_GC                                                         0x62a1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_9_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_9_GC                                                           0x62a2
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_9_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_9_GC                                                         0x62a3
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_9_GC_BASE_IDX                                                1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_9_GC                                                         0x62a4
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_9_GC_BASE_IDX                                                1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_9_GC                                                           0x62a5
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_9_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_9_GC                                                           0x62a6
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_9_GC_BASE_IDX                                                  1
#define mmRSMU_SEC_START_ADDR_GROUP_10_GC                                                              0x62a7
#define mmRSMU_SEC_START_ADDR_GROUP_10_GC_BASE_IDX                                                     1
#define mmRSMU_SEC_END_ADDR_GROUP_10_GC                                                                0x62a8
#define mmRSMU_SEC_END_ADDR_GROUP_10_GC_BASE_IDX                                                       1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_10_GC                                                        0x62a9
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_10_GC_BASE_IDX                                               1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_10_GC                                                        0x62aa
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_10_GC_BASE_IDX                                               1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_10_GC                                                          0x62ab
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_10_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_10_GC                                                        0x62ac
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_10_GC_BASE_IDX                                               1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_10_GC                                                        0x62ad
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_10_GC_BASE_IDX                                               1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_10_GC                                                          0x62ae
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_10_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_10_GC                                                          0x62af
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_10_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_START_ADDR_GROUP_11_GC                                                              0x62b0
#define mmRSMU_SEC_START_ADDR_GROUP_11_GC_BASE_IDX                                                     1
#define mmRSMU_SEC_END_ADDR_GROUP_11_GC                                                                0x62b1
#define mmRSMU_SEC_END_ADDR_GROUP_11_GC_BASE_IDX                                                       1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_11_GC                                                        0x62b2
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_11_GC_BASE_IDX                                               1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_11_GC                                                        0x62b3
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_11_GC_BASE_IDX                                               1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_11_GC                                                          0x62b4
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_11_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_11_GC                                                        0x62b5
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_11_GC_BASE_IDX                                               1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_11_GC                                                        0x62b6
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_11_GC_BASE_IDX                                               1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_11_GC                                                          0x62b7
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_11_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_11_GC                                                          0x62b8
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_11_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_START_ADDR_GROUP_12_GC                                                              0x62b9
#define mmRSMU_SEC_START_ADDR_GROUP_12_GC_BASE_IDX                                                     1
#define mmRSMU_SEC_END_ADDR_GROUP_12_GC                                                                0x62ba
#define mmRSMU_SEC_END_ADDR_GROUP_12_GC_BASE_IDX                                                       1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_12_GC                                                        0x62bb
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_12_GC_BASE_IDX                                               1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_12_GC                                                        0x62bc
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_12_GC_BASE_IDX                                               1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_12_GC                                                          0x62bd
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_12_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_12_GC                                                        0x62be
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_12_GC_BASE_IDX                                               1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_12_GC                                                        0x62bf
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_12_GC_BASE_IDX                                               1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_12_GC                                                          0x62c0
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_12_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_12_GC                                                          0x62c1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_12_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_START_ADDR_GROUP_13_GC                                                              0x62c2
#define mmRSMU_SEC_START_ADDR_GROUP_13_GC_BASE_IDX                                                     1
#define mmRSMU_SEC_END_ADDR_GROUP_13_GC                                                                0x62c3
#define mmRSMU_SEC_END_ADDR_GROUP_13_GC_BASE_IDX                                                       1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_13_GC                                                        0x62c4
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_13_GC_BASE_IDX                                               1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_13_GC                                                        0x62c5
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_13_GC_BASE_IDX                                               1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_13_GC                                                          0x62c6
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_13_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_13_GC                                                        0x62c7
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_13_GC_BASE_IDX                                               1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_13_GC                                                        0x62c8
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_13_GC_BASE_IDX                                               1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_13_GC                                                          0x62c9
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_13_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_13_GC                                                          0x62ca
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_13_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_START_ADDR_GROUP_14_GC                                                              0x62cb
#define mmRSMU_SEC_START_ADDR_GROUP_14_GC_BASE_IDX                                                     1
#define mmRSMU_SEC_END_ADDR_GROUP_14_GC                                                                0x62cc
#define mmRSMU_SEC_END_ADDR_GROUP_14_GC_BASE_IDX                                                       1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_14_GC                                                        0x62cd
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_14_GC_BASE_IDX                                               1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_14_GC                                                        0x62ce
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_14_GC_BASE_IDX                                               1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_14_GC                                                          0x62cf
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_14_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_14_GC                                                        0x62d0
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_14_GC_BASE_IDX                                               1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_14_GC                                                        0x62d1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_14_GC_BASE_IDX                                               1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_14_GC                                                          0x62d2
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_14_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_14_GC                                                          0x62d3
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_14_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_START_ADDR_GROUP_15_GC                                                              0x62d4
#define mmRSMU_SEC_START_ADDR_GROUP_15_GC_BASE_IDX                                                     1
#define mmRSMU_SEC_END_ADDR_GROUP_15_GC                                                                0x62d5
#define mmRSMU_SEC_END_ADDR_GROUP_15_GC_BASE_IDX                                                       1
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_15_GC                                                        0x62d6
#define mmRSMU_SEC_INITID_MASK_SET0_GROUP_15_GC_BASE_IDX                                               1
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_15_GC                                                        0x62d7
#define mmRSMU_SEC_UNITID_MASK_SET0_GROUP_15_GC_BASE_IDX                                               1
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_15_GC                                                          0x62d8
#define mmRSMU_SEC_MISC_MASK_SET0_GROUP_15_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_15_GC                                                        0x62d9
#define mmRSMU_SEC_INITID_MASK_SET1_GROUP_15_GC_BASE_IDX                                               1
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_15_GC                                                        0x62da
#define mmRSMU_SEC_UNITID_MASK_SET1_GROUP_15_GC_BASE_IDX                                               1
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_15_GC                                                          0x62db
#define mmRSMU_SEC_MISC_MASK_SET1_GROUP_15_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_15_GC                                                          0x62dc
#define mmRSMU_SEC_ACCESS_CONTROL_GROUP_15_GC_BASE_IDX                                                 1
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_IP_GC                                                            0x636d
#define mmRSMU_SEC_MASTER_TRUST_LEVEL_IP_GC_BASE_IDX                                                   1
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_GC                                                               0x636e
#define mmRSMU_SEC_SLAVE_RANGE_ENABLE_GC_BASE_IDX                                                      1
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_GC                                                              0x636f
#define mmRSMU_SEC_SLAVE_ERROR_COUNTER_GC_BASE_IDX                                                     1
#define mmRSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_GC                                                         0x6370
#define mmRSMU_SEC_SLAVE_ERROR_LOG_ADDR_REG_GC_BASE_IDX                                                1
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_GC                                                              0x6371
#define mmRSMU_SEC_SLAVE_ERROR_LOG_REG_GC_BASE_IDX                                                     1
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_GC                                                                0x6372
#define mmRSMU_MMIOSEC_SCRATCH_REG_0_GC_BASE_IDX                                                       1
#define mmRSMU_AEB_VALUE_0_GC                                                                          0x6373
#define mmRSMU_AEB_VALUE_0_GC_BASE_IDX                                                                 1
#define mmRSMU_AEB_VALUE_1_GC                                                                          0x6374
#define mmRSMU_AEB_VALUE_1_GC_BASE_IDX                                                                 1


// addressBlock: scdebugind
// base address: 0x0
#define ixPA_SC_DEBUG_REG0                                                                             0x0000
#define ixPA_SC_DEBUG_REG1                                                                             0x0001


// addressBlock: gccacind
// base address: 0x0
#define ixPCC_STALL_PATTERN_CTRL                                                                       0x0000
#define ixPWRBRK_STALL_PATTERN_CTRL                                                                    0x0001
#define ixPCC_STALL_PATTERN_1_2                                                                        0x0006
#define ixPCC_STALL_PATTERN_3_4                                                                        0x0007
#define ixPCC_STALL_PATTERN_5_6                                                                        0x0008
#define ixPCC_STALL_PATTERN_7                                                                          0x0009
#define ixPWRBRK_STALL_PATTERN_1_2                                                                     0x000a
#define ixPWRBRK_STALL_PATTERN_3_4                                                                     0x000b
#define ixPWRBRK_STALL_PATTERN_5_6                                                                     0x000c
#define ixPWRBRK_STALL_PATTERN_7                                                                       0x000d
#define ixPCC_PWRBRK_HYSTERESIS_CTRL                                                                   0x000e
#define ixEDC_STRETCH_PERF_COUNTER                                                                     0x000f
#define ixEDC_UNSTRETCH_PERF_COUNTER                                                                   0x0010
#define ixEDC_STRETCH_NUM_PERF_COUNTER                                                                 0x0011
#define ixGC_CAC_ID                                                                                    0x0012
#define ixGC_CAC_CNTL                                                                                  0x0013
#define ixGC_CAC_OVR_SEL                                                                               0x0014
#define ixGC_CAC_OVR_VAL                                                                               0x0015
#define ixGC_CAC_WEIGHT_BCI_0                                                                          0x0023
#define ixGC_CAC_WEIGHT_BCI_1                                                                          0x0024
#define ixGC_CAC_WEIGHT_CB_0                                                                           0x0025
#define ixGC_CAC_WEIGHT_CB_1                                                                           0x0026
#define ixGC_CAC_WEIGHT_CB_2                                                                           0x0027
#define ixGC_CAC_WEIGHT_CB_3                                                                           0x0028
#define ixGC_CAC_WEIGHT_CB_4                                                                           0x0029
#define ixGC_CAC_WEIGHT_CP_0                                                                           0x002a
#define ixGC_CAC_WEIGHT_CP_1                                                                           0x002b
#define ixGC_CAC_WEIGHT_DB_0                                                                           0x002c
#define ixGC_CAC_WEIGHT_DB_1                                                                           0x002d
#define ixGC_CAC_WEIGHT_DB_2                                                                           0x002e
#define ixGC_CAC_WEIGHT_DB_3                                                                           0x002f
#define ixGC_CAC_WEIGHT_DB_4                                                                           0x0030
#define ixGC_CAC_WEIGHT_LDS_0                                                                          0x0031
#define ixGC_CAC_WEIGHT_LDS_1                                                                          0x0032
#define ixGC_CAC_WEIGHT_LDS_2                                                                          0x0033
#define ixGC_CAC_WEIGHT_LDS_3                                                                          0x0034
#define ixGC_CAC_WEIGHT_LDS_4                                                                          0x0035
#define ixGC_CAC_WEIGHT_PA_0                                                                           0x0036
#define ixGC_CAC_WEIGHT_PA_1                                                                           0x0037
#define ixGC_CAC_WEIGHT_PA_2                                                                           0x0038
#define ixGC_CAC_WEIGHT_PA_3                                                                           0x0039
#define ixGC_CAC_WEIGHT_PC_0                                                                           0x003a
#define ixGC_CAC_WEIGHT_SC_0                                                                           0x003b
#define ixGC_CAC_WEIGHT_SC_1                                                                           0x003c
#define ixGC_CAC_WEIGHT_SC_2                                                                           0x003d
#define ixGC_CAC_WEIGHT_SC_3                                                                           0x003e
#define ixGC_CAC_WEIGHT_SPI_0                                                                          0x003f
#define ixGC_CAC_WEIGHT_SPI_1                                                                          0x0040
#define ixGC_CAC_WEIGHT_SPI_2                                                                          0x0041
#define ixGC_CAC_WEIGHT_SQ_0                                                                           0x0042
#define ixGC_CAC_WEIGHT_SQ_1                                                                           0x0043
#define ixGC_CAC_WEIGHT_SQ_2                                                                           0x0044
#define ixGC_CAC_WEIGHT_SQ_3                                                                           0x0045
#define ixGC_CAC_WEIGHT_SX_0                                                                           0x0046
#define ixGC_CAC_WEIGHT_SXRB_0                                                                         0x0047
#define ixGC_CAC_WEIGHT_TA_0                                                                           0x0048
#define ixGC_CAC_WEIGHT_TCP_0                                                                          0x0049
#define ixGC_CAC_WEIGHT_TCP_1                                                                          0x004a
#define ixGC_CAC_WEIGHT_TCP_2                                                                          0x004b
#define ixGC_CAC_WEIGHT_TCP_3                                                                          0x004c
#define ixGC_CAC_WEIGHT_TD_0                                                                           0x004d
#define ixGC_CAC_WEIGHT_TD_1                                                                           0x004e
#define ixGC_CAC_WEIGHT_TD_2                                                                           0x004f
#define ixGC_CAC_WEIGHT_TD_3                                                                           0x0050
#define ixGC_CAC_WEIGHT_TD_4                                                                           0x0051
#define ixGC_CAC_WEIGHT_TD_5                                                                           0x0052
#define ixGC_CAC_WEIGHT_TD_6                                                                           0x0053
#define ixGC_CAC_WEIGHT_TD_7                                                                           0x0054
#define ixGC_CAC_WEIGHT_RMI_0                                                                          0x0055
#define ixGC_CAC_WEIGHT_RMI_1                                                                          0x0056
#define ixGC_CAC_WEIGHT_UTCL2_ROUTER_0                                                                 0x0058
#define ixGC_CAC_WEIGHT_UTCL2_ROUTER_1                                                                 0x0059
#define ixGC_CAC_WEIGHT_UTCL2_ROUTER_2                                                                 0x005a
#define ixGC_CAC_WEIGHT_UTCL2_ROUTER_3                                                                 0x005b
#define ixGC_CAC_WEIGHT_UTCL2_ROUTER_4                                                                 0x005c
#define ixGC_CAC_WEIGHT_UTCL2_VML2_0                                                                   0x005d
#define ixGC_CAC_WEIGHT_UTCL2_VML2_1                                                                   0x005e
#define ixGC_CAC_WEIGHT_UTCL2_VML2_2                                                                   0x005f
#define ixGC_CAC_WEIGHT_UTCL2_WALKER_0                                                                 0x0060
#define ixGC_CAC_WEIGHT_UTCL2_WALKER_1                                                                 0x0061
#define ixGC_CAC_WEIGHT_UTCL2_WALKER_2                                                                 0x0062
#define ixGC_CAC_WEIGHT_CU_0                                                                           0x0063
#define ixGC_CAC_WEIGHT_UTCL1_0                                                                        0x0064
#define ixGC_CAC_WEIGHT_GE_0                                                                           0x0065
#define ixGC_CAC_WEIGHT_GE_1                                                                           0x0066
#define ixGC_CAC_WEIGHT_GE_2                                                                           0x0067
#define ixGC_CAC_WEIGHT_GE_3                                                                           0x0068
#define ixGC_CAC_WEIGHT_GE_4                                                                           0x0069
#define ixGC_CAC_WEIGHT_GE_5                                                                           0x006a
#define ixGC_CAC_WEIGHT_GE_6                                                                           0x006b
#define ixGC_CAC_WEIGHT_GE_7                                                                           0x006c
#define ixGC_CAC_WEIGHT_GE_8                                                                           0x006d
#define ixGC_CAC_WEIGHT_GE_9                                                                           0x006e
#define ixGC_CAC_WEIGHT_GE_10                                                                          0x006f
#define ixGC_CAC_WEIGHT_GCR_0                                                                          0x0070
#define ixGC_CAC_WEIGHT_GL2C_0                                                                         0x0071
#define ixGC_CAC_WEIGHT_GL2C_1                                                                         0x0072
#define ixGC_CAC_WEIGHT_GL2C_2                                                                         0x0073
#define ixGC_CAC_WEIGHT_PH_0                                                                           0x0074
#define ixGC_CAC_WEIGHT_PH_1                                                                           0x0075
#define ixGC_CAC_WEIGHT_PH_2                                                                           0x0076
#define ixGC_CAC_WEIGHT_PH_3                                                                           0x0077
#define ixGC_CAC_WEIGHT_SP_0                                                                           0x007e
#define ixGC_CAC_WEIGHT_SP_1                                                                           0x007f
#define ixGC_CAC_WEIGHT_GL1C_0                                                                         0x0080
#define ixGC_CAC_WEIGHT_GL1C_1                                                                         0x0081
#define ixGC_CAC_WEIGHT_GL1C_2                                                                         0x0082
#define ixGC_CAC_WEIGHT_CHC_0                                                                          0x0083
#define ixGC_CAC_WEIGHT_CHC_1                                                                          0x0084
#define ixGC_CAC_WEIGHT_SQC_0                                                                          0x0085
#define ixGC_CAC_WEIGHT_SQC_1                                                                          0x0086
#define ixGC_CAC_WEIGHT_RLC_0                                                                          0x0087
#define ixGC_CAC_ACC_LDS0                                                                              0x0100
#define ixGC_CAC_ACC_LDS1                                                                              0x0101
#define ixGC_CAC_ACC_LDS2                                                                              0x0102
#define ixGC_CAC_ACC_LDS3                                                                              0x0103
#define ixGC_CAC_ACC_LDS4                                                                              0x0104
#define ixGC_CAC_ACC_LDS5                                                                              0x0105
#define ixGC_CAC_ACC_LDS6                                                                              0x0106
#define ixGC_CAC_ACC_LDS7                                                                              0x0107
#define ixGC_CAC_ACC_LDS8                                                                              0x0108
#define ixGC_CAC_ACC_BCI0                                                                              0x0109
#define ixGC_CAC_ACC_BCI1                                                                              0x010a
#define ixGC_CAC_ACC_CB0                                                                               0x010b
#define ixGC_CAC_ACC_CB1                                                                               0x010c
#define ixGC_CAC_ACC_CB2                                                                               0x010d
#define ixGC_CAC_ACC_CB3                                                                               0x010e
#define ixGC_CAC_ACC_CB4                                                                               0x010f
#define ixGC_CAC_ACC_CB5                                                                               0x0110
#define ixGC_CAC_ACC_CB6                                                                               0x0111
#define ixGC_CAC_ACC_CB7                                                                               0x0112
#define ixGC_CAC_ACC_CB8                                                                               0x0113
#define ixGC_CAC_ACC_CB9                                                                               0x0114
#define ixGC_CAC_ACC_CP0                                                                               0x0115
#define ixGC_CAC_ACC_CP1                                                                               0x0116
#define ixGC_CAC_ACC_CP2                                                                               0x0117
#define ixGC_CAC_ACC_DB0                                                                               0x0118
#define ixGC_CAC_ACC_DB1                                                                               0x0119
#define ixGC_CAC_ACC_DB2                                                                               0x011a
#define ixGC_CAC_ACC_DB3                                                                               0x011b
#define ixGC_CAC_ACC_DB4                                                                               0x011c
#define ixGC_CAC_ACC_DB5                                                                               0x011d
#define ixGC_CAC_ACC_DB6                                                                               0x011e
#define ixGC_CAC_ACC_DB7                                                                               0x011f
#define ixGC_CAC_ACC_DB8                                                                               0x0120
#define ixGC_CAC_ACC_DB9                                                                               0x0121
#define ixGC_CAC_ACC_PA0                                                                               0x0122
#define ixGC_CAC_ACC_PA1                                                                               0x0123
#define ixGC_CAC_ACC_PA2                                                                               0x0124
#define ixGC_CAC_ACC_PA3                                                                               0x0125
#define ixGC_CAC_ACC_PA4                                                                               0x0126
#define ixGC_CAC_ACC_PA5                                                                               0x0127
#define ixGC_CAC_ACC_PA6                                                                               0x0128
#define ixGC_CAC_ACC_PA7                                                                               0x0129
#define ixGC_CAC_ACC_PC0                                                                               0x012a
#define ixGC_CAC_ACC_SC0                                                                               0x012b
#define ixGC_CAC_ACC_SC1                                                                               0x012c
#define ixGC_CAC_ACC_SC2                                                                               0x012d
#define ixGC_CAC_ACC_SC3                                                                               0x012e
#define ixGC_CAC_ACC_SC4                                                                               0x012f
#define ixGC_CAC_ACC_SC5                                                                               0x0130
#define ixGC_CAC_ACC_SC6                                                                               0x0131
#define ixGC_CAC_ACC_SC7                                                                               0x0132
#define ixGC_CAC_ACC_SPI0                                                                              0x0133
#define ixGC_CAC_ACC_SPI1                                                                              0x0134
#define ixGC_CAC_ACC_SPI2                                                                              0x0135
#define ixGC_CAC_ACC_SPI3                                                                              0x0136
#define ixGC_CAC_ACC_SPI4                                                                              0x0137
#define ixGC_CAC_ACC_SPI5                                                                              0x0138
#define ixGC_CAC_ACC_SQ0_LOWER                                                                         0x0139
#define ixGC_CAC_ACC_SQ0_UPPER                                                                         0x013a
#define ixGC_CAC_ACC_SQ1_LOWER                                                                         0x013b
#define ixGC_CAC_ACC_SQ1_UPPER                                                                         0x013c
#define ixGC_CAC_ACC_SQ2_LOWER                                                                         0x013d
#define ixGC_CAC_ACC_SQ2_UPPER                                                                         0x013e
#define ixGC_CAC_ACC_SQ3_LOWER                                                                         0x013f
#define ixGC_CAC_ACC_SQ3_UPPER                                                                         0x0140
#define ixGC_CAC_ACC_SQ4_LOWER                                                                         0x0141
#define ixGC_CAC_ACC_SQ4_UPPER                                                                         0x0142
#define ixGC_CAC_ACC_SQ5_LOWER                                                                         0x0143
#define ixGC_CAC_ACC_SQ5_UPPER                                                                         0x0144
#define ixGC_CAC_ACC_SQ6_LOWER                                                                         0x0145
#define ixGC_CAC_ACC_SQ6_UPPER                                                                         0x0146
#define ixGC_CAC_ACC_SQ7_LOWER                                                                         0x0147
#define ixGC_CAC_ACC_SQ7_UPPER                                                                         0x0148
#define ixGC_CAC_ACC_SQ8_LOWER                                                                         0x0149
#define ixGC_CAC_ACC_SQ8_UPPER                                                                         0x014a
#define ixGC_CAC_ACC_SX0                                                                               0x014b
#define ixGC_CAC_ACC_SXRB0                                                                             0x014c
#define ixGC_CAC_ACC_TA0                                                                               0x014d
#define ixGC_CAC_ACC_TCP0                                                                              0x014e
#define ixGC_CAC_ACC_TCP1                                                                              0x014f
#define ixGC_CAC_ACC_TCP2                                                                              0x0150
#define ixGC_CAC_ACC_TCP3                                                                              0x0151
#define ixGC_CAC_ACC_TCP4                                                                              0x0152
#define ixGC_CAC_ACC_TCP5                                                                              0x0153
#define ixGC_CAC_ACC_TCP6                                                                              0x0154
#define ixGC_CAC_ACC_TCP7                                                                              0x0155
#define ixGC_CAC_ACC_TD0                                                                               0x0156
#define ixGC_CAC_ACC_TD1                                                                               0x0157
#define ixGC_CAC_ACC_TD2                                                                               0x0158
#define ixGC_CAC_ACC_TD3                                                                               0x015a
#define ixGC_CAC_ACC_TD4                                                                               0x015b
#define ixGC_CAC_ACC_TD5                                                                               0x015c
#define ixGC_CAC_ACC_TD6                                                                               0x015d
#define ixGC_CAC_ACC_TD7                                                                               0x015e
#define ixGC_CAC_ACC_TD8                                                                               0x015f
#define ixGC_CAC_ACC_TD9                                                                               0x0160
#define ixGC_CAC_ACC_TD10                                                                              0x0161
#define ixGC_CAC_ACC_TD11                                                                              0x0162
#define ixGC_CAC_ACC_TD12                                                                              0x0163
#define ixGC_CAC_ACC_TD13                                                                              0x0164
#define ixGC_CAC_ACC_TD14                                                                              0x0165
#define ixGC_CAC_ACC_RMI0                                                                              0x0166
#define ixGC_CAC_ACC_RMI1                                                                              0x0167
#define ixGC_CAC_ACC_RMI2                                                                              0x0168
#define ixGC_CAC_ACC_RMI3                                                                              0x0169
#define ixGC_CAC_ACC_UTCL2_ROUTER0                                                                     0x016b
#define ixGC_CAC_ACC_UTCL2_ROUTER1                                                                     0x016c
#define ixGC_CAC_ACC_UTCL2_ROUTER2                                                                     0x016d
#define ixGC_CAC_ACC_UTCL2_ROUTER3                                                                     0x016e
#define ixGC_CAC_ACC_UTCL2_ROUTER4                                                                     0x016f
#define ixGC_CAC_ACC_UTCL2_ROUTER5                                                                     0x0170
#define ixGC_CAC_ACC_UTCL2_ROUTER6                                                                     0x0171
#define ixGC_CAC_ACC_UTCL2_ROUTER7                                                                     0x0172
#define ixGC_CAC_ACC_UTCL2_ROUTER8                                                                     0x0173
#define ixGC_CAC_ACC_UTCL2_ROUTER9                                                                     0x0174
#define ixGC_CAC_ACC_UTCL2_VML20                                                                       0x0175
#define ixGC_CAC_ACC_UTCL2_VML21                                                                       0x0176
#define ixGC_CAC_ACC_UTCL2_VML22                                                                       0x0177
#define ixGC_CAC_ACC_UTCL2_VML23                                                                       0x0178
#define ixGC_CAC_ACC_UTCL2_VML24                                                                       0x0179
#define ixGC_CAC_ACC_UTCL2_WALKER0                                                                     0x017a
#define ixGC_CAC_ACC_UTCL2_WALKER1                                                                     0x017b
#define ixGC_CAC_ACC_UTCL2_WALKER2                                                                     0x017c
#define ixGC_CAC_ACC_UTCL2_WALKER3                                                                     0x017d
#define ixGC_CAC_ACC_UTCL2_WALKER4                                                                     0x017e
#define ixGC_CAC_ACC_CU0                                                                               0x017f
#define ixGC_CAC_ACC_UTCL10                                                                            0x0180
#define ixGC_CAC_ACC_CHC0                                                                              0x0181
#define ixGC_CAC_ACC_CHC1                                                                              0x0182
#define ixGC_CAC_ACC_CHC2                                                                              0x0183
#define ixGC_CAC_ACC_GE0                                                                               0x0184
#define ixGC_CAC_ACC_GE1                                                                               0x0185
#define ixGC_CAC_ACC_GE2                                                                               0x0186
#define ixGC_CAC_ACC_GE3                                                                               0x0187
#define ixGC_CAC_ACC_GE4                                                                               0x0188
#define ixGC_CAC_ACC_GE5                                                                               0x0189
#define ixGC_CAC_ACC_GE6                                                                               0x018a
#define ixGC_CAC_ACC_GE7                                                                               0x018b
#define ixGC_CAC_ACC_GE8                                                                               0x018c
#define ixGC_CAC_ACC_GE9                                                                               0x018d
#define ixGC_CAC_ACC_GE10                                                                              0x018e
#define ixGC_CAC_ACC_GE11                                                                              0x018f
#define ixGC_CAC_ACC_GE12                                                                              0x0190
#define ixGC_CAC_ACC_GE13                                                                              0x0191
#define ixGC_CAC_ACC_GE14                                                                              0x0192
#define ixGC_CAC_ACC_GE15                                                                              0x0193
#define ixGC_CAC_ACC_GE16                                                                              0x0194
#define ixGC_CAC_ACC_GE17                                                                              0x0195
#define ixGC_CAC_ACC_GE18                                                                              0x0196
#define ixGC_CAC_ACC_GE19                                                                              0x0197
#define ixGC_CAC_ACC_GE20                                                                              0x0198
#define ixGC_CAC_ACC_GCR0                                                                              0x0199
#define ixGC_CAC_ACC_GL2C0                                                                             0x019a
#define ixGC_CAC_ACC_GL2C1                                                                             0x019b
#define ixGC_CAC_ACC_GL2C2                                                                             0x019c
#define ixGC_CAC_ACC_GL2C3                                                                             0x019d
#define ixGC_CAC_ACC_GL2C4                                                                             0x019e
#define ixGC_CAC_ACC_PH0                                                                               0x019f
#define ixGC_CAC_ACC_PH1                                                                               0x01a0
#define ixGC_CAC_ACC_PH2                                                                               0x01a1
#define ixGC_CAC_ACC_PH3                                                                               0x01a2
#define ixGC_CAC_ACC_PH4                                                                               0x01a3
#define ixGC_CAC_ACC_PH5                                                                               0x01a4
#define ixGC_CAC_ACC_PH6                                                                               0x01a5
#define ixGC_CAC_ACC_PH7                                                                               0x01a6
#define ixGC_CAC_ACC_SP0_LOWER                                                                         0x01b3
#define ixGC_CAC_ACC_SP0_UPPER                                                                         0x01b4
#define ixGC_CAC_ACC_SP1_LOWER                                                                         0x01b5
#define ixGC_CAC_ACC_SP1_UPPER                                                                         0x01b6
#define ixGC_CAC_ACC_SP2_LOWER                                                                         0x01b7
#define ixGC_CAC_ACC_SP2_UPPER                                                                         0x01b8
#define ixGC_CAC_ACC_GL1C0                                                                             0x01b9
#define ixGC_CAC_ACC_GL1C1                                                                             0x01ba
#define ixGC_CAC_ACC_GL1C2                                                                             0x01bb
#define ixGC_CAC_ACC_GL1C3                                                                             0x01bc
#define ixGC_CAC_ACC_GL1C4                                                                             0x01bd
#define ixGC_CAC_ACC_SQC0                                                                              0x01be
#define ixGC_CAC_ACC_SQC1                                                                              0x01bf
#define ixGC_CAC_ACC_SQC2                                                                              0x01c0
#define ixGC_CAC_ACC_RLC0                                                                              0x01c1
#define ixGC_CAC_ACC_BCI2                                                                              0x01d1
#define ixGC_CAC_OVRD_BCI                                                                              0x0200
#define ixGC_CAC_OVRD_CB                                                                               0x0201
#define ixGC_CAC_OVRD_CP                                                                               0x0203
#define ixGC_CAC_OVRD_DB                                                                               0x0204
#define ixGC_CAC_OVRD_LDS                                                                              0x0205
#define ixGC_CAC_OVRD_PA                                                                               0x0206
#define ixGC_CAC_OVRD_PC                                                                               0x0207
#define ixGC_CAC_OVRD_SC                                                                               0x0208
#define ixGC_CAC_OVRD_SPI                                                                              0x0209
#define ixGC_CAC_OVRD_CU                                                                               0x020a
#define ixGC_CAC_OVRD_SQ                                                                               0x020b
#define ixGC_CAC_OVRD_SX                                                                               0x020c
#define ixGC_CAC_OVRD_SXRB                                                                             0x020d
#define ixGC_CAC_OVRD_TA                                                                               0x020e
#define ixGC_CAC_OVRD_TCP                                                                              0x020f
#define ixGC_CAC_OVRD_TD                                                                               0x0210
#define ixGC_CAC_OVRD_RMI                                                                              0x0211
#define ixGC_CAC_OVRD_UTCL2_ROUTER                                                                     0x0213
#define ixGC_CAC_OVRD_UTCL2_VML2                                                                       0x0214
#define ixGC_CAC_OVRD_UTCL2_WALKER                                                                     0x0215
#define ixGC_CAC_OVRD_SP                                                                               0x0216
#define ixGC_CAC_OVRD_UTCL1                                                                            0x0217
#define ixGC_CAC_OVRD_CHC                                                                              0x0218
#define ixGC_CAC_OVRD_GE                                                                               0x0219
#define ixGC_CAC_OVRD_GE_HI                                                                            0x021a
#define ixGC_CAC_OVRD_GCR                                                                              0x021b
#define ixGC_CAC_OVRD_GL2C                                                                             0x021c
#define ixGC_CAC_OVRD_PH                                                                               0x021d
#define ixGC_CAC_OVRD_GL1C                                                                             0x021f
#define ixGC_CAC_OVRD_SQC                                                                              0x0220
#define ixGC_CAC_OVRD_RLC                                                                              0x0221
#define ixRELEASE_TO_STALL_LUT_1_8                                                                     0x0230
#define ixRELEASE_TO_STALL_LUT_9_16                                                                    0x0231
#define ixRELEASE_TO_STALL_LUT_17_20                                                                   0x0232
#define ixSTALL_TO_RELEASE_LUT_1_4                                                                     0x0233
#define ixSTALL_TO_RELEASE_LUT_5_7                                                                     0x0234
#define ixSTALL_TO_PWRBRK_LUT_1_4                                                                      0x0235
#define ixSTALL_TO_PWRBRK_LUT_5_7                                                                      0x0236
#define ixPWRBRK_STALL_TO_RELEASE_LUT_1_4                                                              0x0237
#define ixPWRBRK_STALL_TO_RELEASE_LUT_5_7                                                              0x0238
#define ixPWRBRK_RELEASE_TO_STALL_LUT_1_8                                                              0x0239
#define ixPWRBRK_RELEASE_TO_STALL_LUT_9_16                                                             0x023a
#define ixPWRBRK_RELEASE_TO_STALL_LUT_17_20                                                            0x023b
#define ixFIXED_PATTERN_PERF_COUNTER_1                                                                 0x023c
#define ixFIXED_PATTERN_PERF_COUNTER_2                                                                 0x023d
#define ixFIXED_PATTERN_PERF_COUNTER_3                                                                 0x023e
#define ixFIXED_PATTERN_PERF_COUNTER_4                                                                 0x023f
#define ixFIXED_PATTERN_PERF_COUNTER_5                                                                 0x0240
#define ixFIXED_PATTERN_PERF_COUNTER_6                                                                 0x0241
#define ixFIXED_PATTERN_PERF_COUNTER_7                                                                 0x0242
#define ixFIXED_PATTERN_PERF_COUNTER_8                                                                 0x0243
#define ixFIXED_PATTERN_PERF_COUNTER_9                                                                 0x0244
#define ixFIXED_PATTERN_PERF_COUNTER_10                                                                0x0245
#define ixHW_LUT_UPDATE_STATUS                                                                         0x0246


// addressBlock: secacind
// base address: 0x0
#define ixSE_CAC_ID                                                                                    0x0000
#define ixSE_CAC_CNTL                                                                                  0x0001
#define ixSE_CAC_OVR_SEL                                                                               0x0002
#define ixSE_CAC_OVR_VAL                                                                               0x0003


// addressBlock: spmglbind
// base address: 0x0
#define ixGLB_CPG_SAMPLEDELAY                                                                          0x0000
#define ixGLB_CPC_SAMPLEDELAY                                                                          0x0001
#define ixGLB_CPF_SAMPLEDELAY                                                                          0x0002
#define ixGLB_GDS_SAMPLEDELAY                                                                          0x0003
#define ixGLB_GCR_SAMPLEDELAY                                                                          0x0004
#define ixGLB_PH_SAMPLEDELAY                                                                           0x0005
#define ixGLB_GE1_SAMPLEDELAY                                                                          0x0006
#define ixGLB_GE2DIST_SAMPLEDELAY                                                                      0x0007
#define ixGLB_RESERVED_8_SAMPLEDELAY                                                                   0x0008
#define ixGLB_CHA_SAMPLEDELAY                                                                          0x0009
#define ixGLB_RESERVED_10_SAMPLEDELAY                                                                  0x000a
#define ixGLB_ATCL2_SAMPLEDELAY                                                                        0x000b
#define ixGLB_VML2_SAMPLEDELAY                                                                         0x000c
#define ixGLB_GL2A0_SAMPLEDELAY                                                                        0x000d
#define ixGLB_GL2A1_SAMPLEDELAY                                                                        0x000e
#define ixGLB_GL2A2_SAMPLEDELAY                                                                        0x000f
#define ixGLB_GL2A3_SAMPLEDELAY                                                                        0x0010
#define ixGLB_GL2C0_SAMPLEDELAY                                                                        0x0011
#define ixGLB_GL2C1_SAMPLEDELAY                                                                        0x0012
#define ixGLB_GL2C2_SAMPLEDELAY                                                                        0x0013
#define ixGLB_GL2C3_SAMPLEDELAY                                                                        0x0014
#define ixGLB_EA0_SAMPLEDELAY                                                                          0x0015
#define ixGLB_EA1_SAMPLEDELAY                                                                          0x0016
#define ixGLB_EA2_SAMPLEDELAY                                                                          0x0017
#define ixGLB_EA3_SAMPLEDELAY                                                                          0x0018
#define ixGLB_CHC0_SAMPLEDELAY                                                                         0x0019
#define ixGLB_CHC1_SAMPLEDELAY                                                                         0x001a
#define ixGLB_CHC2_SAMPLEDELAY                                                                         0x001b
#define ixGLB_CHC3_SAMPLEDELAY                                                                         0x001c
#define ixGLB_GE2SE0_SAMPLEDELAY                                                                       0x001d


// addressBlock: spmind
// base address: 0x0
#define ixSE_SPI_SAMPLEDELAY                                                                           0x0000
#define ixSE_SQG_SAMPLEDELAY                                                                           0x0001
#define ixSE_CBR_SAMPLEDELAY                                                                           0x0002
#define ixSE_DBR_SAMPLEDELAY                                                                           0x0003
#define ixSE_PA_SAMPLEDELAY                                                                            0x0004
#define ixSE_SA0SX_SAMPLEDELAY                                                                         0x0005
#define ixSE_SA0GL1A_SAMPLEDELAY                                                                       0x0006
#define ixSE_SA0RESERVED_2_SAMPLEDELAY                                                                 0x0007
#define ixSE_SA0CB0_SAMPLEDELAY                                                                        0x0008
#define ixSE_SA0CB1_SAMPLEDELAY                                                                        0x0009
#define ixSE_SA0CB2_SAMPLEDELAY                                                                        0x000a
#define ixSE_SA0DB0_SAMPLEDELAY                                                                        0x000b
#define ixSE_SA0DB1_SAMPLEDELAY                                                                        0x000c
#define ixSE_SA0DB2_SAMPLEDELAY                                                                        0x000d
#define ixSE_SA0SC0_SAMPLEDELAY                                                                        0x000e
#define ixSE_SA0SC1_SAMPLEDELAY                                                                        0x000f
#define ixSE_SA0SC2_SAMPLEDELAY                                                                        0x0010
#define ixSE_SA0RMI0_SAMPLEDELAY                                                                       0x0011
#define ixSE_SA0RMI1_SAMPLEDELAY                                                                       0x0012
#define ixSE_SA0RMI2_SAMPLEDELAY                                                                       0x0013
#define ixSE_SA0GL1C0_SAMPLEDELAY                                                                      0x0014
#define ixSE_SA0GL1C1_SAMPLEDELAY                                                                      0x0015
#define ixSE_SA0GL1C2_SAMPLEDELAY                                                                      0x0016
#define ixSE_SA0GL1C3_SAMPLEDELAY                                                                      0x0017
#define ixSE_SA0WGP00TA0_SAMPLEDELAY                                                                   0x0018
#define ixSE_SA0WGP00TA1_SAMPLEDELAY                                                                   0x0019
#define ixSE_SA0WGP00TD0_SAMPLEDELAY                                                                   0x001a
#define ixSE_SA0WGP00TD1_SAMPLEDELAY                                                                   0x001b
#define ixSE_SA0WGP00TCP0_SAMPLEDELAY                                                                  0x001c
#define ixSE_SA0WGP00TCP1_SAMPLEDELAY                                                                  0x001d
#define ixSE_SA0WGP01TA0_SAMPLEDELAY                                                                   0x001e
#define ixSE_SA0WGP01TA1_SAMPLEDELAY                                                                   0x001f
#define ixSE_SA0WGP01TD0_SAMPLEDELAY                                                                   0x0020
#define ixSE_SA0WGP01TD1_SAMPLEDELAY                                                                   0x0021
#define ixSE_SA0WGP01TCP0_SAMPLEDELAY                                                                  0x0022
#define ixSE_SA0WGP01TCP1_SAMPLEDELAY                                                                  0x0023
#define ixSE_SA0WGP02TA0_SAMPLEDELAY                                                                   0x0024
#define ixSE_SA0WGP02TA1_SAMPLEDELAY                                                                   0x0025
#define ixSE_SA0WGP02TD0_SAMPLEDELAY                                                                   0x0026
#define ixSE_SA0WGP02TD1_SAMPLEDELAY                                                                   0x0027
#define ixSE_SA0WGP02TCP0_SAMPLEDELAY                                                                  0x0028
#define ixSE_SA0WGP02TCP1_SAMPLEDELAY                                                                  0x0029
#define ixSE_SA0WGP03TA0_SAMPLEDELAY                                                                   0x002a
#define ixSE_SA0WGP03TA1_SAMPLEDELAY                                                                   0x002b
#define ixSE_SA0WGP03TD0_SAMPLEDELAY                                                                   0x002c
#define ixSE_SA0WGP03TD1_SAMPLEDELAY                                                                   0x002d
#define ixSE_SA0WGP03TCP0_SAMPLEDELAY                                                                  0x002e
#define ixSE_SA0WGP03TCP1_SAMPLEDELAY                                                                  0x002f
#define ixSE_SA0WGP04TA0_SAMPLEDELAY                                                                   0x0030
#define ixSE_SA0WGP04TA1_SAMPLEDELAY                                                                   0x0031
#define ixSE_SA0WGP04TD0_SAMPLEDELAY                                                                   0x0032
#define ixSE_SA0WGP04TD1_SAMPLEDELAY                                                                   0x0033
#define ixSE_SA0WGP04TCP0_SAMPLEDELAY                                                                  0x0034
#define ixSE_SA0WGP04TCP1_SAMPLEDELAY                                                                  0x0035


// addressBlock: sqind
// base address: 0x0
#define ixSQ_DEBUG_STS_LOCAL                                                                           0x0008
#define ixSQ_DEBUG_CTRL_LOCAL                                                                          0x0009
#define ixSQ_WAVE_ACTIVE                                                                               0x000a
#define ixSQ_WAVE_VALID_AND_IDLE                                                                       0x000b
#define ixSQ_WAVE_MODE                                                                                 0x0101
#define ixSQ_WAVE_STATUS                                                                               0x0102
#define ixSQ_WAVE_TRAPSTS                                                                              0x0103
#define ixSQ_WAVE_GPR_ALLOC                                                                            0x0105
#define ixSQ_WAVE_LDS_ALLOC                                                                            0x0106
#define ixSQ_WAVE_IB_STS                                                                               0x0107
#define ixSQ_WAVE_PC_LO                                                                                0x0108
#define ixSQ_WAVE_PC_HI                                                                                0x0109
#define ixSQ_WAVE_IB_DBG1                                                                              0x010d
#define ixSQ_WAVE_FLUSH_IB                                                                             0x010e
#define ixSQ_WAVE_FLAT_SCRATCH_LO                                                                      0x0114
#define ixSQ_WAVE_FLAT_SCRATCH_HI                                                                      0x0115
#define ixSQ_WAVE_HW_ID1                                                                               0x0117
#define ixSQ_WAVE_HW_ID2                                                                               0x0118
#define ixSQ_WAVE_POPS_PACKER                                                                          0x0119
#define ixSQ_WAVE_SCHED_MODE                                                                           0x011a
#define ixSQ_WAVE_IB_STS2                                                                              0x011c
#define ixSQ_WAVE_SHADER_CYCLES                                                                        0x011d
#define ixSQ_WAVE_TTMP0                                                                                0x026c
#define ixSQ_WAVE_TTMP1                                                                                0x026d
#define ixSQ_WAVE_TTMP2                                                                                0x026e
#define ixSQ_WAVE_TTMP3                                                                                0x026f
#define ixSQ_WAVE_TTMP4                                                                                0x0270
#define ixSQ_WAVE_TTMP5                                                                                0x0271
#define ixSQ_WAVE_TTMP6                                                                                0x0272
#define ixSQ_WAVE_TTMP7                                                                                0x0273
#define ixSQ_WAVE_TTMP8                                                                                0x0274
#define ixSQ_WAVE_TTMP9                                                                                0x0275
#define ixSQ_WAVE_TTMP10                                                                               0x0276
#define ixSQ_WAVE_TTMP11                                                                               0x0277
#define ixSQ_WAVE_TTMP12                                                                               0x0278
#define ixSQ_WAVE_TTMP13                                                                               0x0279
#define ixSQ_WAVE_TTMP14                                                                               0x027a
#define ixSQ_WAVE_TTMP15                                                                               0x027b
#define ixSQ_WAVE_M0                                                                                   0x027d
#define ixSQ_WAVE_EXEC_LO                                                                              0x027e
#define ixSQ_WAVE_EXEC_HI                                                                              0x027f


// addressBlock: ge1debugind
// base address: 0x0
#define ixGE1_DEBUG_REG0                                                                               0x0000
#define ixGE1_DEBUG_REG1                                                                               0x0001
#define ixGE1_DEBUG_REG2                                                                               0x0002
#define ixGE1_DEBUG_REG3                                                                               0x0003
#define ixGE1_DEBUG_REG4                                                                               0x0004
#define ixGE1_DEBUG_REG5                                                                               0x0005
#define ixGE1_DEBUG_REG6                                                                               0x0006
#define ixGE1_DEBUG_REG7                                                                               0x0007
#define ixGE1_DEBUG_REG8                                                                               0x0008
#define ixGE1_DEBUG_REG9                                                                               0x0009
#define ixGE1_DEBUG_REG10                                                                              0x000a
#define ixGE1_DEBUG_REG11                                                                              0x000b
#define ixGE1_DEBUG_REG12                                                                              0x000c
#define ixGE1_DEBUG_REG13                                                                              0x000d
#define ixGE1_DEBUG_REG14                                                                              0x000e
#define ixGE1_DEBUG_REG15                                                                              0x000f
#define ixGE1_DEBUG_REG16                                                                              0x0010
#define ixGE1_DEBUG_REG17                                                                              0x0011
#define ixGE1_DEBUG_REG18                                                                              0x0012
#define ixGE1_DEBUG_REG19                                                                              0x0013
#define ixGE1_DEBUG_REG20                                                                              0x0014
#define ixGE1_DEBUG_REG21                                                                              0x0015
#define ixGE1_DEBUG_REG22                                                                              0x0016
#define ixGE1_DEBUG_REG23                                                                              0x0017
#define ixGE1_DEBUG_REG24                                                                              0x0018
#define ixGE1_DEBUG_REG25                                                                              0x0019
#define ixGE1_DEBUG_REG26                                                                              0x001a
#define ixGE1_DEBUG_REG27                                                                              0x001b
#define ixGE1_DEBUG_REG28                                                                              0x001c
#define ixGE1_DEBUG_REG29                                                                              0x001d
#define ixGE1_DEBUG_REG30                                                                              0x001e
#define ixGE1_DEBUG_REG31                                                                              0x001f
#define ixGE1_DEBUG_REG32                                                                              0x0020
#define ixGE1_DEBUG_REG33                                                                              0x0021
#define ixGE1_DEBUG_REG34                                                                              0x0022
#define ixGE1_DEBUG_REG35                                                                              0x0023
#define ixGE1_DEBUG_REG36                                                                              0x0024
#define ixGE1_DEBUG_REG37                                                                              0x0025
#define ixGE1_DEBUG_REG38                                                                              0x0026
#define ixGE1_DEBUG_REG39                                                                              0x0027
#define ixGE1_DEBUG_REG40                                                                              0x0028
#define ixGE1_DEBUG_REG41                                                                              0x0029
#define ixGE1_DEBUG_REG42                                                                              0x002a
#define ixGE1_DEBUG_REG43                                                                              0x002b
#define ixGE1_DEBUG_REG44                                                                              0x002c
#define ixGE1_DEBUG_REG45                                                                              0x002d
#define ixGE1_DEBUG_REG46                                                                              0x002e
#define ixGE1_DEBUG_REG47                                                                              0x002f
#define ixGE1_DEBUG_REG48                                                                              0x0030
#define ixGE1_DEBUG_REG49                                                                              0x0031


// addressBlock: ge2distdebugind
// base address: 0x0
#define ixGE2_DEBUG_REG0                                                                               0x0000
#define ixGE2_DEBUG_REG1                                                                               0x0001
#define ixGE2_DEBUG_REG2                                                                               0x0002
#define ixGE2_DEBUG_REG3                                                                               0x0003
#define ixGE2_DEBUG_REG4                                                                               0x0004
#define ixGE2_DEBUG_REG5                                                                               0x0005
#define ixGE2_DEBUG_REG6                                                                               0x0006
#define ixGE2_DEBUG_REG7                                                                               0x0007
#define ixGE2_DEBUG_REG8                                                                               0x0008
#define ixGE2_DEBUG_REG9                                                                               0x0009
#define ixGE2_DEBUG_REG10                                                                              0x000a
#define ixGE2_DEBUG_REG11                                                                              0x000b
#define ixGE2_DEBUG_REG12                                                                              0x000c
#define ixGE2_DEBUG_REG13                                                                              0x000d
#define ixGE2_DEBUG_REG14                                                                              0x000e
#define ixGE2_DEBUG_REG15                                                                              0x000f
#define ixGE2_DEBUG_REG16                                                                              0x0010
#define ixGE2_DEBUG_REG17                                                                              0x0011
#define ixGE2_DEBUG_REG18                                                                              0x0012
#define ixGE2_DEBUG_REG19                                                                              0x0013
#define ixGE2_DEBUG_REG20                                                                              0x0014
#define ixGE2_DEBUG_REG21                                                                              0x0015
#define ixGE2_DEBUG_REG22                                                                              0x0016
#define ixGE2_DEBUG_REG23                                                                              0x0017
#define ixGE2_DEBUG_REG24                                                                              0x0018
#define ixGE2_DEBUG_REG25                                                                              0x0019
#define ixGE2_DEBUG_REG26                                                                              0x001a
#define ixGE2_DEBUG_REG27                                                                              0x001b
#define ixGE2_DEBUG_REG28                                                                              0x001c
#define ixGE2_DEBUG_REG29                                                                              0x001d
#define ixGE2_DEBUG_REG30                                                                              0x001e
#define ixGE2_DEBUG_REG31                                                                              0x001f
#define ixGE2_DEBUG_REG32                                                                              0x0020
#define ixGE2_DEBUG_REG33                                                                              0x0021
#define ixGE2_DEBUG_REG34                                                                              0x0022
#define ixGE2_DEBUG_REG35                                                                              0x0023
#define ixGE2_DEBUG_REG36                                                                              0x0024
#define ixGE2_DEBUG_REG37                                                                              0x0025
#define ixGE2_DEBUG_REG38                                                                              0x0026
#define ixGE2_DEBUG_REG39                                                                              0x0027
#define ixGE2_DEBUG_REG40                                                                              0x0028
#define ixGE2_DEBUG_REG41                                                                              0x0029
#define ixGE2_DEBUG_REG42                                                                              0x002a
#define ixGE2_DEBUG_REG43                                                                              0x002b
#define ixGE2_DEBUG_REG44                                                                              0x002c
#define ixGE2_DEBUG_REG45                                                                              0x002d
#define ixGE2_DEBUG_REG46                                                                              0x002e
#define ixGE2_DEBUG_REG47                                                                              0x002f
#define ixGE2_DEBUG_REG48                                                                              0x0030
#define ixGE2_DEBUG_REG49                                                                              0x0031


// addressBlock: didtind
// base address: 0x0
#define ixDIDT_SQ_CTRL0                                                                                0x0000
#define ixDIDT_SQ_CTRL1                                                                                0x0001
#define ixDIDT_SQ_CTRL2                                                                                0x0002
#define ixDIDT_SQ_CTRL_OCP                                                                             0x0003
#define ixDIDT_SQ_STALL_CTRL                                                                           0x0004
#define ixDIDT_SQ_TUNING_CTRL                                                                          0x0005
#define ixDIDT_SQ_STALL_AUTO_RELEASE_CTRL                                                              0x0006
#define ixDIDT_SQ_CTRL3                                                                                0x0007
#define ixDIDT_SQ_STALL_PATTERN_1_2                                                                    0x0008
#define ixDIDT_SQ_STALL_PATTERN_3_4                                                                    0x0009
#define ixDIDT_SQ_STALL_PATTERN_5_6                                                                    0x000a
#define ixDIDT_SQ_STALL_PATTERN_7                                                                      0x000b
#define ixDIDT_SQ_MPD_SCALE_FACTOR                                                                     0x000c
#define ixDIDT_SQ_STALL_RELEASE_CNTL0                                                                  0x000d
#define ixDIDT_SQ_STALL_RELEASE_CNTL1                                                                  0x000e
#define ixDIDT_SQ_STALL_RELEASE_CNTL_STATUS                                                            0x000f
#define ixDIDT_SQ_WEIGHT0_3                                                                            0x0010
#define ixDIDT_SQ_WEIGHT4_7                                                                            0x0011
#define ixDIDT_SQ_WEIGHT8_11                                                                           0x0012
#define ixDIDT_SQ_WEIGHT12_15                                                                          0x0013
#define ixDIDT_SQ_EDC_CTRL                                                                             0x0014
#define ixDIDT_SQ_EDC_THRESHOLD                                                                        0x0015
#define ixDIDT_SQ_EDC_STALL_PATTERN_1_2                                                                0x0016
#define ixDIDT_SQ_EDC_STALL_PATTERN_3_4                                                                0x0017
#define ixDIDT_SQ_EDC_STALL_PATTERN_5_6                                                                0x0018
#define ixDIDT_SQ_EDC_STALL_PATTERN_7                                                                  0x0019
#define ixDIDT_SQ_EDC_TIMER_PERIOD                                                                     0x001a
#define ixDIDT_SQ_THROTTLE_CTRL                                                                        0x001b
#define ixDIDT_SQ_EDC_STALL_DELAY_1                                                                    0x001c
#define ixDIDT_SQ_EDC_STALL_DELAY_2                                                                    0x001d
#define ixDIDT_SQ_EDC_STALL_DELAY_3                                                                    0x001e
#define ixDIDT_SQ_EDC_STATUS                                                                           0x0020
#define ixDIDT_SQ_EDC_OVERFLOW                                                                         0x0021
#define ixDIDT_SQ_EDC_ROLLING_POWER_DELTA                                                              0x0022
#define ixDIDT_SQ_EDC_PCC_PERF_COUNTER                                                                 0x0023
#define ixDIDT_DB_CTRL0                                                                                0x0030
#define ixDIDT_DB_CTRL1                                                                                0x0031
#define ixDIDT_DB_CTRL2                                                                                0x0032
#define ixDIDT_DB_CTRL_OCP                                                                             0x0033
#define ixDIDT_DB_STALL_CTRL                                                                           0x0034
#define ixDIDT_DB_TUNING_CTRL                                                                          0x0035
#define ixDIDT_DB_STALL_AUTO_RELEASE_CTRL                                                              0x0036
#define ixDIDT_DB_CTRL3                                                                                0x0037
#define ixDIDT_DB_STALL_PATTERN_1_2                                                                    0x0038
#define ixDIDT_DB_STALL_PATTERN_3_4                                                                    0x0039
#define ixDIDT_DB_STALL_PATTERN_5_6                                                                    0x003a
#define ixDIDT_DB_STALL_PATTERN_7                                                                      0x003b
#define ixDIDT_DB_MPD_SCALE_FACTOR                                                                     0x003c
#define ixDIDT_DB_STALL_RELEASE_CNTL0                                                                  0x003d
#define ixDIDT_DB_STALL_RELEASE_CNTL1                                                                  0x003e
#define ixDIDT_DB_STALL_RELEASE_CNTL_STATUS                                                            0x003f
#define ixDIDT_DB_WEIGHT0_3                                                                            0x0040
#define ixDIDT_DB_WEIGHT4_7                                                                            0x0041
#define ixDIDT_DB_WEIGHT8_11                                                                           0x0042
#define ixDIDT_DB_WEIGHT12_15                                                                          0x0043
#define ixDIDT_DB_EDC_CTRL                                                                             0x0044
#define ixDIDT_DB_EDC_THRESHOLD                                                                        0x0045
#define ixDIDT_DB_EDC_STALL_PATTERN_1_2                                                                0x0046
#define ixDIDT_DB_EDC_STALL_PATTERN_3_4                                                                0x0047
#define ixDIDT_DB_EDC_STALL_PATTERN_5_6                                                                0x0048
#define ixDIDT_DB_EDC_STALL_PATTERN_7                                                                  0x0049
#define ixDIDT_DB_EDC_TIMER_PERIOD                                                                     0x004a
#define ixDIDT_DB_THROTTLE_CTRL                                                                        0x004b
#define ixDIDT_DB_EDC_STALL_DELAY_1                                                                    0x004c
#define ixDIDT_DB_EDC_STATUS                                                                           0x0050
#define ixDIDT_DB_EDC_OVERFLOW                                                                         0x0051
#define ixDIDT_DB_EDC_ROLLING_POWER_DELTA                                                              0x0052
#define ixDIDT_DB_EDC_PCC_PERF_COUNTER                                                                 0x0053
#define ixDIDT_TD_CTRL0                                                                                0x0060
#define ixDIDT_TD_CTRL1                                                                                0x0061
#define ixDIDT_TD_CTRL2                                                                                0x0062
#define ixDIDT_TD_CTRL_OCP                                                                             0x0063
#define ixDIDT_TD_STALL_CTRL                                                                           0x0064
#define ixDIDT_TD_TUNING_CTRL                                                                          0x0065
#define ixDIDT_TD_STALL_AUTO_RELEASE_CTRL                                                              0x0066
#define ixDIDT_TD_CTRL3                                                                                0x0067
#define ixDIDT_TD_STALL_PATTERN_1_2                                                                    0x0068
#define ixDIDT_TD_STALL_PATTERN_3_4                                                                    0x0069
#define ixDIDT_TD_STALL_PATTERN_5_6                                                                    0x006a
#define ixDIDT_TD_STALL_PATTERN_7                                                                      0x006b
#define ixDIDT_TD_MPD_SCALE_FACTOR                                                                     0x006c
#define ixDIDT_TD_STALL_RELEASE_CNTL0                                                                  0x006d
#define ixDIDT_TD_STALL_RELEASE_CNTL1                                                                  0x006e
#define ixDIDT_TD_STALL_RELEASE_CNTL_STATUS                                                            0x006f
#define ixDIDT_TD_WEIGHT0_3                                                                            0x0070
#define ixDIDT_TD_WEIGHT4_7                                                                            0x0071
#define ixDIDT_TD_WEIGHT8_11                                                                           0x0072
#define ixDIDT_TD_WEIGHT12_15                                                                          0x0073
#define ixDIDT_TD_EDC_CTRL                                                                             0x0074
#define ixDIDT_TD_EDC_THRESHOLD                                                                        0x0075
#define ixDIDT_TD_EDC_STALL_PATTERN_1_2                                                                0x0076
#define ixDIDT_TD_EDC_STALL_PATTERN_3_4                                                                0x0077
#define ixDIDT_TD_EDC_STALL_PATTERN_5_6                                                                0x0078
#define ixDIDT_TD_EDC_STALL_PATTERN_7                                                                  0x0079
#define ixDIDT_TD_EDC_TIMER_PERIOD                                                                     0x007a
#define ixDIDT_TD_THROTTLE_CTRL                                                                        0x007b
#define ixDIDT_TD_EDC_STALL_DELAY_1                                                                    0x007c
#define ixDIDT_TD_EDC_STALL_DELAY_2                                                                    0x007d
#define ixDIDT_TD_EDC_STALL_DELAY_3                                                                    0x007e
#define ixDIDT_TD_EDC_STATUS                                                                           0x0080
#define ixDIDT_TD_EDC_OVERFLOW                                                                         0x0081
#define ixDIDT_TD_EDC_ROLLING_POWER_DELTA                                                              0x0082
#define ixDIDT_TD_EDC_PCC_PERF_COUNTER                                                                 0x0083
#define ixDIDT_TCP_CTRL0                                                                               0x0090
#define ixDIDT_TCP_CTRL1                                                                               0x0091
#define ixDIDT_TCP_CTRL2                                                                               0x0092
#define ixDIDT_TCP_CTRL_OCP                                                                            0x0093
#define ixDIDT_TCP_STALL_CTRL                                                                          0x0094
#define ixDIDT_TCP_TUNING_CTRL                                                                         0x0095
#define ixDIDT_TCP_STALL_AUTO_RELEASE_CTRL                                                             0x0096
#define ixDIDT_TCP_CTRL3                                                                               0x0097
#define ixDIDT_TCP_STALL_PATTERN_1_2                                                                   0x0098
#define ixDIDT_TCP_STALL_PATTERN_3_4                                                                   0x0099
#define ixDIDT_TCP_STALL_PATTERN_5_6                                                                   0x009a
#define ixDIDT_TCP_STALL_PATTERN_7                                                                     0x009b
#define ixDIDT_TCP_MPD_SCALE_FACTOR                                                                    0x009c
#define ixDIDT_TCP_STALL_RELEASE_CNTL0                                                                 0x009d
#define ixDIDT_TCP_STALL_RELEASE_CNTL1                                                                 0x009e
#define ixDIDT_TCP_STALL_RELEASE_CNTL_STATUS                                                           0x009f
#define ixDIDT_TCP_WEIGHT0_3                                                                           0x00a0
#define ixDIDT_TCP_WEIGHT4_7                                                                           0x00a1
#define ixDIDT_TCP_WEIGHT8_11                                                                          0x00a2
#define ixDIDT_TCP_WEIGHT12_15                                                                         0x00a3
#define ixDIDT_TCP_EDC_CTRL                                                                            0x00a4
#define ixDIDT_TCP_EDC_THRESHOLD                                                                       0x00a5
#define ixDIDT_TCP_EDC_STALL_PATTERN_1_2                                                               0x00a6
#define ixDIDT_TCP_EDC_STALL_PATTERN_3_4                                                               0x00a7
#define ixDIDT_TCP_EDC_STALL_PATTERN_5_6                                                               0x00a8
#define ixDIDT_TCP_EDC_STALL_PATTERN_7                                                                 0x00a9
#define ixDIDT_TCP_EDC_TIMER_PERIOD                                                                    0x00aa
#define ixDIDT_TCP_THROTTLE_CTRL                                                                       0x00ab
#define ixDIDT_TCP_EDC_STALL_DELAY_1                                                                   0x00ac
#define ixDIDT_TCP_EDC_STALL_DELAY_2                                                                   0x00ad
#define ixDIDT_TCP_EDC_STALL_DELAY_3                                                                   0x00ae
#define ixDIDT_TCP_EDC_STATUS                                                                          0x00b0
#define ixDIDT_TCP_EDC_OVERFLOW                                                                        0x00b1
#define ixDIDT_TCP_EDC_ROLLING_POWER_DELTA                                                             0x00b2
#define ixDIDT_TCP_EDC_PCC_PERF_COUNTER                                                                0x00b3
#define ixDIDT_SQ_STALL_EVENT_COUNTER                                                                  0x00c0
#define ixDIDT_DB_STALL_EVENT_COUNTER                                                                  0x00c1
#define ixDIDT_TD_STALL_EVENT_COUNTER                                                                  0x00c2
#define ixDIDT_TCP_STALL_EVENT_COUNTER                                                                 0x00c3


// addressBlock: sudebugind
// base address: 0x0
#define ixCLIPPER_DEBUG_REG00                                                                          0x0000
#define ixCLIPPER_DEBUG_REG01                                                                          0x0001
#define ixCLIPPER_DEBUG_REG02                                                                          0x0002
#define ixCLIPPER_DEBUG_REG03                                                                          0x0003
#define ixCLIPPER_DEBUG_REG04                                                                          0x0004
#define ixCLIPPER_DEBUG_REG05                                                                          0x0005
#define ixCLIPPER_DEBUG_REG06                                                                          0x0006
#define ixCLIPPER_DEBUG_REG07                                                                          0x0007
#define ixCLIPPER_DEBUG_REG08                                                                          0x0008
#define ixCLIPPER_DEBUG_REG09                                                                          0x0009
#define ixCLIPPER_DEBUG_REG10                                                                          0x000a
#define ixCLIPPER_DEBUG_REG11                                                                          0x000b
#define ixCLIPPER_DEBUG_REG12                                                                          0x000c
#define ixCLIPPER_DEBUG_REG13                                                                          0x000d
#define ixCLIPPER_DEBUG_REG14                                                                          0x000e
#define ixCLIPPER_DEBUG_REG15                                                                          0x000f
#define ixCLIPPER_DEBUG_REG16                                                                          0x0010
#define ixCLIPPER_DEBUG_REG17                                                                          0x0011
#define ixCLIPPER_DEBUG_REG18                                                                          0x0012
#define ixCLIPPER_DEBUG_REG19                                                                          0x0013
#define ixSXIFCCG_DEBUG_REG0                                                                           0x0014
#define ixSXIFCCG_DEBUG_REG1                                                                           0x0015
#define ixSXIFCCG_DEBUG_REG2                                                                           0x0016
#define ixSXIFCCG_DEBUG_REG3                                                                           0x0017
#define ixSETUP_DEBUG_REG0                                                                             0x0018
#define ixSETUP_DEBUG_REG1                                                                             0x0019
#define ixSETUP_DEBUG_REG2                                                                             0x001a
#define ixSETUP_DEBUG_REG3                                                                             0x001b
#define ixSETUP_DEBUG_REG4                                                                             0x001c
#define ixSETUP_DEBUG_REG5                                                                             0x001d


// addressBlock: phdebugind
// base address: 0x0
#define ixPA_PH_DEBUG_REG0                                                                             0x0000
#define ixPA_PH_DEBUG_REG1                                                                             0x0001

#endif
