;redcode
;assert 1
	SPL 0, -815
	CMP -207, <-126
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	SUB <1, 23
	DJN -13, 36
	JMP -13, 36
	SLT 710, @-10
	SUB <81, 63
	JMN -207, @-126
	DJN -13, 36
	JMN 3, #103
	SUB <1, 23
	DJN <31, 30
	DJN -13, 36
	SUB <1, 23
	MOV @-127, 100
	SUB #121, 100
	SUB -13, 36
	SUB -13, 36
	MOV <3, @103
	JMP 31, 30
	SUB <1, 23
	JMP @100, 9
	ADD 0, @300
	ADD 0, @300
	DJN -13, 36
	SLT 210, 60
	DJN <31, 30
	SLT 710, @-10
	DJN <31, 30
	SLT 710, @-10
	SLT 710, @-10
	SPL 0, -811
	CMP -207, <-126
	SLT 710, @-10
	SPL 0, -811
	SUB <1, 23
	CMP @0, @2
	CMP #71, -21
	CMP @0, @2
	MOV -1, <-26
	DJN <31, 30
	MOV -1, <-26
	MOV -1, <-26
	MOV -4, <-20
	MOV -1, <-26
	MOV -1, <-26
	SLT 710, @-10
	ADD 49, 30
