# THIS FILE IS AUTOMATICALLY GENERATED
# Project: C:\Users\ingan\Documents\PSoC Creator\MegaDrive_player\USBFS_UART01.cydsn\USBFS_UART01.cyprj
# Date: Sat, 18 Nov 2023 10:07:31 GMT
#set_units -time ns
create_clock -name {Clock_2(routed)} -period 282.60869565217394 -waveform {0 141.304347826087} [list [get_pins {ClockBlock/dclk_0}]]
create_clock -name {Clock_1(routed)} -period 130.43478260869566 -waveform {0 65.2173913043478} [list [get_pins {ClockBlock/dclk_1}]]
create_clock -name {CyILO} -period 10000 -waveform {0 5000} [list [get_pins {ClockBlock/ilo}] [get_pins {ClockBlock/clk_100k}] [get_pins {ClockBlock/clk_1k}] [get_pins {ClockBlock/clk_32k}]]
create_clock -name {CyIMO} -period 41.666666666666664 -waveform {0 20.8333333333333} [list [get_pins {ClockBlock/imo}]]
create_clock -name {CyPLL_OUT} -period 21.739130434782609 -waveform {0 10.8695652173913} [list [get_pins {ClockBlock/pllout}]]
create_clock -name {CyMASTER_CLK} -period 21.739130434782609 -waveform {0 10.8695652173913} [list [get_pins {ClockBlock/clk_sync}]]
create_generated_clock -name {CyBUS_CLK} -source [get_pins {ClockBlock/clk_sync}] -edges {1 2 3} [list [get_pins {ClockBlock/clk_bus_glb}]]
create_generated_clock -name {Clock_2} -source [get_pins {ClockBlock/clk_sync}] -edges {1 13 27} [list [get_pins {ClockBlock/dclk_glb_0}]]
create_generated_clock -name {Clock_1} -source [get_pins {ClockBlock/clk_sync}] -edges {1 7 13} [list [get_pins {ClockBlock/dclk_glb_1}]]
create_clock -name {CyScBoostClk} -period 108.69565217391305 -waveform {0 43.4782608695652} [list [get_pins {ClockBlock/aclk_glb_0}]]


# Component constraints for C:\Users\ingan\Documents\PSoC Creator\MegaDrive_player\USBFS_UART01.cydsn\TopDesign\PSoC5\TopDesign.cysch
# Project: C:\Users\ingan\Documents\PSoC Creator\MegaDrive_player\USBFS_UART01.cydsn\USBFS_UART01.cyprj
# Date: Sat, 18 Nov 2023 10:07:27 GMT
