Verilog Codes

<ol>
   <li> OR Gate | <a href="https://github.com/Crazy2code15/Verilog/blob/main/or_gate.v">Verilog code</a> </li> 
 <p align="center">
   <img src="https://electronics-club.com/wp-content/uploads/2019/04/OR-Gate.png" width="300" height="200" /></p>
  
   
   <li> AND Gate | <a href="https://github.com/Crazy2code15/Verilog/blob/main/and_gate.v">Verilog code</a>  </li> 
  <p align="center">
   <img src="https://www.robotshop.com/community/uploads/a/b/abram/Logic%20Gates/Truth%20Table.jpg" width="300" height="200" /></p>
  
   
   <li> NOT Gate(Inverter) | <a href="https://github.com/Crazy2code15/Verilog/blob/main/inverter.v">Verilog code</a>  </li> 
  <p align="center">
   <img src="https://electronics-club.com/wp-content/uploads/2019/04/NOT-Gate.png" width="300" height="200" /></p>
  
   
   <li> NOR Gate | <a href="https://github.com/Crazy2code15/Verilog/blob/main/nor_gate.v">Verilog code</a>  </li> 
  <p align="center">
   <img src="https://eeherald.s3.amazonaws.com/uploads/ckeditor/pictures/oldarticleimages/logic11.png" width="300" height="200" /></p>
  
   
   <li> NAND Gate | <a href="https://github.com/Crazy2code15/Verilog/blob/main/nand_gate.v">Verilog code</a>  </li> 
  <p align="center">
   <img src="https://eeherald.s3.amazonaws.com/uploads/ckeditor/pictures/oldarticleimages/logic10.png" width="300" height="200" /></p>
  
   
   <li> EXOR Gate  | <a href="https://github.com/Crazy2code15/Verilog/blob/main/xor_gate.v">Verilog code</a> </li>
  <p align="center">
   <img src="https://electronics-club.com/wp-content/uploads/2019/04/EX-OR-Gate.png" width="300" height="200" /></p>
  
   
   <li> EXNOR Gate  | <a href="https://github.com/Crazy2code15/Verilog/blob/main/xnor_gate.v">Verilog code</a> </li>
  <p align="center">
   <img src="https://electronics-club.com/wp-content/uploads/2019/04/EX-NOR-Gate.png" width="300" height="200" /></p>
  
   
   <li> Buffer  | <a href="https://github.com/Crazy2code15/Verilog/blob/main/buffer.v">Verilog code</a> </li>
  <p align="center">
   <img src="https://instrumentationtools.com/wp-content/uploads/2017/12/Buffer-Gate-Truth-Table.jpg" width="400" height="100" /></p>
  
   
   <li> Transmission Gate | <a href="https://github.com/Crazy2code15/Verilog/blob/main/transmission_gate.v">Verilog code</a>  </li> 
  <p align="center">
   <img src="https://www.researchgate.net/profile/Shyam_Akashe/publication/257799438/figure/fig3/AS:341731565424655@1458486562907/Transmission-gate-graphical-symbol-a-truth-table-b.png" width="300" height="200" /></p>
   
   
   <li> Tristate Buffer | <a href="https://github.com/Crazy2code15/Verilog/blob/main/tristate_buffer.v">Verilog code</a>  </li> 
  <p align="center">
   <img src="https://i.ytimg.com/vi/X2HPjppH7Rs/maxresdefault.jpg" width="300" height="200" /></p>
   
   
   <li> SR FlipFlop | <a href="https://github.com/Crazy2code15/Verilog/blob/main/srflipflop.v">Verilog code</a>  </li> 
  <p align="center">
   <img src="https://image.slidesharecdn.com/presentationon-160611180113/95/presentation-on-flip-flop-5-638.jpg?cb=1465668103" width="300" height="200" /></p>
   
   
   <li> JK FlipFlop | <a href="https://github.com/Crazy2code15/Verilog/blob/main/jkflipflop.v">Verilog code</a>  </li> 
  <p align="center">
      <img src="https://qph.fs.quoracdn.net/main-qimg-16e69370863fd7d969e1c8a47efcbbed" width="500" height="200" />
   <img src="http://hyperphysics.phy-astr.gsu.edu/hbase/Electronic/ietron/jk3.gif" width="200" height="200" /></p>
   
   
   <li> D FlipFlop | <a href="https://github.com/Crazy2code15/Verilog/blob/main/Dflipflop.v">Verilog code</a>  </li> 
  <p align="center">
   <img src="https://learnabout-electronics.org/Digital/images/D-Type-ff.gif" width="300" height="500" /></p>
   
   
   <li> T FlipFlop | <a href="https://github.com/Crazy2code15/Verilog/blob/main/TFlipflop.v">Verilog code</a>  </li> 
  <p align="center">
   <img src="http://i.stack.imgur.com/0u9q2.jpg" width="300" height="500" /></p>
   
   
   <li> Master Slave FlipFlop | <a href="https://github.com/Crazy2code15/Verilog/blob/main/MasterSlaveFF.v">Verilog code</a>  </li> 
  <p align="center">
   <img src="https://upload.wikimedia.org/wikipedia/commons/thumb/5/52/Negative-edge_triggered_master_slave_D_flip-flop.svg/1200px-Negative-edge_triggered_master_slave_D_flip-flop.svg.png" width="300" height="200" /></p>
   
   <li> Serial Adder | <a href="">Verilog code</a>  </li>
   <li> 4bit-Synchronous Counter | <a href="">Verilog code</a>  </li>
   <li> 4bit-Asynchronous Counter | <a href="">Verilog code</a>  </li>
   <li> 8bit Ripple Carry Adder | <a href="">Verilog code</a>  </li>
   <li> 8bit Look Ahead Carry Adder | <a href="">Verilog code</a>  </li>
   <li> 8bit Skip Carry Adder | <a href="">Verilog code</a>  </li>
   <li> 4bit BCD Adder and Substractor | <a href="">Verilog code</a>  </li>
   <li> 4x4 Unsigned Array Multiplier | <a href="">Verilog code</a>  </li>
   <li> 4x4 Booth Multiplier | <a href="">Verilog code</a>  </li>
   <li> 4-bit Magnitude Comparator | <a href="">Verilog code</a>  </li>
   <li> 4-bit LFSR | <a href="">Verilog code</a>  </li>
   <li> 4-bit Parity Generator | <a href="">Verilog code</a>  </li>
   <li> 4-bit Universal Shift Register | <a href="">Verilog code</a>  </li>
   <li> FSM to detect sequence 1110 (Meleay with Overlap) | <a href="">Verilog code</a>  </li>
   <li> FSM to detect sequence 1110 (Moore with Overlap) | <a href="">Verilog code</a>  </li>
   <li> FIFO buffer | <a href="">Verilog code</a>  </li>
   <li> LIFO buffer | <a href="">Verilog code</a>  </li>
   <li> 3-bit Arbiter | <a href="">Verilog code</a>  </li>
   
   </ol>
