//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1 // -- Begin function triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1
                                        // @triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1
.visible .entry triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1(
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1_param_4,
	.param .u32 triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1_param_5
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<43>;
	.reg .f32 	%f<18>;
	.reg .b64 	%rd<19>;
	.loc	1 19 0                          // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:19:0

// %bb.0:
	ld.param.u64 	%rd9, [triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1_param_0];
	ld.param.u64 	%rd2, [triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1_param_1];
$L__tmp0:
	.loc	1 21 28                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:21:33
	shl.b32 	%r11, %r1, 8;
	ld.param.u64 	%rd10, [triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1_param_2];
	.loc	1 22 36                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:22:36
	mov.u32 	%r12, %tid.x;
	ld.param.u64 	%rd11, [triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1_param_3];
	shl.b32 	%r14, %r12, 1;
	ld.param.u64 	%rd12, [triton_poi_fused_add_leaky_relu_leaky_relu_backward_mul_1_param_4];
	and.b32  	%r15, %r14, 254;
	.loc	1 22 23                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:22:23
	or.b32  	%r16, %r11, %r15;
	or.b32  	%r17, %r16, 1;
	.loc	1 23 21                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:23:21
	setp.lt.s32 	%p1, %r16, 400;
	.loc	1 27 21                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:27:21
	mul.hi.s32 	%r18, %r16, 1374389535;
	shr.s32 	%r19, %r18, 3;
	shr.u32 	%r20, %r18, 31;
	add.s32 	%r21, %r19, %r20;
	.loc	1 25 19                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:25:19
	mul.lo.s32 	%r22, %r21, 25;
	sub.s32 	%r23, %r16, %r22;
	.loc	1 27 21                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:27:21
	mul.hi.s32 	%r24, %r17, 1374389535;
	shr.u32 	%r25, %r24, 31;
	shr.s32 	%r26, %r24, 3;
	add.s32 	%r27, %r26, %r25;
	.loc	1 25 19                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:25:19
	mul.lo.s32 	%r28, %r27, 25;
	sub.s32 	%r29, %r17, %r28;
	.loc	1 26 19                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:26:19
	shr.s32 	%r30, %r18, 5;
	add.s32 	%r31, %r30, %r20;
	.loc	1 27 27                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:27:27
	shr.u32 	%r32, %r21, 30;
	add.s32 	%r33, %r21, %r32;
	and.b32  	%r34, %r33, -4;
	sub.s32 	%r35, %r21, %r34;
	shr.u32 	%r36, %r27, 30;
	add.s32 	%r37, %r27, %r36;
	and.b32  	%r38, %r37, -4;
	sub.s32 	%r39, %r27, %r38;
	.loc	1 28 34                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:28:34
	cvt.s64.s32 	%rd13, %r16;
	mul.wide.s32 	%rd14, %r16, 4;
	add.s64 	%rd1, %rd9, %rd14;
	.loc	1 28 39                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:28:39
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	mov.pred 	%p2, -1;
	.loc	1 29 19                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:29:19
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p2 ld.global.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 31 38                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:31:38
	mul.lo.s32 	%r40, %r31, 25;
	.loc	1 31 35                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:31:35
	add.s32 	%r41, %r40, %r23;
	add.s32 	%r42, %r40, %r29;
	.loc	1 31 30                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:31:30
	mul.wide.s32 	%rd15, %r41, 4;
	add.s64 	%rd3, %rd10, %rd15;
	mul.wide.s32 	%rd16, %r42, 4;
	add.s64 	%rd4, %rd10, %rd16;
	.loc	1 31 43                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:31:43
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 32 30                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:32:30
	mul.wide.s32 	%rd17, %r35, 4;
	add.s64 	%rd5, %rd11, %rd17;
	mul.wide.s32 	%rd18, %r39, 4;
	add.s64 	%rd6, %rd11, %rd18;
	.loc	1 32 35                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:32:35
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 45 25                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:45:25
	add.s64 	%rd8, %rd12, %rd13;
	.loc	1 28 39                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:28:39
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	.loc	1 31 43                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:31:43
	mov.b32 	%f3, %r6;
	mov.b32 	%f4, %r5;
	.loc	1 32 35                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:32:35
	mov.b32 	%f5, %r8;
	mov.b32 	%f6, %r7;
	.loc	1 35 18                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:35:18
	mov.b32 	%f7, %r4;
	mul.f32 	%f8, %f7, %f4;
	mul.f32 	%f9, %f7, %f3;
	.loc	1 36 18                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:36:18
	fma.rn.f32 	%f10, %f2, 0f3FB504F3, %f9;
	fma.rn.f32 	%f11, %f1, 0f3FB504F3, %f8;
	.loc	1 37 18                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:37:18
	add.f32 	%f12, %f11, %f6;
	add.f32 	%f13, %f10, %f5;
	.loc	1 39 19                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:39:19
	setp.gt.f32 	%p9, %f13, 0f00000000;
	setp.gt.f32 	%p10, %f12, 0f00000000;
	.loc	1 41 19                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:41:19
	mul.f32 	%f14, %f13, 0f3E4CCCCD;
	mul.f32 	%f15, %f12, 0f3E4CCCCD;
	.loc	1 42 34                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:42:34
	selp.f32 	%f16, %f12, %f15, %p10;
	selp.f32 	%f17, %f13, %f14, %p9;
	.loc	1 43 20                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:43:20
	setp.gt.f32 	%p11, %f17, 0f00000000;
	setp.gt.f32 	%p12, %f16, 0f00000000;
	.loc	1 42 34                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:42:34
	mov.b32 	%r9, %f16;
	mov.b32 	%r10, %f17;
	.loc	1 44 40                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:44:40
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd1 + 0 ], { %r9, %r10 };
	// end inline asm
	.loc	1 45 37                         // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:45:37
	selp.u16 	%rs2, 1, 0, %p12;
	selp.u16 	%rs3, 1, 0, %p11;
	shl.b16 	%rs4, %rs3, 8;
	or.b16  	%rs1, %rs2, %rs4;
	// begin inline asm
	@%p1 st.global.b16 [ %rd8 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 45 4                          // c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py:45:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/5v/c5vcwmv22h3uk54u5sqrdhdwgoclexialida5sahwie3zv4f5lyz.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 53
.b8 118
.b8 99
.b8 119
.b8 109
.b8 118
.b8 50
.b8 50
.b8 104
.b8 51
.b8 117
.b8 107
.b8 53
.b8 52
.b8 117
.b8 53
.b8 115
.b8 113
.b8 114
.b8 100
.b8 104
.b8 100
.b8 119
.b8 103
.b8 111
.b8 99
.b8 108
.b8 101
.b8 120
.b8 105
.b8 97
.b8 108
.b8 105
.b8 100
.b8 97
.b8 53
.b8 115
.b8 97
.b8 104
.b8 119
.b8 105
.b8 101
.b8 51
.b8 122
.b8 118
.b8 52
.b8 102
.b8 53
.b8 108
.b8 121
.b8 122
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 53
.b8 118
.b8 0
	}
	.section	.debug_macinfo	{	}
