{
    "keywords": {
        "gmem": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/devckernels.html#hxx1556235054362",
        "#pragma HLS INTERFACE": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#jit1504034365862",
        "m_axi": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/managing_interface_synthesis.html#qoa1585574520885",
        "dataflow": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#bmx1539734225930",
        "hls::stream": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_stream_library.html",
        "#pragma HLS ARRAY_PARTITION": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#gle1504034361378",
        "complete": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#zof1504034359187__ad410728",
        "cyclic": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#zof1504034359187__ad410728", 
        "block": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#zof1504034359187__ad410728", 
        "factor": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#zof1504034359187__ad410728", 
        "dim": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#zof1504034359187__ad410728", 
        "aiecompiler": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/compile_graph_application.html",
        "aiesimulator": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/simulate_graph_application.html#pmy1512608736116",
        "stream_connect": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/buildingdevicebinary.html#yha1565541199876",
        "BIND_OP": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#ttl1584844636775", 
        "BIND_STORAGE": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#chr1584844747152",
        "impl": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#ttl1584844636775__ad411605", 
        "op": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#ttl1584844636775__ad411605",
        "type": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#ttl1584844636775__ad411605", 
        "latency": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#ttl1584844636775__ad411605",
        "memcpy": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/managing_interface_synthesis.html#qoa1585574520885", 
        "max_read_burst_length": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#mcz1586914389391", 
        "max_write_burst_length": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#mcz1586914389391",
        "struct": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_coding_styles.html#ghc1585180876264", 
        "#pragma HLS LOOP_TRIPCOUNT": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#sty1504034367099",
        "DEPENDENCE": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#dxe1504034360397", 
        "inter": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#dxe1504034360397__ad411019", 
        "WAR": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#dxe1504034360397__ad411019",
        "m_axi_auto_max_ports": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/migrating_to_vitis_hls.html#jsk1590553271532",
        "sp": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitiscommandcompiler.html#clt1568640709907__section_tfc_zxm_1jb",
        "connectivity": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitiscommandcompiler.html#qcm1528577331870__section_wgd_dxf_dnb",
        "#pragma HLS UNROLL FACTOR=2": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#uyd1504034366571",
        "pragma HLS PIPELINE": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/hls_pragmas.html#fde1504034360078",
        "PLRAM": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/buildingdevicebinary.html#wsi1614020986106",
        "m_axi_max_widen_bitwidth": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/managing_interface_synthesis.html#ooe1589518299593",
        "ap_uint<>": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/integer_types.html#kcn1539734233458", 
        "ap_int.h": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/integer_types.html",
        "sim_ipc_axis_master": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/runemulation1.html?hl=sim_ipc_axis_master#sbn1601597712644__section_g3t_2s2_nnb",
        "sim_ipc_axis_slave": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/runemulation1.html#sbn1601597712644__section_g3t_2s2_nnb",
        "gt_master": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/runemulation1.html#sbn1601597712644__section_gsg_11m_nnb",
        "gt_slave": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/runemulation1.html#sbn1601597712644__section_c3g_pzl_nnb"
    },
    "key_concepts": {
        "HLS C Kernel": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/devckernels.html#hxx1556235054362",
        "OpenCL Host APIs": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/devhostapp.html",
        "Task Level Parallelism": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/optimizingperformance.html#cvc1523913889499",     
        "Kernel Optimization": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html",
        "Array Partition": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#swq1539734225427",
        "Block Partition": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#swq1539734225427", 
        "Cyclic Partition": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#swq1539734225427",
        "AI Engine": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/programmable_logic_integration.html",
        "Adaptive Data Flow": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/data_flow_graph_reference.html",
        "Graph": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/data_flow_graph_reference.html#dfu1518633879802",
        "BIND OP": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#yew1585574779610",
        "BIND STORAGE": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#yew1585574779610",
        "burst access": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#ddw1586913493144",
        "Custom Datatype": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_coding_styles.html#cfk1539734244479",
        "Inter Dependence": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#wen1539734225565",
        "Multiple Banks": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/optimizingperformance.html#uuy1504034303412",
        "ap_ctrl_chain": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/managing_interface_synthesis.html#qls1539734256651__ae476333", 
        "PLRAMs": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/buildingdevicebinary.html#wsi1614020986106",
        "2port BRAM Utilization": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/managing_interface_synthesis.html#gen1585145183590__ae401668",
        "Loop Pipelining": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#kcq1539734224846",
        "Interface port width auto widening": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/managing_interface_synthesis.html#ooe1589518299593",
        "Shift Register": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#jnp1590257015961", 
        "FIR": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/dwh1606804880900.html",
        "wide memory access": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#ddw1586913493144__section_kc3_ykf_jlb", 
        "burst read and write": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/vitis_hls_optimization_techniques.html#ddw1586913493144__section_ogb_tkf_jlb",
        "Multiple compute units": "https://www.xilinx.com/html_docs/xilinx2020_2/vitis_doc/devhostapp.html#dqz1555367565037"
    }
}
