*********************************************************************************
Commit: c4c462c93a7c3c3d68bdff0f5fbb1dcd65258976 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Update restricted tags for IPClean compliance
  - Fixing instance of a tag not matching RestrictedContent, RestrictedBegin, or RestrictedEnd
  - Adding "//" to restricted tags that do not have "//" prefacing them
  - Updating a few restricted tags in <Project>BoardPkg files
  Change-Id: I9333548508a5a515af2935cf502203cc8e155660
  
  
  ClientOneSiliconPkg/Include/ConfigBlock/Itss/IoApicConfig.h
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: e03c7bff661fc2747090396b5415ca0dd0f32de5 
*********************************************************************************

[PlatformPkg]

  [TGL] Comment update to Workaround for HW bug regarding CSME measurements
  Comment update to Workaround for HW bug regarding CSME measurements.
  Change-Id: I932cfbba628830e74f10f16e8cc4065e0d957900
  
  
  TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: HW Bug
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 19d12b1a1c2e002229dbbd18329f94155cef73bf 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [TGL] Enable VT-d set options per phase - phase 3
  EnableVtd - Enabled
  LocalX2ApicAvailable - Disabled
  DmaControlGuarantee - Enabled
  VtdIgdEnable - Enabled
  VtdIpuEnable - Enabled
  VtdIopEnable - Enabled
  VtdItbtEnable- Enabled
  D3ColdEnable - Enabled (enabled in phase 3 for B0, Ax remains disabled)
  TbtVtdBaseSecurity - Enabled
  ControlIommu - Disabled (will be enabled in phase 4)
  Change-Id: I3ec133d2cc20f54dbb5fe82cd61bc965ea34a1c6
  
  
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 6ae22389733c8167c00c3b6f0993878a291b0320 
*********************************************************************************

[SiliconPkg]

  Fix Restricted code leakage from System Agent IPs
  Change-Id: Ie264b9c26b495b6ef220b01746bfa439408d5f1d
  
  
  ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: df93e88613b0593efeed2821eb6c77e9739d97e1 
*********************************************************************************

[PlatformPkg]

  [TGL] Code fix for Workaround for HW bug regarding CSME measurements
  Code fix for checking both HECI1_HERS.ERV and HECI1_ENH_HERS.ERC
  bits to determine that the CSME measurement is ready.
  Change-Id: Idd51047a16d98a9cf1412d8c6156bbf1486d0edc
  
  
  TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: HW Bug
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 21488a9da549fc40330ff102c921a4fd03166d62 
*********************************************************************************

[PlatformPkg]

  [TGL] Remove PCH stepping check from PMC crash log flow.
  Remove PCH stepping check.
  Change-Id: Ic961dfea02c51fda97183a1e8dd04136a6ad2033
  
  
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 147b5281da8da3fd017d9b11bb25739b8ff56fa5 
*********************************************************************************

[PlatformPkg]

  Revert the GraphicsPlatformPolicyPpi implementation for GetVbtData
  Recommendation is to use previous platform solution.
  Change-Id: Ice4d8a2cf5df8a41a3ff221525f364324a8ed27c
  
  
  TigerLakePlatSamplePkg/Include/Ppi/GraphicsPlatformPolicyPpi.h
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7d6adff3bee593a2b48f3715eae6d2e871c8f5e0 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-B0][PO]: LP4 hang with CPGC test_busy=1 at ECT during LP4 SAGV enabling
  Issue:
  Need to review the CPGC reset Flow in the MRC. Due to bugs found in in the MC <--> CPGC  logic , we hit various CPGC hang scenarios
  Because of this, we need to address these 2 flows:
  - Remove CPGC reset during training of SAGV points
  - Revisit seq of CPGC reset:
  Cpgc_reset =1
  Active=0
  Active=1
  Cpgc_reset=0
  Root cause:
  CPCG reset sequence happens in MrcSetNormalMode() function
  Change:
  Removed CPCG reset sequence from MrcSetNormalMode() function
  Moved up MrcIbecc, MrcAliasCheck and MrcEccClean tasks in MrcCallTable to be executed earlier in MrcStartMemory flow
  Added internal CpgcModeLocked flag to lock/unlock CPGC mode to prevent Normal-to-CPGC/CPGC-to-Normal mode switching before MrcNormalMode in MrcCallTable
  Validation:
  This commit has been tested through ColdBoot and WarmBoot (serial logs in HSD)
  FV team tested in multiple systems (April 01, 2020)
  Change-Id: I21ef4bfd122614e972aac275f3e0eb37a4607890
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: ca5f294bc9e81947b36713a11b7ce2863592c66a 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y B step - SpineGate needs to be enabled for all gears on lpddr4
  Issue:
  Right now it is only enabled on Gear2 freqs
  Root cause:
  There is an "if" condition in MrcMcactivate function preventing to Enable SpineGate for Gear1
  Change:
  Update the condition in MrcMcactivate function to Enable SpineGate for all gears
  Change-Id: Ic482130c6057566d1ba51f049ab6b00b16099059
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: c67145e818586e82197c4a6e5a5e48843f617ce7 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: Duty Cycle Correction Training Step: TGL-H P0 CCC Pin Update
  DCC was updated to support the TGL-H P0 CCC Pin mapping.
  Prior to this change, the DCC Training Feedback mode was
  always enabled for CCC Pins 5 and 6 and never enabled for
  CCC Pins 7 and 8 which are required on TGL-H. This commit
  changes the DCC flow to correctly enable the DCC feedback
  mode for the target Ranks and corresponding CCC pins.
  CCC GetSet changes:
  - GsmIocClkEnFeedback and GsmIocWckEnFeedback replace
  GsmIocClkPFallNRiseMode and GsmIocClkPRiseNFallMode. The
  new get sets converge on TGL-P0 behavior by enabling the
  feedback mode for both PFallNRise and PRiseNFall.
  - GsmIoc*PFallNRise and GsmIoc*PRiseNFall replace
  GsmIocClkPFallNRiseCcc56, GsmIocClkPFallNRiseCcc78,
  GsmIocClkPRiseNFallCcc56, and GsmIocClkPRiseNFallCcc78.
  The HAL now handles the selection of CCC pins based on
  DRAM type and Rank parameters.
  - A unit test was added to verify the new GetSets match the
  behavior of the previous GetSet implementation.
  Change-Id: I77fcd09b545b6b16eea53b0b19e4b69eb566d357
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: a0ca67bd9f0c079ac0c713f4719f88172c243e56 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: Turn Around Trip Training not selecting the correct offset
  Issue:
  TAT Training not selecting the correct offset
  Root Cause:
  The code checks for Inc = -1, where in Gear2 TAT has to be even. Step in -2 doesn't fall into the correct case on best offset search.
  Change:
  Change Inc == -1 and Inc == 1 to Inc < 0 and Inc > 0
  Change-Id: I09ef5c28a4bd1e5aff8b5f0f402c1a7f4eb0c5e9
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 5a5de2dd1f9bdd8c282add7551e3b364d19fb491 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][U/Y/H] MRC needs to disable periodic comp from PUNIT HW during Fast Boot like they do during MRC training.
  Issue: Periodic Comp were being kicked off during register restore during Fast/Warm/S3.  Periodic Comp needs to be off during this time.
  Culprit: Wrong register being saved and restored for Comp thus periodic comps were not being disabled during restore.
  Fix: Change the save/restore register for Comp register to be 0x5F08 instead of 0x5F04
  Change-Id: I7c1d2ee86e3513ee38c0ed343021a035e43bec97
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 72c5a6b425c682ba46563ef8e73c453e8d14ca74 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Rmt even odd feature changes
  Due to longer execution time Rmt even odd should not be run as per of RmtPerTask.
  Make one call table entry for even and odd UI rmt so that in future if this feature needs to be turned off it can be done.
  Add a wrapper function MrcRmtEvenOdd which calls RankMarginTool function with different input parameter EvenOddUIErr setting.
  Execute RMT even and odd for RdT and WrT only.
  Tested the changes on LP4 A0
  Even is executed first, followed by odd and then composite in three separate tables with different
  MRC task statements
  Change-Id: I9eb6f3492a8be62f566bc539d9f293615273a807
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: e6c348fce2974e88d8058937dcab565d27d21282 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Enable early 2D Write and Read centering for LP5
  Current location of Early 2Ds isnt a problem for Lp4 and DDR4 but it Early Write 2D will fail for Lp5 because
  tCWL isnt trained. We do not run Write leveling Flyby for Lp5. After brain storming a few ideas, the best idea seems
  to be to enable a weak Write Time Centering 1D which moves TxDq for Lp5 instead moving TxDqs for Lp4.
  WriteTimeCentering 1D was set to run for a loopcount of 10. I changed it to 5 for Write1D and 1 for the WeakWrite1D.
  Made the stepsize to be 2 for Lp5.
  The range of TxDq has been chosen based on the data I got from Write Time Centering 1D on Samsung 2R and Micron 2R at 5000.
  TxDq center is seen at roughly about 585Pi. Range is from TxDqPi 385 to 785.
  Tested this on
  We havent root caused memtest failures for frequencies 4800 and above.
  Without Early 2Ds enabled both Samsung and Micron fail at Write Time Centering 1D at 5000
  I measured the TxVref differences between Jedec Init and Write Voltage Centering
  Samsung 2R at 5000
  Without 2D Write Voltage Centering sets TxVref Offset
  -24 to -27 R0 i.e 30 to 32% i.e 0.150 to 0.160 V
  -21 to -29 R1 i.e 29.5 to 33.5% i.e 0.148 to 0.168 V
  Jedec sets it to -14, 37% of 500mV = 0.185V
  After the above changes
  Samsung 2R at 5000, training passes, memtest fail
  Micron 2R at 4400, 4800 and 5400, training passes, memtest fails
  Logs are attached to the linked sighting
  Change-Id: I66f7029782765fbef11e90d07efc0e1518709b52
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Oem: Samsung
  --Commit Message Contains Memory Vendor: Micron

*********************************************************************************
Commit: 42b3f3ac0f08a444d823b5d78d9cca8e823013df 
*********************************************************************************

[SiliconPkg]

  C1S/PeiMemoryInitLib:[TGL][MRC] Remove internal heap
  Remove the internal heap from the MRC.
  Function MrcHeapInitialize is removed.
  Function MrcHeapMalloc is removed.
  Function MrcHeapFree is removed.
  HeapBase and HeapSize removed from MrcInput structure.
  Change-Id: I62d7a6a60ca50739648d1f103cef884bc87a70a4
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMalloc.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMalloc.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 438d8f74d3d122f53c637330d836e444d5ee747f 
*********************************************************************************

[SiliconPkg], [PCH]

  [TGL][Tigerlake-Master IOTG] Update Fusa library and function execution
  Update Fusa contents based on learning from PO in enabling FUSA on Fusa Sku Silicon
  Change-Id: I650523a69c10dce91eb1f99ec5451b1a31e2399e
  
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPsfRegs.h
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/FusaRegs.h
  ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLibNull.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 27072b8f4fbb2668173e5743aceb0291651a50f1 
*********************************************************************************

[PlatformPkg]

  Chasm Falls: fix an possible leakage with case no new capsule and TS enabled
  In resiliency callback, the logic is complicated for resliency sync up
  or roll back action, this patch simply the logic and add cases for
  no new capsule and ts enabled case, main actions are:
  1.removed bios guard enabled case, since bios guard was disabled in PEI stage.
  2.removed check new obb case, it is not necessary, when TS set, resiliency
  should also need check.
  3.also add opt fv into obb backup.
  Change-Id: I0267d9616f5bf5aeedb87338d8856b909e929e45
  
  
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: a435a0798179a630dca70cff0fb8cb381448bc16 
*********************************************************************************

[PlatformPkg]

  [TGL] Remove restricted section from MeSetup.c
  Updating OemCapabilites1, OemCapabilites2 and OemCapabilites3 happens
  inside restriction section in MeSetup.c. Due to that these values in
  external release always have value 0. In this change following things
  are done:
  1. Removed restricted section from MeSetup.c
  2. Moved ME-SMBIOS menu from restricted section from TestMenuSetupVfr.vfr
  to MeSetup.hfr.
  3. Cosmetic changes in MeSmbios.inf driver, in C1S.
  4. The setup variables BiosReflash, BiosSetup, BiosPause, SecureBootExposureToFw
  and vProTbtDock are no more inside restricted section.
  Change-Id: Icb10886e8100b0167ef012c30ee1c3992cef694b
  
  
  TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Setup/MeSetup.hfr
  TigerLakePlatSamplePkg/Setup/MeSetup.uni
  TigerLakePlatSamplePkg/Setup/SetupId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: a8c2a8000c73696f8aa4048d5e328a99e0eded74 
*********************************************************************************

[SiliconPkg]

  [TGL] ME disable HW jumper (J7D2) does not work properly in early PEI Phase.
  Issue: CSME can't reflect the jumper in HECI Fwsts in early phase.
  Resolution: Check flash Descriptor Override Pin-Strap Status instead of HECI Fwsts.
  Impacted: All TGL projects.
  Change-Id: I5514b1714533e57de549c37f5610a677ae82354b
  
  
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: a42425355bd1c2803407c6d652a36ce1a89329a7 
*********************************************************************************

[ASL]

  Use SystemMemory instead of PCI_IO to avoid device context lost while printing ACPI debug message
  The fix only impact XPRT debug message printed, no functional impact
  Change-Id: Ie05135e4853290c2f8d8fc733349b7086d3e10f6
  
  
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: prt

*********************************************************************************
Commit: 3d0f449207f621d8abc88a4183578169265d1ff5 
*********************************************************************************

[ASL]

  [TGP][PCIe] RTD3 flows for incorrectly setting DLSULPPGE
  This is a SPT specific workaround which is being removed according to latest BWG in VMD RTD3 flow
  Change-Id: If844119a064b0ada358acfe0f7494a40333b0789
  
  
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: d757496c7a27d14c3f977c7a99e67577c63161c1 
*********************************************************************************

[CPU]

  TGL BIOS change request for RAR TIMER CONFIG
  - Set RAR Timer to 10 milli sec for TGL B0 Step and above
  Change-Id: I96eefd1719a41c1196ac8a7ccb06b6a3dcefc933
  
  
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 2e963872472a04ee5b3ee81f1bcc0ac5ee5a8b3a 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  ClientOneSiliconPkg\IpBlock\Fusa\LibraryPrivate\PeiFusaE2eCtcLib: Added support for TGL E2E Check the Checker
  Added support for TGL Core array Mbist execution and MemSS Mbist result extraction
  Change-Id: I5af2ab8d220bd0920f65476ca6fbde057c26a4b5
  
  
  ClientOneSiliconPkg/Include/FusaInfoHob.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.inf
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLibInternal.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaMbistCoreArray.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaMbistMemory.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.h
  TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  TigerLakeFspBinPkg/Include/FusaInfoHob.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 7edc40534f3960a1d8c001eb9c609128d830bcc2 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  C1S and TGL: BIOS to expose mailbox for - TGL IO_N DCM/CCM switching as RFI mitigation - opt-in workaround
  This patch is for BIOS code to be ready first.
  Change-Id: I773c12d37aa8a08fb3775ebc16b4089cf6bd9d1c
  
  
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  TigerLakePlatSamplePkg/Setup/CpuSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 361005b7c6c697cbd85fb8065eb52c45f5b8135a 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y B step - SpineGate needs to be enabled for all gears on lpddr4"
  Change-Id: I40fe15b75d8bb9191f104c9805ae69a50edf8453
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: f420701f0fecab54fe16fd932ec42f2629d39ca8 
*********************************************************************************

[SiliconPkg]

  Revert "C1S/MemoryInit/Tgl: TGL [MRC] FLL recipe change request"
  Change-Id: Id52a41c9d8bd24cb2f302cf72594d87617c91b5b
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 78d41e6b952bb0a6dc94775b75a69239429acb73 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL MRC] Warm reset/Fast boot enabling for ECC memory"
  Change-Id: Ic0f0c27f1ba849218871b14a0b199d6f73fa9b61
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 5711494947daf3a9feac8a68eb7b5e0e72b4cbb2 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/MemoryInit/Tgl: Turn Around Trip Training not selecting the correct offset"
  Change-Id: Ie0ddb008088cb2c420151c9c685759080870dcb4
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c964d776c2d78d4d1584b04d2f2145fe84b1cefe 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: Turn Around Trip Training not selecting the correct offset
  Issue:
  TAT Training not selecting the correct offset
  Root Cause:
  The code checks for Inc = -1, where in Gear2 TAT has to be even. Step in -2 doesn't fall into the correct case on best offset search.
  Change:
  Change Inc == -1 and Inc == 1 to Inc < 0 and Inc > 0
  Change-Id: Ifd22f819b48cdfb7294631190ba8584568453775
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: eae641adec7b642be7a973152dd967921d97bfb6 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: TGL [MRC] FLL recipe change request
  New settings for FLL on B0 and P0
  cpu.mem.ddrphy.fll_reg_top.fll_mem_sb.fll_cmd_cfg_reg.fllvr_bypass = 0x0
  cpu.mem.ddrphy.fll_reg_top.fll_mem_sb.fll_static_cfg_0_reg.ldo_vrefsel = 0x7 for LP4 = 0x4 for DDR4
  cpu.mem.ddrphy.fll_reg_top.fll_mem_sb.fll_static_cfg_1_reg.delay_fllenable =0x5
  Change-Id: I101fbc6e146474d606983d5e4d83c5a5dee0961b
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: a6d56da68afbe4eb1a8cf33da81783ddc2aa4b2d 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL-B0]: DDR4 - Vsshi panicen should be set to 1 in MRC
  Issue:
  VssHi PanicEn field is not set after OffsetCorrection training
  Bug:
  Removal of Step 1 of VssHi step that reads the register before adjust it in Step 2 was removed.
  Fix:
  Update the code to use the FreezeVccDllVsxHi function to freeze and unfreeze the feedback loop for VssHi
  Change-Id: I16973cff8ee2c081398e9b40101a418d9db1bc94
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 1f25ad6c6dfd615f8e0d26f8e6c54b15d0353d6f 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y B step - SpineGate needs to be enabled for all gears on lpddr4
  Issue:
  Right now it is only enabled on Gear2 freqs
  Root cause:
  There is an "if" condition in MrcMcactivate function preventing to Enable SpineGate for Gear1
  Change:
  Update the condition in MrcMcactivate function to Enable SpineGate for all gears
  Change-Id: I5ab111edcc7f98378fe88d8ebaa4a645d2b75310
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 937d62fccabf5226ad92bcaac78fbdd15a175708 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: CPGC setup fixes, MRC runtime improvements
  1. Found that a previous code commit to fix CPGC base repeats on 2R memory made an assumption that did not hold true throughout all of MRC.
  This resulted in LCT failures, as well as incorrect block/base repeats in some training steps, inflating MRC runtime.
  The root problem causing the original bug was that CPGC setup functions overwrote the block/base repeat registers but not the number of ranks register.
  Pulled out the failing fix, and instead made the CPGC setup functions simpy overwrite the number of ranks register to 1 same as it does for block/base repeats.
  2. Enabling CADB stress in power training caused MRC runtime to inflate quite a bit due to the number of additional registers that have to be written.
  In order to make MRC runtime stay within PRQ goals, we had to stop power training from setting up CADB CPGC traffic if the previous CPGC test already set it up
  in exactly the same way. We also decreased the CPGC loopcount by 2 for CCC training steps, as CADB stress results in much more stressful patterns that do not need as high a loop count.
  Change: CPGC setup fixes
  Change-Id: Id86756370ad60fed24d6c87e581a54810b483097
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: ff4e78ecd1bbbfccb095ff17c514aee09f410d16 
*********************************************************************************

[SiliconPkg], [PCH]

  [JSL REV2] Revert Missing the Pcd declaration on any inf file can't be caught during build time
  - This change is causing regression for JSL
  - Cnvi Present is showing still Yes even when Cnvi Mode is set to Disable Integrated and restarting the system
  Change-Id: I16ea9c2e1dd53773d28c5d5cbee7ca4278f6862f
  
  
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 6208facc801ea6820a9ea89b5a5a014dceeb9ef3 
*********************************************************************************

[PlatformPkg]

  [C1S] MESMBIOS: Moved setting OemCapabilities2 outside RESTRICTED section
  Change-Id: Iff61d6d4473ff5eef67156800cf551e8e41a6c17
  
  
  TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 60958febce909d819b1d079fb8007ebd295402fb 
*********************************************************************************

[CPU], [PlatformPkg]

  [JSL] - TopBlock caching support for fault tolerant BIOS update requirements.
  Fault tolerant BIOS update uses TopSwap feature to initiate recovery if IBB segments
  in TopBlock region is corrupted.
  The TopSwap region which is immediately below the TopBlock region is shadowed partition
  of TopBlock region and no code is fetched in PreMem from this region during boot.
  Making this region as cacheable in NEM mode with current CAR initialization algorithm
  limits the availability of LLC for rest of the IBB code segments on SKUs with limited LLC.
  As no code is fetched from this region during PreMem it is possible to free up some LLC
  for the rest of the IBB segments by excluding this region from caching.
  To use available LLC effectively to cache all the IBB segments, cacheable region can be divided into two segments.
  i) 1st region, which covers TopBlock region (4G-TopBlock size to 4 GB).
  ii) 2nd region, which covers rest of the IBB segments below the TopSwap region in memory map.
  Below algorithm is reviewed and approved by the TRC to support multiple cacheable segments and same needs to be implemented.
  A new PCD/UPD TopMemoryCacheSize used to pass the TopSwap region size to CAR Init algorithm.
  For EDK:
  if (PcdNemCodeCacheBase + LLC size > 4G) {
  Set cache to cover 4G LLC size (up to 16M) to 4G, ignore PcdTopMemoryCacheSize setting
  } else if (PcdTopMemoryCacheSize > 0 ) {
  Set cache to cover 4G PcdTopMemoryCacheSize to 4G
  Set cache to cover PcdNemCodeCacheBase with size as LLC size - PcdTopMemoryCacheSize
  } else
  Set cache to cover PcdNemCodeCacheBase with size as LLC size
  }
  For FSP:
  CodeCacheSize = MIN (CodeRegionSize, LLC size)
  if (CodeRegionBase == 0) {
  Set cache to cover 4G CodeCacheSize to 4G
  } else if (CodeRegionBase + CodeCacheSize > 4G) {
  Set cache to cover CodeRegionBase to 4G;
  } else if (TopMemoryCacheSize > 0) {
  Set cache to cover 4G TopMemoryCacheSize to 4G
  Set cache to cover CodeRegionBase with size as MIN (CodeRegionSize, remaining LLC size)
  } else
  Set cache to cover CodeRegionBase with size as CodeCacheSize;
  }
  Change-Id: Ic7d89ca368bb0fe096b4c266365145b7346e7df5
  
  
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
  TigerLakeFspPkg/Upd/FsptUpd.dsc
  TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
  TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 102495ba964ccc57cad15cf5c62c182e9adbe8ba 
*********************************************************************************

[SiliconPkg]

  support postcodes and status codes trace to NPK in release BIOS - take#2
  Merge from C1S: f4e9cd3f2c476838feb57510428f27bc2a9d0c6c
  Issue: 1. During the boot, the post code keeps showing 0x4444 for a long time, and it blocks other meaningful post code.
  2. For ME specific post code, it should start with 0x0Exx.
  Resolution: Fix the non-necessary post code implement.
  Impacted: All C1S projects.
  Change-Id: I11b5a1ff983b073968b3504f838316f85be6b254
  
  
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: c68b20703bfd98e6d4d65335c812fafd1547f7e1 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Merge from Edk2Master SHA ID: 7b60deaf3a4de6bc9a234af51c5bd5be1b6c5e83
  Security :: Minimal Allowed & Executing Anti-Rollback SVN are Enumerating as Not Applicable under Antirollback SVN configuration - take#2
  Issue: BIOS should only display MFT_KEY_USAGE_INDEX_CSE_RBE_MANIFEST.
  Resolution: Add manifest key number check.
  Impacted: All TGL projects.
  Change-Id: I1cae0e1dd91ea05fcfd5193d67f782118fb8d625
  
  
  ClientOneSiliconPkg/Include/Library/DxeMeLib.h
  ClientOneSiliconPkg/Include/MkhiMsgs.h
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
  TigerLakePlatSamplePkg/Setup/MeSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: b31a26f332c1139c45324e9e79b60afdfa47a242 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  TGL: ME Firmware Version is missing in Firmware Version Info (FVI)
  Merge from C1S: d918d6921834bfaf05227b6097fccf5325daebb1
  Resolution: Remove all non-necessary FVI definition and use the definition in C1S.
  Impacted: All C1S projects.
  Change-Id: I9f2f067f2b2c376157f370fde6b8ece39552265a
  
  
  ClientOneSiliconPkg/Include/SiFvi.h
  ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
  TigerLakePlatSamplePkg/Setup/PchSetup.c
  TigerLakePlatSamplePkg/Setup/PchSetup.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: 2bacbab5d2c9ec1537aedcded84d0d559de70aef 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg - Step 3
  1. Consume BaseConfigBlockLib, ConfigBlock.h and ConfigBlockLib.h from Edk2Platforms\Silicon\Intel\IntelSiliconPkg.
  2. Remove BaseConfigBlockLib, ConfigBlock.h and ConfigBlockLib.h in ClientSiliconPkg.
  Change-Id: I3c875b0c6c3a21427c5d94a7379b4f12999cad03
  
  
  ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
  ClientSiliconPkg/ClientSiliconPkg.dec
  ClientSiliconPkg/ClientSiliconPkg.dsc
  ClientSiliconPkg/Include/ConfigBlock.h
  ClientSiliconPkg/Include/Library/ConfigBlockLib.h
  ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.c
  ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.inf
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkg.dsc
  TigerLakePlatSamplePkg/PlatformPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 6090f1954a5ad93e69ae4443aa24815d5141a502 
*********************************************************************************

[CPU]

  Revert "PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled." due to regression with USB/PEG PCIe discovery
  This reverts below commit
  PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled.
  - By default, 1MB of PRMRR Size is set in Config Block even if C6DRAM is disabled in Setup.
  Change-Id: I6c7d0dd425430a18772ad759187064795445cb62
  Change-Id: Id6e8984c8b94dfc3d7f481000bc2fac2d4494bd1
  
  
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3fdcf3a09b5d816d0f9f0ea0b471c4eae50e8bb3 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg: Remove Tcg2Config override dependencies for PTT
  In preparation of the Tcg2Config override removal needed to get rid of any
  dependencies to the additional TPM type definitions, which were originally added
  to include PTT support. Since PTT is now handled in BIOS as a regular TPM2.0,
  this additional TPM instance and type definitions can be deprecaded. For
  handling PTT specific flows we can rely on different methods not requiring the
  override.
  Additionally, the setup menu code and interface has been cleaned up. The BIOS
  menu no longer shows a TPM selection prompt. This was misleading, as BIOS
  doesn't control which TPM is present and detected on the platform. Instead, the
  TCG configuration menu will now display the detected TPM device, if any.
  To control the PTT state when supported, the TCG configuration menu provides a
  checkbox that allows the PTT state to be toggled between enabled and disabled.
  When the EndOfPost event has been signaled by CSME, the PTT state is locked and
  can no longer be disabled. The checkbox will reflect this by being grayed out.
  Change-Id: Ib2a9533910043ca725438aa7db84cd37db9c25c0
  
  
  TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
  TigerLakePlatSamplePkg/Include/Tcg2ConfigNvData.h
  TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
  TigerLakePlatSamplePkg/Setup/InitStringList.h
  TigerLakePlatSamplePkg/Setup/SecuritySetup.c
  TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
  TigerLakePlatSamplePkg/Setup/SetupId.h
  TigerLakePlatSamplePkg/Setup/Tcg2Setup.c
  TigerLakePlatSamplePkg/Setup/Tcg2Setup.uni
  TigerLakePlatSamplePkg/Setup/TcgSetup.hfr
  TigerLakePlatSamplePkg/Setup/TcgSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 3d628c78be4be124d2b634e5b2f5129d6bb9eb11 
*********************************************************************************

[SiliconPkg], [BoardPkg]

  External build scripts should not fail for non-existence of internal template file
  For Intel Repo, Move SiPkg.dec.template and gen_dec.py to InternalOnly/Tools and modify related build script
  Change-Id: I2130aa39d4b0833f4a410176ee76aff7e6e28621
  
  
  ClientOneSiliconPkg/ClientOneSiliconBuild.py
  TigerLakeBoardPkg/BuildIafw.sh
  TigerLakeBoardPkg/prebuild.bat
  TigerLakeFspPkg/BuildFv.cmd
  TigerLakeFspPkg/BuildFv.sh
  TigerLakeOpenBoardPkg/TigerLakeSimics/bld.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 777639599f42aead2a222dcbd658b18232e86845 
*********************************************************************************

[SiliconPkg]

  [RKL][XCOM] Remove Gen3/Gen4 folders in ClientOneSiliconPkg/IpBlock/CpuPcieRp
  Move all PCIe Gen4 C header files to
  IpBlock/CpuPcieRp/IncludePrivate/Library/. And Move all PCIe Gen4
  libraries to IpBlock/CpuPcieRp/LibraryPrivate/.
  Since legacy PCIe Gen3 library PeiSaDmiInitLibNull, PeiSaPcieInitLibNull
  and PeiSaPciePolicyLibNull are still being used in SiInit and SaInit.
  These three folders are moved to
  IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/ and their related C header files
  are moved to IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/.
  Detailed files/directories changes are as follows. The directories are
  relative to Intel/ClientOneSiliconPkg.
  File:
  PeiSaPciePolicyLib.h
  SaDmiInitLib.h
  SaPcieInitLib.h
  From:
  IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/
  To:
  IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/
  Directory:
  PeiSaDmiInitLibNull
  PeiSaPcieInitLibNull
  PeiSaPciePolicyLibNull
  From:
  IpBlock/CpuPcieRp/LibraryPrivate/Gen3/
  To:
  IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/
  File:
  *
  From:
  IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/
  To:
  IpBlock/CpuPcieRp/IncludePrivate/Library/
  Directory:
  *
  From:
  IpBlock/CpuPcieRp/LibraryPrivate/Gen4/
  To:
  IpBlock/CpuPcieRp/LibraryPrivate/
  Change-Id: I9026ed43a3de49b345f1e81a17c456666ce88c70
  
  
  ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
  ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/PeiSaPciePolicyLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/SaDmiInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/SaPcieInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/CpuPcieExpressHelpersLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/DxeCpuPcieRpLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/ItbtPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPciePolicyLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPciePreMemRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip16InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip17InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieVgaInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.inf
  ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
  ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
  ClientOneSiliconPkg/SiPkg.dec
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 8d11f98bfa740e95430de16cadbda13c94ade337 
*********************************************************************************

[ASL], [PCH], [BoardPkg], [PlatformPkg]

  Revert TigerLakeBoardPkg/Acpi: Split PCI Host Bus from System Agent
  TigerLakeOpenBoardPkg/Acpi: Update references to System Agent registers
  ClientOneSiliconPkg/IpBlock: Update references to System Agent registers
  TigerLakePlatSamplePkg/Tools: Update Intel ASL compiler to 20200110
  DPTF(Power&Generic)Power Participants are detecting in OS Device Manager after enabling in BIOS - after reverting this change
  Change-Id: Idd114f34d783d1ca74c0f441c9c56bb29965d99f
  
  
  ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpRn.asl
  ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
  ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciDrc.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
  TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PciTree.asl
  TigerLakeOpenBoardPkg/Acpi/BoardAcpiDxe/MinDsdt.asl
  TigerLakePlatSamplePkg/Tools/Iasl/iasl.exe
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 9151df4479fc998ed65fe918bdf2ba9d775fd106 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Implement setup options for HW EQ - need to implement all the options that were implemented for Gen4
  TGL: Request for BIOS setup options
  Below are the changes has been done:
  -> Add new setup options:
  1) Gen3HwEqOverride
  2) Gen4HwEqOverride
  3) Gen5HwEqOverride
  -> Fix TxOverride for Laguna
  -> Clean up code for ADL, as ADL has 3 root ports
  Change-Id: Iab9b2db5bd64d93f44b86178ef4d8ff6a168d0ea
  
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: b7abc8e7662a9d7e817d4f5cdb570f3383ea1cb7 
*********************************************************************************

[SiliconPkg]

  Need to add internal flag for SwSandboxRestricted in SiPkg.dec.template.
  Add internal flag for SwSandboxRestricted.
  Change-Id: Icdead19ea89b0ce5ab1c1081d2cb24bd4e50334a
  
  
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 476fca3e143c15110c0db95dd92d2b9bef431f6e 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Update default values for SA PCIe setup options in ClientOneSiliconPkg.
  Added/Changed default values in C1SPkg for SA PCIe setup options below.
  Removed SA setup option "Allow L0s with Gen3".
  --------------------------------------------------------------------+
  SA PCIe Setup Option          | OldValueInC1spkg | NewValueInC1spkg |
  --------------------------------------------------------------------+
  "Set SRL"                     | Undefined        | 1                |
  "Multi-VC"                    | Undefined        | 0                |
  " URR"                        | Undefined        | 0                |
  " FER"                        | Undefined        | 0                |
  " NFER"                       | Undefined        | 0                |
  " CER"                        | Undefined        | 0                |
  " SEFE"                       | Undefined        | 0                |
  " SENFE"                      | Undefined        | 0                |
  " SECE"                       | Undefined        | 0                |
  " Hot Plug"                   | Undefined        | 0                |
  " Advanced Error Reporting"   | Undefined        | 1                |
  " Transmitter Half Swing"     | Undefined        | 0                |
  "Detect Timeout"              | Undefined        | 0                |
  " Force LTR Override"         | Undefined        | 0                |
  "LTR Lock"                    | Undefined        | 0                |
  "PCIe function swap"          | 0                | 1                |
  "Allow L0s with Gen3"         | 0                | Removed          |
  "ASPM"                        | 4                | 2                |
  "PME SCI"                     | 1                | 0                |
  "UPTP(PCIe Gen4 HWEQ Config)" | 7                | 8                |
  "DPTP(PCIe Gen4 HWEQ Config)" | 7                | 9                |
  --------------------------------------------------------------------+
  Change-Id: I6ad2ea2f7a90c50e158a30fbb472c895a31d6e4d
  
  
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 54b9875c3fae9a6d0ecf825cc3ef23b0e273aa0b 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "[TGL] Prevent assume Intel EC asl for non-Intel EC design."
  This should not have been merged without approval from developers who provided feedback on the abandoned change.
  Change-Id: Ia043fd5a4bce620c0bcb0d5b032ae04ec911abd0
  
  
  TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/CommsHub.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/HIDWakeDSM.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WiGigDsm.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
  TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
  TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf
  TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Art.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfAcpiTables.inf
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Psvt.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Art.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfAcpiTablesSds.inf
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Psvt.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Trt.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
  TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Trt.asl
  TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl
  TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.inf
  TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
  TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
  TigerLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
  TigerLakePlatSamplePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 6601d8d2028c26af378a9c207c9cae39db90d501 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg: BIOS should not allow to enable TME when TME is disabled in fuses
  Hide TME setup option if hardware does not support it.
  Change-Id: Ic0864681cd60b5bfd332f772208cc9ed7c1ddba0
  
  
  TigerLakePlatSamplePkg/Include/OemSetup.h
  TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: e74206a17f3230d603d3a08613001022b86fc1e7 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  TigerLakePlatSamplePkg/Features: added Platform Security Discovery Services driver.
  added supported files required for PSDS Dxe driver.
  Change-Id: I67bca46b4fa4b3ec5e988256d7cabc4e7574722e
  
  
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/AcpiPsds.c
  TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/AcpiPsds.h
  TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/PsdsAcpiDxe.inf
  TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/PsdsAcpiDxe.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: b7b3e209d878bfd4c0b29fa0bb64b42ffc2d56b2 
*********************************************************************************

[ASL]

  Revert BIOS W/A: xHCI gets to D3 with pme_en = 0
  PMC team claims they had a patch in their source code long time ago.
  Change-Id: I32b6de58eedbd6f3091bd48be00b1a50748d7d8f
  
  
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 06d1c6747b5bcfd32f510c12a259b9bea4b1b3f2 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Removing GT Sku Name from BOIS Setup
  -there is no register to read the GT Sku., previous register was depricated
  Impacted platform : TGL, ADL, RKL, JSL
  Change-Id: I9f45716d4f442bb14d9ffda3ce207860a3956ca8
  
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
  TigerLakePlatSamplePkg/Setup/SaSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: fbd4cfcd4c9c34122cc98d946482452a9d646177 
*********************************************************************************

[SiliconPkg]

  New TGL Platform VR POR file WW1020.
  - Added new SKU UP3 TDP=15W 2+2/ 2+1 Celeron and Pentium.
  Change-Id: If1541140e2e9a9e430d0a9d6c3b8ffb35d04dfeb
  
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: f9a7729c363cdb158c4bcdf055fe8b082d1aed88 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [Merge from ICL 0.4.68] Porting MRC Clean up Simics checks
  in MRC call table from ICL to TGL
  MRC Version: 0.0.4.68          Git commit: 36baf4afa9
  [HSD TBD][Clean up Simics checks in MRC call table]
  1. Remove SimicsFlag checks from MrcInternalCheckPoint(), disable training steps in MrcEarlyOverrides() when Simics is detected.
  2. Remove MrcForceOltm - not needed in ICL as it's for 2DPC only
  3. Commend out unused MRC steps in the call table, to reduce binary size:
  - MrcTxTcoCompTraining
  - MrcTxTcoDqsCompTraining
  - MrcClkTcoCompTraining
  - MrcWriteDsUpDnTraining
  - MrcDqDfeTraining
  - MrcTurnAroundTiming
  4. MiniBios makefile improvements:
  - Use /opt:ref option for LINK, to strip unreferenced code/data
  - Use /debug LINK option only in DEBUG build, and not on RELEASE.
  Change-Id: Ic81f4058d5dc9cc6704c84767602d9e6c9b710ad
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/BUILD/MiniBios.mak
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 2abaa6eb919b8971754d7d8710babf59d201fcfc 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/MemoryInit: [TGL][MRC] DataControl3 and DataControl2 register programming changes for B0"
  Change-Id: I7f2658ca8501f4ed7182f84962c6dc0f4c0d96d1
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 7517785bd993825118f68dd8388a409abdb8ae24 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][B0][DDR4][LP4][PO] Timed out sending MRH command and Various Training Steps Hang on MC1 waiting on cpgc test_done
  Issue: MC1 starts in a bad state upon first MC reset with specific QCLK freqs
  W/A: Until B2 Stepping. Check the StallDrain register for determining if MC1 needs resetting or not.  If so, reset via
  handshake with ucode and restart flow of MrcStartMemoryConfiguration call table.
  Change-Id: I033780e1c74e5077e86834cb2da20554ee6644b1
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 683c96d70902a99ab4b6ad85d24dd013b6336f99 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-B0][PO]: Bypass VccDLL due to BSODS on LP4x/DDR4 due to memory corruption at > 3200 MT/s
  Issue:
  TGL-B0 stepping set to VccDLL Bypass for all frequencies and memory types
  Root cause:
  VccDLL should be enabled for datarates >=3200 MTs regardless of memory technology and should be bypass <=2133 MTS
  Change:
  Remove condition to VccDLL Bypass for TGL-B0 stepping
  Change-Id: I7d4303fb86749224821328a2551da04ee0ebd45f
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: f3c8cba7b5550f4491291cc7e763eff7acdf571c 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL -U]p[B step] Change VccDLL target rail sweep from binary to linear search
  Issue:
  Current VccDLL target rail sweep search is doing big jumps in between values
  Root Cause:
  Code for VccDLL target rail sweep is executing a binary search
  Change:
  Change VccDLL target rail sweep from binary to linear search
  Change-Id: Ica2887c683fd63938c69069570a0f295d3049147
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 09ef75872487610e1e391caa20e8786df3fe98bd 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][B step]  Remove MrcTmeInit   in MiniBios
  Issue:
  Mrc TMEinit needs to be commented out in miniBios
  Root Cause:
  Current fusing is TME disable users rely on running scripts to set fuses.punit.tme_en = 1 to avoid mini Bios errors
  at MRC done
  Change:
  Move TME MSR Access under TME enable check as in full bios fix
  Change-Id: Ic43ec4da626689ef411fa56ec17702e79cc65f2d
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: fusing

*********************************************************************************
Commit: 3a446281fae1c0f8aab82d47acfed2910ac0ad63 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg/Setup: Add back necessary code that be dropped before
  Add back necessary code that be dropped before.
  Change-Id: Iba643aeea23a959226103c4b08ad49cdffc9fd65
  
  
  TigerLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: d371646fefef920c93cfb4c6a319521d3afd88b7 
*********************************************************************************

[BoardPkg]

  TGL U Security [A6] : IBB fails to verify OBB authentication loaded from flash during sys boot up.
  Update PcdFixedDebugPrintErrorLevel from 0x80000046 to 0x80400046. (0x00400000 for DEBUG_VERBOSE)
  Use DebugLib from MdeModulePkg\Library\PeiDxeDebugLibReportStatusCode\PeiDxeDebugLibReportStatusCode.inf for DXE phase to avoid DEBUG_VERBOSE trace in SmmClear/SmmTrigger function of SmmControlDriver caused the BSOD issue while booting to OS
  Change-Id: Ib37290402629893945e29f03f4c888248f22b8b7
  
  
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 8287abf22735218e8eb9de474ead0807c5804dd2 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  ClientCommonPkg/Restricted/Tools/ACE: Remove it.
  Need not it now.
  Remove the following:
  ClientCommonPkg/Restricted/Tools/ACE/*
  PlatSamplePkg/FixAceGcc.py
  Change-Id: I961c70a1d9bf5a774f3c0d8f03780f8a6dfc3b20
  
  
  TigerLakeBoardPkg/PreBuild.sh
  TigerLakeBoardPkg/prebuild.bat
  TigerLakePlatSamplePkg/FixAceGcc.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 76fdc306fc0b293aa0723ba02aeb5b46165815ac 
*********************************************************************************

[SiliconPkg], [PCH]

  ClientOneSiliconPkg: Remove usage of PchSbiRpPciXxx functions outside of PCIe lib
  Removed the usage of the PchSbiRpPciXxx functions outside
  of the PeiPcieRpInitLib in preparation to remove those functions
  from helpers lib. Rst library will now use GetPcieControllerConfig
  to get controller configuration and HybridStorageLib will use newly
  created PcieEnableTrunkClockGate to enable clock gating on hybrid
  storage.
  Change-Id: If9e973ce249b6e412fe380fb0959774994690173
  
  
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibNoRemap.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemappingNull.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d7d738275a71bae4e23d0cb3007df857ac009b35 
*********************************************************************************

[PlatformPkg]

  [TGL][B0] Enable VT-d set options per phase - phase 4
  EnableVtd - Enabled
  LocalX2ApicAvailable - Disabled
  DmaControlGuarantee - Enabled
  VtdIgdEnable - Enabled
  VtdIpuEnable - Enabled
  VtdIopEnable - Enabled
  VtdItbtEnable- Enabled
  D3ColdEnable - Disabled
  TbtVtdBaseSecurity - Enabled
  ControlIommu - Enabled (enabled in phase 4)
  Change-Id: Ie85fa314ef216f6ab0be120a7b23428771734440
  
  
  TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 611f0f8fc567492d41d5338012ea0222a2eb1f11 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Change FID calculation for ADP root ports
  ADP-S root port's FID depends only on the root port index within
  the root port(0 - 3) and doesn't need RpDevice number on higher bits.
  Change-Id: If1647f78cc292b9c7d6a46aa98487dac6c5c7dc4
  
  
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 0ced953dc43b738e5dd0c194b276bd1cb1dfbb84 
*********************************************************************************

[PlatformPkg]

  [TGL-H] MRC version is not displayed correctly in BIOS Platform Information Page
  MRC_REVISION_REG offset is 0x5034, according to MrcCrOffsetProjAdj(),
  there is no offset for UlxUlt, but for H, the offset is 0xd834.
  the patch here use the cpusku to differentiate the offset.
  Change-Id: Ia211b5ab30aa6512e3fc78fd521cb0360c06395d
  
  
  TigerLakePlatSamplePkg/Setup/SaSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 789eea31b93c72c328466279b2e3facd90a9a745 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Allow PcieSipInitLib to send SBI messages
  Sometimes we need to access root ports registers via
  the SBI messages. This commit enchances the
  PCIE_ROOT_PORT_DEV structure with SBI interface which
  will allow the PcieSipLibrary to implemnt PTM programming
  or other flows that require SBI access.
  Change-Id: I5ce3e9f24b1eba9a5f11834af0b2e77f34ac7118
  
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: cca91d806dcc648d5cedcc0f378a728a0f88769b 
*********************************************************************************

[SiliconPkg], [SA], [ASL]

  PEG 60: Cannot exit from windows sleep and PCIe link stuck @LTSSM 0x48 (L2.exit) for Gen1/Gen2/Gen3 with Samsung970 EVO
  Used SCB0 bit of SPR register
  Change-Id: Ibff9ec891b107dcc2d0a76fdb75d7208a773731b
  
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Samsung

*********************************************************************************
Commit: 0ccd561b64d59a337fc41f6ebd1bb9946120b9b2 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][B0][DDR4][LP4][PO] Timed out sending MRH command and Various Training Steps Hang on MC1 waiting on cpgc test_done"
  Change-Id: I595672a2762154b324c87fab9fa1da7a55ab5b80
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: ea6fba4289514ab428a171954015e331de35a371 
*********************************************************************************

[SiliconPkg]

  Revert "ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][U/Y/H] MRC needs to set .m_comp_0_0_0_mchbar_pcu.comp_disable before MRC done"
  Change-Id: I81327f5d5d71eff76f4dd1806c8bc8647f1a5f66
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3e88810c6b35ae2ae0a56358862dcdf699e75c3c 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL-B0][PO]: LP4x - Memory corruption seen when PPD is enabled
  Update tPRPDEN to use JEDEC parameters without hardware additions (on A-step)
  Change-Id: Id2870f16929b48ff2ecdb8dd99b5e37c529eea6b
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 436452ddf756fe97fbb8f9af37da0db42b067280 
*********************************************************************************

[SiliconPkg]

  Revert "C1S/MemoryInit/Tgl: [TGL][B0] SpineGate and PPD disabled"
  Change-Id: I9a8af344ecb72394a69a110d0f9e372ace9b759a
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 5186ff404453ca25d55a40ad58fec7f9e6f56e6f 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][B0][DDR4][LP4][PO] Timed out sending MRH command and Various Training Steps Hang on MC1 waiting on cpgc test_done
  Issue:
  MRC training failing with Timed out sending MRH command message
  Root Cause:
  Silicon issue to be fix in TGL B2 stepping
  Change:
  Change SAGV Frequencies and Gear as workaround
  Change-Id: If7d3dda0eeeda9c73dc7098ae792dbd8ac454bc7
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 5bc392bb0558e1f71bb196e91e6fd154cb7e2291 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-B0][PO]: BSODS on LP4x/DDR4 due to memory corruption at > 3200 MT/s
  Issue:
  During Warm Reset or S4 Cycles, we are getting Random BSODs.
  Change:
  Workaround set VccDllBypass = 1 for any stepping not A0
  Change-Id: Iaeb1830edf7b0858c8ea7b204c66ef8e703a14f1
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 77326e06766e43c7c1ada418aed0414be327bc62 
*********************************************************************************

[SiliconPkg]

  C1S\MemoryInit\Tgl: [TGL][MRC][B0] Take A0 flows for B0 stepping when related to VccDLL, VssHi and DCC
  Specific items:
  PBD Deskew calculation difference
  NBiasFastStartup field cleared out in A0
  VsxHi LVR skipped in A0
  Change-Id: I4f269140879ddad41bb7cce51d43ae1ab9d7621c
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 56561b5b188be55674257b9f93a5b759a732b389 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][B0][PO][LP4x] Seeing very Low TxDq Margins at 3733 g2 and 4267 g2 causing write timing centering failures
  Issue: TxDqsDccOffset being modified during SenseAmp Offset Training
  Root Cause: TxDqsDccOffset field is a hardware driven field and was not updated in GetSet cache
  W/A: Force GetSet cache to update this register field at start of SenseAmp Offset Training
  Change-Id: Ibfc391f9d80ee98a84d69b83c33134f521171d4b
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: dbf55b2750226b52c895cc61e5384c707ea420e2 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC] Skip VccDll Step 2 for all steppings
  Skipping VccDll Step 2
  Change-Id: I026d0e5de9df52b35f08194c1e576bbab8c5e2bd
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: aefb5e72f121b9306f82f8dc6ae675721b994b07 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][B0][LP4x][DDR4] DCC Init - Rcomp Cycle Timeout
  Issue: During DQS Rise/Fall step, Rcomp Timeout error messages kept showing up
  Fix: Determined that ForceRcomp is not needed here but just ForceCompUpdate by itself.  Removed ForceRcomp.
  Change-Id: I29e3c5622c9ac2d155cc57ab99580cdc5e82a629
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 2de519b45b7ce1fca8af064e84dc84b58ee534d5 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: TGL U/Y B0 Changes/Fixes/Tunings
  1. Adjusted Early Rx 2D Training RxVref sweep range
  2. Removed the VOH hack in the RxVref calculation function for B0
  3. Fixed RMT RxVref step size
  4. Fixed power training RxVref step size
  5. Fixed the Rx ODT desaturation flow
  6. Fixed print errors in comp optimization and comp vref initalization
  Change: TGL U/Y B0 Changes/Fixes/Tunings
  Change-Id: Iec4a7c0c8518db49961fe14294a2648e99fe5666
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 4bf0012660d0f69dfc9a36981c72e1811ade8470 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC] WCK to CK ratio during WckLeveling should be controlled by mcmiscs CR DDRWCKCONTROL_0_0_0_MCHBAR not the CCC clock divider setting
  Issue
  WCK and CK phase alignment mismatch after Wck leveling.
  Root Cause
  TrainWckMask should be programmed to 4 (we suppose to generate 8 WCK pules with this setting).
  tWckHalfRate should be programmed to 4, which is 16 Qclk. (Since 2:1 WCK is half of Qclk in gear2 mode and this CR is in QClk, therefore we need 16 QClk here).
  The above changes with TargetNUI fixes provides a much better wck to ck phase relationship. I have posted a detailed analysis of the issue with several scope shots in the HSD tagged to this work.
  Remove the hack TrainedWckPi + 128.
  Testing with minibios
  LP5 Samsung 1R 4400 passes memtest
  LP5 Micron 1R 4400 passes memtest
  on MRC platform as well as SV platform
  Change-Id: Ife5d83afa0e7ffc89ef93fbb9f04d6b3d96d5173
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Samsung
  --Commit Message Contains Memory Vendor: Micron

*********************************************************************************
Commit: dacfd317e14c5543b4bd7b6bc8bb372db9bfda1a 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC] DataControl3 and DataControl2 register programming changes for B0
  rxrankmuxdelay_2ndstg as 3 for DDR4 Gear1 and Gear 2. 0 for Lp4 and Lp5. Keep the A0 programming as is.
  txeq_rankmuxdelay_offset as 3 for all tech. This is not stated in the HSD but confirmed by design.
  DdrCrDataControl3QnnnH.txperbit_rankmuxdelay_offset as 1 for all technologies
  RxRankMuxDelay can be even or odd from B0 stepping and onwards
  Added the HSD link and comment for CtlSRDrv and CtlTxEq
  Change-Id: I497951a8b58ef587fd4d96076b2f14929614b28b
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 029ec2d2d359815733c2808c15a1ee31c2393bdb 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: TGL [MRC] FLL recipe change request
  Update FLL_CMD_CFG_REG.FLLVR_BYPASS = 0x1 register setting in system validation for all technologies and TGL U/Y and TGL-H.
  x3r6 sims show that the levelshifter in the LDO does not flip for the skewed P/N corner for low VDD2.
  Change-Id: Ib42b5df9ac64443c424aca29faf5455deb323eee
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 8517ff07a8f2a7de7140a89814c0389f63ba7b14 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC] DDR5 JEDEC Write Leveling
  Implement JEDEC Write Leveling Training for DDR5.
  Renamed MrcJedecWriteLevelingTraining to MrcJedecWriteLevelingDdr4Lp4
  MrcJedecWriteLevelingTraining will now be a wrapper to call the DDR type specific:
  - DDR4 and LPDDR4: MrcJedecWriteLevelingDdr4Lp4
  -            DDR5: MrcJedecWriteLevelingDdr5
  created new routines to share code between current Write Leveling routines and DDR5 JEDEC Write Leveling
  - MrcNormalizeTxDelay - calculate Cycle and PI Delay per channel and per rank
  - MrcMcTxCycleLimits  - finds the maximum possible increment and  decrement values for write leveling trainings
  - MrcIoTxLimits       - Find the minimum and maximum PI setting across Tx DQ/DQS on a given Rank, on all channels.
  Determine how far we can use the PI value to shift the Cycle.
  - SetWriteCycleDelay  - Programs new delay offsets to DQ/DQS timing
  other new routines created:
  - BackupRestoreWlPmOdtSettings - Backup/restore BiasPMCtrl and EnDqsOdtParkMode settings
  - SetupDdrioDdr5WrLvl          - configures Phy registers for DDR5 Write Leveling training
  - PrintTotalWlDelay            - Prints DDR5 Write Leveling training results
  - MrcFindMinWrLvlDelays        - finds the Minimum TX delays per channel and per Rank
  - AdjustWrLvlTotPiDly          - Adjusts The Total WL Pi delays by the delay provided
  - MrcWrLvlSweepTxDqs           - Walks TxDqs Pi Delay forward til feedback is 1.
  - SelectReutRanksAll           - Loops through controllers and channels and returns a mask for the provided rank
  - MrcDdr5SetDramWrLvMode       - Enable/Disable DDR5 Write Leveling modes on DRAM
  - MrcDdr5SetCasLatency         - Set CAS latency on on All DRAMs in the system
  - MrcSetMR3_DDR5               - sets Write Leveling Internal Cycle delay through MR3 commands to the provided controller/channels
  Other changes:
  - removed WrLvlChMax arrays from WriteLeveling Flyby as they are not being used
  - created GetSet access for DDRCrDqsMaskValue field (GsmIocDDRCrDqsMaskValue)
  - Add DDR5 4000 SPD for Stub mode
  - Set nmber of samples to 16 in CTE, use define to send the same number of writes in CPGC settings
  - relax WR to WR timings for DDR5 Write Leveling (tWCL + tWLO_MAX) and restore at the end
  - add initial local Stub feedback
  - skip WCK training for DDR5
  - Increase FSP flash size
  - poll for mc_drained in RunIoTest to wait for pending transactions to drain.
  Change-Id: I7e5c400a98bbdc621662cfebab820abf90072e1d
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 9915afc452662303d5a8383adf8942eff2064a2f 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL-H][MRC] CCC perbit changes for TGL-H
  CCC PerBit decode was changed between U/Y and H skus.  Adjusting code to match on DDR4 and added for DDR5.
  Change-Id: Ie4d3f1002159c7b6904395722ecf9d1ba2924072
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: a262449f7a1b32a58d3dda12eb10fd982a0f7564 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: DDR5 PDA Enumeration
  - Added PDA Enumeration training step to the call table. This training should
  only be run on DDR5.
  = PDA Enumeration will use MPC commands to assign a unique value to each DRAM Device
  - Moved functions MrcIssueMrw, MrcIssueMrr, MrcIssueNop, MrcIssueVrefCa, and
  MrcIssueMpc to a more central location
  - Add PDA to the Memory Config Block
  Change-Id: I7bc654067c40870c881cbbfa832633d9fda03187
  
  
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 0b037ac5030fff7f7c05490133e4353e5093bd5d 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: TGL-H DDR4 Enabling Updates
  Changes:
  Moved Gear MrcSafeMode override to take only when Input->GearRatio is on auto.
  Created a function to get the RcvEn->RxFifoRdEn separation constant instead of using the array directly.
  In this function, if we are Gear1 in DT, we increase MC1 separation by 1.
  Remove the inclusion of a Chip private header in the MRC code except for in the Chip library.
  Moved MrcSetIoOdtMode & MrcVssHiRegulatorOffsetCorrection from the internal header to the public header.
  Fixed bug where CkeGrpPi did not select the corrrect register for the PiGroup on ranks 2 & 3.
  Updated single rank starting RTT.
  Change-Id: I12e8a7537c7aa8f6c495dc1bdf989045c5f3ad5d
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d02adc924aeefa8f27267ee4498578486d58d5ec 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg\MemoryInit\Tgl: Simplify SPD support for Stub
  Removed duplicated SPD files in each VS version solution.
  Created a single SPD repo at Restricted\Spd.
  All SPD's file type is now changed to .spd for tracking in GIT.
  Set Stub support to be NIL to match the DV board.
  Change-Id: I9f7dbced2a4aaf39f7ae06d156d5350c31d94b05
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 8a5eb3d46d270d689e8a421487a6b5e73e25c081 
*********************************************************************************

[SiliconPkg]

  [TGL MRC][Enable Read Leveling on DDR5]
  Port DDR5 Read Leveling changes from ADL MRC
  Enable Read Leveling training step on DDR5.
  - Enable Read Preamble Training mode via MR2[0]
  - Enable MPR training mode in MC - will convert RD to MRR31, and ACT/PRE to NOP
  - DRAM is using 1tCK read preamble while in Read Preamble Training mode, hence adjusted the code to skip the preamble while going to the first strobe edge.
  - RecvEn is parked 1 UI before the first strobe (for 1tCK preamble)
  Change-Id: I8eae1ffc9766de024aa530dd60a4589b0246cfbe
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 5221db9f53dffdb7420923929657ae7dbfae1aed 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC]DCC steps needs a convergence detection implemented in the MRC
  Issue: DCC may not converged to 50% with the current number of comps
  Fix: Add code to check for convergence to 256 and repeat comps until convergence occurs or 3 time the requested comps has occurred
  Change-Id: I092525277c94254caa57c5d47d889ca9d1cd34b6
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 6be3e93a7cab0f50b0ab92d30214e118a6ef0cba 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit: [TGL][MRC] WckLeveling and ECT changes for LP5
  Issue
  During Wck training MRC sends 8 wck toggles to DRAM. Dram samples Ck at every rising edge of wck. This could be different for different vendors. Dram could sample wck for every rising edge of ck. Dram sends that feedback after all 8 toggles of wck plus tWLO time for the last toggle. Wck is per channel and DRAM internally divides per byte. This is the reason that on the scope during this training we see first rising edge of Wck 256 ticks apart from first rising edge of CK, but the second rising edge aligns. With scope captures during wckleveling, we see that when we get the feedback from dram, MRC is already on the falling edge of 8th rising edge, on samsung memory.
  Temporary solution
  The 8th rising edge aligns with the rising edge of Wck but to align the first rising edge of wck with rising edge of tck we need to subtract the 2UI i.e 128 from the final Wck value.  This is a temporary solution because design needs more scope shots during Wck training to determine if its an algorithm issue.
  Issue
  On samsung 2R ECT, MRC doesnt get any feedback from dram. This is due to a glitch seen on CK right before ECT prints test results on the log.
  Root Cause
  BlockTrainResetToggle clears this glitch.
  Change-Id: I29ff4371862072db543fb0f6fa029a3807327add
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Oem: Samsung

*********************************************************************************
Commit: 2c7097a6664e0b05d44322b991205e8d2fea63d5 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: Revert CPGC VA Pattern function
  Temporarily Revert CPGC VA Pattern function back to original
  implementation to resolve build conflicts with LP5.
  Change-Id: Ia4a405daf0bda5c8a8d7403595efff58076fd0a1
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 854df9deaf3cf0859b5606e6a5a5c803005b110a 
*********************************************************************************

[CPU]

  New TGL Platform VR POR file WW4919
  Updated TGL-H skus
  Change-Id: I83f87794a3b2bafa18239ac0cdfc41fc16a9dd8f
  
  
  ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 5c6854d63b28aec4669b71ee1b9afed9a1e55176 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg/BiosInfoRecovery: Update BiosInfoRecovery module
  - This commit leaves detail description for BIOS_INFO for recovery
  to avoid any further bugs and confusion for the future.
  - BIOS_INFO entry for MCU are duplicated. This commit removes the wrong
  entry for MCU and keeps type 01 entry one.
  Change-Id: I7719e079c2028451e6ab7eb3849ca4fa4c5d19f6
  
  
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 159050be5e756e34ee0ee41171e76944541d7f39 
*********************************************************************************

[SiliconPkg]

  Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg-Step2-Fix missing part
  1. Move SmbiosProcessorLib.h to C1S from ClientCommonPkg.
  Impact Platforms: TGL, JSL, RKL, ADL
  Change-Id: I82910e217a810851739538bc03e3e0d86ecf18d7
  
  
  ClientOneSiliconPkg/Include/Library/SmbiosProcessorLib.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 728eccda4f84440084f33aa88bc49fc0c05d1f12 
*********************************************************************************

[SiliconPkg], [PCH]

  Package/Module: C1S sv restricted code removal phase#1
  C1S sv restricted code removal phase#1 - remove code no longer needed.
  Change-Id: I49a38736730e9e4fe7e69027a005345501ea1f42
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 9df4fea3470dbf8c5d754fbbbb785bfc6b74b645 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg/BiosInfo: BIOS_INFO MCU entry correction and add helpful notes
  This commit makes corrections in BIOS_INFO entries, also leaves
  detail description for BIOS_INFO to avoid any further bugs and confusion
  for the future.
  - BIOS_INFO entry for MCU are duplicated. This commit removes the wrong
  entry for MCU and keeps type 01 entry one.
  Change-Id: Idbec72cfc2ac701f780e8d8e94f874c90b2c5b1e
  
  
  TigerLakeBoardPkg/BiosInfo/BiosInfo.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: a1d423ea123a1b032149555da0ce6a1d883bdba3 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg/BoardPkg DSC FDF: Clean up unused Firmware Volume description and DXE drivers
  - This commit cleans up unused DXE drivers which decompress
  firmware volume. Those lines have been commented out
  since the drivers are not used. Firmware volumes are installed
  in PEI. No DXE drivers are needed.
  - This commit cleans up unused FvSecurity definition from
  BoargPkg.fdf.
  Change-Id: Ifcf339a07fe801a801da7fce6d6c9adae87451fd
  
  
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 595fb92e435663c5d98eb95cfdbcb94645a06c0f 
*********************************************************************************

[PlatformPkg]

  RKL-S [CMLS-TGP-H] Security :: Minimal Allowed & Executing Anti-Rollback SVN are Enumerating as Not Applicable under Antirollback SVN configuration
  Issue: Anti-Rollback SVN entity increased.
  Resolution: Re-allocate memory based on the returned entry number.
  Impacted: All C1S projects.
  Change-Id: I51e208efb96535094a61e56c986716c4fbf1c9d8
  
  
  TigerLakePlatSamplePkg/Setup/MeSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 129a1dd1736922a10006bda8302b3cb294ef088a 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  ClientCommonPkg/Universal/SimpleBootFlagDxe: Remove it
  SimpleBootFlag was only used in old platform.
  We do not support it now, so remove it.
  Remove the following:
  ClientCommonPkg/Include/SimpleBootFlag.h
  ClientCommonPkg/Universal/SimpleBootFlagDxe/*
  Also modify the BoardPkg/Library/PeiBootModeLib/ for this change.
  Change-Id: I84756825c09489e6a51a62c2db6909273d667709
  
  
  ClientCommonPkg/Include/SimpleBootFlag.h
  ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlag.c
  ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlag.inf
  ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlagInternal.h
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeBoardPkg/BoardPkgConfig.dsc
  TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
  TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
  TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLibInternal.h
  TigerLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: b7f7229e5ebf68d0b80c6f44a6b211e3c68f3476 
*********************************************************************************

[CPU]

  BIOS does not retain overridden IMON slope/offset values.
  - In order to pass non-zero value to VR Strap Read, the response buffer must be defined.
  Currently the VrTopology.Fields only define 32bit [Lower DWORD].
  This limitation for exercising Data=3 condition.
  Change-Id: I7ce2beecbf898eccd967d8ce83bb6b08af9000ea
  
  
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap

*********************************************************************************
Commit: 62ad24851c675c3ced02b96a563af7e8f275d9c5 
*********************************************************************************

[PCH]

  ClientOneSiliconPkg: Updated EBG SKU mapping with available Device IDs
  Added EBG eSPI device ID to list in header and PchInfoLib
  Change-Id: I8e61a3abc8e8ebf4c4945a998a5f846dbfa4c488
  
  
  ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcEbg.h
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: b9abb8a10c0030c46de4bdbd837e720dc3f567db 
*********************************************************************************


  ClientCommonPkg/Universal/HddPassword: Remove it.
  Modify RKL to use the SecurityPkg/HddPassword/ in edk2.
  Remove the following:
  ClientCommonPkg/Include/Guid/HddPasswordSecurityVariable.h
  ClientCommonPkg/Include/Protocol/HddPasswordNotify.h
  ClientCommonPkg/Universal/HddPassword/*
  Change-Id: Idcc81ac74c86f3adbd2694989209f674dfddb492
  
  
  ClientCommonPkg/Include/Guid/HddPasswordSecurityVariable.h
  ClientCommonPkg/Include/Protocol/HddPasswordNotify.h
  ClientCommonPkg/Universal/HddPassword/Dxe/HddPassword.vfr
  ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c
  ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.h
  ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.inf
  ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordNVDataStruc.h
  ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
  ClientCommonPkg/Universal/HddPassword/Smm/AhciMode.c
  ClientCommonPkg/Universal/HddPassword/Smm/AhciMode.h
  ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.c
  ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.h
  ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.inf
  ClientCommonPkg/Universal/HddPassword/Smm/Ia32/Lfence.nasm
  ClientCommonPkg/Universal/HddPassword/Smm/IdeMode.c
  ClientCommonPkg/Universal/HddPassword/Smm/IdeMode.h
  ClientCommonPkg/Universal/HddPassword/Smm/X64/Lfence.nasm
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: a0b3b4ccb4f5bf77f4a647288b628664331aba54 
*********************************************************************************

[SiliconPkg], [SA], [ASL]

  [TGL-U/Y B0][PCIe] PEG 60: Cannot exit from windows sleep and PCIe link stuck @LTSSM 0x48 (L2.exit) for Gen1/Gen2/Gen3 with Samsung970 EVO
  Programming scratch pad reg bit 0 instead of 7.
  Change-Id: I768671182b0dc514166312c55edfe5ab8c3e72f3
  
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Samsung

*********************************************************************************
Commit: a3b87fd757561a603b2777fd09a6a98c364d22b7 
*********************************************************************************


  ClientCommonPkg: Remove ClientCommonPkg/InternalOnly/DxeCapsuleLib
  DxeCapsuleLib is not used by platform, we can start
  clean up DxeCapsuleLib under ClientCommonPkg:
  ClientCommonPkg/InternalOnly/DxeCapsuleLib
  and clean up related codes in ClientCommonPkg.
  Change-Id: Ic9b9d0998eefa59a4d9564c7381356ca167b17fe
  
  
  ClientCommonPkg/ClientCommonPkg.dec
  ClientCommonPkg/Include/DisplayCapsule.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1df9cab3b36eb0c1eb365b4615f062531599ff8a 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Use PcieSipInitLib to initialize LTR subtraction
  PcieSipInitLib is a new library shared between PCH and CPU
  root ports. This commit integrates this library to the
  CpuPcieRpInitLib and uses it to configure the LTR subtraction
  feature.
  Change-Id: Id44d7aa5c504dd0e029e308e30e0194e985ddb4c
  
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f0ec5414f1ab1206de779e74711148a767cc75db 
*********************************************************************************

[PlatformPkg]

  [TGL] form id TCSS_SA_USB_FORM_ID of SaSetup.hfr included in SA:InternalOnly tag
  Move it out of InternalOnly tag.
  Change-Id: I0f4a5557a065bcfb662f8cc5c1769f1815e89fa7
  
  
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: a94773ba89a00cb6e3f20cc356498f935986f869 
*********************************************************************************


  Remove tool Fciv under ClientCommonPkg
  The tool "Fciv" is not used by platform, we can start to remove
  the files in ClientCommonPkg:
  ClientCommonPkg/Restricted/Tools/Fciv/ReadMe.txt
  ClientCommonPkg/Restricted/Tools/Fciv/fciv.exe
  ClientCommonPkg/Tools/Fciv/Readme.txt
  Change-Id: Ia30f5b7e4ae84d06f8f60ce09043f8f1a178e190
  
  
  ClientCommonPkg/Tools/Fciv/Readme.txt
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 6a47f56c7579a20db52834e3b2e2e7820c8384fc 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg-Step2
  1. Move the libraries and headers which are still needed on master to C1S
  2. Move DxeSmbiosProcessorLib into ClientOneSiliconPkg due to SmbiosCacheInfoHob.h/SmbiosProcessorInfoHob.h move into ClientOneSiliconPkg.
  Impact Platforms: TGL, JSL, RKL, ADL
  Change-Id: Iec15ccee24bbe3d97f2422714640c14a66a10fb5
  
  
  ClientCommonPkg/ClientCommonPkg.dec
  ClientOneSiliconPkg/Include/IpStatusHob.h
  ClientOneSiliconPkg/Include/Library/SiAssertErrorHandlerLib.h
  ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
  ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.h
  ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.inf
  ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.c
  ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.inf
  ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandler.c
  ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLib.inf
  ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLibFsp.inf
  ClientOneSiliconPkg/Tools/GenNvs/GenNvs.py
  ClientOneSiliconPkg/Tools/GenNvs/ReadMe.md
  ClientOneSiliconPkg/Tools/GenNvs/Setup.py
  ClientSiliconPkg/Include/SmbiosCacheInfoHob.h
  ClientSiliconPkg/Include/SmbiosProcessorInfoHob.h
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/CpuExceptionCommon.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/CpuExceptionCommon.h
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeException.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ArchExceptionHandler.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ArchInterruptDefs.h
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionTssEntryAsm.nasm
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuException.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiDxeSmmCpuException.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuException.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmException.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ArchExceptionHandler.c
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ArchInterruptDefs.h
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ExceptionHandlerAsm.S
  ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/prebuild.bat
  TigerLakeFspPkg/BuildFv.sh
  TigerLakePlatSamplePkg/PlatformPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 2105002caeb92b72894e886f1fee67d0655bd890 
*********************************************************************************

[CPU]

  [ADL] MKTME: 42 bit addressability reporting in BIOS.
  - Normally System BIOS enumerates the number of physical address bits by reading CPUID.80000008H:EAX[bits 7-0].
  Even though CPU reports MAX_PA as 46, only 39 bits will be supported by hardware for addressability, 3 bit hole and remaining 4 bits will be used for MKTME KeyIDs.
  Change-Id: I180616caaebc8d66d01d86741f519f6e502803ce
  
  
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: a4df2a1acd42eadf3ab39aa59ef03cdd0678899f 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Do not set SATA PGD power down for unsupported SoC
  EBG PCH does not support SATA PG power down and it doesn't
  disable it through the fuses. BIOS must refrain from enabling
  power gating.
  Change-Id: Ibfae95644f03c085020beea7c6e7e1c179702e4a
  
  
  ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
  ClientOneSiliconPkg/Include/Library/SataLib.h
  ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer1.c
  ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer2.c
  ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer3.c
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 69e809da8bd2ccb889055be0647758ca9edd758b 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Provide option to disable GFX PEIM in FSP while still retaining necessary SA init for GFX
  - Adding a policy SkipFspGop to decide dispatching mEnablePeiGraphicsPpi
  Change-Id: I0f4566e43d60fa124a33951d9b2f4653cc95db28
  
  
  ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: NEC

*********************************************************************************
Commit: 56191770e961563f474a075f7cc77bfd9f99ed00 
*********************************************************************************

[PCH]

  [ADL] Enable external FSP Wrapper build - part3
  1. Rename from AlderLake<Sku>SimicsBoardsRestricted to AlderLake<Sku>SimicsBoards.
  2. Rename from TigerLakeXXXPkg.dec to AlderLakeXXXPkg.dec in AlderLakeXXXPkg.
  3. Change PchNvt.aht -> PcieRootPort from 16 to 18, because ADL-S have 18 PCH PCIE ports.
  4. ADL-S simics exist D6:F0 offset 54h BIT6 = 1 case, so we need to align "RpIndex - CpuRpIndex0"
  usage in PchSmiHelperClient.c with usage "PortIndex + CpuRpIndex0" in CpuPcieSmm.c.
  5. Change CPU reference TmeEnable and HwpLock that may lose to change from internal to external.
  5-1. shaid: 53b24e78b4e53222ea322dabd9145c10c03cf2cb for TmeEnable.
  5-2. shaid: 535c96273284accf6db53aec3a7f7eb7657b64cd for HwpLock.
  6. Remove obsolete BpCommonPkg on FmpDeviceLibuCode.inf.
  7. Rename reference files from TigerLake to AlderLake.
  8. AlderLake FSP shouldn't use TigerLake FSP UPD
  Change-Id: Id05081dd011ec0633c994ace542e1b3ee2bb383b
  
  
  ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperClient.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted
  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: c769444f277c98869d3f3e56180861e4b6b4667c 
*********************************************************************************

[SiliconPkg]

  1809625448: [ME] HSIO Lane Assignment (FiaMux) - PeiFiaMuxConfigInit () is not working on EGS (Part 1)
  1. Move Fia Mux config to:
  EDKII Menu -> Platform Configuration -> PCH-IO Configuration -> Fia Mux Configuration
  2. Use FixMux in EGS (override is disabled by default EGS & CDF)
  3. Add Override per lane settings
  4. Unify FiaMux library between CDF and EBG
  5. Move FiaMux config earlier to send FiaMux before lanes configuration on BIOS side
  Added w/a for getting FeatureSetInformation so early
  6. Use runtime function to dertmine MAX lanes
  Use dynamic allocations instead static define HSIO_LANES_NUM_MAX
  Change-Id: I176d948d54285d2f0d002e2ea93fae8b376fd0bb
  
  
  ClientOneSiliconPkg/Include/FiaMuxPolicy.h
  ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
  ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
  ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
  ClientOneSiliconPkg/Include/Ppi/FiaMuxPolicyPpi.h
  ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibInternal.h
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: fd75e91a065f112289ebf00939eb55af1db13f42 
*********************************************************************************

[ASL], [SA], [BoardPkg]

  This change causing BSOD in Jasperlake. Need to revert for a BIOS Label.
  Revert "Check Max PEG port number then expose PEG3 ASL code"
  Change-Id: I050477db55c0dfaec57ea9a2649a1df3497b4dc2
  
  
  ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
  TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: d6995a341300ba2bb962244246b9db1bfef66051 
*********************************************************************************

[SiliconPkg], [PCH], [ASL]

  Revert "[TGL-UP3/UP4_A6/A7_DC1_GC_20H1][Consumer][Corporate][WWAN][Regression]: WWAN failed to enumerate in DM/task menu even after enabling in BIOS"
  WWAN issue is trending to be device specific issue, this will be transferred to PCH SV team.
  So reverting this change to keep it same as Milestone branch.
  Platforms impacted : ADL, TGL, RKL, SWSBX
  Change-Id: I1fdbcb5b507d0cde082381c62eb2fe932646d06f
  
  
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 021cca8b603419ecebc710823a6719b141e37eab 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Add support of Hardware EQ for SIP16 DMI brooks controller
  Impact Platforms: TGL, RKL, ADL
  Change-Id: I93562cb5be9f8e113d725e7aa5456a692660e641
  
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
  ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
  ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
  ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  TigerLakePlatSamplePkg/Setup/SetupId.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: c2bc8032fb811aa57f979ef680721ce7ecdce2e8 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/Vmd: Programming VMD MemBar1 as 32bit.
  For TGL A stepping MemBar1 is 64bit.
  For all other platforms it should be 32bit.
  Impact Platforms: TGL, RKL, ADL
  Change-Id: Ia793ef49cb81920a79f744235d48f398c5de036f
  
  
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 4ee0a88c4b0e529903b7b9409b1979f57344134e 
*********************************************************************************

[SiliconPkg]

  [TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space
  Change-Id: Id712cfeec7bef976545dd7eaaf1f2cc784a68649
  
  
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 5648e84cf4a58c843ef0b0bd466c3e5f03c6622c 
*********************************************************************************

[SiliconPkg], [PCH], [ASL]

  [TGL-UP3/UP4_A6/A7_DC1_GC_20H1][Consumer][Corporate][WWAN][Regression]: WWAN failed to enumerate in DM/task menu even after enabling in BIOS
  Disabling unused clocks implementation included changes for both CPU and PCH disable clock as well.
  This change reverts the PCH portion to avoid WWAN issue.
  Platforms impacted : ADL, TGL, RKL, SWSBX
  Change-Id: Ia00932112b2c3a0a5a59f31168b2e6933c0ef819
  
  
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a012a60d14a0efb23104cebeb7ad5ef9d79e357d 
*********************************************************************************

[BoardPkg], [ASL]

  TigerLakeBoardPkg: [TGL-U-A6][GCS] Need Microsoft power meter estimation enabled by default
  Add ASL code about GCS power meter and Enable power meter as default
  Change-Id: If88a025cbe7a360dc2b7c575122c627ee4be023d
  
  
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: Microsoft

*********************************************************************************
Commit: b41f27bf9b6aaf8bc07199aab9a97c14fc481220 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  ClientOneSiliconPkg\IpBlock\Fusa\LibraryPrivate\PeiFusaE2eCtcLib: Added support for TGL E2E Check the Checker
  Added support for multiple TGL end to end check the checker routines and also framework and HOB that covers the yet implemented memory subsystem CTC
  Change-Id: I1d6fe27aaad65634c94b8359fd7ca7c9151c5ee9
  
  
  ClientOneSiliconPkg/Include/FusaInfoHob.h
  ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaE2eCtcLib.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcCoreIdi.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcDisplayIsochPort.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcIoPort.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.inf
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLibInternal.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLlcEcc.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcOpiLink.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
  ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
  ClientOneSiliconPkg/SiPkg.dec
  TigerLakeFspBinPkg/Include/FusaInfoHob.h
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  TigerLakeFspPkg/TigerLakeFspPkg.fdf
  TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
  TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1d745ce39baa675b705825137d0574455336db65 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg: Add PCIe LTR subtraction config to PCH root ports
  Currently PCH is not requested to actually enable LTR subtraction
  we only call the common library with parameters that will leave
  the LTR subtraction disabled to allow for easier adjustments
  during the PO.
  Change-Id: I070aec635c31866bacb45903b1eed85439edae5a
  
  
  ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
  ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 64cfeb236e8f751cdf76a16fc219db40a0d6a0d4 
*********************************************************************************

[PlatformPkg]

  [TGL][B0] Enable VT-d set options per phase - phase 2
  EnableVtd - Enabled
  LocalX2ApicAvailable - Disabled
  DmaControlGuarantee - Enabled (enabled in phase 2)
  VtdIgdEnable - Enabled
  VtdIpuEnable - Enabled
  VtdIopEnable - Enabled
  VtdItbtEnable- Enabled
  D3ColdEnable - Disabled
  TbtVtdBaseSecurity - Enabled (already enabled)
  ControlIommu - Disabled
  Change-Id: If25998c122c33d665eaa345ff8fb566a6472450a
  
  
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 96f017595801cb9f97366797a0218f1cf5102a99 
*********************************************************************************

[PCH]

  EBG/PCH SKU: Added EBG A0 SKU
  Added appropriate description.
  Change-Id: Iebf79fc7b7f213a56ca529b046cd25b09b69897c
  
  
  ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcEbg.h
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: ce1382df2622920486eef3fca66da383796296c6 
*********************************************************************************

[CPU]

  ClientOneSiliconPkg: TME Fuse disabled parts hit #GP fault during boot
  Added a TME hardware detection check before accessing TME MSRs.
  Updated all the relative TME & MK-TME files.
  Verified TME flow is enabled on TGL-U.
  Change-Id: Idf69233e78e9ac7b5cdbb49af466c895b719df97
  
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
  ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: b89f949396f0215610c21d7c5821d6e3c278692e 
*********************************************************************************

[SiliconPkg]

  The CpuPcieInitFruLib should be removed for simplify the PCIe gen5 implementation
  1. Remove PeiCpuPCieInitFruLib.
  2. Check SIP version in PeiCpuPcieRpInitLib directly then perform related tasks accordingly.
  3. Add PeiCpuPcieSip17LibNull for the Platform that doesn't support SIP17 controller.
  4. Move NFTS programming from FRU to Common Lib
  Change-Id: I5fb9b38bd1aa7d8f6438059c6298fdc96972b7a5
  
  
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: f2159753c4781535707796eb8c58adc9b3c032a8 
*********************************************************************************

[CPU]

  TGL-H P0 Stepping Encoding is incorrect
  updated tgl p0 stepping from 0
  Change-Id: I397fc137b24240e3abb96f9fa1f952a13655e045
  
  
  ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 0c17955574cebe7ef2bba5433ba8f240c1b13807 
*********************************************************************************

[SiliconPkg]

  [TGL] Remove WA in CPU FIA programming after Simics model is fixed
  A Simics workaround is required to boot TGL on simics after adding programming CPU FIA registers
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  Change-Id: Ic79715afe455b7163af90b28dcc655416318225f
  
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: b645490fb7ae70cd0e46b25624661868b472214f 
*********************************************************************************

[BoardPkg]

  TigerLake A0 Unified (uCode+Punit) Production Patch 0x58
  -- Reverted the dependancy on capsule for microcode update
  Change-Id: Ic1ff0ee7524ef0ef86e6e5df2dcbfaa065d48194
  
  
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeBoardPkg/postbuild.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c45d3d6c9f46a34c78c92a8aaf0b89118f7c8c92 
*********************************************************************************

[CPU]

  JSLP[Rev02][PO] : MSR 770 [0] Bit is always showing 0 value even when  "Intel Speed shift Technology " is Enabled in Bios.
  Updated HWPE in cpunvs and initialized
  Change-Id: Ib6584364d13d3de23fd2acd18a7784e300fff15c
  
  
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 612e43c82ef7983315726b9263d1bc765bae64fc 
*********************************************************************************

[PlatformPkg]

  Bypass Memory Type Reset Fix
  Add check for DisableResets in order to bypass Memory Type Reset
  when DisableReset(skip system resets) is enabled.
  Change-Id: I45c056b48ff62f4be0a7265a2ea026b54c44efdb
  
  
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: abba84c3d5d8764f97d1f3c6d75957c0f6f56f9f 
*********************************************************************************

[CPU]

  Hardware P-state (HWP) Lock bit
  - Kept default to enable in Alderlake.
  Change-Id: Iae04d20157baa6af1726c4fed4be693c05a7c21c
  
  
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: f72dd3062c4e6d85c291e4d8fb61f20e054a67fc 
*********************************************************************************

[SiliconPkg]

  ClientOneSilicon/PeiDxeSmmPsfLib: Fix pass by reference bug causing Relaxed Ordering Configuration Tables to be NULL when referenced in another function.
  - Changed single pointer to a double pointer in parameters of the function that gets the tables
  Change-Id: I11ed359da5dff72c0a83274b32759d2bdc666e79
  
  
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibInternal.h
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer1.c
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer2.c
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 65e98e7dfd6a50c03da41ed230d3eab253b28601 
*********************************************************************************

[CPU], [BoardPkg], [PlatformPkg]

  [TGL][DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature - Limiting access for hardware resources.
  Changing Bit map policy settings from White list to Black list
  (Allowing access to limited IO and MSRs).
  Change-Id: I4d156ec0528b319da1b7fea0a1404e3c1b90e7e1
  
  
  ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h
  TigerLakePlatSamplePkg/PlatformPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 66398915b81402f0b6b8d8c9dfbd9b777e061f97 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: Workaround for [TGL-U][LP4] System hangs booting WOS with SAGV enabled at 4267
  This is MRC W/A for this issue.
  Issue - SAGV w/ 4267 is failing
  W/A - Clearing NUI Offsets when NUI Target is > 1
  Change-Id: I7f389c2424eb65de9fbf19638b29c96131ff56ce
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 17e4d9b32d1ec22eaecddad12c742cb504dae39e 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC] LocalVsxHiBypass incorrect programming
  LocalVsxHiBypass fields (VccDllFFControl and VccDllReplicaCtrl1) uses the Vdd2 formula but code was incorrectly using Vddq.
  Change-Id: I2e8fb452c60665d55971a2ba3990f28d6d703f6e
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 1231057f218236c4448ab15a986ee42565d65f10 
*********************************************************************************

[SiliconPkg]

  C1S/MemoryInit/Tgl: TGL UP4 2 core LP4x 3200 fused line items high EFI boot in PPV
  Change wait time to 40K Qclks for Steps 1 and 2 of VccDLL training
  Change-Id: I8ad3155186466a5af69ceafb421b06eebd46fa9c
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 17e0b5a38a294180c319d8e293860e2830aff8be 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: DDR4 enabled on TGL-H with HAL Update for CCC Layout and CCC TxEn
  MC Updates:
  Fixed the POR configuration for MCMNTS_RDDATA as rdbuf_total_credits should be configured to 0x10 for all technologies and current code was only doing it for !LPDDR.
  Skipped programming of MR2 Shadow as it is removed in DT.
  Phy Updates:
  Move DataControl2 from the MulticastWrite Group to Read/MulticastWrite in MrcDdrioCrRestore().
  Fixed bugs with CCC Mapping for TxEn.
  Fixed bug with the ChNopPop mapping not following the same order as the CCC instance.
  ECC is on by default.  Need to write ECC to the correct setting and not rely on default being correct.
  Updated DDR4 RxFifo Path delays for G1.
  Updated TxFifo delays for default config.
  Implemented Pin Mapping in CCC TxEn for DT/Halo.
  Added DATA0CH0_CR_DCCFSMCONTROL_STRUCT.Restore4Ranks to MrcDccSetup().
  Added the logical to physical of DDR5 CTL/CMD/CLK.
  Updated the logical to physical for DDR4/LP4/LP5.
  Completed the HAL for DDR5 CTL/CMD/CLK.
  Updated CccMux configuration for TGL-H which uses 2 for LPDDR5 and 3 for DDR5.
  Fixed bug with SampleDivider calculation for DdrCrVrefControl.
  Fixed bug where the source for the bit shift was incorrect for LPDDR technologies.
  Revert back to ForceRcomp() for Comp Target updates through UpdateCompGlobalOffset().
  General Updates:
  Skip OffsetCorrectionPre on CTE.
  Fixed spacing in the CCC TxEn switch.
  Fixed set-but-unused warning in GCC in MrcSetup.c
  Fixed GCC compile failure with comp code typecast.
  Commented out McInitStateG CR Rd/Wr in CteDramReset as it is not used in CTE environment.
  Resolved compile failures in MrcSetup.c for BDAT_SUPPORT.
  Fixed Base address access for MrcHostBridgeMemoryMapInit().
  Marked full BIOS files as excluded from the project.
  Change-Id: I16fbbc3e15ad776397fa717365330d61ece97651
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcSpdDataDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 93d4e579fe350223f7a33b3282154454849c2b2f 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Training Time improvements
  1. CCC timing margining in power training now uses CMD/CTL instead of CLK to minimize JEDEC inits.
  2. Early 2D trainings have had step sizes and sweep ranges optimized.
  3. Re-centerings in power training now use shorter CPGC pattern lengths.
  4. Rd-Rd turnarounds patterns are now only used when margining RcvEnable.
  5. Cleaned up a few spots in the power training code.
  Change: Training Time improvements
  Change-Id: I175645b65fd6838c49924832be511380a115a506
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 95c19cf6fd56e1a124cce9182de6bc1781dfdb6e 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib: S0ix requires otpimzed EXT FET RAMP times in PMC
  Part 2
  Moved programming before the lock of FET/ISFET
  Change-Id: I6659364c16d7da25b15790e34e62f9c019524b44
  
  
  ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 9bcb14a8992afc5d5ba310943ff3c823224529f4 
*********************************************************************************

[PCH]

  [RKL-S] [CML-S+TGP-H] PO:  Observing wrong PCH SKU version in Platform Information Menu for SSKU QDF
  Change-Id: If502c5f4899aac4fc8a7e714253d961ccd6d5cf8
  
  
  ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: qdf
  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 1ab04d6f3667f30bd8e990cf081c724bef858916 
*********************************************************************************

[SiliconPkg]

  Program certain Cpu Pcie registers which are different between SIP16 and SIP17.
  1. Configure EL0, EL1 and ASPM.
  2. Create new API to centralized all NFTS programming.
  Impact Platforms: ADL
  Change-Id: I74685b3ebb0319580e463fb198b8198bd4de79e2
  
  
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

*********************************************************************************
Commit: c377f137ba935a38c1fd21bd946477b32ee1dc0a 
*********************************************************************************

[CPU]

  Fix hang with HWP enabled
  Change-Id: I58b5b7a0809453901f67a4bb3805ffd32535b817
  
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 87c603b96a2f0db00292394b4750333ca7aaecfc 
*********************************************************************************

[SiliconPkg]

  Revert "1809373318: [ME][Idaville] Make HECI dumps enabled by default in internal releases. (Take 2)"
  Change-Id: I69aed5b3f78512d0b6545f366dd25c85df77982d
  
  
  ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
  ClientOneSiliconPkg/Include/Library/DxeMeLib.h
  ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
  ClientOneSiliconPkg/Include/Library/PeiMeLib.h
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: c8f1621166c416c030647d65c7cc23338c4e6788 
*********************************************************************************

[SiliconPkg]

  [RKL]Gfx security lock bit incorrectly set for Gen9
  Change-Id: I10ccbd65c6cdf605bcc4901acc15f2b6b2b530a6
  
  
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 3eb7d270995853f8342850027c8a4b21a48ab0a4 
*********************************************************************************

[SiliconPkg]

  1809373318: [ME][Idaville] Make HECI dumps enabled by default in internal releases. (Take 2)
  Change-Id: Ie68d912dcadf456b4cd19adb4a4bb0d8b66c400d
  
  
  ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
  ClientOneSiliconPkg/Include/Library/DxeMeLib.h
  ClientOneSiliconPkg/Include/Library/HeciConfigureLib.h
  ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
  ClientOneSiliconPkg/Include/Library/PeiMeLib.h
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
  ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 9f20e645e57fa3e4486944909381197c04dc7ed0 
*********************************************************************************

[SiliconPkg]

  [TGL]strap fuse config gives wrong PCIe controller configuration
  BIOS reads the straps fuse config register and gives the actual enabled controller configuration from hardware. CUrrently BIOS is not giving all possible controller config for TGL H which has more than controller.
  Impacted Platforms:TGL
  Change-Id: I511a70170d6e699febbeac27daab47e2f9ecc726
  
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: strap
  --Commit Message Contains Key Word: fuse
  --Commit Message Contains Key Word: hardware

*********************************************************************************
Commit: 063094ae2e2f02141cd8b3c8c133266250e0d63a 
*********************************************************************************

[SiliconPkg]

  Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg
  Step 1: Remove the libraries and headers which are not using.
  BasePchTraceHubInitLib, CpuExceptionHandlerLib, PeiPostcodeToScratchpadRegLibNull, HstiFeatureBit.h
  PS: Will not check-in until changing to POR.
  Impact Platforms: TGL, JSL, RKL, ADL
  Change-Id: I656204e1deba89f5447f6f91dca2727feee246b8
  
  
  ClientSiliconPkg/Include/HstiFeatureBit.h
  ClientSiliconPkg/Include/Library/PchTraceHubInitLib.h
  ClientSiliconPkg/Include/PeiPostcodeToScratchpadReg.h
  ClientSiliconPkg/Library/BasePchTraceHubInitLib/BasePchTraceHubInitLib.c
  ClientSiliconPkg/Library/BasePchTraceHubInitLib/BasePchTraceHubInitLib.inf
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.h
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeException.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchExceptionHandler.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchInterruptDefs.h
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuException.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiDxeSmmCpuException.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuException.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmException.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchExceptionHandler.c
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchInterruptDefs.h
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.S
  ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
  ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.c
  ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.inf
  ClientSiliconPkg/Tools/Catalog/BIOS_Decoder.xml.template
  ClientSiliconPkg/Tools/Catalog/CatalogEncoder.py
  ClientSiliconPkg/Tools/Catalog/ReadMe.md
  ClientSiliconPkg/Tools/Catalog/ReplaceClTool.py
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 5fcfe2d0ac7c47a846534ef6c95648d551e7ef41 
*********************************************************************************

[CPU]

  [TGP-H][PO] With TGP-H PCH, No core C-states or PkgC states are seen on platform
  missing Hard coded values for S sku
  Change-Id: I074e426ee18d570899f6673bfee2d43de2c15914
  
  
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 17f766d2943db827253db2bfb972e2db216d4970 
*********************************************************************************

[CPU], [BoardPkg], [PlatformPkg]

  [TGL][DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature.
  Removed DGR restricted Tag. Moved DGR folders from restricted to platform.
  Change-Id: I5a90547ae3351aef515839ee1563f188a78dcb79
  
  
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
  ClientOneSiliconPkg/SiPkg.dec
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
  TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.inf
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
  TigerLakePlatSamplePkg/Include/CpuSmm.h
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
  TigerLakePlatSamplePkg/PlatformPkg.dec
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  TigerLakePlatSamplePkg/Setup/CpuSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 56d7463653e1fa8dc19f771de170aa48b8265b56 
*********************************************************************************

[SiliconPkg]

  [JSL PO] Fix for HDMI HPD gpio change
  DDI1_HDMI GPIO pin is changed from GPIO_VER1_N_GPP_A15  to GPIO_VER1_N_GPP_B23
  Change-Id: Ia7f9ce5ae7c3d0485f32293213649c3ebd92a37e
  
  
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP

*********************************************************************************
Commit: 3ac19a28e97995f1ee63ed878e1a745c8e4763e3 
*********************************************************************************

[SiliconPkg]

  [USB4] Change USB4 HW controller VID to 0x8087
  Change-Id: If56ae1692805332a3d160d34522b86e56b44a386
  
  
  ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: 3787ba9a9fb25b218ca2d8c094ae2d213ff3cef0 
*********************************************************************************

[SiliconPkg]

  Implement PCIe HW EQ for SIP17 controller
  1. Created PCIe gen5 Link EQ related policy items and SETUP items.
  2. Added PX32 related registers definition in CpuPCieRegs.h for ADL-S
  3. Implemented gen5 HW EQ flow in PeiCpuPCieSip17InitLib.
  4. Implement abstraction layer in PeiCpuPCieInitFruLib for supporting all generations.
  5. Fixed the PL16L01EC ~ PL16L1415EC offset incorrect issue.
  6. Moved HwEqGen4CoeffList from CPU_PCIE_ROOT_PORT_CONFIG to PCIE_RESTRICTED_COMMON_CONFIG.
  Change-Id: Icc2bffb4e4cebbaf70a896f8f66abfe3b7e885f8
  
  
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/Include/PcieRegs.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: e486628fc6962c3a816a3aff338dc8530e722483 
*********************************************************************************

[SiliconPkg]

  [SBX] SwSandbox is internal only code we need to rename related folder - Part2
  Fix typo SbxPchRestricted
  Fix typo SbxCpuRestricted
  Change-Id: Iaf225ff6c99569efed0f3405c5e8c6472a8a1f2b
  
  
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: f0dcf25be8a77e825bc81e7652973dcf6cae5bc0 
*********************************************************************************

[SiliconPkg]

  ClientOneSilicon/PeiItssLib: Enable legacy interrupt routing for SPE PCIe RP using ITSS Policy Register.
  - added new ITSS Message Decodor control register and union defining bits
  - added new general purpose ITSS config function to itsslib
  - added workaround to enable legacy routing for itsslibver2
  Change-Id: I33615af7b321d033cd785f4f8ecfce35c8d85d91
  
  
  ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Register/ItssRegs.h
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibInternal.h
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer1.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer2.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer3.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 02c45d719881ee6cf2d9ae37999fefdc41e3b08c 
*********************************************************************************

[SiliconPkg]

  [SBX] SwSandbox is internal only code we need to rename related folder
  1. Rename SwSandboxBoardPkg to SwSandboxRestrictedBoardPkg
  2. Rename SwSandboxFspBinPkg to SwSandboxRestrictedFspBinPkg
  3. Rename SwSandboxFspPkg to SwSandboxRestrictedFspPkg
  4. Rename ClientOneSiliconPkg/Fru/SbxCpu to ClientOneSiliconPkg/Fru/SbxRestrictedCpu
  5. Rename ClientOneSiliconPkg/Fru/SbxPch to ClientOneSiliconPkg/Fru/SbxRestrictedPch
  6. Rename ClientOneSiliconPkg/Product/SwSandbox to ClientOneSiliconPkg/Product/SwSandboxRestricted
  Change-Id: I7b2f7e9aeb1cc4924b9e9c047ea6d08e1b53b4c0
  
  
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: ab830c8d3cfca6d1b20fcb1e747ed44765b04f39 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y Security [TXT]: SUT loops at PC AC10 after issuing LT reset once secret bit is asserted in TXT environment
  Issue:
  System fails to boot after issuing warm reset once secret bit is asserted in TXT Environment
  Root Cause:
  TXT clean read test gets into endless loop due to CPGC Channel Assignment is not configured because Pre-Training stage did not run in Warm Reset flow
  Change:
  Adding Warm Reset flag to Pre-Training phase in MRC Call table
  Change-Id: I21a06edac16d3027d01f39ae95bd49d6ca753197
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 9839737930c079ef68590e2db62e43fd7aa93c85 
*********************************************************************************

[SiliconPkg]

  C1S/Memory/TGL: [TGL][MRC] VccDLL Bypass for Memory Freq <= 2133
  VccDLL Bypass for memory freq <= 2133
  Change-Id: I600bf9c48f6b67430ac1d7acf241a687c3d41a44
  
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass

*********************************************************************************
Commit: 5d65f9fbe94c516cac2b9a8b0bc4574f16fbb77c 
*********************************************************************************

[CPU], [BoardPkg]

  ClientOneSiliconPkg/PcdCpuSmmRestrictedMemoryAccess: Build error fix when disabling PcdCpuSmmRestrictedMemoryAccess
  This change impacts to internal only.
  PcdCpuSmmRestrictedMemoryAccess is disabled in building special pool enabled image.
  The PCD is secified to X64 arch in EDK2 core code so needs to specify the arch and disable it.
  Change-Id: I2af12ee0b4c85c6744997d9c30519c04e95730f5
  
  
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 1fe5deaf6c9a0f31d6abc61e0260f1038d730af1 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg/SetupVariablePei: Comment correction in SetupVariableCache callback
  This commit corrects the comments in SetupVariableCacheCallback
  to avoid any future confusions.
  Change-Id: I10d65d9cb5f5f96f21e6b38447eb9b4af94c6cbe
  
  
  TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 244b2de93e411fd143135818cd63380e2c8e3e68 
*********************************************************************************

[PlatformPkg]

  [TGL-UP3/UP4][A6][Imaging] - Revert defaults on camera link3
  Canera Module Name - A12N08BU
  Lane Used - X2
  I2C Address - 0X1A
  Flash Driver Selection - Disabled
  Change-Id: I56d396b30145c8cad6003c5c346e1e9db944b749
  
  
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3d6fc1bb4e821d5f1a7662860d43203f29122950 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  [TGL][PEG]FOMS are not getting printed in external BIOS
  FOMS Control Policy and CpuPcieHwEqDumpFoms removed from restricted tags
  Impacted Platforms:TGL, ADL, RKL, SBX
  Change-Id: I71be8ea252be02ce4625a4802d3b303930454ff3
  
  
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
  TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: bee53c30a7794951edb706862f08aba5f4485e6f 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  TGL: Request for BIOS setup options
  Moved restricted policies from Intel Advanced Menu to Intel Test Menu - Part 2
  Moved Coeff Cm/Cp
  Change-Id: Id82179b07edd806aa0b29d66339dbc8f2726e723
  
  
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 003797e70ae018e814d7e4175de23ec0406a1ef7 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Enable TCSS RTD3 BIOS menu option on TGL by default - take2
  1. The TC cold should still be kept as disabled due to TGL Ax stepping VTD issue, it will be enabled after B0 PO.
  2. Added missing policy print.
  Change-Id: I3c9d5089ef2ccde6c09bc650b23925065cd29281
  
  
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: 1d5e4cffbee3dc623ec3565a0dbe0f6289ca27e0 
*********************************************************************************

[CPU], [ASL]

  RKL BIOS compatibility: Intel Turbo Boost Max Technology 3.0
  - Enable iTBMT 3.0
  - Resolved GV cycle and TAT p-state random switech issue
  - Check ITBMT supported by comparing OCMB 0x1C Fused P0
  - Default enable ITBMT feature and supperss if not supported
  Change-Id: I249b5989eb85c4bb12166764cc74a7217b8da1fe
  
  
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
  ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
  ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbmIoTrap.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/SiPkg.dec
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: efcf286d4abc35d4c43d22b3faa73c442e801aa3 
*********************************************************************************


  ClientCommonPkg: Remove Csm and BaseLegacyBiosPlatformLib
  Remove the following files:
  ClientCommonPkg/Csm/*
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/*
  ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
  ClientCommonPkg/Include/Protocol/SmmThunk.h
  ClientCommonPkg/Include/CsmConfig.h
  And also modify related files.
  We don't support legacy BIOS any more, so remove them.
  Change-Id: I879d4b965edbec9da86ce104577a22c9f0d40485
  
  
  ClientCommonPkg/ClientCommonPkg.dec
  ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
  ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
  ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
  ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
  ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
  ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
  ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
  ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
  ClientCommonPkg/Csm/Include/Framework/BootScript.h
  ClientCommonPkg/Csm/Include/Framework/DxeCis.h
  ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
  ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
  ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
  ClientCommonPkg/Csm/Include/Framework/Hob.h
  ClientCommonPkg/Csm/Include/Framework/StatusCode.h
  ClientCommonPkg/Csm/Include/FrameworkDxe.h
  ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
  ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
  ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
  ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
  ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
  ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
  ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
  ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
  ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
  ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
  ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
  ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
  ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
  ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
  ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
  ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
  ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
  ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
  ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
  ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
  ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
  ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
  ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
  ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
  ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
  ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
  ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
  ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
  ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
  ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
  ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
  ClientCommonPkg/Csm/TcgLegacy/Tis.c
  ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
  ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
  ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
  ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
  ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
  ClientCommonPkg/Include/CsmConfig.h
  ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
  ClientCommonPkg/Include/Protocol/SmmThunk.h
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 8f3a60ed6da95227a7f998b53dcf1a6f34052c5f 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  TBT BIOS: Disable PCIE tunneling for USB4 host routers for FW CM
  1. Add ITbtPcieTunnelingForUsb4 to ITBT ConfigBlock and deprecated ITbtSecurityLevel.
  2. Add SETUP item to control the PCIe tunneling for USB4
  3. Based on policy to program security level register.
  Change-Id: Ic0bbac9e8fc64a28d9f8d813548b47858017c364
  
  
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/HostDmaRegs.h
  ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
  ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
  ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
  ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
  ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/TbtSetup.hfr
  TigerLakePlatSamplePkg/Setup/TbtSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 0535adb7e306e60e750224020a5cd1c7ce6b0db2 
*********************************************************************************

[CPU], [ASL], [PCH], [SA], [BoardPkg], [PlatformPkg]

  [TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2527_00
  Change-Id: Ic8e6597a90616aeefbec1664ef381d2bde335c0d
  
  
  ClientCommonPkg/ClientCommonPkg.dec
  ClientCommonPkg/Include/Guid/VariableSmi.h
  ClientCommonPkg/Include/Protocol/IrqBoardInfo.h
  ClientCommonPkg/Include/Protocol/IrqTableInfo.h
  ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriod.c
  ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriodDxe.inf
  ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.c
  ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.inf
  ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.c
  ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.inf
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
  ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
  ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.c
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
  ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
  ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
  ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/HostDmaRegs.h
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
  ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
  ClientOneSiliconPkg/Include/Hda.h
  ClientOneSiliconPkg/Include/HgInfoHob.h
  ClientOneSiliconPkg/Include/Library/DxeMeLib.h
  ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
  ClientOneSiliconPkg/Include/MkhiMsgs.h
  ClientOneSiliconPkg/Include/PcieRegs.h
  ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
  ClientOneSiliconPkg/Include/Protocol/Thc.h
  ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
  ClientOneSiliconPkg/Include/VmdInfoHob.h
  ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
  ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
  ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.h
  ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer2.h
  ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
  ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcSpdDataDdr5.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
  ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
  ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
  ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
  ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.h
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h
  ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
  ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
  ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl
  ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h
  ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.inf
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
  ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
  ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
  ClientOneSiliconPkg/Pch/IncludePrivate/PchHybridStorageHob.h
  ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
  ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
  ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
  ClientOneSiliconPkg/SiPkg.dec
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
  ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
  ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
  ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
  Release_Notes.docx
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/CPU.asl
  TigerLakeBoardPkg/BiosId.env
  TigerLakeBoardPkg/BiosInfo/BiosInfo.c
  TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
  TigerLakeBoardPkg/BoardPkg.dec
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeBoardPkg/BoardPkgConfig.dsc
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
  TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
  TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
  TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
  TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
  TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPreMem.h
  TigerLakeBoardPkg/postbuild.bat
  TigerLakeFspBinPkg/Fsp.bsf
  TigerLakeFspBinPkg/Fsp.fd
  TigerLakeFspBinPkg/Include/FspUpd.h
  TigerLakeFspBinPkg/Include/FspmUpd.h
  TigerLakeFspBinPkg/Include/FspsUpd.h
  TigerLakeFspBinPkg/Include/FsptUpd.h
  TigerLakeFspBinPkg/Include/MemInfoHob.h
  TigerLakeFspBinPkg/Include/SmbiosCacheInfoHob.h
  TigerLakeFspBinPkg/Include/SmbiosProcessorInfoHob.h
  TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
  TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
  TigerLakeFspPkg/TigerLakeFspPkg.dec
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  TigerLakeFspPkg/TigerLakeFspPkg.fdf
  TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
  TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000054.pdb
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000056.pdb
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenAligned.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenMicrocodeVersion.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenXdr.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/CreateWindowsCapsule.py
  TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
  TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.h
  TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
  TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h
  TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
  TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
  TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.inf
  TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
  TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
  TigerLakePlatSamplePkg/Include/CpuSmm.h
  TigerLakePlatSamplePkg/Include/OemSetup.h
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Include/SoftwareGuardSetupData.h
  TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
  TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
  TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
  TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
  TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h
  TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
  TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
  TigerLakePlatSamplePkg/PlatformPkg.dec
  TigerLakePlatSamplePkg/Setup/Advanced.vfr
  TigerLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
  TigerLakePlatSamplePkg/Setup/ConnectivitySetup.uni
  TigerLakePlatSamplePkg/Setup/CpuSetup.c
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  TigerLakePlatSamplePkg/Setup/CpuSetup.uni
  TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
  TigerLakePlatSamplePkg/Setup/PchSetup.hfr
  TigerLakePlatSamplePkg/Setup/PchSetup.uni
  TigerLakePlatSamplePkg/Setup/PlatformSetup.c
  TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
  TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  TigerLakePlatSamplePkg/Setup/Setup.c
  TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
  TigerLakePlatSamplePkg/Setup/SetupId.h
  TigerLakePlatSamplePkg/Setup/TbtSetup.hfr
  TigerLakePlatSamplePkg/Setup/TbtSetup.uni
  TigerLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
  readme.txt
  ~$lease_Notes.docx

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
################################################################################

Report Summary: Backstop found 169 suspect commits for review 

Warnings Found:
  Commit: c4c462c    --Commit Message Contains Key Word: restricted
  Commit: e03c7bf    --Commit Message Contains Key Word: HW
  Commit: e03c7bf    --Commit Message Contains Key Word: HW Bug
  Commit: e03c7bf    --Commit Message Contains Key Word: Workaround
  Commit: 19d12b1    --Commit Message Contains Key Word: security
  Commit: 6ae2238    --Commit Message Contains Key Word: restricted
  Commit: df93e88    --Commit Message Contains Key Word: HW
  Commit: df93e88    --Commit Message Contains Key Word: HW Bug
  Commit: df93e88    --Commit Message Contains Key Word: Workaround
  Commit: 21488a9    --Commit Message Contains Key Word: step
  Commit: 21488a9    --Commit Message Contains Key Word: stepping
  Commit: 147b528    --Commit Message Contains Key Word: revert
  Commit: 7d6adff    --Commit Message Contains Key Word: internal
  Commit: ca5f294    --Commit Message Contains Key Word: step
  Commit: c67145e    --Commit Message Contains Key Word: step
  Commit: a0ca67b    --Commit Message Contains Key Word: step
  Commit: 5a5de2d    --Commit Message Contains Key Word: HW
  Commit: 72c5a6b    --Commit Message Contains Key Word: future
  Commit: e6c348f    --Commit Message Contains Key Word: step
  Commit: e6c348f    --Commit Message Contains Oem: Samsung
  Commit: e6c348f    --Commit Message Contains Memory Vendor: Micron
  Commit: 42b3f3a    --Commit Message Contains Key Word: internal
  Commit: 438d8f7    --Commit Message Contains Key Word: sku
  Commit: 27072b8    --Commit Message Contains Oem: NEC
  Commit: a435a07    --Commit Message Contains Key Word: restricted
  Commit: a8c2a80    --Commit Message Contains Key Word: HW
  Commit: a8c2a80    --Commit Message Contains Key Word: strap
  Commit: a424253    --Commit Message Contains Key Word: prt
  Commit: 3d0f449    --Commit Message Contains Key Word: Workaround
  Commit: d757496    --Commit Message Contains Key Word: step
  Commit: 2e96387    --Commit Message Contains Key Word: internal
  Commit: 7edc405    --Commit Message Contains Key Word: Workaround
  Commit: 361005b    --Commit Message Contains Key Word: step
  Commit: 361005b    --Commit Message Contains Key Word: revert
  Commit: f420701    --Commit Message Contains Key Word: revert
  Commit: 78d41e6    --Commit Message Contains Key Word: revert
  Commit: 5711494    --Commit Message Contains Key Word: revert
  Commit: c964d77    --Commit Message Contains Key Word: step
  Commit: eae641a    --Commit Message Contains Key Word: bypass
  Commit: a6d56da    --Commit Message Contains Key Word: step
  Commit: 1f25ad6    --Commit Message Contains Key Word: step
  Commit: 937d62f    --Commit Message Contains Key Word: step
  Commit: ff4e78e    --Commit Message Contains Key Word: revert
  Commit: 6208fac    --Commit Message Contains Key Word: restricted
  Commit: 60958fe    --Commit Message Contains Key Word: sku
  Commit: 102495b    --Commit Message Contains Oem: NEC
  Commit: c68b207    --Commit Message Contains Key Word: security
  Commit: b31a26f    --Commit Message Contains Oem: NEC
  Commit: 2bacbab    --Commit Message Contains Key Word: step
  Commit: 6090f19    --Commit Message Contains Key Word: revert
  Commit: 3fdcf3a    --Commit Message Contains Key Word: security
  Commit: 3d628c7    --Commit Message Contains Key Word: internal
  Commit: 7776395    --Commit Message Contains Key Word: internal
  Commit: 8d11f98    --Commit Message Contains Key Word: revert
  Commit: 9151df4    --Commit Message Contains Key Word: HW
  Commit: b7abc8e    --Commit Message Contains Key Word: restricted
  Commit: b7abc8e    --Commit Message Contains Key Word: internal
  Commit: 476fca3    --Commit Message Contains Key Word: HW
  Commit: 54b9875    --Commit Message Contains Key Word: revert
  Commit: 6601d8d    --Commit Message Contains Key Word: fuse
  Commit: 6601d8d    --Commit Message Contains Key Word: hardware
  Commit: e74206a    --Commit Message Contains Key Word: security
  Commit: b7b3e20    --Commit Message Contains Key Word: revert
  Commit: 06d1c67    --Commit Message Contains Key Word: sku
  Commit: fbd4cfc    --Commit Message Contains Key Word: sku
  Commit: f9a7729    --Commit Message Contains Key Word: step
  Commit: 2abaa6e    --Commit Message Contains Key Word: revert
  Commit: 7517785    --Commit Message Contains Key Word: step
  Commit: 7517785    --Commit Message Contains Key Word: stepping
  Commit: 683c96d    --Commit Message Contains Key Word: bypass
  Commit: 683c96d    --Commit Message Contains Key Word: step
  Commit: 683c96d    --Commit Message Contains Key Word: stepping
  Commit: f3c8cba    --Commit Message Contains Key Word: step
  Commit: 09ef758    --Commit Message Contains Key Word: step
  Commit: 09ef758    --Commit Message Contains Key Word: fuse
  Commit: 09ef758    --Commit Message Contains Key Word: fusing
  Commit: 3a44628    --Commit Message Contains Oem: NEC
  Commit: d371646    --Commit Message Contains Key Word: security
  Commit: 8287abf    --Commit Message Contains Key Word: restricted
  Commit: 76fdc30    --Commit Message Contains Key Word: internal
  Commit: d7d7382    --Commit Message Contains Key Word: security
  Commit: 611f0f8    --Commit Message Contains Key Word: internal
  Commit: 0ced953    --Commit Message Contains Key Word: sku
  Commit: 789eea3    --Commit Message Contains Key Word: internal
  Commit: cca91d8    --Commit Message Contains Oem: Samsung
  Commit: 0ccd561    --Commit Message Contains Key Word: step
  Commit: 0ccd561    --Commit Message Contains Key Word: revert
  Commit: ea6fba4    --Commit Message Contains Key Word: revert
  Commit: 3e88810    --Commit Message Contains Key Word: step
  Commit: 3e88810    --Commit Message Contains Key Word: hardware
  Commit: 436452d    --Commit Message Contains Key Word: revert
  Commit: 5186ff4    --Commit Message Contains Key Word: step
  Commit: 5186ff4    --Commit Message Contains Key Word: stepping
  Commit: 5186ff4    --Commit Message Contains Key Word: Workaround
  Commit: 5bc392b    --Commit Message Contains Key Word: step
  Commit: 5bc392b    --Commit Message Contains Key Word: stepping
  Commit: 5bc392b    --Commit Message Contains Key Word: Workaround
  Commit: 5bc392b    --Commit Message Contains Key Word: bypass
  Commit: 77326e0    --Commit Message Contains Key Word: step
  Commit: 77326e0    --Commit Message Contains Key Word: stepping
  Commit: 56561b5    --Commit Message Contains Key Word: hardware
  Commit: dbf55b2    --Commit Message Contains Key Word: step
  Commit: dbf55b2    --Commit Message Contains Key Word: stepping
  Commit: aefb5e7    --Commit Message Contains Key Word: step
  Commit: 2de519b    --Commit Message Contains Key Word: step
  Commit: 4bf0012    --Commit Message Contains Oem: Samsung
  Commit: 4bf0012    --Commit Message Contains Memory Vendor: Micron
  Commit: dacfd31    --Commit Message Contains Key Word: step
  Commit: dacfd31    --Commit Message Contains Key Word: stepping
  Commit: 029ec2d    --Commit Message Contains Key Word: bypass
  Commit: 8517ff0    --Commit Message Contains Key Word: internal
  Commit: 9915afc    --Commit Message Contains Key Word: sku
  Commit: a262449    --Commit Message Contains Key Word: step
  Commit: 0b037ac    --Commit Message Contains Key Word: internal
  Commit: d02adc9    --Commit Message Contains Key Word: restricted
  Commit: 8a5eb3d    --Commit Message Contains Key Word: step
  Commit: 5221db9    --Commit Message Contains Key Word: step
  Commit: 6be3e93    --Commit Message Contains Key Word: internal
  Commit: 6be3e93    --Commit Message Contains Oem: Samsung
  Commit: 2c7097a    --Commit Message Contains Key Word: revert
  Commit: 854df9d    --Commit Message Contains Key Word: sku
  Commit: 5c6854d    --Commit Message Contains Key Word: future
  Commit: 159050b    --Commit Message Contains Key Word: step
  Commit: 728eccd    --Commit Message Contains Key Word: restricted
  Commit: 9df4fea    --Commit Message Contains Key Word: future
  Commit: a1d423e    --Commit Message Contains Key Word: security
  Commit: 595fb92    --Commit Message Contains Key Word: security
  Commit: 129a1dd    --Commit Message Contains Key Word: internal
  Commit: b7f7229    --Commit Message Contains Key Word: strap
  Commit: 62ad248    --Commit Message Contains Key Word: sku
  Commit: b9abb8a    --Commit Message Contains Key Word: security
  Commit: a0b3b4c    --Commit Message Contains Oem: Samsung
  Commit: a3b87fd    --Commit Message Contains Key Word: internal
  Commit: 1df9cab    --Commit Message Contains Key Word: internal
  Commit: f0ec541    --Commit Message Contains Key Word: internal
  Commit: a94773b    --Commit Message Contains Key Word: restricted
  Commit: 6a47f56    --Commit Message Contains Key Word: step
  Commit: 2105002    --Commit Message Contains Key Word: hardware
  Commit: a4df2a1    --Commit Message Contains Key Word: fuse
  Commit: 69e809d    --Commit Message Contains Oem: NEC
  Commit: 5619177    --Commit Message Contains Key Word: restricted
  Commit: 5619177    --Commit Message Contains Key Word: internal
  Commit: 5619177    --Commit Message Contains Key Word: HW
  Commit: c769444    --Commit Message Contains Key Word: internal
  Commit: fd75e91    --Commit Message Contains Key Word: revert
  Commit: d6995a3    --Commit Message Contains Key Word: revert
  Commit: 021cca8    --Commit Message Contains Key Word: hardware
  Commit: c2bc803    --Commit Message Contains Key Word: step
  Commit: c2bc803    --Commit Message Contains Key Word: stepping
  Commit: 4ee0a88    --Commit Message Contains Key Word: internal
  Commit: 5648e84    --Commit Message Contains Key Word: revert
  Commit: a012a60    --Commit Message Contains Oem: Microsoft
  Commit: b41f27b    --Commit Message Contains Key Word: internal
  Commit: 1d745ce    --Commit Message Contains Key Word: internal
  Commit: 64cfeb2    --Commit Message Contains Key Word: security
  Commit: 96f0175    --Commit Message Contains Key Word: sku
  Commit: ce1382d    --Commit Message Contains Key Word: fuse
  Commit: ce1382d    --Commit Message Contains Key Word: hardware
  Commit: b89f949    --Commit Message Contains Oem: FTS
  Commit: f215975    --Commit Message Contains Key Word: step
  Commit: f215975    --Commit Message Contains Key Word: stepping
  Commit: 0c17955    --Commit Message Contains Key Word: Workaround
  Commit: b645490    --Commit Message Contains Key Word: revert
  Commit: c45d3d6    --Commit Message Contains Key Word: HW
  Commit: 612e43c    --Commit Message Contains Key Word: bypass
  Commit: abba84c    --Commit Message Contains Key Word: hardware
  Commit: f72dd30    --Commit Message Contains Key Word: internal
  Commit: 65e98e7    --Commit Message Contains Key Word: hardware
  Commit: 6639891    --Commit Message Contains Key Word: Workaround
  Commit: 17e4d9b    --Commit Message Contains Key Word: bypass
  Commit: 1231057    --Commit Message Contains Key Word: fuse
  Commit: 1231057    --Commit Message Contains Key Word: step
  Commit: 17e0b5a    --Commit Message Contains Key Word: revert
  Commit: 93d4e57    --Commit Message Contains Key Word: step
  Commit: 95c19cf    --Commit Message Contains Key Word: internal
  Commit: 9bcb14a    --Commit Message Contains Key Word: qdf
  Commit: 9bcb14a    --Commit Message Contains Key Word: sku
  Commit: 1ab04d6    --Commit Message Contains Oem: FTS
  Commit: c377f13    --Commit Message Contains Key Word: HW
  Commit: 87c603b    --Commit Message Contains Key Word: internal
  Commit: 87c603b    --Commit Message Contains Key Word: revert
  Commit: c8f1621    --Commit Message Contains Key Word: security
  Commit: 3eb7d27    --Commit Message Contains Key Word: internal
  Commit: 9f20e64    --Commit Message Contains Key Word: strap
  Commit: 9f20e64    --Commit Message Contains Key Word: fuse
  Commit: 9f20e64    --Commit Message Contains Key Word: hardware
  Commit: 063094a    --Commit Message Contains Key Word: step
  Commit: 5fcfe2d    --Commit Message Contains Key Word: sku
  Commit: 17f766d    --Commit Message Contains Key Word: restricted
  Commit: 56d7463    --Commit Message Contains Oem: HP
  Commit: 3ac19a2    --Commit Message Contains Key Word: HW
  Commit: 3787ba9    --Commit Message Contains Key Word: HW
  Commit: e486628    --Commit Message Contains Key Word: internal
  Commit: f0dcf25    --Commit Message Contains Key Word: Workaround
  Commit: f0dcf25    --Commit Message Contains Key Word: internal
  Commit: 02c45d7    --Commit Message Contains Key Word: internal
  Commit: ab830c8    --Commit Message Contains Key Word: security
  Commit: 9839737    --Commit Message Contains Key Word: bypass
  Commit: 5d65f9f    --Commit Message Contains Key Word: internal
  Commit: 1fe5dea    --Commit Message Contains Key Word: future
  Commit: 244b2de    --Commit Message Contains Key Word: revert
  Commit: 3d6fc1b    --Commit Message Contains Key Word: restricted
  Commit: bee53c3    --Commit Message Contains Key Word: restricted
  Commit: 003797e    --Commit Message Contains Key Word: step
  Commit: 003797e    --Commit Message Contains Key Word: stepping
  Commit: 1d5e4cf    --Commit Message Contains Key Word: fuse
  Commit: efcf286    --Commit Message Contains Key Word: internal
  Commit: 8f3a60e    --Commit Message Contains Key Word: security
  Commit: 0535adb    --Commit Message Contains Key Word: internal
