$date
	Sat Nov 02 00:48:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ff_d_tb $end
$var wire 1 ! qNot $end
$var wire 1 " q $end
$var reg 1 # clear $end
$var reg 1 $ clk $end
$var reg 1 % d $end
$var reg 1 & preset $end
$scope module uut $end
$var wire 1 # clear $end
$var wire 1 $ clk $end
$var wire 1 % d $end
$var wire 1 & preset $end
$var reg 1 " q $end
$var reg 1 ! qNot $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
1!
$end
#10
1$
#20
0!
1"
0$
1%
#30
1$
#40
1!
0"
0$
1#
0%
#50
1$
#60
0$
1%
#70
1$
#80
0!
1"
0$
1&
0#
0%
#90
1$
#100
0$
1%
#110
1$
#120
x!
x"
0$
1#
0%
#130
1$
#140
0$
1%
#150
1$
#160
0$
