{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645801476888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 25 16:04:36 2022 " "Processing started: Fri Feb 25 16:04:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645801476890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801476890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801476891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645801478538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645801478538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alexandre/multi-riscv-p2p/lab2a/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alexandre/multi-riscv-p2p/lab2a/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../bcd.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/bcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645801503389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801503389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645801503396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801503396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645801503566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bcd_seconds_hundreds0 top.v(95) " "Verilog HDL or VHDL warning at top.v(95): object \"__main___bcd_seconds_hundreds0\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645801503578 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bcd_minutes_hundreds0 top.v(150) " "Verilog HDL or VHDL warning at top.v(150): object \"__main___bcd_minutes_hundreds0\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645801503578 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "__main___bcd_hours_hundreds0 top.v(205) " "Verilog HDL or VHDL warning at top.v(205): object \"__main___bcd_hours_hundreds0\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645801503579 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(650) " "Verilog HDL assignment warning at top.v(650): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503589 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(655) " "Verilog HDL assignment warning at top.v(655): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503589 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(660) " "Verilog HDL assignment warning at top.v(660): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503590 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(692) " "Verilog HDL assignment warning at top.v(692): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503590 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(697) " "Verilog HDL assignment warning at top.v(697): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503591 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(702) " "Verilog HDL assignment warning at top.v(702): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503591 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(734) " "Verilog HDL assignment warning at top.v(734): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503592 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(739) " "Verilog HDL assignment warning at top.v(739): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503592 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(744) " "Verilog HDL assignment warning at top.v(744): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503592 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(776) " "Verilog HDL assignment warning at top.v(776): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503593 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(781) " "Verilog HDL assignment warning at top.v(781): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503593 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(786) " "Verilog HDL assignment warning at top.v(786): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503594 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(818) " "Verilog HDL assignment warning at top.v(818): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503595 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(823) " "Verilog HDL assignment warning at top.v(823): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503595 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(828) " "Verilog HDL assignment warning at top.v(828): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503595 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(860) " "Verilog HDL assignment warning at top.v(860): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503596 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(865) " "Verilog HDL assignment warning at top.v(865): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503597 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(870) " "Verilog HDL assignment warning at top.v(870): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503597 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(902) " "Verilog HDL assignment warning at top.v(902): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503598 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(907) " "Verilog HDL assignment warning at top.v(907): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503598 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(912) " "Verilog HDL assignment warning at top.v(912): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503598 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(944) " "Verilog HDL assignment warning at top.v(944): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503599 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(949) " "Verilog HDL assignment warning at top.v(949): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503600 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(954) " "Verilog HDL assignment warning at top.v(954): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503600 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(989) " "Verilog HDL assignment warning at top.v(989): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503601 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(994) " "Verilog HDL assignment warning at top.v(994): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503602 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(999) " "Verilog HDL assignment warning at top.v(999): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503602 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1031) " "Verilog HDL assignment warning at top.v(1031): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503603 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1036) " "Verilog HDL assignment warning at top.v(1036): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503603 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1041) " "Verilog HDL assignment warning at top.v(1041): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503603 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1073) " "Verilog HDL assignment warning at top.v(1073): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503604 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1078) " "Verilog HDL assignment warning at top.v(1078): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503604 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1083) " "Verilog HDL assignment warning at top.v(1083): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503605 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1115) " "Verilog HDL assignment warning at top.v(1115): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503606 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1120) " "Verilog HDL assignment warning at top.v(1120): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503606 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1125) " "Verilog HDL assignment warning at top.v(1125): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503606 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1157) " "Verilog HDL assignment warning at top.v(1157): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503607 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1162) " "Verilog HDL assignment warning at top.v(1162): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503607 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1167) " "Verilog HDL assignment warning at top.v(1167): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503607 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1199) " "Verilog HDL assignment warning at top.v(1199): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503608 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1204) " "Verilog HDL assignment warning at top.v(1204): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503608 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1209) " "Verilog HDL assignment warning at top.v(1209): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503608 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1241) " "Verilog HDL assignment warning at top.v(1241): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503609 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1246) " "Verilog HDL assignment warning at top.v(1246): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503609 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1251) " "Verilog HDL assignment warning at top.v(1251): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503610 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1283) " "Verilog HDL assignment warning at top.v(1283): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503610 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1288) " "Verilog HDL assignment warning at top.v(1288): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503610 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1293) " "Verilog HDL assignment warning at top.v(1293): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503611 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1328) " "Verilog HDL assignment warning at top.v(1328): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503612 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1333) " "Verilog HDL assignment warning at top.v(1333): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503612 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1338) " "Verilog HDL assignment warning at top.v(1338): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503612 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1370) " "Verilog HDL assignment warning at top.v(1370): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503613 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1375) " "Verilog HDL assignment warning at top.v(1375): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503613 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1380) " "Verilog HDL assignment warning at top.v(1380): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503613 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1412) " "Verilog HDL assignment warning at top.v(1412): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503614 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1417) " "Verilog HDL assignment warning at top.v(1417): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503614 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1422) " "Verilog HDL assignment warning at top.v(1422): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503614 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1454) " "Verilog HDL assignment warning at top.v(1454): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503615 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1459) " "Verilog HDL assignment warning at top.v(1459): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503615 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1464) " "Verilog HDL assignment warning at top.v(1464): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503616 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1496) " "Verilog HDL assignment warning at top.v(1496): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503616 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1501) " "Verilog HDL assignment warning at top.v(1501): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503616 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1506) " "Verilog HDL assignment warning at top.v(1506): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503617 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1538) " "Verilog HDL assignment warning at top.v(1538): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503618 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1543) " "Verilog HDL assignment warning at top.v(1543): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503618 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1548) " "Verilog HDL assignment warning at top.v(1548): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503618 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1580) " "Verilog HDL assignment warning at top.v(1580): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503619 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1585) " "Verilog HDL assignment warning at top.v(1585): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503619 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1590) " "Verilog HDL assignment warning at top.v(1590): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503619 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1622) " "Verilog HDL assignment warning at top.v(1622): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503620 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1627) " "Verilog HDL assignment warning at top.v(1627): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503620 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(1632) " "Verilog HDL assignment warning at top.v(1632): truncated value with size 4 to match size of target (3)" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 1632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645801503621 "|top"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_1\[7\] VCC " "Pin \"display_1\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645801505508 "|top|display_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[7\] VCC " "Pin \"display_2\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645801505508 "|top|display_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_3\[7\] VCC " "Pin \"display_3\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645801505508 "|top|display_3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[7\] VCC " "Pin \"display_4\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645801505508 "|top|display_4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_5\[7\] VCC " "Pin \"display_5\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645801505508 "|top|display_5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_6\[1\] GND " "Pin \"display_6\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645801505508 "|top|display_6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_6\[7\] VCC " "Pin \"display_6\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab2a/build/top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645801505508 "|top|display_6[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645801505508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645801505673 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645801506806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645801506806 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645801507687 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645801507687 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645801507687 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645801507687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "933 " "Peak virtual memory: 933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645801507704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 25 16:05:07 2022 " "Processing ended: Fri Feb 25 16:05:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645801507704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645801507704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645801507704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801507704 ""}
