// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree defines for LCM settings
 * Copyright (c) 2021 MediaTek Inc.
 */

#include "mtk_lcm_settings.h"

&pio {
	ft8756_fhdp_dphy_vdo_truly: ft8756_fhdp_dphy_vdo_truly {
		compatible = "mediatek,ft8756_fhdp_dphy_vdo_truly";
		lcm-version = <0>;

		lcm-params{
			compatible = "mediatek,lcm-params";
			lcm-params-name = "ft8756_fhdp_dphy_vdo_truly";
			lcm-params-types = <MTK_LCM_FUNC_DSI>;
			lcm-params-resolution = <1080 2300>;
			lcm-params-physical_width = <64>;
			lcm-params-physical_height = <129>;

			/* lk support */
			lcm-params-lk {
				compatible = "mediatek,lcm-params-lk";
				lcm-params-lk_ctrl;
				lcm-params-lk_lcm_if;
				lcm-params-lk_lcm_cmd_if;
				lcm-params-lk_io_select_mode;
				lcm-params-lk_lcm_x;
				lcm-params-lk_lcm_y;
				lcm-params-lk_virtual_resolution = <0 0>;
				lcm-params-lk_od_table_size;
				lcm-params-lk_od_table;
			};

			lcm-params-lk-round-corner {
				compatible = "mediatek,lcm-params-lk-round-corner";
				lcm-params-lk-rc_round_corner_en = <0>;
				lcm-params-lk-rc_is_notch;
				lcm-params-lk-rc_full_content = <0>;
				lcm-params-lk-rc_width;
				lcm-params-lk-rc_height;
				lcm-params-lk-rc_width_bot;
				lcm-params-lk-rc_height_bot;
				lcm-params-lk-rc_top_size;
				lcm-params-lk-rc_top_size_left;
				lcm-params-lk-rc_top_size_right;
				lcm-params-lk-rc_bottom_size;
				lcm-params-lk-rc_pattern_name;
			};

			lcm-params-dbi {
				compatible = "mediatek,lcm-params-dbi";
				/* future reserved for dbi interfaces */
			};

			lcm-params-dpi {
				compatible = "mediatek,lcm-params-dpi";
				/* future reserved for dpi interfaces */
			};

			lcm-params-dsi {
				compatible = "mediatek,lcm-params-dsi";
				lcm-params-dsi-density = <480>;
				lcm-params-dsi-lanes = <4>;
				lcm-params-dsi-format = <MTK_MIPI_DSI_FMT_RGB888>;
				lcm-params-dsi-phy_type = <MTK_LCM_MIPI_DPHY>;
				lcm-params-dsi-mode_flags = <MTK_MIPI_DSI_MODE_VIDEO>,
						<MTK_MIPI_DSI_MODE_LPM>,
						<MTK_MIPI_DSI_MODE_EOT_PACKET>,
						<MTK_MIPI_DSI_CLOCK_NON_CONTINUOUS>;
				lcm-params-dsi-mode_flags_doze_on;
				lcm-params-dsi-mode_flags_doze_off;

				lcm-params-dsi-need_fake_resolution;
				lcm-params-dsi-fake_resolution = <1080 2300>;

				lcm_gpio_size = <3>;
				lcm_gpio_list = <&pio 42 0>, /* gpio list*/
					<&pio 28 0>,
					<&pio 29 0>;
				pinctrl-names = "gpio1", "gpio2", "gpio3";
				pinctrl-0;
				pinctrl-1;
				pinctrl-2;
				status = "okay";

				lcm-params-dsi-default_mode = <0>;
				lcm-params-dsi-mode_count = <1>;
				lcm-params-dsi-mode_list =
					<0 1080 2300 60>;

				lcm-params-dsi-fps-0-1080-2300-60 {
					compatible = "mediatek,lcm-dsi-fps-0-1080-2300-60";
					lcm-params-dsi-voltage;

					/* drm_display_mode */
					lcm-params-dsi-vrefresh = <60>;
					lcm-params-dsi-vertical_sync_active = <16>;
					lcm-params-dsi-vertical_backporch = <16>;
					lcm-params-dsi-vertical_frontporch = <70>;
					lcm-params-dsi-vertical_active_line = <2300>;
					lcm-params-dsi-horizontal_sync_active = <16>;
					lcm-params-dsi-horizontal_backporch = <14>;
					lcm-params-dsi-horizontal_frontporch = <30>;
					lcm-params-dsi-horizontal_active_pixel = <1080>;
					lcm-params-dsi-pixel_clock = <164297>;
					lcm-params-dsi-hskew;
					lcm-params-dsi-vscan;

					/* mtk_panel_params */
					lcm-params-dsi-pll_clock = <530>;
					lcm-params-dsi-data_rate;
					lcm-params-dsi-vfp_for_low_power = <840>;
					lcm-params-dsi-ssc_disable;
					lcm-params-dsi-ssc_range;
					lcm-params-dsi-lcm_color_mode;
					lcm-params-dsi-min_luminance;
					lcm-params-dsi-average_luminance;
					lcm-params-dsi-max_luminance;
					lcm-params-dsi-round_corner_en = <0>;
					lcm-params-dsi-corner_pattern_height;
					lcm-params-dsi-corner_pattern_height_bot;
					lcm-params-dsi-corner_pattern_tp_size;
					lcm-params-dsi-corner_pattern_tp_size_left;
					lcm-params-dsi-corner_pattern_tp_size_right;
					lcm-params-dsi-corner_pattern_name;
					lcm-params-dsi-physical_width_um;
					lcm-params-dsi-physical_height_um;
					lcm-params-dsi-output_mode = <MTK_LCM_PANEL_SINGLE_PORT>;
					lcm-params-dsi-lcm_cmd_if;
					lcm-params-dsi-hbm_en_time;
					lcm-params-dsi-hbm_dis_time;
					lcm-params-dsi-lcm_index;
					lcm-params-dsi-wait_sof_before_dec_vfp;
					lcm-params-dsi-doze_delay;
					lcm-params-dsi-lfr_enable;
					lcm-params-dsi-lfr_minimum_fps;
					lcm-params-dsi-msync2_enable;
					lcm-params-dsi-max_vfp_for_msync;

					/* lane swap */
					lcm-params-dsi-lane_swap_en;
					lcm-params-dsi-lane_swap0;
					lcm-params-dsi-lane_swap1;

					/* esd check table */
					lcm-params-dsi-cust_esd_check = <1>;
					lcm-params-dsi-esd_check_enable = <1>;
					lcm-params-dsi-lcm_esd_check_table0 = [0A 01 9C];
					lcm-params-dsi-lcm_esd_check_table1;
					lcm-params-dsi-lcm_esd_check_table2;

					/* fpga support */
					lcm-params-dsi-fpga-params-0-1080-2300-60 {
						compatible = "mediatek,lcm-dsi-fpga-params";

						lcm-params-dsi-lk_pll_div = <0 0>;
						lcm-params-dsi-lk_fbk_div = <1>;
					};

					/* lk support */
					lcm-params-dsi-lk-params-0-1080-2300-60 {
						compatible = "mediatek,lcm-dsi-lk-params";
						lcm-params-dsi-lk_mode =
							<MTK_LK_SYNC_EVENT_VDO_MODE>;
						lcm-params-dsi-lk_switch_mode = <MTK_LK_CMD_MODE>;
						lcm-params-dsi-lk_switch_mode_enable = <0>;
						lcm-params-dsi-lk_dsi_wmem_conti;
						lcm-params-dsi-lk_dsi_rmem_conti;
						lcm-params-dsi-lk_vc_num;
						lcm-params-dsi-lk_data_format =
							<MTK_LCM_COLOR_ORDER_RGB>,
							<MTK_LCM_DSI_TRANS_SEQ_MSB_FIRST>,
							<MTK_LCM_DSI_PADDING_ON_LSB>,
							<MTK_LCM_DSI_FORMAT_RGB888>;
						lcm-params-dsi-lk_intermediat_buffer_num;
						lcm-params-dsi-lk_ps =
							<MTK_LCM_PACKED_PS_24BIT_RGB888>;
						lcm-params-dsi-lk_word_count;
						lcm-params-dsi-lk_packet_size = <256>;

						lcm-params-dsi-lk_horizontal_blanking_pixel;
						lcm-params-dsi-lk_bllp;
						lcm-params-dsi-lk_line_byte;
						lcm-params-dsi-lk_horizontal_sync_active_byte;
						lcm-params-dsi-lk_horizontal_backporch_byte;
						lcm-params-dsi-lk_horizontal_frontporch_byte;
						lcm-params-dsi-lk_rgb_byte;
						lcm-params-dsi-lk_horizontal_sync_active_word_count;
						lcm-params-dsi-lk_horizontal_backporch_word_count;
						lcm-params-dsi-lk_horizontal_frontporch_word_count;
						lcm-params-dsi-lk_pll_select;
						lcm-params-dsi-lk_pll_div;
						lcm-params-dsi-lk_fbk_div;
						lcm-params-dsi-lk_fbk_sel;
						lcm-params-dsi-lk_rg = <0 0 0>;
						lcm-params-dsi-lk_dsi_clock;
						lcm-params-dsi-lk_ssc_disable = <1>;
						lcm-params-dsi-lk_ssc_range;
						lcm-params-dsi-lk_compatibility_for_nvk;
						lcm-params-dsi-lk_cont_clock;
						lcm-params-dsi-lk_ufoe_enable;
						lcm-params-dsi-lk_ufoe_params = <0 0 0 0>;
						lcm-params-dsi-lk_edp_panel;
						lcm-params-dsi-lk_lcm_int_te_monitor;
						lcm-params-dsi-lk_lcm_int_te_period;
						lcm-params-dsi-lk_lcm_ext_te_monitor;
						lcm-params-dsi-lk_lcm_ext_te_period;
						lcm-params-dsi-lk_noncont_clock;
						lcm-params-dsi-lk_noncont_clock_period;
						lcm-params-dsi-lk_clk_lp_per_line_enable;
						lcm-params-dsi-lk_dual_dsi_type;
						lcm-params-dsi-lk_mixmode_enable;
						lcm-params-dsi-lk_mixmode_mipi_clock;
						lcm-params-dsi-lk_pwm_fps;
						lcm-params-dsi-lk_pll_clock_lp;
						lcm-params-dsi-lk_ulps_sw_enable;
						lcm-params-dsi-lk_null_packet_en;
						lcm-params-dsi-lk_vact_fps;
						lcm-params-dsi-lk_send_frame_enable;
						lcm-params-dsi-lk_lfr_enable;
						lcm-params-dsi-lk_lfr_mode;
						lcm-params-dsi-lk_lfr_type;
						lcm-params-dsi-lk_lfr_skip_num;
						lcm-params-dsi-lk_ext_te_edge;
						lcm-params-dsi-lk_eint_disable;
						lcm-params-dsi-lk_phy_sel = <0 0 0 0>;
					};

					lcm-params-dsi-dsc-params-0-1080-2300-60 {
						compatible =
							"mediatek,lcm-params-dsi-dsc-params";
						lcm-params-dsi-dsc_enable = <0>;
						lcm-params-dsi-dsc_enable_lk = <0>;
						lcm-params-dsi-dsc_ver;
						lcm-params-dsi-dsc_slice_mode;
						lcm-params-dsi-dsc_rgb_swap;
						lcm-params-dsi-dsc_cfg;
						lcm-params-dsi-dsc_rct_on;
						lcm-params-dsi-dsc_bit_per_channel;
						lcm-params-dsi-dsc_line_buf_depth;
						lcm-params-dsi-dsc_bp_enable;
						lcm-params-dsi-dsc_bit_per_pixel;
						lcm-params-dsi-dsc_pic_height;
						lcm-params-dsi-dsc_pic_width;
						lcm-params-dsi-dsc_slice_height;
						lcm-params-dsi-dsc_slice_width;
						lcm-params-dsi-dsc_chunk_size;
						lcm-params-dsi-dsc_xmit_delay;
						lcm-params-dsi-dsc_dec_delay;
						lcm-params-dsi-dsc_scale_value;
						lcm-params-dsi-dsc_increment_interval;
						lcm-params-dsi-dsc_decrement_interval;
						lcm-params-dsi-dsc_line_bpg_offset;
						lcm-params-dsi-dsc_nfl_bpg_offset;
						lcm-params-dsi-dsc_slice_bpg_offset;
						lcm-params-dsi-dsc_initial_offset;
						lcm-params-dsi-dsc_final_offset;
						lcm-params-dsi-dsc_flatness_minqp;
						lcm-params-dsi-dsc_flatness_maxqp;
						lcm-params-dsi-dsc_rc_model_size;
						lcm-params-dsi-dsc_rc_edge_factor;
						lcm-params-dsi-dsc_rc_quant_incr_limit0;
						lcm-params-dsi-dsc_rc_quant_incr_limit1;
						lcm-params-dsi-dsc_rc_tgt_offset_hi;
						lcm-params-dsi-dsc_rc_tgt_offset_lo;
					};

					lcm-params-dsi-phy-timcon-params-0-1080-2300-60 {
						compatible =
							"mediatek,lcm-params-dsi-phy-timcon";
						lcm-params-dsi-phy_timcon_hs_trail;
						lcm-params-dsi-phy_timcon_hs_prpr;
						lcm-params-dsi-phy_timcon_hs_zero;
						lcm-params-dsi-phy_timcon_lpx;
						lcm-params-dsi-phy_timcon_ta_get;
						lcm-params-dsi-phy_timcon_ta_sure;
						lcm-params-dsi-phy_timcon_ta_go;
						lcm-params-dsi-phy_timcon_da_hs_exit;
						lcm-params-dsi-phy_timcon_clk_trail;
						lcm-params-dsi-phy_timcon_cont_det;
						lcm-params-dsi-phy_timcon_da_hs_sync;
						lcm-params-dsi-phy_timcon_clk_zero;
						lcm-params-dsi-phy_timcon_clk_prpr;
						lcm-params-dsi-phy_timcon_clk_exit;
						lcm-params-dsi-phy_timcon_clk_post;

						/* lk support */
						lcm-params-dsi-phy_timcon_lk_hs_trail;
						lcm-params-dsi-phy_timcon_lk_hs_zero;
						lcm-params-dsi-phy_timcon_lk_hs_prpr;
						lcm-params-dsi-phy_timcon_lk_lpx;
						lcm-params-dsi-phy_timcon_lk_ta_sack;
						lcm-params-dsi-phy_timcon_lk_ta_get;
						lcm-params-dsi-phy_timcon_lk_ta_sure;
						lcm-params-dsi-phy_timcon_lk_ta_go;
						lcm-params-dsi-phy_timcon_lk_clk_trail;
						lcm-params-dsi-phy_timcon_lk_clk_zero;
						lcm-params-dsi-phy_timcon_lk_lpx_wait;
						lcm-params-dsi-phy_timcon_lk_cont_det;
						lcm-params-dsi-phy_timcon_lk_clk_hs_prpr;
						lcm-params-dsi-phy_timcon_lk_clk_hs_post;
						lcm-params-dsi-phy_timcon_lk_da_hs_exit;
						lcm-params-dsi-phy_timcon_lk_clk_hs_exit;
					};

					lcm-params-dsi-dyn-params-0-1080-2300-60 {
						compatible =
							"mediatek,lcm-params-dsi-dyn";
						lcm-params-dsi-dyn_switch_en = <0>;
						lcm-params-dsi-dyn_pll_clk;
						lcm-params-dsi-dyn_data_rate;
						lcm-params-dsi-dyn_vsa;
						lcm-params-dsi-dyn_vbp;
						lcm-params-dsi-dyn_vfp;
						lcm-params-dsi-dyn_vfp_lp_dyn;
						lcm-params-dsi-dyn_vac;
						lcm-params-dsi-dyn_hsa;
						lcm-params-dsi-dyn_hbp;
						lcm-params-dsi-dyn_hfp;
						lcm-params-dsi-dyn_hac;
						lcm-params-dsi-dyn_max_vfp_for_msync_dyn;
					};

					lcm-params-dsi-dyn-fps-params-0-1080-2300-60 {
						compatible =
							"mediatek,lcm-params-dsi-dyn-fps";
						lcm-params-dsi-dyn_fps_switch_en = <0>;
						lcm-params-dsi-dyn_fps_vact_timing_fps;
						lcm-params-dsi-dyn_fps_data_rate;
						lcm-params-dsi-dyn_fps_dfps_cmd_table0;
						lcm-params-dsi-dyn_fps_dfps_cmd_table1;
						lcm-params-dsi-dyn_fps_dfps_cmd_table2;
						lcm-params-dsi-dyn_fps_dfps_cmd_table3;
						lcm-params-dsi-dyn_fps_dfps_cmd_table4;
						lcm-params-dsi-dyn_fps_dfps_cmd_table5;
						lcm-params-dsi-dyn_fps_dfps_cmd_table6;
						lcm-params-dsi-dyn_fps_dfps_cmd_table7;
						lcm-params-dsi-dyn_fps_dfps_cmd_table8;
						lcm-params-dsi-dyn_fps_dfps_cmd_table9;
						lcm-params-dsi-dyn_fps_dfps_cmd_table10;
						lcm-params-dsi-dyn_fps_dfps_cmd_table11;
						lcm-params-dsi-dyn_fps_dfps_cmd_table12;
						lcm-params-dsi-dyn_fps_dfps_cmd_table13;
						lcm-params-dsi-dyn_fps_dfps_cmd_table14;
						lcm-params-dsi-dyn_fps_dfps_cmd_table15;
						lcm-params-dsi-dyn_fps_dfps_cmd_table16;
						lcm-params-dsi-dyn_fps_dfps_cmd_table17;
						lcm-params-dsi-dyn_fps_dfps_cmd_table18;
						lcm-params-dsi-dyn_fps_dfps_cmd_table19;
					};
				};
			};
		};

		lcm-ops {
			compatible = "mediatek,lcm-ops";
			lcm-ops-dbi {
				compatible = "mediatek,lcm-ops-dbi";
				/* future reserved for dbi interfaces*/
			};

			lcm-ops-dpi {
				compatible = "mediatek,lcm-ops-dpi";
				/* future reserved for dpi interfaces*/
			};

			lcm-ops-dsi {
				compatible = "mediatek,lcm-ops-dsi";
				prepare_table = [MTK_LCM_UTIL_TYPE_HEX_RESET 01 00],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 0f],
					[MTK_LCM_UTIL_TYPE_HEX_RESET 01 01],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 01],
					[MTK_LCM_UTIL_TYPE_HEX_RESET 01 00],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 0a],
					[MTK_LCM_UTIL_TYPE_HEX_RESET 01 01],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 0a],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 04 FF 87 56 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 03 FF 87 56],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A1],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 07],
						[B3 04 38 08 FC 00 FC],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 07],
						[C0 00 92 00 08 00 24],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 90],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 07],
						[C0 00 92 00 08 00 24],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 07],
						[C0 01 24 00 08 00 24],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 B0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 06],
						[C0 00 92 00 08 24],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 C1],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 09],
						[C0 00 D9 00 A5 00 91 00 F8],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 D7],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 07],
						[C0 00 91 00 08 00 24],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A3],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 07],
						[C1 00 25 00 25 00 02],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[CE 01 81 09 13 00 C8 00 E0 00],
						[85 00 95 00 64 00 70],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 90],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 10],
						[CE 00 8E 0C DF 00 8E 80 09 13],
						[00 04 00 22 20 20],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 04 CE 00 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 B0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 04 CE 22 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 D1],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 08],
						[CE 00 00 01 00 00 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 E1],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 0c],
						[CE 08 02 4D 02 4D 02 4D 00 00],
						[00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 F1],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 0a],
						[CE 12 09 0C 01 1B 01 1C 01 37],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 B0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 05 CF 00 00 B0 B4],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 B5],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 05 CF 04 04 B8 BC],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 C0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 05 CF 08 08 D2 D6],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 C5],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 05 CF 00 00 08 0C],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 E8],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 C0 40],

					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 05 c2 84 01 3A 3A],

					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 90],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 05 C2 02 01 03 03],

					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 10],
						[C2 84 04 00 03 8E 83 04 00 03],
						[8E 82 04 00 03 8E],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 B0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 06],
						[C2 81 04 00 03 8E],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 E0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 0f],
						[C2 33 33 33 33 33 33 00 00 12],
						[00 05 02 03 03],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 C0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 05 C3 99 99 99 99],

					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 D0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 09],
						[C3 45 00 00 05 45 00 00 05],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[CB C1 C1 00 C1 C1 00 00 C1 FE],
						[00 C1 00 FD C1 00 C0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 90],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[CB C0 00 00 00 00 00 00 00 FF],
						[00 00 00 00 00 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 05 CB 00 00 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 B0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 05 CB 55 55 95 55],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 C0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 05 CB 10 51 84 50],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[CC 00 00 00 25 25 29 16 17 18],
						[19 1A 1B 22 24 06 06],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 90],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 09],
						[CC 08 08 24 02 12 01 29 29],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[CD 00 00 00 25 25 29 16 17 18],
						[19 1A 1B 22 24 07 07],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 90],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 09],
						[CD 09 09 24 02 12 01 29 29],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[CC 00 00 00 25 25 29 16 17 18],
						[19 1A 1B 24 23 09 09],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 B0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 09],
						[CC 07 07 24 12 02 01 29 29],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[CD 00 00 00 25 25 29 16 17 18],
						[19 1A 1B 24 23 08 08],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 B0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 09],
						[CD 06 06 24 12 02 01 29 29],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 A7 10],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 82],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 03 A7 33 02],

					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 85],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 A7 10],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 11],
						[C3 35 02 41 35 53 14 20 00 00],
						[00 13 50 24 42 05 31],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 85],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 C4 1C],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 97],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 C4 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A0],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 04 C4 2D D2 2D],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 93],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 C5 23],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 97],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 C5 23],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 9A],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 C5 23],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 9C],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 C5 23],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 B6],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 03 C5 1E 1E],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 B8],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 03 C5 19 19],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 9B],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 F5 4B],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 93],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 03 F5 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 9D],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 F5 49],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 82],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 03 F5 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 8C],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 04 C3 00 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 84],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 03 C5 28 28],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A4],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 D7 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 03 F5 59 59],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 84],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 04 F5 59 59 59],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 96],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 F5 59],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A6],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 F5 59],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 CA],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 C0 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 B1],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 F5 1F],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 03 D8 2F 2F],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 03 D9 23 23],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 86],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 07],
						[C0 01 01 01 01 10 05],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 96],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 07],
						[C0 01 01 01 01 10 05],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A6],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 07],
						[C0 01 01 01 01 1D 05],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 E9],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 07],
						[C0 01 01 01 01 10 05],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 A3],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 07],
						[CE 01 01 01 01 10 05],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 B3],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 07],
						[CE 01 01 01 01 10 05],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 29],
						[E1 06 0A 0A 0F 6C 1A 21 28 32],
						[61 3A 41 47 4D AC 51 5A 62 69],
						[A6 70 78 7F 88 CD 92 98 9E A6],
						[48 AE B9 C6 CE 97 D9 E7 F0 F5],
						[AB],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 29],
						[E2 0D 0A 0A 0F 6C 1A 21 28 32],
						[61 3A 41 47 4D AC 51 5A 62 69],
						[A6 70 78 7F 88 CD 92 98 9E A6],
						[48 AE B9 C6 CE 97 D9 E7 F0 F5],
						[AB],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 29],
						[E3 06 0A 0A 0F 6C 1A 21 28 32],
						[61 3A 41 47 4D AC 51 5A 62 69],
						[A6 70 78 7F 88 CD 92 98 9E A6],
						[48 AE B9 C6 CE 97 D9 E7 F0 F5],
						[AB],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 29],
						[E4 0D 0A 0A 0F 6C 1A 21 28 32],
						[61 3A 41 47 4D AC 51 5A 62 69],
						[A6 70 78 7F 88 CD 92 98 9E A6],
						[48 AE B9 C6 CE 97 D9 E7 F0 F5],
						[AB],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 29],
						[E5 06 0A 0A 0F 6C 1A 21 28 32],
						[61 3A 41 47 4D AC 51 5A 62 69],
						[A6 70 78 7F 88 CD 92 98 9E A6],
						[48 AE B9 C6 CE 97 D9 E7 F0 F5],
						[AB],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 29],
						[E6 0D 0A 0A 0F 6C 1A 21 28 32],
						[61 3A 41 47 4D AC 51 5A 62 69],
						[A6 70 78 7F 88 CD 92 98 9E A6],
						[48 AE B9 C6 CE 97 D9 E7 F0 F5],
						[AB],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 CC],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 C0 10],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 B3],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 C5 D1],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 0d],
						[CA CE BB AB 9F 96 8E 87 82 80],
						[80 80 80],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 90],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 0a],
						[CA FD FF EA FC FF CC FA FF 66],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 00 00],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 04 FF FF FF FF],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 03 51 ff 0f],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 53 24],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 02 55 01],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 01 11],
					[MTK_LCM_PHASE_TYPE_HEX_START 02],
						[MTK_LCM_PHASE_HEX_KERNEL MTK_LCM_PHASE_HEX_LK],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 b4],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 01 29],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 64],
					[MTK_LCM_PHASE_TYPE_HEX_END 02],
						[MTK_LCM_PHASE_HEX_KERNEL MTK_LCM_PHASE_HEX_LK],
					[MTK_LCM_TYPE_HEX_END];

				unprepare_table = [MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 01 28],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 32],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 01 10],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 96],
					[MTK_LCM_TYPE_HEX_END];

				set_display_on_table =
					[MTK_LCM_PHASE_TYPE_HEX_START 02],
						[MTK_LCM_PHASE_HEX_LK],
						[MTK_LCM_PHASE_HEX_LK_DISPLAY_ON_DELAY],
					[MTK_LCM_UTIL_TYPE_HEX_TDELAY 01 b4],
					[MTK_LCM_CMD_TYPE_HEX_WRITE_BUFFER 01 29],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 64],
					[MTK_LCM_PHASE_TYPE_HEX_END 02],
						[MTK_LCM_PHASE_HEX_LK],
						[MTK_LCM_PHASE_HEX_LK_DISPLAY_ON_DELAY],
					[MTK_LCM_TYPE_HEX_END];

				lcm_update_table;

				set_backlight_mask = <0xff>;
				set_backlight_cmdq_table =
					[MTK_LCM_CB_TYPE_HEX_RUNTIME_INPUT 03 01 51 FF],
					[MTK_LCM_TYPE_HEX_END];

				set_backlight_grp_cmdq_table;

				set_aod_light_mask = <0xff>;
				set_aod_light_table;

				ata_id_value_data = [40 00 00];
				ata_check_table =
					[MTK_LCM_CMD_TYPE_HEX_READ_CMD 03 00 03 04],
					[MTK_LCM_TYPE_HEX_END];

				compare_id_value_data = [40 40 40];
				compare_id_table = [MTK_LCM_UTIL_TYPE_HEX_RESET 01 01],
					[MTK_LCM_UTIL_TYPE_HEX_RESET 01 00],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 01],
					[MTK_LCM_UTIL_TYPE_HEX_RESET 01 01],
					[MTK_LCM_UTIL_TYPE_HEX_MDELAY 01 14],
					[MTK_LCM_LK_TYPE_HEX_PREPARE_PARAM_COUNT 01 01],
					[MTK_LCM_LK_TYPE_HEX_PREPARE_PARAM 05 00 00 01 37 00],
					[MTK_LCM_LK_TYPE_HEX_WRITE_PARAM 00],
					[MTK_LCM_CMD_TYPE_HEX_READ_BUFFER 03 00 03 DA],
					[MTK_LCM_TYPE_HEX_END];

				doze_enable_start_table;

				doze_enable_table;

				doze_disable_table;

				doze_area_table;

				doze_post_disp_on_table;

				hbm_set_cmdq_switch_id;
				hbm_set_cmdq_switch_on;
				hbm_set_cmdq_switch_off;
				hbm_set_cmdq_table;

				/* fps switch cmd for high frame rate feature */
				lcm-ops-dsi-fps-switch-after-poweron {
					compatible =
						"mediatek,lcm-ops-dsi-fps-switch-after-poweron";
					fps-switch-0-1080-2300-60_table;
				};

				lcm-ops-dsi-fps-switch-before-powerdown {
					compatible =
						"mediatek,lcm-ops-dsi-fps-switch-before-powerdown";
					fps-switch-0-1080-2300-60_table;
				};
			};
		};
	};
};

