#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Sunmean Kim
    tagline: Ph. D. Candidate
    avatar: github.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: sunmk@unist.ac.kr
    phone: +82-54-279-2883
    website: #do not add http://
    linkedin: 
    github: 
    gitlab:
    bitbucket:
    twitter: 
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Professional

    interests:
      - item: 
        link:

      - item: 
        link:

      - item: 
        link:

career-profile:
    title: Career Profile
    summary: |
      Sunmean Kim received the B.Sc. and M.Sc. degrees in electrical engineering from the Ulsan National Institute of Science and Technology (UNIST), Ulsan, South Korea, in 2016 and 2018.
      He is currently pursuing the Ph.D. degree with the CAD and SoC Design Laboratory in Pohang University of Science and Technology (POSTECH), Pohang, South Korea.
      His current research interests include digital circuit design for multi-valued logic using emerging device technologies (Ternary CMOS, Carbon Nanotube FET, Graphene Barristor, and 2D Material).

education:
    - degree: Ph.D. in Electrical Engineering
      university: UNIST
      time: 2018 - Present
      details: |

    - degree: M.Sc. in Electrical Engineering
      university: UNIST
      time: 2016 - 2018
      details: |
          
    - degree: B.Sc. in Electrical and Computer Engineering
      university: UNIST
      time: 2011 - 2016
      details: |
          
experiences:
    - role: Speciality research staff (Military service)
      time: 2019 - Present
      company: Pohang University of Science and Technology, Pohang
      details: |

    - role: Visiting researcher
      time: 2018 - Present
      company: Pohang University of Science and Technology, Pohang
      details: |
      
    - role: Graduate student researcher
      time: 2016 - 2018
      company: Ulsan National Institute of Science and Technology, Ulsan
      details: |
      Thesis - An optimal gate design for the Synthesis of ternary logic circuits

projects:
    title: Projects
    intro: >

    assignments:
      - title: Multi-valued logic device integration process and architecture platform research
        link: "#"
        tagline: "National Ressearch Foundation, CNU, UNIST, POSTECH, 2019-2021."

      - title: Memcapacitor-based multi-valued logic architecture research
        link: "#"
        tagline: "National Ressearch Foundation, GIST, POSTECH, 2017-2023."

      - title: Graphene barristor-based ternary logic architecture research
        link: "#"
        tagline: "National Ressearch Foundation, GIST, UNIST, POSTECH, 2016-2021."

      - title: Ternary CMOS-based ultra-low power neural network IC design
        link: "#"
        tagline: "Samsung Science & Technology Foundation, UNIST, 2017-2018."

      - title: Display driver IC design for a very high resolution TFT LCD panel 
        link: "#"
        tagline: "Samsung Display Corporation, Samsung Electronics, UNIST, 2016-2017"

publications:
    title: International Jorunal
    intro: |

    papers:
      - title: A logic synthesis methodology for low-power ternary logic circuits
        authors: <strong>Sunmean Kim</strong>, Sung-Yun Lee, Sunghye Park and Seokhyeong Kang
        conference: IEEE Transactions on Circuits and Systems-I, 2020 (submitted)
        
      - title: Tunneling-based ternary metal-oxide-semiconductor technology for digital paradigm shift
        authors: Jae Won Jeong, Young-Eun Choi, Woo-Seok Kim, Jee-Ho Park, <strong>Sunmean Kim</strong>, Sunhae Shin, Kyuho Lee, Jiwon Chang, Seong-Jin Kim and Kyung Rok Kim
        conference: Nature Electronics, 2019

      - title: Ternary full adder using multi-threshold voltage graphene barristors
        authors: Sunwoo Heo†, <strong>Sunmean Kim</strong>†, Kiyung Kim, Hyeji Lee, So-Young Kim, Yun Ji Kim, Seung Mo Kim, Ho-In Lee, Segi Lee, Kyung Rok Kim, Seokhyeong Kang and Byoung Hun Lee †co-first author
        conference: IEEE Electron Device Letters, 2018 
        
conferences:
    title: International Conference
    intro: |
        
    papers:
      - title: Extreme low power technology using ternary arithmetic logic circuits via drastic interconnect length reduction
        authors: Kiyung Kim, <strong>Sunmean Kim</strong>, Yongsu Lee, Daeyeon Kim, So-Young Kim, Seokhyeong Kang and Byoung Hun Lee
        conference: IEEE International Symposium on Multiple-Valued Logic (ISMVL), 2020
        
      - title: Multi-threshold voltages graphene barristor-based ternary ALU
        authors: Sunghye Park, <strong>Sunmean Kim</strong> and Seokhyeong Kang
        conference: International SoC Design Conference (ISOCC), 2019

      - title: Ternary logic synthesis with modified Quine-McCluskey algorithm
        authors: Sung-Yun Lee, <strong>Sunmean Kim</strong> and Seokhyeong Kang
        conference: IEEE International Symposium on Multiple-Valued Logic (ISMVL), 2019

      - title: Design of quad-edge-triggered sequential logic circuits for ternary logic
        authors: <strong>Sunmean Kim</strong>, Sung-Yun Lee, Sunghye Park and Seokhyeong Kang
        conference: IEEE International Symposium on Multiple-Valued Logic (ISMVL), 2019
        
      - title: Multi-threshold graphene barristor for standard ternary inverter
        authors: Kiyung Kim, Sunwoo Heo, <strong>Sunmean Kim</strong>, Seung Mo Kim, Ho-In Lee, Billal Allouche, Seokhyeong Kang and Byoung Hun Lee
        conference: International Conference on Electronic Materials and Nanotechnology for Green Environment (ENGE), 2018

      - title: An optimal gate design for the Synthesis of ternary logic circuits
        authors: <strong>Sunmean Kim</strong>, Taeho Lim and Seokhyeong Kang
        conference: IEEE/ACM Asia and South Pacific Design Automation Conference (ASP-DAC), 2018

      - title: A novel ternary multiplier based on ternary CMOS compact model
        authors: Yesung Kang, Jaewoo Kim, <strong>Sunmean Kim</strong>, Sunhae Shin, E-San Jang, Jae Won Jeong, Kyung Rok Kim and Seokhyeong Kang
        conference: IEEE International Symposium on Multiple-Valued Logic (ISMVL), 2017

      - title: A novel design methodology for error-resilient circuits in near-threshold computing
        authors: Jaemin Lee, <strong>Sunmean Kim</strong>, Youngmin Kim and Seokhyeong Kang
        conference: IEEE International Conference on Consumer Electronics-Asia (ICCE-ASIA), 2016

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python & Django
        level: 98%

      - name: Javascript & jQuery
        level: 98%

      - name: Angular
        level: 98%

      - name: HTML5 & CSS
        level: 95%

      - name: Ruby on Rails
        level: 85%

      - name: Sketch & Photoshop
        level: 60%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
