\subsection{ddr2\+\_\+controller\+\_\+phy Entity Reference}
\label{classddr2__controller__phy}\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}


Inheritance diagram for ddr2\+\_\+controller\+\_\+phy\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d2/dc3/classddr2__controller__phy__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for ddr2\+\_\+controller\+\_\+phy\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=213pt]{da/dea/classddr2__controller__phy__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf europa} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf altera} 
\item 
{\bf altera\+\_\+mf} 
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf altera\+\_\+europa\+\_\+support\+\_\+lib}   
\item 
{\bf altera\+\_\+mf\+\_\+components}   
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf std\+\_\+logic\+\_\+arith}   
\item 
{\bf std\+\_\+logic\+\_\+unsigned}   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf dqs\+\_\+delay\+\_\+ctrl\+\_\+import}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dqs\+\_\+offset\+\_\+delay\+\_\+ctrl}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf global\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf hc\+\_\+scan\+\_\+ck}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf hc\+\_\+scan\+\_\+din}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf hc\+\_\+scan\+\_\+enable\+\_\+access}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf hc\+\_\+scan\+\_\+enable\+\_\+dm}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf hc\+\_\+scan\+\_\+enable\+\_\+dq}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf hc\+\_\+scan\+\_\+enable\+\_\+dqs}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf hc\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf hc\+\_\+scan\+\_\+update}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+address}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+autopch\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+be}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+burstbegin}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+multicast\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+read\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+refresh\+\_\+chip}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+refresh\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+self\+\_\+rfsh\+\_\+chip}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+self\+\_\+rfsh\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+size}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+wdata}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+write\+\_\+req}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf oct\+\_\+ctl\+\_\+rs\+\_\+value}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf oct\+\_\+ctl\+\_\+rt\+\_\+value}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+phasecounterselect}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+phasestep}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+phaseupdown}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reconfig}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reconfig\+\_\+counter\+\_\+param}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reconfig\+\_\+counter\+\_\+type}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reconfig\+\_\+data\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reconfig\+\_\+enable}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reconfig\+\_\+read\+\_\+param}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reconfig\+\_\+soft\+\_\+reset\+\_\+en\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reconfig\+\_\+write\+\_\+param}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+ref\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf soft\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf aux\+\_\+full\+\_\+rate\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf aux\+\_\+half\+\_\+rate\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf aux\+\_\+scan\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf aux\+\_\+scan\+\_\+clk\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf dll\+\_\+reference\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf dqs\+\_\+delay\+\_\+ctrl\+\_\+export}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ecc\+\_\+interrupt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf hc\+\_\+scan\+\_\+dout}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+init\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+power\+\_\+down\+\_\+ack}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+rdata}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+rdata\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+ready}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+refresh\+\_\+ack}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+self\+\_\+rfsh\+\_\+ack}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+addr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+ba}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cas\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cke}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+clk\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+cs\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dm}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dq}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dqs}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+dqsn}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+odt}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+ras\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf mem\+\_\+we\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf phy\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+phase\+\_\+done}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reconfig\+\_\+busy}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reconfig\+\_\+clk}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reconfig\+\_\+data\+\_\+out}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pll\+\_\+reconfig\+\_\+reset}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+phy\+\_\+clk\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+request\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 29} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!altera@{altera}}
\index{altera@{altera}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{altera}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__controller__phy_a6225a53bc3f8773294fcf63b77915332}


Definition at line {\bf 18} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!altera\+\_\+europa\+\_\+support\+\_\+lib@{altera\+\_\+europa\+\_\+support\+\_\+lib}}
\index{altera\+\_\+europa\+\_\+support\+\_\+lib@{altera\+\_\+europa\+\_\+support\+\_\+lib}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{altera\+\_\+europa\+\_\+support\+\_\+lib}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+europa\+\_\+support\+\_\+lib}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__controller__phy_a44a4f9dd5bb8c6900279ff4b4fd71103}


Definition at line {\bf 19} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!altera\+\_\+mf@{altera\+\_\+mf}}
\index{altera\+\_\+mf@{altera\+\_\+mf}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{altera\+\_\+mf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__controller__phy_ad57cd8d31a38ff87ac163fb47757ffbf}


Definition at line {\bf 21} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!altera\+\_\+mf\+\_\+components@{altera\+\_\+mf\+\_\+components}}
\index{altera\+\_\+mf\+\_\+components@{altera\+\_\+mf\+\_\+components}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{altera\+\_\+mf\+\_\+components}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf\+\_\+components}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__controller__phy_a421d8a97945a4307e385df667430facb}


Definition at line {\bf 22} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!aux\+\_\+full\+\_\+rate\+\_\+clk@{aux\+\_\+full\+\_\+rate\+\_\+clk}}
\index{aux\+\_\+full\+\_\+rate\+\_\+clk@{aux\+\_\+full\+\_\+rate\+\_\+clk}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{aux\+\_\+full\+\_\+rate\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aux\+\_\+full\+\_\+rate\+\_\+clk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a36d0d46bf0f1e63ff4a37da4258f45ae}


Definition at line {\bf 73} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!aux\+\_\+half\+\_\+rate\+\_\+clk@{aux\+\_\+half\+\_\+rate\+\_\+clk}}
\index{aux\+\_\+half\+\_\+rate\+\_\+clk@{aux\+\_\+half\+\_\+rate\+\_\+clk}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{aux\+\_\+half\+\_\+rate\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aux\+\_\+half\+\_\+rate\+\_\+clk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a99133d3710071e940eccba80b35be437}


Definition at line {\bf 74} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!aux\+\_\+scan\+\_\+clk@{aux\+\_\+scan\+\_\+clk}}
\index{aux\+\_\+scan\+\_\+clk@{aux\+\_\+scan\+\_\+clk}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{aux\+\_\+scan\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aux\+\_\+scan\+\_\+clk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_af5ef05d0b65827869b82171b5bf44e15}


Definition at line {\bf 75} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!aux\+\_\+scan\+\_\+clk\+\_\+reset\+\_\+n@{aux\+\_\+scan\+\_\+clk\+\_\+reset\+\_\+n}}
\index{aux\+\_\+scan\+\_\+clk\+\_\+reset\+\_\+n@{aux\+\_\+scan\+\_\+clk\+\_\+reset\+\_\+n}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{aux\+\_\+scan\+\_\+clk\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aux\+\_\+scan\+\_\+clk\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a54abe3b2543b50804b8b427c59b8aa64}


Definition at line {\bf 76} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!dll\+\_\+reference\+\_\+clk@{dll\+\_\+reference\+\_\+clk}}
\index{dll\+\_\+reference\+\_\+clk@{dll\+\_\+reference\+\_\+clk}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{dll\+\_\+reference\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dll\+\_\+reference\+\_\+clk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_aa17f9139b020ffd26d92334cb40a4791}


Definition at line {\bf 77} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!dqs\+\_\+delay\+\_\+ctrl\+\_\+export@{dqs\+\_\+delay\+\_\+ctrl\+\_\+export}}
\index{dqs\+\_\+delay\+\_\+ctrl\+\_\+export@{dqs\+\_\+delay\+\_\+ctrl\+\_\+export}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{dqs\+\_\+delay\+\_\+ctrl\+\_\+export}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dqs\+\_\+delay\+\_\+ctrl\+\_\+export} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_ae3346b0111f990931f48798e1bfdb6d8}


Definition at line {\bf 78} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!dqs\+\_\+delay\+\_\+ctrl\+\_\+import@{dqs\+\_\+delay\+\_\+ctrl\+\_\+import}}
\index{dqs\+\_\+delay\+\_\+ctrl\+\_\+import@{dqs\+\_\+delay\+\_\+ctrl\+\_\+import}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{dqs\+\_\+delay\+\_\+ctrl\+\_\+import}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dqs\+\_\+delay\+\_\+ctrl\+\_\+import} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a48be2840c31f8e68a3d8b33abfe4aa8c}


Definition at line {\bf 32} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!dqs\+\_\+offset\+\_\+delay\+\_\+ctrl@{dqs\+\_\+offset\+\_\+delay\+\_\+ctrl}}
\index{dqs\+\_\+offset\+\_\+delay\+\_\+ctrl@{dqs\+\_\+offset\+\_\+delay\+\_\+ctrl}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{dqs\+\_\+offset\+\_\+delay\+\_\+ctrl}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dqs\+\_\+offset\+\_\+delay\+\_\+ctrl} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a4b5816ea140cc4faae56622794928eda}


Definition at line {\bf 33} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!ecc\+\_\+interrupt@{ecc\+\_\+interrupt}}
\index{ecc\+\_\+interrupt@{ecc\+\_\+interrupt}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{ecc\+\_\+interrupt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ecc\+\_\+interrupt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a7d6d7b221ad615e67c4363ff68221e46}


Definition at line {\bf 79} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!global\+\_\+reset\+\_\+n@{global\+\_\+reset\+\_\+n}}
\index{global\+\_\+reset\+\_\+n@{global\+\_\+reset\+\_\+n}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{global\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf global\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_af7e9fe89a5a1946a55cb9769dee37a11}


Definition at line {\bf 34} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!hc\+\_\+scan\+\_\+ck@{hc\+\_\+scan\+\_\+ck}}
\index{hc\+\_\+scan\+\_\+ck@{hc\+\_\+scan\+\_\+ck}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{hc\+\_\+scan\+\_\+ck}]{\setlength{\rightskip}{0pt plus 5cm}{\bf hc\+\_\+scan\+\_\+ck} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a81204b1eec93bc71674aba922721dfeb}


Definition at line {\bf 35} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!hc\+\_\+scan\+\_\+din@{hc\+\_\+scan\+\_\+din}}
\index{hc\+\_\+scan\+\_\+din@{hc\+\_\+scan\+\_\+din}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{hc\+\_\+scan\+\_\+din}]{\setlength{\rightskip}{0pt plus 5cm}{\bf hc\+\_\+scan\+\_\+din} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a81dc2bab8a6aba1fa96bc972623aa9fa}


Definition at line {\bf 36} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!hc\+\_\+scan\+\_\+dout@{hc\+\_\+scan\+\_\+dout}}
\index{hc\+\_\+scan\+\_\+dout@{hc\+\_\+scan\+\_\+dout}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{hc\+\_\+scan\+\_\+dout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf hc\+\_\+scan\+\_\+dout} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a74701ee562f75381e65ecd3ae35b9a3a}


Definition at line {\bf 80} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!hc\+\_\+scan\+\_\+enable\+\_\+access@{hc\+\_\+scan\+\_\+enable\+\_\+access}}
\index{hc\+\_\+scan\+\_\+enable\+\_\+access@{hc\+\_\+scan\+\_\+enable\+\_\+access}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{hc\+\_\+scan\+\_\+enable\+\_\+access}]{\setlength{\rightskip}{0pt plus 5cm}{\bf hc\+\_\+scan\+\_\+enable\+\_\+access} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_afa9379982af7581e671e0dd163301e1a}


Definition at line {\bf 37} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!hc\+\_\+scan\+\_\+enable\+\_\+dm@{hc\+\_\+scan\+\_\+enable\+\_\+dm}}
\index{hc\+\_\+scan\+\_\+enable\+\_\+dm@{hc\+\_\+scan\+\_\+enable\+\_\+dm}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{hc\+\_\+scan\+\_\+enable\+\_\+dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf hc\+\_\+scan\+\_\+enable\+\_\+dm} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_af42791766f8f458b1ff9e525232f4f2b}


Definition at line {\bf 38} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!hc\+\_\+scan\+\_\+enable\+\_\+dq@{hc\+\_\+scan\+\_\+enable\+\_\+dq}}
\index{hc\+\_\+scan\+\_\+enable\+\_\+dq@{hc\+\_\+scan\+\_\+enable\+\_\+dq}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{hc\+\_\+scan\+\_\+enable\+\_\+dq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf hc\+\_\+scan\+\_\+enable\+\_\+dq} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_adc22c8f7938938cfdcd33589e9902124}


Definition at line {\bf 39} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!hc\+\_\+scan\+\_\+enable\+\_\+dqs@{hc\+\_\+scan\+\_\+enable\+\_\+dqs}}
\index{hc\+\_\+scan\+\_\+enable\+\_\+dqs@{hc\+\_\+scan\+\_\+enable\+\_\+dqs}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{hc\+\_\+scan\+\_\+enable\+\_\+dqs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf hc\+\_\+scan\+\_\+enable\+\_\+dqs} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_aa8383d473758b0be06fd41df0acec5dc}


Definition at line {\bf 40} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!hc\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config@{hc\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config}}
\index{hc\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config@{hc\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{hc\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config}]{\setlength{\rightskip}{0pt plus 5cm}{\bf hc\+\_\+scan\+\_\+enable\+\_\+dqs\+\_\+config} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a53db8776832ca63a39ed234f3a9239ec}


Definition at line {\bf 41} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!hc\+\_\+scan\+\_\+update@{hc\+\_\+scan\+\_\+update}}
\index{hc\+\_\+scan\+\_\+update@{hc\+\_\+scan\+\_\+update}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{hc\+\_\+scan\+\_\+update}]{\setlength{\rightskip}{0pt plus 5cm}{\bf hc\+\_\+scan\+\_\+update} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a77a640664bb222d1ec34bd66a6f52896}


Definition at line {\bf 42} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__controller__phy_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 24} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+address@{local\+\_\+address}}
\index{local\+\_\+address@{local\+\_\+address}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+address} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_af7fa8cf7a06a0be818cdb124d935ba3e}


Definition at line {\bf 43} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+autopch\+\_\+req@{local\+\_\+autopch\+\_\+req}}
\index{local\+\_\+autopch\+\_\+req@{local\+\_\+autopch\+\_\+req}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+autopch\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+autopch\+\_\+req} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_ab8183a85b5e1a21f519f6ffee9627737}


Definition at line {\bf 44} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+be@{local\+\_\+be}}
\index{local\+\_\+be@{local\+\_\+be}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+be}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+be} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a417492341d23f1e8ff37483def00622a}


Definition at line {\bf 45} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+burstbegin@{local\+\_\+burstbegin}}
\index{local\+\_\+burstbegin@{local\+\_\+burstbegin}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+burstbegin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+burstbegin} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_afa9b5ac3e9678c1a7844374616b7edae}


Definition at line {\bf 46} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+init\+\_\+done@{local\+\_\+init\+\_\+done}}
\index{local\+\_\+init\+\_\+done@{local\+\_\+init\+\_\+done}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+init\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+init\+\_\+done} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a59b57161192a62d9c4c89834f639fabf}


Definition at line {\bf 81} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+multicast\+\_\+req@{local\+\_\+multicast\+\_\+req}}
\index{local\+\_\+multicast\+\_\+req@{local\+\_\+multicast\+\_\+req}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+multicast\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+multicast\+\_\+req} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a75e05de918a5ddb21e260985eb3021e5}


Definition at line {\bf 47} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+power\+\_\+down\+\_\+ack@{local\+\_\+power\+\_\+down\+\_\+ack}}
\index{local\+\_\+power\+\_\+down\+\_\+ack@{local\+\_\+power\+\_\+down\+\_\+ack}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+power\+\_\+down\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+power\+\_\+down\+\_\+ack} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a7c3b16e0572cf86462d89c1465611b5b}


Definition at line {\bf 82} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+rdata@{local\+\_\+rdata}}
\index{local\+\_\+rdata@{local\+\_\+rdata}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+rdata} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a66664f6e84042468589e036c0f233f04}


Definition at line {\bf 83} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+rdata\+\_\+valid@{local\+\_\+rdata\+\_\+valid}}
\index{local\+\_\+rdata\+\_\+valid@{local\+\_\+rdata\+\_\+valid}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+rdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a3e1688446ec7f7d64f39672bcbadd094}


Definition at line {\bf 84} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+read\+\_\+req@{local\+\_\+read\+\_\+req}}
\index{local\+\_\+read\+\_\+req@{local\+\_\+read\+\_\+req}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+read\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+read\+\_\+req} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a65c3b904ecf7838309a865ee600d9f79}


Definition at line {\bf 48} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+ready@{local\+\_\+ready}}
\index{local\+\_\+ready@{local\+\_\+ready}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+ready}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+ready} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_aed35ac846fd69bac4d53f5a38074c4a5}


Definition at line {\bf 85} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+refresh\+\_\+ack@{local\+\_\+refresh\+\_\+ack}}
\index{local\+\_\+refresh\+\_\+ack@{local\+\_\+refresh\+\_\+ack}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+refresh\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+refresh\+\_\+ack} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_ad487340b969abbc11de88f812ddefffd}


Definition at line {\bf 86} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+refresh\+\_\+chip@{local\+\_\+refresh\+\_\+chip}}
\index{local\+\_\+refresh\+\_\+chip@{local\+\_\+refresh\+\_\+chip}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+refresh\+\_\+chip}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+refresh\+\_\+chip} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a282c87b8db48b02f86385dae507699ea}


Definition at line {\bf 49} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+refresh\+\_\+req@{local\+\_\+refresh\+\_\+req}}
\index{local\+\_\+refresh\+\_\+req@{local\+\_\+refresh\+\_\+req}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+refresh\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+refresh\+\_\+req} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a0d0a6ae175437d007a6e9e39aa00d319}


Definition at line {\bf 50} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+self\+\_\+rfsh\+\_\+ack@{local\+\_\+self\+\_\+rfsh\+\_\+ack}}
\index{local\+\_\+self\+\_\+rfsh\+\_\+ack@{local\+\_\+self\+\_\+rfsh\+\_\+ack}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+self\+\_\+rfsh\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+self\+\_\+rfsh\+\_\+ack} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a0eff9f282e0f54ad21a525c7fcb789c2}


Definition at line {\bf 87} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+self\+\_\+rfsh\+\_\+chip@{local\+\_\+self\+\_\+rfsh\+\_\+chip}}
\index{local\+\_\+self\+\_\+rfsh\+\_\+chip@{local\+\_\+self\+\_\+rfsh\+\_\+chip}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+self\+\_\+rfsh\+\_\+chip}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+self\+\_\+rfsh\+\_\+chip} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a6bd8530be0205d7f968f632ede5dbc68}


Definition at line {\bf 51} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+self\+\_\+rfsh\+\_\+req@{local\+\_\+self\+\_\+rfsh\+\_\+req}}
\index{local\+\_\+self\+\_\+rfsh\+\_\+req@{local\+\_\+self\+\_\+rfsh\+\_\+req}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+self\+\_\+rfsh\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+self\+\_\+rfsh\+\_\+req} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a2f801680131ef3fe309153db4c9a802b}


Definition at line {\bf 52} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+size@{local\+\_\+size}}
\index{local\+\_\+size@{local\+\_\+size}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+size} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a3c471ebf0dd609278cf29a09306c8c09}


Definition at line {\bf 53} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+wdata@{local\+\_\+wdata}}
\index{local\+\_\+wdata@{local\+\_\+wdata}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+wdata} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_ae1f9cd7e35eafdedc6a3ecb19f054076}


Definition at line {\bf 54} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!local\+\_\+write\+\_\+req@{local\+\_\+write\+\_\+req}}
\index{local\+\_\+write\+\_\+req@{local\+\_\+write\+\_\+req}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{local\+\_\+write\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+write\+\_\+req} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a4ecfa9a9a7b188925e020dec779e26a4}


Definition at line {\bf 55} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+addr@{mem\+\_\+addr}}
\index{mem\+\_\+addr@{mem\+\_\+addr}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+addr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a6ebd63d6ab445edbfddde13873c36097}


Definition at line {\bf 88} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+ba@{mem\+\_\+ba}}
\index{mem\+\_\+ba@{mem\+\_\+ba}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+ba}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+ba} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a69c33ce1ac1c700098b4119f71a8b9ca}


Definition at line {\bf 89} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+cas\+\_\+n@{mem\+\_\+cas\+\_\+n}}
\index{mem\+\_\+cas\+\_\+n@{mem\+\_\+cas\+\_\+n}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+cas\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cas\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_ae93246f37c66946ff9a04845c2f74597}


Definition at line {\bf 90} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+cke@{mem\+\_\+cke}}
\index{mem\+\_\+cke@{mem\+\_\+cke}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+cke}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cke} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_ab5e2761b7646abfbd3a2582181a23949}


Definition at line {\bf 91} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+clk@{mem\+\_\+clk}}
\index{mem\+\_\+clk@{mem\+\_\+clk}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+clk} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_ad18b1719a78b0e3057345b0d58fbdf99}


Definition at line {\bf 92} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+clk\+\_\+n@{mem\+\_\+clk\+\_\+n}}
\index{mem\+\_\+clk\+\_\+n@{mem\+\_\+clk\+\_\+n}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+clk\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+clk\+\_\+n} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_acb82ca9a03249fe1ec9968c46cb7ac9a}


Definition at line {\bf 93} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+cs\+\_\+n@{mem\+\_\+cs\+\_\+n}}
\index{mem\+\_\+cs\+\_\+n@{mem\+\_\+cs\+\_\+n}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+cs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+cs\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_acf03476a77ce8202385a29c1c710dde0}


Definition at line {\bf 94} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+dm@{mem\+\_\+dm}}
\index{mem\+\_\+dm@{mem\+\_\+dm}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dm} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a0b830fa20909f3f790e039430e43d833}


Definition at line {\bf 95} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+dq@{mem\+\_\+dq}}
\index{mem\+\_\+dq@{mem\+\_\+dq}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+dq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dq} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a523acbc776ea0d4bb3636c1762b97bbb}


Definition at line {\bf 96} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+dqs@{mem\+\_\+dqs}}
\index{mem\+\_\+dqs@{mem\+\_\+dqs}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+dqs}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dqs} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a4dc9f36564489295eb0ba3ba315de770}


Definition at line {\bf 97} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+dqsn@{mem\+\_\+dqsn}}
\index{mem\+\_\+dqsn@{mem\+\_\+dqsn}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+dqsn}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+dqsn} {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_acd80feef3445a7e5b88e2c98e12f7954}


Definition at line {\bf 98} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+odt@{mem\+\_\+odt}}
\index{mem\+\_\+odt@{mem\+\_\+odt}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+odt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+odt} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a95035645a864ed754fadafcc327d8193}


Definition at line {\bf 99} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+ras\+\_\+n@{mem\+\_\+ras\+\_\+n}}
\index{mem\+\_\+ras\+\_\+n@{mem\+\_\+ras\+\_\+n}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+ras\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+ras\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a66af27d2b7e4e52023322398b6717931}


Definition at line {\bf 100} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+reset\+\_\+n@{mem\+\_\+reset\+\_\+n}}
\index{mem\+\_\+reset\+\_\+n@{mem\+\_\+reset\+\_\+n}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_aef8094c068cd7517e779f2c63ec19e51}


Definition at line {\bf 101} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!mem\+\_\+we\+\_\+n@{mem\+\_\+we\+\_\+n}}
\index{mem\+\_\+we\+\_\+n@{mem\+\_\+we\+\_\+n}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{mem\+\_\+we\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\+\_\+we\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a35033f28d92e7fd56a7a75dc0a10004e}


Definition at line {\bf 102} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!oct\+\_\+ctl\+\_\+rs\+\_\+value@{oct\+\_\+ctl\+\_\+rs\+\_\+value}}
\index{oct\+\_\+ctl\+\_\+rs\+\_\+value@{oct\+\_\+ctl\+\_\+rs\+\_\+value}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{oct\+\_\+ctl\+\_\+rs\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oct\+\_\+ctl\+\_\+rs\+\_\+value} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_aedb453827417dda40747f4fdadcf252f}


Definition at line {\bf 56} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!oct\+\_\+ctl\+\_\+rt\+\_\+value@{oct\+\_\+ctl\+\_\+rt\+\_\+value}}
\index{oct\+\_\+ctl\+\_\+rt\+\_\+value@{oct\+\_\+ctl\+\_\+rt\+\_\+value}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{oct\+\_\+ctl\+\_\+rt\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf oct\+\_\+ctl\+\_\+rt\+\_\+value} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a4e92a3a5813122840ace463624085fe3}


Definition at line {\bf 57} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!phy\+\_\+clk@{phy\+\_\+clk}}
\index{phy\+\_\+clk@{phy\+\_\+clk}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{phy\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf phy\+\_\+clk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a95a4f59a6cdea016adcef33ce0c38967}


Definition at line {\bf 103} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+phase\+\_\+done@{pll\+\_\+phase\+\_\+done}}
\index{pll\+\_\+phase\+\_\+done@{pll\+\_\+phase\+\_\+done}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+phase\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phase\+\_\+done} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a4e2c4d29de370cf0f90aafaea7dfc3a7}


Definition at line {\bf 104} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+phasecounterselect@{pll\+\_\+phasecounterselect}}
\index{pll\+\_\+phasecounterselect@{pll\+\_\+phasecounterselect}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+phasecounterselect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phasecounterselect} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_ab258702c0998dd9f05a63bfba082ce2a}


Definition at line {\bf 58} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+phasestep@{pll\+\_\+phasestep}}
\index{pll\+\_\+phasestep@{pll\+\_\+phasestep}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+phasestep}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phasestep} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a6796ab1e641912e1ea48f05999371427}


Definition at line {\bf 59} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+phaseupdown@{pll\+\_\+phaseupdown}}
\index{pll\+\_\+phaseupdown@{pll\+\_\+phaseupdown}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+phaseupdown}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+phaseupdown} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_abb12298a2316eae0cf2be402dfa4377e}


Definition at line {\bf 60} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+reconfig@{pll\+\_\+reconfig}}
\index{pll\+\_\+reconfig@{pll\+\_\+reconfig}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+reconfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a62c8fe0b431faa2866fc0cce8b3f75d9}


Definition at line {\bf 61} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+reconfig\+\_\+busy@{pll\+\_\+reconfig\+\_\+busy}}
\index{pll\+\_\+reconfig\+\_\+busy@{pll\+\_\+reconfig\+\_\+busy}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+reconfig\+\_\+busy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig\+\_\+busy} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a8c5ed43cb731bcca5e0188ee4d5e8320}


Definition at line {\bf 105} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+reconfig\+\_\+clk@{pll\+\_\+reconfig\+\_\+clk}}
\index{pll\+\_\+reconfig\+\_\+clk@{pll\+\_\+reconfig\+\_\+clk}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+reconfig\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig\+\_\+clk} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a2288cc217145763afb235c33e2651488}


Definition at line {\bf 106} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+reconfig\+\_\+counter\+\_\+param@{pll\+\_\+reconfig\+\_\+counter\+\_\+param}}
\index{pll\+\_\+reconfig\+\_\+counter\+\_\+param@{pll\+\_\+reconfig\+\_\+counter\+\_\+param}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+reconfig\+\_\+counter\+\_\+param}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig\+\_\+counter\+\_\+param} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a6b248292c5c30268a8a234d85a4c557a}


Definition at line {\bf 62} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+reconfig\+\_\+counter\+\_\+type@{pll\+\_\+reconfig\+\_\+counter\+\_\+type}}
\index{pll\+\_\+reconfig\+\_\+counter\+\_\+type@{pll\+\_\+reconfig\+\_\+counter\+\_\+type}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+reconfig\+\_\+counter\+\_\+type}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig\+\_\+counter\+\_\+type} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_abc526aa98eb2459fdb1abfe2ba906337}


Definition at line {\bf 63} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+reconfig\+\_\+data\+\_\+in@{pll\+\_\+reconfig\+\_\+data\+\_\+in}}
\index{pll\+\_\+reconfig\+\_\+data\+\_\+in@{pll\+\_\+reconfig\+\_\+data\+\_\+in}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+reconfig\+\_\+data\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig\+\_\+data\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_aa5cef76acf1327712d9f72025eb560bc}


Definition at line {\bf 64} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+reconfig\+\_\+data\+\_\+out@{pll\+\_\+reconfig\+\_\+data\+\_\+out}}
\index{pll\+\_\+reconfig\+\_\+data\+\_\+out@{pll\+\_\+reconfig\+\_\+data\+\_\+out}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+reconfig\+\_\+data\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig\+\_\+data\+\_\+out} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a5d9a7db5ee6c467c8aed382a60207d06}


Definition at line {\bf 107} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+reconfig\+\_\+enable@{pll\+\_\+reconfig\+\_\+enable}}
\index{pll\+\_\+reconfig\+\_\+enable@{pll\+\_\+reconfig\+\_\+enable}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+reconfig\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig\+\_\+enable} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a29d00f67a332a7458972d79b99a723e2}


Definition at line {\bf 65} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+reconfig\+\_\+read\+\_\+param@{pll\+\_\+reconfig\+\_\+read\+\_\+param}}
\index{pll\+\_\+reconfig\+\_\+read\+\_\+param@{pll\+\_\+reconfig\+\_\+read\+\_\+param}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+reconfig\+\_\+read\+\_\+param}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig\+\_\+read\+\_\+param} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a42031b8845a7de79d4cb86fa20662cf0}


Definition at line {\bf 66} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+reconfig\+\_\+reset@{pll\+\_\+reconfig\+\_\+reset}}
\index{pll\+\_\+reconfig\+\_\+reset@{pll\+\_\+reconfig\+\_\+reset}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+reconfig\+\_\+reset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig\+\_\+reset} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_aca04db9a01f99a5fc9d1f2ea893bbd34}


Definition at line {\bf 108} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+reconfig\+\_\+soft\+\_\+reset\+\_\+en\+\_\+n@{pll\+\_\+reconfig\+\_\+soft\+\_\+reset\+\_\+en\+\_\+n}}
\index{pll\+\_\+reconfig\+\_\+soft\+\_\+reset\+\_\+en\+\_\+n@{pll\+\_\+reconfig\+\_\+soft\+\_\+reset\+\_\+en\+\_\+n}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+reconfig\+\_\+soft\+\_\+reset\+\_\+en\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig\+\_\+soft\+\_\+reset\+\_\+en\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a9f38e337c626c49fe0cf816e2b1832a4}


Definition at line {\bf 67} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+reconfig\+\_\+write\+\_\+param@{pll\+\_\+reconfig\+\_\+write\+\_\+param}}
\index{pll\+\_\+reconfig\+\_\+write\+\_\+param@{pll\+\_\+reconfig\+\_\+write\+\_\+param}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+reconfig\+\_\+write\+\_\+param}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+reconfig\+\_\+write\+\_\+param} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a0ba7cf3300727cd0ab6095f3ee453025}


Definition at line {\bf 68} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!pll\+\_\+ref\+\_\+clk@{pll\+\_\+ref\+\_\+clk}}
\index{pll\+\_\+ref\+\_\+clk@{pll\+\_\+ref\+\_\+clk}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{pll\+\_\+ref\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pll\+\_\+ref\+\_\+clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_ad520a3a09de61ae4540d47ba63e9e739}


Definition at line {\bf 69} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!reset\+\_\+phy\+\_\+clk\+\_\+n@{reset\+\_\+phy\+\_\+clk\+\_\+n}}
\index{reset\+\_\+phy\+\_\+clk\+\_\+n@{reset\+\_\+phy\+\_\+clk\+\_\+n}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{reset\+\_\+phy\+\_\+clk\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+phy\+\_\+clk\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_af882793cb9860e5b16b827cf4f6df098}


Definition at line {\bf 109} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!reset\+\_\+request\+\_\+n@{reset\+\_\+request\+\_\+n}}
\index{reset\+\_\+request\+\_\+n@{reset\+\_\+request\+\_\+n}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{reset\+\_\+request\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+request\+\_\+n} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_ac74f28d2140608ccd6de1e5f81731f0a}


Definition at line {\bf 111} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!soft\+\_\+reset\+\_\+n@{soft\+\_\+reset\+\_\+n}}
\index{soft\+\_\+reset\+\_\+n@{soft\+\_\+reset\+\_\+n}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{soft\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf soft\+\_\+reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__controller__phy_a53f1e0221c8ca31730a8efb91589fd7d}


Definition at line {\bf 70} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__controller__phy_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 25} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}}
\index{std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{std\+\_\+logic\+\_\+arith}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+arith}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__controller__phy_a0f5ecc6613f63d07f7963a97b1b26095}


Definition at line {\bf 26} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}!std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}}
\index{std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}!ddr2\+\_\+controller\+\_\+phy@{ddr2\+\_\+controller\+\_\+phy}}
\paragraph[{std\+\_\+logic\+\_\+unsigned}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+unsigned}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__controller__phy_a598da929e807d58939b47499e8bc9fa8}


Definition at line {\bf 27} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}\end{DoxyCompactItemize}
