// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="knn_vote_cluster1,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.348000,HLS_SYN_LAT=199,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5017,HLS_SYN_LUT=3219,HLS_VERSION=2018_2}" *)

module knn_vote_cluster1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Input_1_V_V,
        Input_1_V_V_ap_vld,
        Input_1_V_V_ap_ack,
        Output_1_V_V,
        Output_1_V_V_ap_vld,
        Output_1_V_V_ap_ack
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_pp0_stage0 = 18'd256;
parameter    ap_ST_fsm_state11 = 18'd512;
parameter    ap_ST_fsm_state12 = 18'd1024;
parameter    ap_ST_fsm_state13 = 18'd2048;
parameter    ap_ST_fsm_state14 = 18'd4096;
parameter    ap_ST_fsm_state15 = 18'd8192;
parameter    ap_ST_fsm_state16 = 18'd16384;
parameter    ap_ST_fsm_state17 = 18'd32768;
parameter    ap_ST_fsm_state18 = 18'd65536;
parameter    ap_ST_fsm_state19 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] Input_1_V_V;
input   Input_1_V_V_ap_vld;
output   Input_1_V_V_ap_ack;
output  [31:0] Output_1_V_V;
output   Output_1_V_V_ap_vld;
input   Output_1_V_V_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Input_1_V_V_ap_ack;
reg[31:0] Output_1_V_V;
reg Output_1_V_V_ap_vld;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] knn_set_59;
reg   [31:0] knn_set_0;
reg   [31:0] knn_set_1;
reg   [31:0] knn_set_2;
reg   [31:0] knn_set_3;
reg   [31:0] knn_set_4;
reg   [31:0] knn_set_5;
reg   [31:0] knn_set_6;
reg   [31:0] knn_set_7;
reg   [31:0] knn_set_8;
reg   [31:0] knn_set_9;
reg   [31:0] knn_set_10;
reg   [31:0] knn_set_11;
reg   [31:0] knn_set_12;
reg   [31:0] knn_set_13;
reg   [31:0] knn_set_14;
reg   [31:0] knn_set_15;
reg   [31:0] knn_set_16;
reg   [31:0] knn_set_17;
reg   [31:0] knn_set_18;
reg   [31:0] knn_set_19;
reg   [31:0] knn_set_20;
reg   [31:0] knn_set_21;
reg   [31:0] knn_set_22;
reg   [31:0] knn_set_23;
reg   [31:0] knn_set_24;
reg   [31:0] knn_set_25;
reg   [31:0] knn_set_26;
reg   [31:0] knn_set_27;
reg   [31:0] knn_set_28;
reg   [31:0] knn_set_29;
reg   [31:0] knn_set_30;
reg   [31:0] knn_set_31;
reg   [31:0] knn_set_32;
reg   [31:0] knn_set_33;
reg   [31:0] knn_set_34;
reg   [31:0] knn_set_35;
reg   [31:0] knn_set_36;
reg   [31:0] knn_set_37;
reg   [31:0] knn_set_38;
reg   [31:0] knn_set_39;
reg   [31:0] knn_set_40;
reg   [31:0] knn_set_41;
reg   [31:0] knn_set_42;
reg   [31:0] knn_set_43;
reg   [31:0] knn_set_44;
reg   [31:0] knn_set_45;
reg   [31:0] knn_set_46;
reg   [31:0] knn_set_47;
reg   [31:0] knn_set_48;
reg   [31:0] knn_set_49;
reg   [31:0] knn_set_50;
reg   [31:0] knn_set_51;
reg   [31:0] knn_set_52;
reg   [31:0] knn_set_53;
reg   [31:0] knn_set_54;
reg   [31:0] knn_set_55;
reg   [31:0] knn_set_56;
reg   [31:0] knn_set_57;
reg   [31:0] knn_set_58;
reg   [31:0] index;
reg    Input_1_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond1_fu_692_p2;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    Output_1_V_V_blk_n;
wire    ap_CS_fsm_state18;
wire   [0:0] tmp_s_fu_2685_p2;
wire    ap_CS_fsm_state19;
reg   [5:0] indvar_flatten_reg_463;
reg   [4:0] i3_reg_474;
reg   [31:0] label_list_2_s_reg_485;
reg   [31:0] label_list_2_2_reg_495;
reg   [31:0] label_list_1_1_reg_505;
reg   [31:0] min_distance_list_2_1_reg_515;
reg   [31:0] min_distance_list_2_1_7_reg_525;
reg   [31:0] min_distance_list_1_1_reg_535;
reg   [1:0] j_reg_545;
wire   [5:0] i_1_fu_698_p2;
reg   [5:0] i_1_reg_2704;
reg    ap_block_state2;
reg   [31:0] tmp_V_2_reg_2709;
reg   [31:0] tmp_V_3_reg_2714;
reg   [31:0] tmp_V_4_reg_2719;
reg   [31:0] tmp_V_5_reg_2724;
reg   [31:0] tmp_V_6_reg_2729;
reg   [31:0] knn_set_59_load_reg_2739;
reg   [31:0] knn_set_0_load_reg_2744;
reg   [31:0] knn_set_1_load_reg_2749;
reg   [31:0] knn_set_2_load_reg_2754;
reg   [31:0] knn_set_3_load_reg_2759;
reg   [31:0] knn_set_4_load_reg_2764;
reg   [31:0] knn_set_5_load_reg_2769;
reg   [31:0] knn_set_6_load_reg_2774;
reg   [31:0] knn_set_7_load_reg_2779;
reg   [31:0] knn_set_8_load_reg_2784;
reg   [31:0] knn_set_9_load_reg_2789;
reg   [31:0] knn_set_10_load_reg_2794;
reg   [31:0] knn_set_11_load_reg_2799;
reg   [31:0] knn_set_12_load_reg_2804;
reg   [31:0] knn_set_13_load_reg_2809;
reg   [31:0] knn_set_14_load_reg_2814;
reg   [31:0] knn_set_15_load_reg_2819;
reg   [31:0] knn_set_16_load_reg_2824;
reg   [31:0] knn_set_17_load_reg_2829;
reg   [31:0] knn_set_18_load_reg_2834;
reg   [31:0] knn_set_19_load_reg_2839;
reg   [31:0] knn_set_20_load_reg_2844;
reg   [31:0] knn_set_21_load_reg_2849;
reg   [31:0] knn_set_22_load_reg_2854;
reg   [31:0] knn_set_23_load_reg_2859;
reg   [31:0] knn_set_24_load_reg_2864;
reg   [31:0] knn_set_25_load_reg_2869;
reg   [31:0] knn_set_26_load_reg_2874;
reg   [31:0] knn_set_27_load_reg_2879;
reg   [31:0] knn_set_28_load_reg_2884;
reg   [31:0] knn_set_29_load_reg_2889;
reg   [31:0] knn_set_30_load_reg_2894;
reg   [31:0] knn_set_31_load_reg_2899;
reg   [31:0] knn_set_32_load_reg_2904;
reg   [31:0] knn_set_33_load_reg_2909;
reg   [31:0] knn_set_34_load_reg_2914;
reg   [31:0] knn_set_35_load_reg_2919;
reg   [31:0] knn_set_36_load_reg_2924;
reg   [31:0] knn_set_37_load_reg_2929;
reg   [31:0] knn_set_38_load_reg_2934;
reg   [31:0] knn_set_39_load_reg_2939;
reg   [31:0] knn_set_40_load_reg_2944;
reg   [31:0] knn_set_41_load_reg_2949;
reg   [31:0] knn_set_42_load_reg_2954;
reg   [31:0] knn_set_43_load_reg_2959;
reg   [31:0] knn_set_44_load_reg_2964;
reg   [31:0] knn_set_45_load_reg_2969;
reg   [31:0] knn_set_46_load_reg_2974;
reg   [31:0] knn_set_47_load_reg_2979;
reg   [31:0] knn_set_48_load_reg_2984;
reg   [31:0] knn_set_49_load_reg_2989;
reg   [31:0] knn_set_50_load_reg_2994;
reg   [31:0] knn_set_51_load_reg_2999;
reg   [31:0] knn_set_52_load_reg_3004;
reg   [31:0] knn_set_53_load_reg_3009;
reg   [31:0] knn_set_54_load_reg_3014;
reg   [31:0] knn_set_55_load_reg_3019;
reg   [31:0] knn_set_56_load_reg_3024;
reg   [31:0] knn_set_57_load_reg_3029;
reg   [31:0] knn_set_58_load_reg_3034;
wire   [0:0] exitcond_flatten_fu_1326_p2;
reg   [0:0] exitcond_flatten_reg_3039;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state9_pp0_stage0_iter0;
wire    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] indvar_flatten_next_fu_1332_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [4:0] label_list_2_7_mid2_1_fu_1388_p3;
reg   [4:0] label_list_2_7_mid2_1_reg_3048;
reg   [2:0] label_list_2_7_mid2_2_reg_3053;
wire   [5:0] tmp_5_t_fu_1410_p2;
wire   [1:0] j_1_fu_1416_p2;
wire   [31:0] label_list_2_1_fu_1561_p3;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] min_distance_list_0_2_fu_1577_p3;
wire   [31:0] label_list_2_5_fu_1617_p3;
wire   [31:0] min_distance_list_0_4_fu_1633_p3;
wire   [31:0] label_list_1_2_fu_1641_p3;
wire   [31:0] min_distance_list_1_3_fu_1649_p3;
wire   [1:0] i_2_fu_1763_p2;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire   [1:0] max_vote_0_3_fu_2031_p3;
reg   [1:0] max_vote_0_3_reg_3288;
wire    ap_CS_fsm_state14;
wire   [2:0] max_vote_0_4_fu_2092_p3;
reg   [2:0] max_vote_0_4_reg_3305;
wire   [0:0] sel_tmp2_fu_2100_p2;
reg   [0:0] sel_tmp2_reg_3311;
wire   [0:0] or_cond1_fu_2124_p2;
reg   [0:0] or_cond1_reg_3316;
wire   [31:0] newSel5_fu_2136_p3;
reg   [31:0] newSel5_reg_3321;
wire    ap_CS_fsm_state15;
wire   [2:0] max_vote_0_5_fu_2177_p3;
reg   [2:0] max_vote_0_5_reg_3340;
wire   [0:0] tmp_13_6_fu_2267_p2;
reg   [0:0] tmp_13_6_reg_3345;
wire    ap_CS_fsm_state16;
wire   [2:0] max_vote_0_7_fu_2389_p3;
reg   [2:0] max_vote_0_7_reg_3356;
wire   [0:0] sel_tmp24_fu_2397_p2;
reg   [0:0] sel_tmp24_reg_3362;
wire   [0:0] sel_tmp25_fu_2403_p2;
reg   [0:0] sel_tmp25_reg_3367;
wire   [0:0] sel_tmp26_fu_2409_p2;
reg   [0:0] sel_tmp26_reg_3372;
wire   [0:0] sel_tmp28_fu_2415_p2;
reg   [0:0] sel_tmp28_reg_3378;
wire   [0:0] sel_tmp29_fu_2421_p2;
reg   [0:0] sel_tmp29_reg_3384;
wire   [0:0] sel_tmp30_fu_2427_p2;
reg   [0:0] sel_tmp30_reg_3389;
wire    ap_CS_fsm_state17;
wire   [3:0] max_vote_0_8_fu_2513_p3;
reg   [3:0] max_vote_0_8_reg_3400;
wire   [0:0] sel_tmp32_fu_2521_p2;
reg   [0:0] sel_tmp32_reg_3406;
wire   [0:0] or_cond17_fu_2593_p2;
reg   [0:0] or_cond17_reg_3411;
wire   [0:0] or_cond19_fu_2613_p2;
reg   [0:0] or_cond19_reg_3416;
wire   [31:0] newSel26_fu_2627_p3;
reg   [31:0] newSel26_reg_3421;
wire   [3:0] max_vote_0_9_fu_2670_p3;
reg   [3:0] max_vote_0_9_reg_3426;
reg    ap_sig_ioackin_Output_1_V_V_ap_ack;
reg    ap_block_state18_io;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
wire   [5:0] ap_phi_mux_i_phi_fu_456_p4;
reg   [5:0] i_reg_452;
wire    ap_CS_fsm_state3;
reg   [4:0] ap_phi_mux_i3_phi_fu_478_p4;
wire    ap_block_pp0_stage0;
wire   [31:0] ap_phi_reg_pp0_iter0_min_distance_list_2_reg_556;
reg   [31:0] ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556;
reg   [1:0] i5_reg_681;
wire   [0:0] exitcond5_fu_1757_p2;
wire    ap_CS_fsm_state11;
reg   [31:0] vote_list_9_1_fu_358;
wire   [31:0] vote_list_0_fu_1841_p2;
wire   [3:0] tmp_11_fu_1811_p1;
reg   [31:0] vote_list_9_10_fu_362;
reg   [31:0] vote_list_9_11_fu_366;
reg   [31:0] vote_list_9_12_fu_370;
reg   [31:0] vote_list_9_13_fu_374;
reg   [31:0] vote_list_9_14_fu_378;
reg   [31:0] vote_list_9_15_fu_382;
reg   [31:0] vote_list_9_16_fu_386;
reg   [31:0] vote_list_9_17_fu_390;
reg   [31:0] vote_list_9_18_fu_394;
reg   [31:0] vote_list_9_19_fu_398;
reg   [31:0] vote_list_9_20_fu_402;
reg   [31:0] vote_list_9_21_fu_406;
reg   [31:0] vote_list_9_22_fu_410;
reg   [31:0] vote_list_9_23_fu_414;
reg   [31:0] vote_list_9_24_fu_418;
reg   [31:0] vote_list_9_25_fu_422;
reg   [31:0] vote_list_9_26_fu_426;
reg   [31:0] vote_list_9_27_fu_430;
reg   [31:0] vote_list_9_fu_434;
wire   [31:0] tmp_V_1_fu_2697_p1;
reg    ap_reg_ioackin_Output_1_V_V_ap_ack;
wire   [3:0] tmp_fu_1308_p1;
wire   [5:0] p_shl_fu_1312_p3;
wire   [5:0] i3_cast_fu_1304_p1;
wire   [0:0] exitcond_fu_1338_p2;
wire   [4:0] i_s_fu_1352_p2;
wire   [3:0] tmp_5_fu_1362_p1;
wire   [5:0] p_shl_mid1_fu_1366_p3;
wire   [5:0] i3_cast_mid1_fu_1358_p1;
wire   [5:0] tmp_8_mid1_fu_1374_p2;
wire   [5:0] tmp_8_fu_1320_p2;
wire   [1:0] j_mid2_fu_1344_p3;
wire   [5:0] tmp_7_fu_1406_p1;
wire   [5:0] tmp_8_mid2_fu_1380_p3;
wire   [3:0] label_list_2_7_mid2_3_fu_1422_p1;
wire   [3:0] label_list_2_7_mid2_4_fu_1425_p2;
wire   [0:0] tmp_4_fu_1435_p2;
wire   [0:0] not_tmp_4_fu_1455_p2;
wire   [0:0] tmp_15_1_fu_1449_p2;
wire   [5:0] phitmp_1_cast_cast_fu_1461_p1;
wire   [5:0] pos_1_fu_1441_p3;
wire   [5:0] pos_1_1_fu_1465_p3;
wire   [3:0] tmp_13_fu_1483_p4;
wire   [0:0] icmp_fu_1493_p2;
wire   [1:0] tmp_12_fu_1473_p1;
wire   [1:0] phitmp_2_fu_1499_p3;
wire   [0:0] tmp_15_2_fu_1477_p2;
wire   [5:0] phitmp_2_cast_cast_fu_1507_p1;
wire   [5:0] pos_1_2_fu_1511_p3;
wire   [4:0] tmp_14_fu_1519_p4;
wire   [0:0] icmp1_fu_1529_p2;
wire   [0:0] tmp_9_fu_1535_p2;
wire   [0:0] sel_tmp6_fu_1549_p2;
wire   [0:0] sel_tmp7_fu_1555_p2;
wire   [31:0] label_list_2_7_mid2_fu_1431_p1;
wire   [31:0] label_list_2_3_fu_1541_p3;
wire   [31:0] min_distance_list_0_1_fu_1569_p3;
wire   [0:0] tmp_18_1_fu_1585_p2;
wire   [0:0] tmp_22_1_fu_1591_p2;
wire   [0:0] sel_tmp14_fu_1605_p2;
wire   [0:0] sel_tmp15_fu_1611_p2;
wire   [31:0] label_list_2_4_fu_1597_p3;
wire   [31:0] min_distance_list_0_3_fu_1625_p3;
wire   [31:0] tmp_1_fu_1799_p5;
wire   [3:0] tmp_3_fu_1815_p11;
wire   [31:0] tmp_3_fu_1815_p12;
wire   [0:0] tmp_13_1_fu_1959_p2;
wire   [0:0] not_tmp_13_1_fu_1965_p2;
wire   [31:0] vote_list_load_2_2_p_fu_1975_p3;
wire   [0:0] tmp_13_2_fu_1983_p2;
wire   [1:0] max_vote_0_1_cast_fu_1971_p1;
wire   [1:0] max_vote_0_2_fu_1989_p3;
wire   [0:0] sel_tmp1_fu_1997_p2;
wire   [0:0] sel_tmp3_fu_2011_p2;
wire   [31:0] vote_list_9_2_fu_2003_p3;
wire   [31:0] vote_list_9_3_fu_2017_p3;
wire   [0:0] tmp_13_3_fu_2025_p2;
wire   [0:0] sel_tmp8_fu_2055_p2;
wire   [0:0] sel_tmp5_fu_2050_p2;
wire   [0:0] sel_tmp4_fu_2045_p2;
wire   [0:0] or_cond_fu_2066_p2;
wire   [31:0] newSel_fu_2060_p3;
wire   [31:0] newSel1_fu_2072_p3;
wire   [31:0] vote_list_9_4_fu_2078_p3;
wire   [0:0] tmp_13_4_fu_2086_p2;
wire   [2:0] max_vote_0_3_cast_fu_2042_p1;
wire   [0:0] sel_tmp10_fu_2112_p2;
wire   [0:0] sel_tmp9_fu_2106_p2;
wire   [31:0] newSel3_fu_2118_p3;
wire   [31:0] newSel4_fu_2130_p3;
wire   [0:0] sel_tmp_fu_2150_p2;
wire   [0:0] or_cond2_fu_2155_p2;
wire   [0:0] or_cond3_fu_2160_p2;
wire   [31:0] vote_list_9_5_fu_2165_p3;
wire   [0:0] tmp_13_5_fu_2171_p2;
wire   [0:0] sel_tmp17_fu_2208_p2;
wire   [0:0] sel_tmp16_fu_2202_p2;
wire   [0:0] sel_tmp13_fu_2196_p2;
wire   [0:0] sel_tmp12_fu_2190_p2;
wire   [0:0] sel_tmp11_fu_2184_p2;
wire   [0:0] or_cond4_fu_2220_p2;
wire   [31:0] newSel7_fu_2214_p3;
wire   [31:0] newSel8_fu_2226_p3;
wire   [0:0] or_cond5_fu_2232_p2;
wire   [0:0] or_cond6_fu_2253_p2;
wire   [31:0] newSel2_fu_2245_p3;
wire   [31:0] newSel9_fu_2238_p3;
wire   [31:0] vote_list_9_6_fu_2259_p3;
wire   [2:0] max_vote_0_6_fu_2276_p3;
wire   [0:0] sel_tmp23_fu_2312_p2;
wire   [0:0] sel_tmp22_fu_2306_p2;
wire   [0:0] sel_tmp21_fu_2300_p2;
wire   [0:0] sel_tmp20_fu_2294_p2;
wire   [0:0] sel_tmp19_fu_2288_p2;
wire   [0:0] sel_tmp18_fu_2282_p2;
wire   [0:0] or_cond7_fu_2324_p2;
wire   [31:0] newSel6_fu_2318_p3;
wire   [31:0] newSel10_fu_2330_p3;
wire   [0:0] or_cond8_fu_2336_p2;
wire   [0:0] or_cond9_fu_2348_p2;
wire   [31:0] newSel11_fu_2342_p3;
wire   [0:0] or_cond10_fu_2362_p2;
wire   [31:0] newSel12_fu_2354_p3;
wire   [31:0] newSel13_fu_2368_p3;
wire   [31:0] vote_list_9_7_fu_2375_p3;
wire   [0:0] tmp_13_7_fu_2383_p2;
wire   [0:0] sel_tmp27_fu_2439_p2;
wire   [0:0] or_cond11_fu_2449_p2;
wire   [31:0] newSel14_fu_2444_p3;
wire   [31:0] newSel15_fu_2453_p3;
wire   [0:0] or_cond12_fu_2458_p2;
wire   [0:0] or_cond13_fu_2468_p2;
wire   [31:0] newSel16_fu_2463_p3;
wire   [31:0] newSel17_fu_2472_p3;
wire   [0:0] or_cond14_fu_2485_p2;
wire   [31:0] newSel18_fu_2477_p3;
wire   [31:0] newSel19_fu_2491_p3;
wire   [31:0] vote_list_9_8_fu_2499_p3;
wire   [0:0] tmp_13_8_fu_2507_p2;
wire   [3:0] max_vote_0_7_cast_fu_2436_p1;
wire   [0:0] sel_tmp38_fu_2557_p2;
wire   [0:0] sel_tmp37_fu_2551_p2;
wire   [0:0] sel_tmp36_fu_2545_p2;
wire   [0:0] sel_tmp35_fu_2539_p2;
wire   [0:0] sel_tmp34_fu_2533_p2;
wire   [0:0] sel_tmp33_fu_2527_p2;
wire   [0:0] or_cond15_fu_2569_p2;
wire   [31:0] newSel20_fu_2563_p3;
wire   [31:0] newSel21_fu_2575_p3;
wire   [0:0] or_cond16_fu_2581_p2;
wire   [31:0] newSel22_fu_2587_p3;
wire   [31:0] newSel23_fu_2599_p3;
wire   [31:0] newSel24_fu_2605_p3;
wire   [31:0] newSel25_fu_2619_p3;
wire   [0:0] sel_tmp31_fu_2638_p2;
wire   [0:0] or_cond18_fu_2643_p2;
wire   [0:0] or_cond20_fu_2648_p2;
wire   [0:0] or_cond21_fu_2653_p2;
wire   [31:0] vote_list_9_9_fu_2658_p3;
wire   [0:0] tmp_13_9_fu_2664_p2;
wire   [1:0] tmp_10_fu_2681_p1;
reg   [17:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_762;
reg    ap_condition_346;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 knn_set_59 = 32'd0;
#0 knn_set_0 = 32'd0;
#0 knn_set_1 = 32'd0;
#0 knn_set_2 = 32'd0;
#0 knn_set_3 = 32'd0;
#0 knn_set_4 = 32'd0;
#0 knn_set_5 = 32'd0;
#0 knn_set_6 = 32'd0;
#0 knn_set_7 = 32'd0;
#0 knn_set_8 = 32'd0;
#0 knn_set_9 = 32'd0;
#0 knn_set_10 = 32'd0;
#0 knn_set_11 = 32'd0;
#0 knn_set_12 = 32'd0;
#0 knn_set_13 = 32'd0;
#0 knn_set_14 = 32'd0;
#0 knn_set_15 = 32'd0;
#0 knn_set_16 = 32'd0;
#0 knn_set_17 = 32'd0;
#0 knn_set_18 = 32'd0;
#0 knn_set_19 = 32'd0;
#0 knn_set_20 = 32'd0;
#0 knn_set_21 = 32'd0;
#0 knn_set_22 = 32'd0;
#0 knn_set_23 = 32'd0;
#0 knn_set_24 = 32'd0;
#0 knn_set_25 = 32'd0;
#0 knn_set_26 = 32'd0;
#0 knn_set_27 = 32'd0;
#0 knn_set_28 = 32'd0;
#0 knn_set_29 = 32'd0;
#0 knn_set_30 = 32'd0;
#0 knn_set_31 = 32'd0;
#0 knn_set_32 = 32'd0;
#0 knn_set_33 = 32'd0;
#0 knn_set_34 = 32'd0;
#0 knn_set_35 = 32'd0;
#0 knn_set_36 = 32'd0;
#0 knn_set_37 = 32'd0;
#0 knn_set_38 = 32'd0;
#0 knn_set_39 = 32'd0;
#0 knn_set_40 = 32'd0;
#0 knn_set_41 = 32'd0;
#0 knn_set_42 = 32'd0;
#0 knn_set_43 = 32'd0;
#0 knn_set_44 = 32'd0;
#0 knn_set_45 = 32'd0;
#0 knn_set_46 = 32'd0;
#0 knn_set_47 = 32'd0;
#0 knn_set_48 = 32'd0;
#0 knn_set_49 = 32'd0;
#0 knn_set_50 = 32'd0;
#0 knn_set_51 = 32'd0;
#0 knn_set_52 = 32'd0;
#0 knn_set_53 = 32'd0;
#0 knn_set_54 = 32'd0;
#0 knn_set_55 = 32'd0;
#0 knn_set_56 = 32'd0;
#0 knn_set_57 = 32'd0;
#0 knn_set_58 = 32'd0;
#0 index = 32'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_Output_1_V_V_ap_ack = 1'b0;
end

knn_vote_cluster1bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
knn_vote_cluster1bkb_U1(
    .din0(label_list_1_1_reg_505),
    .din1(label_list_2_2_reg_495),
    .din2(label_list_2_s_reg_485),
    .din3(i5_reg_681),
    .dout(tmp_1_fu_1799_p5)
);

knn_vote_cluster1cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
knn_vote_cluster1cud_U2(
    .din0(vote_list_9_19_fu_398),
    .din1(vote_list_9_20_fu_402),
    .din2(vote_list_9_21_fu_406),
    .din3(vote_list_9_22_fu_410),
    .din4(vote_list_9_23_fu_414),
    .din5(vote_list_9_24_fu_418),
    .din6(vote_list_9_25_fu_422),
    .din7(vote_list_9_26_fu_426),
    .din8(vote_list_9_27_fu_430),
    .din9(vote_list_9_fu_434),
    .din10(tmp_3_fu_1815_p11),
    .dout(tmp_3_fu_1815_p12)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state9))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state9);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
    end else begin
        if ((((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((1'b0 == ap_block_state18_io) & (1'b1 == ap_CS_fsm_state18) & (tmp_s_fu_2685_p2 == 1'd1)))) begin
            ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
        end else if ((((1'b1 == Output_1_V_V_ap_ack) & (1'b1 == ap_CS_fsm_state19)) | ((1'b1 == Output_1_V_V_ap_ack) & (1'b1 == ap_CS_fsm_state18) & (tmp_s_fu_2685_p2 == 1'd1)))) begin
            ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_346)) begin
        if (((tmp_5_t_fu_1410_p2 == 6'd0) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_0_load_reg_2744;
        end else if ((1'b1 == ap_condition_762)) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_59_load_reg_2739;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd58) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_58_load_reg_3034;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd57) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_57_load_reg_3029;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd56) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_56_load_reg_3024;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd55) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_55_load_reg_3019;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd54) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_54_load_reg_3014;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd53) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_53_load_reg_3009;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd52) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_52_load_reg_3004;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd51) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_51_load_reg_2999;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd50) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_50_load_reg_2994;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd49) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_49_load_reg_2989;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd48) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_48_load_reg_2984;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd47) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_47_load_reg_2979;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd46) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_46_load_reg_2974;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd45) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_45_load_reg_2969;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd44) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_44_load_reg_2964;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd43) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_43_load_reg_2959;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd42) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_42_load_reg_2954;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd41) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_41_load_reg_2949;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd40) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_40_load_reg_2944;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd39) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_39_load_reg_2939;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd38) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_38_load_reg_2934;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd37) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_37_load_reg_2929;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd36) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_36_load_reg_2924;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd35) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_35_load_reg_2919;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd34) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_34_load_reg_2914;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd33) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_33_load_reg_2909;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd32) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_32_load_reg_2904;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd31) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_31_load_reg_2899;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd30) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_30_load_reg_2894;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd29) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_29_load_reg_2889;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd28) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_28_load_reg_2884;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd27) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_27_load_reg_2879;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd26) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_26_load_reg_2874;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd25) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_25_load_reg_2869;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd24) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_24_load_reg_2864;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd23) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_23_load_reg_2859;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd22) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_22_load_reg_2854;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd21) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_21_load_reg_2849;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd20) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_20_load_reg_2844;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd19) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_19_load_reg_2839;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd18) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_18_load_reg_2834;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd17) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_17_load_reg_2829;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd16) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_16_load_reg_2824;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd15) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_15_load_reg_2819;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd14) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_14_load_reg_2814;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd13) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_13_load_reg_2809;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd12) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_12_load_reg_2804;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd11) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_11_load_reg_2799;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd10) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_10_load_reg_2794;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd9) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_9_load_reg_2789;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd8) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_8_load_reg_2784;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd7) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_7_load_reg_2779;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd6) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_6_load_reg_2774;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd5) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_5_load_reg_2769;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd4) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_4_load_reg_2764;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd3) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_3_load_reg_2759;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd2) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_2_load_reg_2754;
        end else if (((tmp_5_t_fu_1410_p2 == 6'd1) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= knn_set_1_load_reg_2749;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 <= ap_phi_reg_pp0_iter0_min_distance_list_2_reg_556;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_3039 == 1'd0))) begin
        i3_reg_474 <= label_list_2_7_mid2_1_reg_3048;
    end else if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
        i3_reg_474 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i5_reg_681 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0))) begin
        i5_reg_681 <= i_2_fu_1763_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_452 <= i_1_reg_2704;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_452 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
        indvar_flatten_reg_463 <= indvar_flatten_next_fu_1332_p2;
    end else if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten_reg_463 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
        j_reg_545 <= j_1_fu_1416_p2;
    end else if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
        j_reg_545 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_3039 == 1'd0))) begin
        label_list_1_1_reg_505 <= label_list_1_2_fu_1641_p3;
    end else if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
        label_list_1_1_reg_505 <= tmp_V_3_reg_2714;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_3039 == 1'd0))) begin
        label_list_2_2_reg_495 <= label_list_2_5_fu_1617_p3;
    end else if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
        label_list_2_2_reg_495 <= tmp_V_5_reg_2724;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_3039 == 1'd0))) begin
        label_list_2_s_reg_485 <= label_list_2_1_fu_1561_p3;
    end else if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
        label_list_2_s_reg_485 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_3039 == 1'd0))) begin
        min_distance_list_1_1_reg_535 <= min_distance_list_1_3_fu_1649_p3;
    end else if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
        min_distance_list_1_1_reg_535 <= tmp_V_2_reg_2709;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_3039 == 1'd0))) begin
        min_distance_list_2_1_7_reg_525 <= min_distance_list_0_4_fu_1633_p3;
    end else if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
        min_distance_list_2_1_7_reg_525 <= tmp_V_4_reg_2719;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_3039 == 1'd0))) begin
        min_distance_list_2_1_reg_515 <= min_distance_list_0_2_fu_1577_p3;
    end else if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
        min_distance_list_2_1_reg_515 <= tmp_V_6_reg_2729;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd1))) begin
        vote_list_9_10_fu_362 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_10_fu_362 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd2))) begin
        vote_list_9_11_fu_366 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_11_fu_366 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd3))) begin
        vote_list_9_12_fu_370 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_12_fu_370 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd4))) begin
        vote_list_9_13_fu_374 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_13_fu_374 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd5))) begin
        vote_list_9_14_fu_378 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_14_fu_378 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd6))) begin
        vote_list_9_15_fu_382 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_15_fu_382 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd7))) begin
        vote_list_9_16_fu_386 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_16_fu_386 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd8))) begin
        vote_list_9_17_fu_390 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_17_fu_390 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_11_fu_1811_p1 == 4'd8) & ~(tmp_11_fu_1811_p1 == 4'd7) & ~(tmp_11_fu_1811_p1 == 4'd6) & ~(tmp_11_fu_1811_p1 == 4'd5) & ~(tmp_11_fu_1811_p1 == 4'd4) & ~(tmp_11_fu_1811_p1 == 4'd3) & ~(tmp_11_fu_1811_p1 == 4'd2) & ~(tmp_11_fu_1811_p1 == 4'd1) & ~(tmp_11_fu_1811_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0))) begin
        vote_list_9_18_fu_394 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_18_fu_394 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd0))) begin
        vote_list_9_19_fu_398 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_19_fu_398 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd0))) begin
        vote_list_9_1_fu_358 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_1_fu_358 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd1))) begin
        vote_list_9_20_fu_402 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_20_fu_402 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd2))) begin
        vote_list_9_21_fu_406 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_21_fu_406 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd3))) begin
        vote_list_9_22_fu_410 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_22_fu_410 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd4))) begin
        vote_list_9_23_fu_414 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_23_fu_414 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd5))) begin
        vote_list_9_24_fu_418 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_24_fu_418 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd6))) begin
        vote_list_9_25_fu_422 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_25_fu_422 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd7))) begin
        vote_list_9_26_fu_426 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_26_fu_426 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0) & (tmp_11_fu_1811_p1 == 4'd8))) begin
        vote_list_9_27_fu_430 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_27_fu_430 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_11_fu_1811_p1 == 4'd8) & ~(tmp_11_fu_1811_p1 == 4'd7) & ~(tmp_11_fu_1811_p1 == 4'd6) & ~(tmp_11_fu_1811_p1 == 4'd5) & ~(tmp_11_fu_1811_p1 == 4'd4) & ~(tmp_11_fu_1811_p1 == 4'd3) & ~(tmp_11_fu_1811_p1 == 4'd2) & ~(tmp_11_fu_1811_p1 == 4'd1) & ~(tmp_11_fu_1811_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0))) begin
        vote_list_9_fu_434 <= vote_list_0_fu_1841_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vote_list_9_fu_434 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_3039 <= exitcond_flatten_fu_1326_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_reg_2704 <= i_1_fu_698_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state18_io) & (1'b1 == ap_CS_fsm_state18) & (tmp_s_fu_2685_p2 == 1'd1))) begin
        index[0] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd0) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_0 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
        knn_set_0_load_reg_2744 <= knn_set_0;
        knn_set_10_load_reg_2794 <= knn_set_10;
        knn_set_11_load_reg_2799 <= knn_set_11;
        knn_set_12_load_reg_2804 <= knn_set_12;
        knn_set_13_load_reg_2809 <= knn_set_13;
        knn_set_14_load_reg_2814 <= knn_set_14;
        knn_set_15_load_reg_2819 <= knn_set_15;
        knn_set_16_load_reg_2824 <= knn_set_16;
        knn_set_17_load_reg_2829 <= knn_set_17;
        knn_set_18_load_reg_2834 <= knn_set_18;
        knn_set_19_load_reg_2839 <= knn_set_19;
        knn_set_1_load_reg_2749 <= knn_set_1;
        knn_set_20_load_reg_2844 <= knn_set_20;
        knn_set_21_load_reg_2849 <= knn_set_21;
        knn_set_22_load_reg_2854 <= knn_set_22;
        knn_set_23_load_reg_2859 <= knn_set_23;
        knn_set_24_load_reg_2864 <= knn_set_24;
        knn_set_25_load_reg_2869 <= knn_set_25;
        knn_set_26_load_reg_2874 <= knn_set_26;
        knn_set_27_load_reg_2879 <= knn_set_27;
        knn_set_28_load_reg_2884 <= knn_set_28;
        knn_set_29_load_reg_2889 <= knn_set_29;
        knn_set_2_load_reg_2754 <= knn_set_2;
        knn_set_30_load_reg_2894 <= knn_set_30;
        knn_set_31_load_reg_2899 <= knn_set_31;
        knn_set_32_load_reg_2904 <= knn_set_32;
        knn_set_33_load_reg_2909 <= knn_set_33;
        knn_set_34_load_reg_2914 <= knn_set_34;
        knn_set_35_load_reg_2919 <= knn_set_35;
        knn_set_36_load_reg_2924 <= knn_set_36;
        knn_set_37_load_reg_2929 <= knn_set_37;
        knn_set_38_load_reg_2934 <= knn_set_38;
        knn_set_39_load_reg_2939 <= knn_set_39;
        knn_set_3_load_reg_2759 <= knn_set_3;
        knn_set_40_load_reg_2944 <= knn_set_40;
        knn_set_41_load_reg_2949 <= knn_set_41;
        knn_set_42_load_reg_2954 <= knn_set_42;
        knn_set_43_load_reg_2959 <= knn_set_43;
        knn_set_44_load_reg_2964 <= knn_set_44;
        knn_set_45_load_reg_2969 <= knn_set_45;
        knn_set_46_load_reg_2974 <= knn_set_46;
        knn_set_47_load_reg_2979 <= knn_set_47;
        knn_set_48_load_reg_2984 <= knn_set_48;
        knn_set_49_load_reg_2989 <= knn_set_49;
        knn_set_4_load_reg_2764 <= knn_set_4;
        knn_set_50_load_reg_2994 <= knn_set_50;
        knn_set_51_load_reg_2999 <= knn_set_51;
        knn_set_52_load_reg_3004 <= knn_set_52;
        knn_set_53_load_reg_3009 <= knn_set_53;
        knn_set_54_load_reg_3014 <= knn_set_54;
        knn_set_55_load_reg_3019 <= knn_set_55;
        knn_set_56_load_reg_3024 <= knn_set_56;
        knn_set_57_load_reg_3029 <= knn_set_57;
        knn_set_58_load_reg_3034 <= knn_set_58;
        knn_set_59_load_reg_2739 <= knn_set_59;
        knn_set_5_load_reg_2769 <= knn_set_5;
        knn_set_6_load_reg_2774 <= knn_set_6;
        knn_set_7_load_reg_2779 <= knn_set_7;
        knn_set_8_load_reg_2784 <= knn_set_8;
        knn_set_9_load_reg_2789 <= knn_set_9;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd1) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_1 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd10) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_10 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd11) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_11 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd12) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_12 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd13) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_13 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd14) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_14 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd15) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_15 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd16) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_16 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd17) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_17 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd18) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_18 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd19) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_19 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd2) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_2 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd20) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_20 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd21) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_21 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd22) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_22 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd23) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_23 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd24) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_24 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd25) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_25 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd26) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_26 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd27) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_27 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd28) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_28 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd29) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_29 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd3) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_3 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd30) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_30 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd31) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_31 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd32) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_32 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd33) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_33 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd34) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_34 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd35) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_35 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd36) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_36 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd37) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_37 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd38) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_38 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd39) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_39 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd4) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_4 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd40) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_40 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd41) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_41 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd42) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_42 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd43) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_43 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd44) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_44 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd45) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_45 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd46) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_46 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd47) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_47 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd48) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_48 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd49) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_49 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd5) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_5 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd50) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_50 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd51) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_51 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd52) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_52 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd53) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_53 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd54) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_54 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd55) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_55 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd56) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_56 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd57) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_57 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd58) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_58 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (((ap_phi_mux_i_phi_fu_456_p4 == 6'd63) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd62) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd61) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd60) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd59) & (exitcond1_fu_692_p2 == 1'd0))))) begin
        knn_set_59 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd6) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_6 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd7) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_7 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd8) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_8 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (ap_phi_mux_i_phi_fu_456_p4 == 6'd9) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0))) begin
        knn_set_9 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
        label_list_2_7_mid2_1_reg_3048 <= label_list_2_7_mid2_1_fu_1388_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_fu_1326_p2 == 1'd0))) begin
        label_list_2_7_mid2_2_reg_3053 <= {{label_list_2_7_mid2_1_fu_1388_p3[4:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        max_vote_0_3_reg_3288 <= max_vote_0_3_fu_2031_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        max_vote_0_4_reg_3305 <= max_vote_0_4_fu_2092_p3;
        newSel5_reg_3321 <= newSel5_fu_2136_p3;
        or_cond1_reg_3316 <= or_cond1_fu_2124_p2;
        sel_tmp2_reg_3311 <= sel_tmp2_fu_2100_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        max_vote_0_5_reg_3340 <= max_vote_0_5_fu_2177_p3;
        tmp_13_6_reg_3345 <= tmp_13_6_fu_2267_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        max_vote_0_7_reg_3356 <= max_vote_0_7_fu_2389_p3;
        sel_tmp24_reg_3362 <= sel_tmp24_fu_2397_p2;
        sel_tmp25_reg_3367 <= sel_tmp25_fu_2403_p2;
        sel_tmp26_reg_3372 <= sel_tmp26_fu_2409_p2;
        sel_tmp28_reg_3378 <= sel_tmp28_fu_2415_p2;
        sel_tmp29_reg_3384 <= sel_tmp29_fu_2421_p2;
        sel_tmp30_reg_3389 <= sel_tmp30_fu_2427_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        max_vote_0_8_reg_3400 <= max_vote_0_8_fu_2513_p3;
        newSel26_reg_3421 <= newSel26_fu_2627_p3;
        or_cond17_reg_3411 <= or_cond17_fu_2593_p2;
        or_cond19_reg_3416 <= or_cond19_fu_2613_p2;
        sel_tmp32_reg_3406 <= sel_tmp32_fu_2521_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state18_io) & (1'b1 == ap_CS_fsm_state18))) begin
        max_vote_0_9_reg_3426 <= max_vote_0_9_fu_2670_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd1))) begin
        tmp_V_2_reg_2709 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_V_3_reg_2714 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_V_4_reg_2719 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_V_5_reg_2724 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_V_6_reg_2729 <= Input_1_V_V;
    end
end

always @ (*) begin
    if ((((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state6)) | ((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state4)) | (~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd1)) | (~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0)))) begin
        Input_1_V_V_ap_ack = 1'b1;
    end else begin
        Input_1_V_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd0)))) begin
        Input_1_V_V_blk_n = Input_1_V_V_ap_vld;
    end else begin
        Input_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        Output_1_V_V = tmp_V_1_fu_2697_p1;
    end else if (((1'b1 == ap_CS_fsm_state18) & (tmp_s_fu_2685_p2 == 1'd1))) begin
        Output_1_V_V = 32'd2001;
    end else begin
        Output_1_V_V = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state19)) | ((ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state18) & (tmp_s_fu_2685_p2 == 1'd1)))) begin
        Output_1_V_V_ap_vld = 1'b1;
    end else begin
        Output_1_V_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state18) & (tmp_s_fu_2685_p2 == 1'd1)))) begin
        Output_1_V_V_blk_n = Output_1_V_V_ap_ack;
    end else begin
        Output_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_1326_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_3039 == 1'd0))) begin
        ap_phi_mux_i3_phi_fu_478_p4 = label_list_2_7_mid2_1_reg_3048;
    end else begin
        ap_phi_mux_i3_phi_fu_478_p4 = i3_reg_474;
    end
end

always @ (*) begin
    if (((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = Output_1_V_V_ap_ack;
    end else begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (((ap_phi_mux_i_phi_fu_456_p4 == 6'd51) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd50) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd49) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd48) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd47) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd46) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd45) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd44) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd43) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd42) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd41) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd40) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd39) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd38) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd37) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd36) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd35) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd34) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd33) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd32) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd31) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd30) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd29) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd28) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd27) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd26) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd25) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd24) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd23) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd22) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd21) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd20) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd19) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd18) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd17) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd16) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd15) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd14) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd13) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd12) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd11) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd10) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd9) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd8) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd7) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd6) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd5) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd4) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd3) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd2) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd1) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd0) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd63) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd62) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd61) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd60) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd59) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd58) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd57) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd56) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd55) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd54) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd53) & (exitcond1_fu_692_p2 == 1'd0)) | ((ap_phi_mux_i_phi_fu_456_p4 == 6'd52) & (exitcond1_fu_692_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~(((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0))) & (1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_692_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == Input_1_V_V_ap_vld) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_fu_1326_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_fu_1326_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (exitcond5_fu_1757_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b0 == ap_block_state18_io) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_io = ((ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0) & (tmp_s_fu_2685_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state2 = (((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd1)) | ((1'b0 == Input_1_V_V_ap_vld) & (exitcond1_fu_692_p2 == 1'd0)));
end

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_346 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_762 = (((tmp_5_t_fu_1410_p2 == 6'd63) & (exitcond_flatten_fu_1326_p2 == 1'd0)) | ((tmp_5_t_fu_1410_p2 == 6'd62) & (exitcond_flatten_fu_1326_p2 == 1'd0)) | ((tmp_5_t_fu_1410_p2 == 6'd61) & (exitcond_flatten_fu_1326_p2 == 1'd0)) | ((tmp_5_t_fu_1410_p2 == 6'd60) & (exitcond_flatten_fu_1326_p2 == 1'd0)) | ((tmp_5_t_fu_1410_p2 == 6'd59) & (exitcond_flatten_fu_1326_p2 == 1'd0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_i_phi_fu_456_p4 = i_reg_452;

assign ap_phi_reg_pp0_iter0_min_distance_list_2_reg_556 = 'bx;

assign exitcond1_fu_692_p2 = ((i_reg_452 == 6'd60) ? 1'b1 : 1'b0);

assign exitcond5_fu_1757_p2 = ((i5_reg_681 == 2'd3) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1326_p2 = ((indvar_flatten_reg_463 == 6'd60) ? 1'b1 : 1'b0);

assign exitcond_fu_1338_p2 = ((j_reg_545 == 2'd3) ? 1'b1 : 1'b0);

assign i3_cast_fu_1304_p1 = ap_phi_mux_i3_phi_fu_478_p4;

assign i3_cast_mid1_fu_1358_p1 = i_s_fu_1352_p2;

assign i_1_fu_698_p2 = (i_reg_452 + 6'd1);

assign i_2_fu_1763_p2 = (i5_reg_681 + 2'd1);

assign i_s_fu_1352_p2 = (5'd1 + ap_phi_mux_i3_phi_fu_478_p4);

assign icmp1_fu_1529_p2 = ((tmp_14_fu_1519_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1493_p2 = ((tmp_13_fu_1483_p4 != 4'd0) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_1332_p2 = (6'd1 + indvar_flatten_reg_463);

assign j_1_fu_1416_p2 = (2'd1 + j_mid2_fu_1344_p3);

assign j_mid2_fu_1344_p3 = ((exitcond_fu_1338_p2[0:0] === 1'b1) ? 2'd0 : j_reg_545);

assign label_list_1_2_fu_1641_p3 = ((tmp_18_1_fu_1585_p2[0:0] === 1'b1) ? label_list_2_7_mid2_fu_1431_p1 : label_list_1_1_reg_505);

assign label_list_2_1_fu_1561_p3 = ((sel_tmp7_fu_1555_p2[0:0] === 1'b1) ? label_list_2_7_mid2_fu_1431_p1 : label_list_2_3_fu_1541_p3);

assign label_list_2_3_fu_1541_p3 = ((icmp1_fu_1529_p2[0:0] === 1'b1) ? label_list_2_2_reg_495 : label_list_2_s_reg_485);

assign label_list_2_4_fu_1597_p3 = ((tmp_18_1_fu_1585_p2[0:0] === 1'b1) ? label_list_1_1_reg_505 : label_list_2_2_reg_495);

assign label_list_2_5_fu_1617_p3 = ((sel_tmp15_fu_1611_p2[0:0] === 1'b1) ? label_list_2_7_mid2_fu_1431_p1 : label_list_2_4_fu_1597_p3);

assign label_list_2_7_mid2_1_fu_1388_p3 = ((exitcond_fu_1338_p2[0:0] === 1'b1) ? i_s_fu_1352_p2 : ap_phi_mux_i3_phi_fu_478_p4);

assign label_list_2_7_mid2_3_fu_1422_p1 = label_list_2_7_mid2_2_reg_3053;

assign label_list_2_7_mid2_4_fu_1425_p2 = (4'd5 + label_list_2_7_mid2_3_fu_1422_p1);

assign label_list_2_7_mid2_fu_1431_p1 = label_list_2_7_mid2_4_fu_1425_p2;

assign max_vote_0_1_cast_fu_1971_p1 = not_tmp_13_1_fu_1965_p2;

assign max_vote_0_2_fu_1989_p3 = ((tmp_13_2_fu_1983_p2[0:0] === 1'b1) ? max_vote_0_1_cast_fu_1971_p1 : 2'd2);

assign max_vote_0_3_cast_fu_2042_p1 = max_vote_0_3_reg_3288;

assign max_vote_0_3_fu_2031_p3 = ((tmp_13_3_fu_2025_p2[0:0] === 1'b1) ? max_vote_0_2_fu_1989_p3 : 2'd3);

assign max_vote_0_4_fu_2092_p3 = ((tmp_13_4_fu_2086_p2[0:0] === 1'b1) ? max_vote_0_3_cast_fu_2042_p1 : 3'd4);

assign max_vote_0_5_fu_2177_p3 = ((tmp_13_5_fu_2171_p2[0:0] === 1'b1) ? max_vote_0_4_reg_3305 : 3'd5);

assign max_vote_0_6_fu_2276_p3 = ((tmp_13_6_reg_3345[0:0] === 1'b1) ? max_vote_0_5_reg_3340 : 3'd6);

assign max_vote_0_7_cast_fu_2436_p1 = max_vote_0_7_reg_3356;

assign max_vote_0_7_fu_2389_p3 = ((tmp_13_7_fu_2383_p2[0:0] === 1'b1) ? max_vote_0_6_fu_2276_p3 : 3'd7);

assign max_vote_0_8_fu_2513_p3 = ((tmp_13_8_fu_2507_p2[0:0] === 1'b1) ? max_vote_0_7_cast_fu_2436_p1 : 4'd8);

assign max_vote_0_9_fu_2670_p3 = ((tmp_13_9_fu_2664_p2[0:0] === 1'b1) ? max_vote_0_8_reg_3400 : 4'd9);

assign min_distance_list_0_1_fu_1569_p3 = ((icmp1_fu_1529_p2[0:0] === 1'b1) ? min_distance_list_2_1_7_reg_525 : min_distance_list_2_1_reg_515);

assign min_distance_list_0_2_fu_1577_p3 = ((sel_tmp7_fu_1555_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 : min_distance_list_0_1_fu_1569_p3);

assign min_distance_list_0_3_fu_1625_p3 = ((tmp_18_1_fu_1585_p2[0:0] === 1'b1) ? min_distance_list_1_1_reg_535 : min_distance_list_2_1_7_reg_525);

assign min_distance_list_0_4_fu_1633_p3 = ((sel_tmp15_fu_1611_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 : min_distance_list_0_3_fu_1625_p3);

assign min_distance_list_1_3_fu_1649_p3 = ((tmp_18_1_fu_1585_p2[0:0] === 1'b1) ? ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556 : min_distance_list_1_1_reg_535);

assign newSel10_fu_2330_p3 = ((sel_tmp21_fu_2300_p2[0:0] === 1'b1) ? vote_list_9_13_fu_374 : vote_list_9_12_fu_370);

assign newSel11_fu_2342_p3 = ((sel_tmp19_fu_2288_p2[0:0] === 1'b1) ? vote_list_9_11_fu_366 : vote_list_9_10_fu_362);

assign newSel12_fu_2354_p3 = ((or_cond7_fu_2324_p2[0:0] === 1'b1) ? newSel6_fu_2318_p3 : newSel10_fu_2330_p3);

assign newSel13_fu_2368_p3 = ((or_cond9_fu_2348_p2[0:0] === 1'b1) ? newSel11_fu_2342_p3 : vote_list_9_15_fu_382);

assign newSel14_fu_2444_p3 = ((sel_tmp30_reg_3389[0:0] === 1'b1) ? vote_list_9_1_fu_358 : vote_list_9_15_fu_382);

assign newSel15_fu_2453_p3 = ((sel_tmp28_reg_3378[0:0] === 1'b1) ? vote_list_9_14_fu_378 : vote_list_9_13_fu_374);

assign newSel16_fu_2463_p3 = ((sel_tmp26_reg_3372[0:0] === 1'b1) ? vote_list_9_12_fu_370 : vote_list_9_11_fu_366);

assign newSel17_fu_2472_p3 = ((sel_tmp24_reg_3362[0:0] === 1'b1) ? vote_list_9_10_fu_362 : vote_list_9_16_fu_386);

assign newSel18_fu_2477_p3 = ((or_cond11_fu_2449_p2[0:0] === 1'b1) ? newSel14_fu_2444_p3 : newSel15_fu_2453_p3);

assign newSel19_fu_2491_p3 = ((or_cond13_fu_2468_p2[0:0] === 1'b1) ? newSel16_fu_2463_p3 : newSel17_fu_2472_p3);

assign newSel1_fu_2072_p3 = ((sel_tmp4_fu_2045_p2[0:0] === 1'b1) ? vote_list_9_10_fu_362 : vote_list_9_12_fu_370);

assign newSel20_fu_2563_p3 = ((sel_tmp38_fu_2557_p2[0:0] === 1'b1) ? vote_list_9_1_fu_358 : vote_list_9_16_fu_386);

assign newSel21_fu_2575_p3 = ((sel_tmp36_fu_2545_p2[0:0] === 1'b1) ? vote_list_9_15_fu_382 : vote_list_9_14_fu_378);

assign newSel22_fu_2587_p3 = ((sel_tmp34_fu_2533_p2[0:0] === 1'b1) ? vote_list_9_13_fu_374 : vote_list_9_12_fu_370);

assign newSel23_fu_2599_p3 = ((sel_tmp32_fu_2521_p2[0:0] === 1'b1) ? vote_list_9_11_fu_366 : vote_list_9_10_fu_362);

assign newSel24_fu_2605_p3 = ((or_cond15_fu_2569_p2[0:0] === 1'b1) ? newSel20_fu_2563_p3 : newSel21_fu_2575_p3);

assign newSel25_fu_2619_p3 = ((or_cond17_fu_2593_p2[0:0] === 1'b1) ? newSel22_fu_2587_p3 : newSel23_fu_2599_p3);

assign newSel26_fu_2627_p3 = ((or_cond19_fu_2613_p2[0:0] === 1'b1) ? newSel24_fu_2605_p3 : newSel25_fu_2619_p3);

assign newSel2_fu_2245_p3 = ((or_cond4_fu_2220_p2[0:0] === 1'b1) ? newSel7_fu_2214_p3 : newSel8_fu_2226_p3);

assign newSel3_fu_2118_p3 = ((sel_tmp10_fu_2112_p2[0:0] === 1'b1) ? vote_list_9_1_fu_358 : vote_list_9_12_fu_370);

assign newSel4_fu_2130_p3 = ((sel_tmp2_fu_2100_p2[0:0] === 1'b1) ? vote_list_9_11_fu_366 : vote_list_9_10_fu_362);

assign newSel5_fu_2136_p3 = ((or_cond1_fu_2124_p2[0:0] === 1'b1) ? newSel3_fu_2118_p3 : newSel4_fu_2130_p3);

assign newSel6_fu_2318_p3 = ((sel_tmp23_fu_2312_p2[0:0] === 1'b1) ? vote_list_9_1_fu_358 : vote_list_9_14_fu_378);

assign newSel7_fu_2214_p3 = ((sel_tmp17_fu_2208_p2[0:0] === 1'b1) ? vote_list_9_1_fu_358 : vote_list_9_13_fu_374);

assign newSel8_fu_2226_p3 = ((sel_tmp13_fu_2196_p2[0:0] === 1'b1) ? vote_list_9_12_fu_370 : vote_list_9_11_fu_366);

assign newSel9_fu_2238_p3 = ((sel_tmp11_fu_2184_p2[0:0] === 1'b1) ? vote_list_9_10_fu_362 : vote_list_9_14_fu_378);

assign newSel_fu_2060_p3 = ((sel_tmp8_fu_2055_p2[0:0] === 1'b1) ? vote_list_9_1_fu_358 : vote_list_9_11_fu_366);

assign not_tmp_13_1_fu_1965_p2 = (tmp_13_1_fu_1959_p2 ^ 1'd1);

assign not_tmp_4_fu_1455_p2 = (tmp_4_fu_1435_p2 ^ 1'd1);

assign or_cond10_fu_2362_p2 = (or_cond8_fu_2336_p2 | or_cond7_fu_2324_p2);

assign or_cond11_fu_2449_p2 = (sel_tmp30_reg_3389 | sel_tmp29_reg_3384);

assign or_cond12_fu_2458_p2 = (sel_tmp28_reg_3378 | sel_tmp27_fu_2439_p2);

assign or_cond13_fu_2468_p2 = (sel_tmp26_reg_3372 | sel_tmp25_reg_3367);

assign or_cond14_fu_2485_p2 = (or_cond12_fu_2458_p2 | or_cond11_fu_2449_p2);

assign or_cond15_fu_2569_p2 = (sel_tmp38_fu_2557_p2 | sel_tmp37_fu_2551_p2);

assign or_cond16_fu_2581_p2 = (sel_tmp36_fu_2545_p2 | sel_tmp35_fu_2539_p2);

assign or_cond17_fu_2593_p2 = (sel_tmp34_fu_2533_p2 | sel_tmp33_fu_2527_p2);

assign or_cond18_fu_2643_p2 = (sel_tmp32_reg_3406 | sel_tmp31_fu_2638_p2);

assign or_cond19_fu_2613_p2 = (or_cond16_fu_2581_p2 | or_cond15_fu_2569_p2);

assign or_cond1_fu_2124_p2 = (sel_tmp9_fu_2106_p2 | sel_tmp10_fu_2112_p2);

assign or_cond20_fu_2648_p2 = (or_cond18_fu_2643_p2 | or_cond17_reg_3411);

assign or_cond21_fu_2653_p2 = (or_cond20_fu_2648_p2 | or_cond19_reg_3416);

assign or_cond2_fu_2155_p2 = (sel_tmp_fu_2150_p2 | sel_tmp2_reg_3311);

assign or_cond3_fu_2160_p2 = (or_cond2_fu_2155_p2 | or_cond1_reg_3316);

assign or_cond4_fu_2220_p2 = (sel_tmp17_fu_2208_p2 | sel_tmp16_fu_2202_p2);

assign or_cond5_fu_2232_p2 = (sel_tmp13_fu_2196_p2 | sel_tmp12_fu_2190_p2);

assign or_cond6_fu_2253_p2 = (or_cond5_fu_2232_p2 | or_cond4_fu_2220_p2);

assign or_cond7_fu_2324_p2 = (sel_tmp23_fu_2312_p2 | sel_tmp22_fu_2306_p2);

assign or_cond8_fu_2336_p2 = (sel_tmp21_fu_2300_p2 | sel_tmp20_fu_2294_p2);

assign or_cond9_fu_2348_p2 = (sel_tmp19_fu_2288_p2 | sel_tmp18_fu_2282_p2);

assign or_cond_fu_2066_p2 = (sel_tmp8_fu_2055_p2 | sel_tmp5_fu_2050_p2);

assign p_shl_fu_1312_p3 = {{tmp_fu_1308_p1}, {2'd0}};

assign p_shl_mid1_fu_1366_p3 = {{tmp_5_fu_1362_p1}, {2'd0}};

assign phitmp_1_cast_cast_fu_1461_p1 = not_tmp_4_fu_1455_p2;

assign phitmp_2_cast_cast_fu_1507_p1 = phitmp_2_fu_1499_p3;

assign phitmp_2_fu_1499_p3 = ((icmp_fu_1493_p2[0:0] === 1'b1) ? 2'd2 : tmp_12_fu_1473_p1);

assign pos_1_1_fu_1465_p3 = ((tmp_15_1_fu_1449_p2[0:0] === 1'b1) ? phitmp_1_cast_cast_fu_1461_p1 : pos_1_fu_1441_p3);

assign pos_1_2_fu_1511_p3 = ((tmp_15_2_fu_1477_p2[0:0] === 1'b1) ? phitmp_2_cast_cast_fu_1507_p1 : pos_1_1_fu_1465_p3);

assign pos_1_fu_1441_p3 = ((tmp_4_fu_1435_p2[0:0] === 1'b1) ? 6'd0 : 6'd40);

assign sel_tmp10_fu_2112_p2 = ((max_vote_0_4_fu_2092_p3 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp11_fu_2184_p2 = ((max_vote_0_5_fu_2177_p3 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp12_fu_2190_p2 = ((max_vote_0_5_fu_2177_p3 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp13_fu_2196_p2 = ((max_vote_0_5_fu_2177_p3 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp14_fu_1605_p2 = (tmp_18_1_fu_1585_p2 ^ 1'd1);

assign sel_tmp15_fu_1611_p2 = (tmp_22_1_fu_1591_p2 & sel_tmp14_fu_1605_p2);

assign sel_tmp16_fu_2202_p2 = ((max_vote_0_5_fu_2177_p3 == 3'd4) ? 1'b1 : 1'b0);

assign sel_tmp17_fu_2208_p2 = ((max_vote_0_5_fu_2177_p3 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp18_fu_2282_p2 = ((max_vote_0_6_fu_2276_p3 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp19_fu_2288_p2 = ((max_vote_0_6_fu_2276_p3 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp1_fu_1997_p2 = ((max_vote_0_2_fu_1989_p3 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp20_fu_2294_p2 = ((max_vote_0_6_fu_2276_p3 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp21_fu_2300_p2 = ((max_vote_0_6_fu_2276_p3 == 3'd4) ? 1'b1 : 1'b0);

assign sel_tmp22_fu_2306_p2 = ((max_vote_0_6_fu_2276_p3 == 3'd5) ? 1'b1 : 1'b0);

assign sel_tmp23_fu_2312_p2 = ((max_vote_0_6_fu_2276_p3 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp24_fu_2397_p2 = ((max_vote_0_7_fu_2389_p3 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp25_fu_2403_p2 = ((max_vote_0_7_fu_2389_p3 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp26_fu_2409_p2 = ((max_vote_0_7_fu_2389_p3 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp27_fu_2439_p2 = ((max_vote_0_7_reg_3356 == 3'd4) ? 1'b1 : 1'b0);

assign sel_tmp28_fu_2415_p2 = ((max_vote_0_7_fu_2389_p3 == 3'd5) ? 1'b1 : 1'b0);

assign sel_tmp29_fu_2421_p2 = ((max_vote_0_7_fu_2389_p3 == 3'd6) ? 1'b1 : 1'b0);

assign sel_tmp2_fu_2100_p2 = ((max_vote_0_4_fu_2092_p3 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp30_fu_2427_p2 = ((max_vote_0_7_fu_2389_p3 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp31_fu_2638_p2 = ((max_vote_0_8_reg_3400 == 4'd1) ? 1'b1 : 1'b0);

assign sel_tmp32_fu_2521_p2 = ((max_vote_0_8_fu_2513_p3 == 4'd2) ? 1'b1 : 1'b0);

assign sel_tmp33_fu_2527_p2 = ((max_vote_0_8_fu_2513_p3 == 4'd3) ? 1'b1 : 1'b0);

assign sel_tmp34_fu_2533_p2 = ((max_vote_0_8_fu_2513_p3 == 4'd4) ? 1'b1 : 1'b0);

assign sel_tmp35_fu_2539_p2 = ((max_vote_0_8_fu_2513_p3 == 4'd5) ? 1'b1 : 1'b0);

assign sel_tmp36_fu_2545_p2 = ((max_vote_0_8_fu_2513_p3 == 4'd6) ? 1'b1 : 1'b0);

assign sel_tmp37_fu_2551_p2 = ((max_vote_0_8_fu_2513_p3 == 4'd7) ? 1'b1 : 1'b0);

assign sel_tmp38_fu_2557_p2 = ((max_vote_0_8_fu_2513_p3 == 4'd0) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_2011_p2 = ((max_vote_0_2_fu_1989_p3 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp4_fu_2045_p2 = ((max_vote_0_3_reg_3288 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp5_fu_2050_p2 = ((max_vote_0_3_reg_3288 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp6_fu_1549_p2 = (icmp1_fu_1529_p2 ^ 1'd1);

assign sel_tmp7_fu_1555_p2 = (tmp_9_fu_1535_p2 & sel_tmp6_fu_1549_p2);

assign sel_tmp8_fu_2055_p2 = ((max_vote_0_3_reg_3288 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp9_fu_2106_p2 = ((max_vote_0_4_fu_2092_p3 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp_fu_2150_p2 = ((max_vote_0_4_reg_3305 == 3'd1) ? 1'b1 : 1'b0);

assign tmp_10_fu_2681_p1 = index[1:0];

assign tmp_11_fu_1811_p1 = tmp_1_fu_1799_p5[3:0];

assign tmp_12_fu_1473_p1 = pos_1_1_fu_1465_p3[1:0];

assign tmp_13_1_fu_1959_p2 = (($signed(vote_list_9_10_fu_362) < $signed(vote_list_9_1_fu_358)) ? 1'b1 : 1'b0);

assign tmp_13_2_fu_1983_p2 = (($signed(vote_list_9_11_fu_366) < $signed(vote_list_load_2_2_p_fu_1975_p3)) ? 1'b1 : 1'b0);

assign tmp_13_3_fu_2025_p2 = (($signed(vote_list_9_12_fu_370) < $signed(vote_list_9_3_fu_2017_p3)) ? 1'b1 : 1'b0);

assign tmp_13_4_fu_2086_p2 = (($signed(vote_list_9_13_fu_374) < $signed(vote_list_9_4_fu_2078_p3)) ? 1'b1 : 1'b0);

assign tmp_13_5_fu_2171_p2 = (($signed(vote_list_9_14_fu_378) < $signed(vote_list_9_5_fu_2165_p3)) ? 1'b1 : 1'b0);

assign tmp_13_6_fu_2267_p2 = (($signed(vote_list_9_15_fu_382) < $signed(vote_list_9_6_fu_2259_p3)) ? 1'b1 : 1'b0);

assign tmp_13_7_fu_2383_p2 = (($signed(vote_list_9_16_fu_386) < $signed(vote_list_9_7_fu_2375_p3)) ? 1'b1 : 1'b0);

assign tmp_13_8_fu_2507_p2 = (($signed(vote_list_9_17_fu_390) < $signed(vote_list_9_8_fu_2499_p3)) ? 1'b1 : 1'b0);

assign tmp_13_9_fu_2664_p2 = (($signed(vote_list_9_18_fu_394) < $signed(vote_list_9_9_fu_2658_p3)) ? 1'b1 : 1'b0);

assign tmp_13_fu_1483_p4 = {{pos_1_1_fu_1465_p3[5:2]}};

assign tmp_14_fu_1519_p4 = {{pos_1_2_fu_1511_p3[5:1]}};

assign tmp_15_1_fu_1449_p2 = (($signed(ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556) < $signed(min_distance_list_2_1_7_reg_525)) ? 1'b1 : 1'b0);

assign tmp_15_2_fu_1477_p2 = (($signed(ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556) < $signed(min_distance_list_2_1_reg_515)) ? 1'b1 : 1'b0);

assign tmp_18_1_fu_1585_p2 = ((pos_1_2_fu_1511_p3 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_22_1_fu_1591_p2 = ((pos_1_2_fu_1511_p3 == 6'd1) ? 1'b1 : 1'b0);

assign tmp_3_fu_1815_p11 = tmp_1_fu_1799_p5[3:0];

assign tmp_4_fu_1435_p2 = (($signed(ap_phi_reg_pp0_iter1_min_distance_list_2_reg_556) < $signed(min_distance_list_1_1_reg_535)) ? 1'b1 : 1'b0);

assign tmp_5_fu_1362_p1 = i_s_fu_1352_p2[3:0];

assign tmp_5_t_fu_1410_p2 = (tmp_7_fu_1406_p1 + tmp_8_mid2_fu_1380_p3);

assign tmp_7_fu_1406_p1 = j_mid2_fu_1344_p3;

assign tmp_8_fu_1320_p2 = (p_shl_fu_1312_p3 - i3_cast_fu_1304_p1);

assign tmp_8_mid1_fu_1374_p2 = (p_shl_mid1_fu_1366_p3 - i3_cast_mid1_fu_1358_p1);

assign tmp_8_mid2_fu_1380_p3 = ((exitcond_fu_1338_p2[0:0] === 1'b1) ? tmp_8_mid1_fu_1374_p2 : tmp_8_fu_1320_p2);

assign tmp_9_fu_1535_p2 = ((pos_1_2_fu_1511_p3 == 6'd2) ? 1'b1 : 1'b0);

assign tmp_V_1_fu_2697_p1 = max_vote_0_9_reg_3426;

assign tmp_fu_1308_p1 = ap_phi_mux_i3_phi_fu_478_p4[3:0];

assign tmp_s_fu_2685_p2 = ((tmp_10_fu_2681_p1 == 2'd1) ? 1'b1 : 1'b0);

assign vote_list_0_fu_1841_p2 = (32'd1 + tmp_3_fu_1815_p12);

assign vote_list_9_2_fu_2003_p3 = ((sel_tmp1_fu_1997_p2[0:0] === 1'b1) ? vote_list_9_10_fu_362 : vote_list_9_11_fu_366);

assign vote_list_9_3_fu_2017_p3 = ((sel_tmp3_fu_2011_p2[0:0] === 1'b1) ? vote_list_9_1_fu_358 : vote_list_9_2_fu_2003_p3);

assign vote_list_9_4_fu_2078_p3 = ((or_cond_fu_2066_p2[0:0] === 1'b1) ? newSel_fu_2060_p3 : newSel1_fu_2072_p3);

assign vote_list_9_5_fu_2165_p3 = ((or_cond3_fu_2160_p2[0:0] === 1'b1) ? newSel5_reg_3321 : vote_list_9_13_fu_374);

assign vote_list_9_6_fu_2259_p3 = ((or_cond6_fu_2253_p2[0:0] === 1'b1) ? newSel2_fu_2245_p3 : newSel9_fu_2238_p3);

assign vote_list_9_7_fu_2375_p3 = ((or_cond10_fu_2362_p2[0:0] === 1'b1) ? newSel12_fu_2354_p3 : newSel13_fu_2368_p3);

assign vote_list_9_8_fu_2499_p3 = ((or_cond14_fu_2485_p2[0:0] === 1'b1) ? newSel18_fu_2477_p3 : newSel19_fu_2491_p3);

assign vote_list_9_9_fu_2658_p3 = ((or_cond21_fu_2653_p2[0:0] === 1'b1) ? newSel26_reg_3421 : vote_list_9_17_fu_390);

assign vote_list_load_2_2_p_fu_1975_p3 = ((tmp_13_1_fu_1959_p2[0:0] === 1'b1) ? vote_list_9_1_fu_358 : vote_list_9_10_fu_362);

always @ (posedge ap_clk) begin
    index[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //knn_vote_cluster1
