;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 9/7/2012 4:26:29 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF7F  	GOTO        254
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_UART1_Init:
;__Lib_UART_c67.c,15 :: 		
;__Lib_UART_c67.c,18 :: 		
0x001C	0x0ECA      	MOVLW       _UART1_Write
0x001E	0x6E1A      	MOVWF       _UART_Wr_Ptr 
0x0020	0x0E00      	MOVLW       hi_addr(_UART1_Write)
0x0022	0x6E1B      	MOVWF       _UART_Wr_Ptr+1 
0x0024	0x0E2A      	MOVLW       FARG_UART1_Write_data_
0x0026	0x6E1C      	MOVWF       _UART_Wr_Ptr+2 
0x0028	0x0E00      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x002A	0x6E1D      	MOVWF       _UART_Wr_Ptr+3 
;__Lib_UART_c67.c,19 :: 		
0x002C	0x0EFF      	MOVLW       _UART1_Read
0x002E	0x6E26      	MOVWF       _UART_Rd_Ptr 
0x0030	0x0EFF      	MOVLW       hi_addr(_UART1_Read)
0x0032	0x6E27      	MOVWF       _UART_Rd_Ptr+1 
0x0034	0x0E00      	MOVLW       0
0x0036	0x6E28      	MOVWF       _UART_Rd_Ptr+2 
0x0038	0x0E00      	MOVLW       0
0x003A	0x6E29      	MOVWF       _UART_Rd_Ptr+3 
;__Lib_UART_c67.c,20 :: 		
0x003C	0x0EFF      	MOVLW       _UART1_Data_Ready
0x003E	0x6E22      	MOVWF       _UART_Rdy_Ptr 
0x0040	0x0EFF      	MOVLW       hi_addr(_UART1_Data_Ready)
0x0042	0x6E23      	MOVWF       _UART_Rdy_Ptr+1 
0x0044	0x0E00      	MOVLW       0
0x0046	0x6E24      	MOVWF       _UART_Rdy_Ptr+2 
0x0048	0x0E00      	MOVLW       0
0x004A	0x6E25      	MOVWF       _UART_Rdy_Ptr+3 
;__Lib_UART_c67.c,21 :: 		
0x004C	0x0EFF      	MOVLW       _UART1_Tx_Idle
0x004E	0x6E1E      	MOVWF       _UART_Tx_Idle_Ptr 
0x0050	0x0EFF      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x0052	0x6E1F      	MOVWF       _UART_Tx_Idle_Ptr+1 
0x0054	0x0E00      	MOVLW       0
0x0056	0x6E20      	MOVWF       _UART_Tx_Idle_Ptr+2 
0x0058	0x0E00      	MOVLW       0
0x005A	0x6E21      	MOVWF       _UART_Tx_Idle_Ptr+3 
;__Lib_UART_c67.c,23 :: 		
0x005C	0x8AAC      	BSF         TXSTA, 5 
;__Lib_UART_c67.c,24 :: 		
0x005E	0x0E90      	MOVLW       144
0x0060	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67.c,25 :: 		
0x0062	0x8E94      	BSF         TRISC7_bit, 7 
;__Lib_UART_c67.c,26 :: 		
0x0064	0x9C94      	BCF         TRISC6_bit, 6 
;__Lib_UART_c67.c,28 :: 		
L_UART1_Init0:
0x0066	0xAA9E      	BTFSS       PIR1, 5 
0x0068	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67.c,29 :: 		
0x006A	0xF000CFAE  	MOVFF       RCREG, R0
0x006E	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67.c,30 :: 		
0x0070	0x0012      	RETURN      0
; end of _UART1_Init
_Delay_22us:
;__Lib_Delays.c,15 :: 		void Delay_22us() {
;__Lib_Delays.c,16 :: 		Delay_us(22);
0x0072	0x0E24      	MOVLW       36
0x0074	0x6E0D      	MOVWF       R13, 0
L_Delay_22us1:
0x0076	0x2E0D      	DECFSZ      R13, 1, 0
0x0078	0xD7FE      	BRA         L_Delay_22us1
0x007A	0x0000      	NOP
;__Lib_Delays.c,17 :: 		}
0x007C	0x0012      	RETURN      0
; end of _Delay_22us
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x007E	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x0080	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x0084	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x0086	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x0088	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x008A	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
0x008C	0x0012      	RETURN      0
; end of ___CC2DW
_ADC_Read:
;__Lib_ADC_A_C.c,41 :: 		
;__Lib_ADC_A_C.c,44 :: 		
0x008E	0x6AC2      	CLRF        ADCON0 
;__Lib_ADC_A_C.c,45 :: 		
0x0090	0x0EC0      	MOVLW       192
0x0092	0x12C2      	IORWF       ADCON0, 1 
;__Lib_ADC_A_C.c,46 :: 		
0x0094	0x8CC1      	BSF         ADCON1, 6 
;__Lib_ADC_A_C.c,48 :: 		
0x0096	0x8EC1      	BSF         ADCON1, 7 
;__Lib_ADC_A_C.c,49 :: 		
0x0098	0xF000C02A  	MOVFF       FARG_ADC_Read_channel, R0
0x009C	0x3600      	RLCF        R0, 1 
0x009E	0x9000      	BCF         R0, 0 
0x00A0	0x3600      	RLCF        R0, 1 
0x00A2	0x9000      	BCF         R0, 0 
0x00A4	0x3600      	RLCF        R0, 1 
0x00A6	0x9000      	BCF         R0, 0 
0x00A8	0x5000      	MOVF        R0, 0 
0x00AA	0x12C2      	IORWF       ADCON0, 1 
;__Lib_ADC_A_C.c,50 :: 		
0x00AC	0x80C2      	BSF         ADCON0, 0 
;__Lib_ADC_A_C.c,51 :: 		
0x00AE	0xDFE1      	RCALL       _Delay_22us
;__Lib_ADC_A_C.c,52 :: 		
0x00B0	0x84C2      	BSF         ADCON0, 2 
;__Lib_ADC_A_C.c,53 :: 		
L_ADC_Read2:
0x00B2	0xA4C2      	BTFSS       ADCON0, 2 
0x00B4	0xD001      	BRA         L_ADC_Read3
;__Lib_ADC_A_C.c,54 :: 		
0x00B6	0xD7FD      	BRA         L_ADC_Read2
L_ADC_Read3:
;__Lib_ADC_A_C.c,56 :: 		
0x00B8	0xF001CFC4  	MOVFF       ADRESH, R1
0x00BC	0x6A00      	CLRF        R0 
;__Lib_ADC_A_C.c,57 :: 		
0x00BE	0x50C3      	MOVF        ADRESL, 0 
0x00C0	0x1200      	IORWF       R0, 1 
0x00C2	0x0E00      	MOVLW       0
0x00C4	0x1201      	IORWF       R1, 1 
;__Lib_ADC_A_C.c,58 :: 		
0x00C6	0x90C2      	BCF         ADCON0, 0 
;__Lib_ADC_A_C.c,60 :: 		
;__Lib_ADC_A_C.c,61 :: 		
0x00C8	0x0012      	RETURN      0
; end of _ADC_Read
_UART1_Write:
;__Lib_UART_c67.c,58 :: 		
;__Lib_UART_c67.c,59 :: 		
L_UART1_Write3:
0x00CA	0xB2AC      	BTFSC       TXSTA, 1 
0x00CC	0xD002      	BRA         L_UART1_Write4
;__Lib_UART_c67.c,60 :: 		
0x00CE	0x0000      	NOP
0x00D0	0xD7FC      	BRA         L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_c67.c,61 :: 		
0x00D2	0xFFADC02A  	MOVFF       FARG_UART1_Write_data_, TXREG
;__Lib_UART_c67.c,62 :: 		
0x00D6	0x0012      	RETURN      0
; end of _UART1_Write
_configureation:
;main v1.0.c,6 :: 		void configureation(){
;main v1.0.c,12 :: 		UART1_Init(9600);
0x00D8	0x0E81      	MOVLW       129
0x00DA	0x6EAF      	MOVWF       SPBRG 
0x00DC	0x84AC      	BSF         TXSTA, 2, 0
0x00DE	0xDF9E      	RCALL       _UART1_Init
;main v1.0.c,13 :: 		TRISD=0;
0x00E0	0x6A95      	CLRF        TRISD 
;main v1.0.c,14 :: 		TRISC=0;
0x00E2	0x6A94      	CLRF        TRISC 
;main v1.0.c,15 :: 		TRISB=0;
0x00E4	0x6A93      	CLRF        TRISB 
;main v1.0.c,22 :: 		TRISA=255;
0x00E6	0x0EFF      	MOVLW       255
0x00E8	0x6E92      	MOVWF       TRISA 
;main v1.0.c,24 :: 		ADCON0 = 0b11000001;
0x00EA	0x0EC1      	MOVLW       193
0x00EC	0x6EC2      	MOVWF       ADCON0 
;main v1.0.c,25 :: 		ADCON1 = 0b00000000;
0x00EE	0x6AC1      	CLRF        ADCON1 
;main v1.0.c,31 :: 		TRISA = 0b11111111;
0x00F0	0x0EFF      	MOVLW       255
0x00F2	0x6E92      	MOVWF       TRISA 
;main v1.0.c,37 :: 		PORTA = 0;
0x00F4	0x6A80      	CLRF        PORTA 
;main v1.0.c,43 :: 		INTCON.ADIF = 0;
0x00F6	0x9CF2      	BCF         INTCON, 6 
;main v1.0.c,44 :: 		INTCON.ADIE = 1;
0x00F8	0x8CF2      	BSF         INTCON, 6 
;main v1.0.c,45 :: 		INTCON.GIE = 1;
0x00FA	0x8EF2      	BSF         INTCON, 7 
;main v1.0.c,47 :: 		}
0x00FC	0x0012      	RETURN      0
; end of _configureation
_main:
;main v1.0.c,60 :: 		void main() {
;main v1.0.c,61 :: 		configureation();
0x00FE	0xDFEC      	RCALL       _configureation
;main v1.0.c,63 :: 		for(counter=1; counter<128; counter++){
0x0100	0x0E01      	MOVLW       1
0x0102	0x6E15      	MOVWF       _counter 
0x0104	0x0E00      	MOVLW       0
0x0106	0x6E16      	MOVWF       _counter+1 
L_main2:
0x0108	0x0E80      	MOVLW       128
0x010A	0x1816      	XORWF       _counter+1, 0 
0x010C	0x6E00      	MOVWF       R0 
0x010E	0x0E80      	MOVLW       128
0x0110	0x5C00      	SUBWF       R0, 0 
0x0112	0xE102      	BNZ         L__main23
0x0114	0x0E80      	MOVLW       128
0x0116	0x5C15      	SUBWF       _counter, 0 
L__main23:
0x0118	0xE214      	BC          L_main3
;main v1.0.c,64 :: 		UART1_Write(counter);
0x011A	0xF02AC015  	MOVFF       _counter, FARG_UART1_Write_data_
0x011E	0xDFD5      	RCALL       _UART1_Write
;main v1.0.c,65 :: 		delay_ms(100);
0x0120	0x0E03      	MOVLW       3
0x0122	0x6E0B      	MOVWF       R11, 0
0x0124	0x0E8A      	MOVLW       138
0x0126	0x6E0C      	MOVWF       R12, 0
0x0128	0x0E55      	MOVLW       85
0x012A	0x6E0D      	MOVWF       R13, 0
L_main5:
0x012C	0x2E0D      	DECFSZ      R13, 1, 0
0x012E	0xD7FE      	BRA         L_main5
0x0130	0x2E0C      	DECFSZ      R12, 1, 0
0x0132	0xD7FC      	BRA         L_main5
0x0134	0x2E0B      	DECFSZ      R11, 1, 0
0x0136	0xD7FA      	BRA         L_main5
0x0138	0x0000      	NOP
0x013A	0x0000      	NOP
;main v1.0.c,63 :: 		for(counter=1; counter<128; counter++){
0x013C	0x4A15      	INFSNZ      _counter, 1 
0x013E	0x2A16      	INCF        _counter+1, 1 
;main v1.0.c,66 :: 		}
0x0140	0xD7E3      	BRA         L_main2
L_main3:
;main v1.0.c,67 :: 		temp_res = 'Z';
0x0142	0x0E5A      	MOVLW       90
0x0144	0x6E17      	MOVWF       _temp_res 
0x0146	0x0E00      	MOVLW       0
0x0148	0x6E18      	MOVWF       _temp_res+1 
;main v1.0.c,69 :: 		do {
L_main6:
;main v1.0.c,70 :: 		temp_res = ADC_Read(0);   // Get 10-bit results of AD conversion
0x014A	0x6A2A      	CLRF        FARG_ADC_Read_channel 
0x014C	0xDFA0      	RCALL       _ADC_Read
0x014E	0xF017C000  	MOVFF       R0, _temp_res
0x0152	0xF018C001  	MOVFF       R1, _temp_res+1
;main v1.0.c,71 :: 		PORTB = temp_res;         // Send lower 8 bits to PORTB
0x0156	0xFF81C000  	MOVFF       R0, PORTB
;main v1.0.c,72 :: 		PORTC = temp_res >> 8;    // Send 2 most significant bits to RC1, RC0
0x015A	0xF002C001  	MOVFF       R1, R2
0x015E	0x6A03      	CLRF        R3 
0x0160	0xFF82C002  	MOVFF       R2, PORTC
;main v1.0.c,75 :: 		if(temp_res<500 && temp_res >=400){
0x0164	0x0E01      	MOVLW       1
0x0166	0x5C01      	SUBWF       R1, 0 
0x0168	0xE102      	BNZ         L__main24
0x016A	0x0EF4      	MOVLW       244
0x016C	0x5C00      	SUBWF       R0, 0 
L__main24:
0x016E	0xE208      	BC          L_main11
0x0170	0x0E01      	MOVLW       1
0x0172	0x5C18      	SUBWF       _temp_res+1, 0 
0x0174	0xE102      	BNZ         L__main25
0x0176	0x0E90      	MOVLW       144
0x0178	0x5C17      	SUBWF       _temp_res, 0 
L__main25:
0x017A	0xE302      	BNC         L_main11
L__main21:
;main v1.0.c,76 :: 		command = 'A';
0x017C	0x0E41      	MOVLW       65
0x017E	0x6E19      	MOVWF       _command 
;main v1.0.c,78 :: 		}
L_main11:
;main v1.0.c,81 :: 		if(temp_res<400 && temp_res >=300){
0x0180	0x0E01      	MOVLW       1
0x0182	0x5C18      	SUBWF       _temp_res+1, 0 
0x0184	0xE102      	BNZ         L__main26
0x0186	0x0E90      	MOVLW       144
0x0188	0x5C17      	SUBWF       _temp_res, 0 
L__main26:
0x018A	0xE208      	BC          L_main14
0x018C	0x0E01      	MOVLW       1
0x018E	0x5C18      	SUBWF       _temp_res+1, 0 
0x0190	0xE102      	BNZ         L__main27
0x0192	0x0E2C      	MOVLW       44
0x0194	0x5C17      	SUBWF       _temp_res, 0 
L__main27:
0x0196	0xE302      	BNC         L_main14
L__main20:
;main v1.0.c,82 :: 		command = 'B';
0x0198	0x0E42      	MOVLW       66
0x019A	0x6E19      	MOVWF       _command 
;main v1.0.c,83 :: 		}
L_main14:
;main v1.0.c,86 :: 		if(temp_res<300 && temp_res >=200){
0x019C	0x0E01      	MOVLW       1
0x019E	0x5C18      	SUBWF       _temp_res+1, 0 
0x01A0	0xE102      	BNZ         L__main28
0x01A2	0x0E2C      	MOVLW       44
0x01A4	0x5C17      	SUBWF       _temp_res, 0 
L__main28:
0x01A6	0xE208      	BC          L_main17
0x01A8	0x0E00      	MOVLW       0
0x01AA	0x5C18      	SUBWF       _temp_res+1, 0 
0x01AC	0xE102      	BNZ         L__main29
0x01AE	0x0EC8      	MOVLW       200
0x01B0	0x5C17      	SUBWF       _temp_res, 0 
L__main29:
0x01B2	0xE302      	BNC         L_main17
L__main19:
;main v1.0.c,87 :: 		command = 'C';
0x01B4	0x0E43      	MOVLW       67
0x01B6	0x6E19      	MOVWF       _command 
;main v1.0.c,88 :: 		}
L_main17:
;main v1.0.c,90 :: 		UART1_Write(command);
0x01B8	0xF02AC019  	MOVFF       _command, FARG_UART1_Write_data_
0x01BC	0xDF86      	RCALL       _UART1_Write
;main v1.0.c,91 :: 		delay_ms(100);
0x01BE	0x0E03      	MOVLW       3
0x01C0	0x6E0B      	MOVWF       R11, 0
0x01C2	0x0E8A      	MOVLW       138
0x01C4	0x6E0C      	MOVWF       R12, 0
0x01C6	0x0E55      	MOVLW       85
0x01C8	0x6E0D      	MOVWF       R13, 0
L_main18:
0x01CA	0x2E0D      	DECFSZ      R13, 1, 0
0x01CC	0xD7FE      	BRA         L_main18
0x01CE	0x2E0C      	DECFSZ      R12, 1, 0
0x01D0	0xD7FC      	BRA         L_main18
0x01D2	0x2E0B      	DECFSZ      R11, 1, 0
0x01D4	0xD7FA      	BRA         L_main18
0x01D6	0x0000      	NOP
0x01D8	0x0000      	NOP
;main v1.0.c,108 :: 		} while(1);
0x01DA	0xD7B7      	BRA         L_main6
;main v1.0.c,110 :: 		}
0x01DC	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [86]    _UART1_Init
0x0072      [12]    _Delay_22us
0x007E      [16]    ___CC2DW
0x008E      [60]    _ADC_Read
0x00CA      [14]    _UART1_Write
0x00D8      [38]    _configureation
0x00FE     [224]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    R0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATSda_temp_sda_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATScl_temp_scl_L0
0x0000       [1]    EEPROM_Write_SaveINTCON_L0
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    FLASH_Erase_64_SaveINTCON_L0
0x0001       [1]    __Lib_PS2_Wait_Falling_nsample_L0
0x0001       [1]    __Lib_TFT_JPEG_FileRead_i_L0
0x0001       [1]    I2C1_Rd_tmp_L0
0x0001       [1]    ispunct_rslt_L0
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0001       [2]    FLASH_Read_N_Bytes_i_L0
0x0001       [1]    FLASH_Erase_Write_64_i_L0
0x0001       [1]    R1
0x0001       [1]    FLASH_Write_8_i_L0
0x0001       [1]    __Lib_TFT_JPEG_FileReadBytes_Result_L0
0x0002       [2]    strlen_cp_L0
0x0002       [2]    memchr_s_L0
0x0002       [2]    memcpy_dd_L0
0x0002       [1]    FLASH_Erase_Write_64_j_L0
0x0002       [1]    FLASH_Write_8_SaveINTCON_L0
0x0002       [1]    R2
0x0002       [2]    memset_pp_L0
0x0003       [1]    R3
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON_L0
0x0003       [2]    Ltrim_original_L0
0x0003       [2]    memmove_tt_L0
0x0004       [2]    strncat_cp_L0
0x0004       [2]    strcat_cp_L0
0x0004       [2]    strncpy_cp_L0
0x0004       [2]    frexp_pom_L0
0x0004       [2]    strcpy_cp_L0
0x0004       [2]    memcpy_ss_L0
0x0004       [1]    R4
0x0005       [2]    Ltrim_p_L0
0x0005       [1]    __Lib_TFT__TFT_Write_Char_Return_Pos_xCnt_L0
0x0005       [2]    LongIntToHex_input_half_L0
0x0005       [2]    LongWordToHex_input_half_L0
0x0005       [2]    memmove_ff_L0
0x0005       [1]    R5
0x0006       [1]    R6
0x0006       [1]    __Lib_TFT__TFT_Write_Char_Return_Pos_yCnt_L0
0x0007       [2]    __Lib_TFT__TFT_Write_Char_Return_Pos_y_L0
0x0007       [1]    R7
0x0007       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bLength_L0
0x0008       [1]    R8
0x0008       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bTable_L0
0x0009       [1]    R9
0x0009       [1]    __Lib_TFT__TFT_Write_Char_Return_Pos_mask_L0
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [2]    _counter
0x0017       [2]    _temp_res
0x0019       [1]    _command
0x001A       [4]    _UART_Wr_Ptr
0x001E       [4]    _UART_Tx_Idle_Ptr
0x0022       [4]    _UART_Rdy_Ptr
0x0026       [4]    _UART_Rd_Ptr
0x002A       [1]    FARG_UART1_Write_data_
0x002A       [1]    FARG_ADC_Read_channel
0x0F80       [0]    RA3_bit
0x0F80       [0]    RA1_bit
0x0F80       [0]    RA2_bit
0x0F80       [0]    RA6_bit
0x0F80       [1]    PORTA
0x0F80       [0]    RA4_bit
0x0F80       [0]    RA5_bit
0x0F80       [0]    RA0_bit
0x0F81       [0]    RB1_bit
0x0F81       [0]    RB2_bit
0x0F81       [1]    PORTB
0x0F81       [0]    RB0_bit
0x0F81       [0]    RB3_bit
0x0F81       [0]    RB6_bit
0x0F81       [0]    RB7_bit
0x0F81       [0]    RB4_bit
0x0F81       [0]    RB5_bit
0x0F82       [0]    RC2_bit
0x0F82       [0]    RC3_bit
0x0F82       [0]    RC0_bit
0x0F82       [0]    RC1_bit
0x0F82       [0]    RC4_bit
0x0F82       [0]    RC7_bit
0x0F82       [1]    PORTC
0x0F82       [0]    RC5_bit
0x0F82       [0]    RC6_bit
0x0F83       [0]    RD1_bit
0x0F83       [0]    RD2_bit
0x0F83       [1]    PORTD
0x0F83       [0]    RD0_bit
0x0F83       [0]    RD3_bit
0x0F83       [0]    RD7_bit
0x0F83       [0]    RD6_bit
0x0F83       [0]    RD4_bit
0x0F83       [0]    RD5_bit
0x0F84       [0]    RE0_bit
0x0F84       [1]    PORTE
0x0F84       [0]    RE2_bit
0x0F84       [0]    RE1_bit
0x0F89       [1]    LATA
0x0F89       [0]    LATA2_bit
0x0F89       [0]    LATA3_bit
0x0F89       [0]    LATA0_bit
0x0F89       [0]    LATA1_bit
0x0F89       [0]    LATA4_bit
0x0F89       [0]    LATA5_bit
0x0F89       [0]    LATA6_bit
0x0F8A       [0]    LATB3_bit
0x0F8A       [0]    LATB4_bit
0x0F8A       [0]    LATB2_bit
0x0F8A       [0]    LATB0_bit
0x0F8A       [0]    LATB1_bit
0x0F8A       [0]    LATB7_bit
0x0F8A       [1]    LATB
0x0F8A       [0]    LATB5_bit
0x0F8A       [0]    LATB6_bit
0x0F8B       [0]    LATC2_bit
0x0F8B       [0]    LATC3_bit
0x0F8B       [0]    LATC0_bit
0x0F8B       [0]    LATC1_bit
0x0F8B       [0]    LATC4_bit
0x0F8B       [0]    LATC7_bit
0x0F8B       [1]    LATC
0x0F8B       [0]    LATC5_bit
0x0F8B       [0]    LATC6_bit
0x0F8C       [0]    LATD2_bit
0x0F8C       [0]    LATD3_bit
0x0F8C       [0]    LATD0_bit
0x0F8C       [0]    LATD1_bit
0x0F8C       [0]    LATD6_bit
0x0F8C       [0]    LATD7_bit
0x0F8C       [0]    LATD4_bit
0x0F8C       [0]    LATD5_bit
0x0F8C       [1]    LATD
0x0F8D       [0]    LATE0_bit
0x0F8D       [0]    LATE2_bit
0x0F8D       [0]    LATE1_bit
0x0F8D       [1]    LATE
0x0F92       [0]    TRISA2_bit
0x0F92       [0]    TRISA3_bit
0x0F92       [0]    TRISA1_bit
0x0F92       [0]    TRISA0_bit
0x0F92       [0]    TRISA4_bit
0x0F92       [0]    TRISA5_bit
0x0F92       [1]    TRISA
0x0F92       [0]    TRISA6_bit
0x0F93       [0]    TRISB5_bit
0x0F93       [0]    TRISB6_bit
0x0F93       [0]    TRISB4_bit
0x0F93       [0]    TRISB3_bit
0x0F93       [0]    TRISB0_bit
0x0F93       [1]    TRISB
0x0F93       [0]    TRISB2_bit
0x0F93       [0]    TRISB1_bit
0x0F93       [0]    TRISB7_bit
0x0F94       [0]    TRISC5_bit
0x0F94       [0]    TRISC4_bit
0x0F94       [0]    TRISC6_bit
0x0F94       [1]    TRISC
0x0F94       [0]    TRISC7_bit
0x0F94       [0]    TRISC1_bit
0x0F94       [0]    TRISC0_bit
0x0F94       [0]    TRISC3_bit
0x0F94       [0]    TRISC2_bit
0x0F95       [1]    TRISD
0x0F95       [0]    TRISD7_bit
0x0F95       [0]    TRISD6_bit
0x0F95       [0]    TRISD5_bit
0x0F95       [0]    TRISD2_bit
0x0F95       [0]    TRISD1_bit
0x0F95       [0]    TRISD0_bit
0x0F95       [0]    TRISD3_bit
0x0F95       [0]    TRISD4_bit
0x0F96       [0]    IBF_TRISE_bit
0x0F96       [0]    IBF_bit
0x0F96       [0]    OBF_TRISE_bit
0x0F96       [0]    OBF_bit
0x0F96       [0]    PSPMODE_bit
0x0F96       [0]    IBOV_bit
0x0F96       [0]    TRISE1_bit
0x0F96       [0]    TRISE0_bit
0x0F96       [1]    TRISE
0x0F96       [0]    IBOV_TRISE_bit
0x0F96       [0]    PSPMODE_TRISE_bit
0x0F96       [0]    TRISE2_bit
0x0F9D       [0]    SSPIE_bit
0x0F9D       [0]    CCP1IE_bit
0x0F9D       [0]    ADIE_bit
0x0F9D       [0]    TMR1IE_bit
0x0F9D       [0]    PSPIE_bit
0x0F9D       [0]    TXIE_bit
0x0F9D       [0]    TMR2IE_bit
0x0F9D       [0]    RCIE_bit
0x0F9D       [1]    PIE1
0x0F9E       [1]    PIR1
0x0F9E       [0]    CCP1IF_bit
0x0F9E       [0]    SSPIF_bit
0x0F9E       [0]    TMR1IF_bit
0x0F9E       [0]    TMR2IF_bit
0x0F9E       [0]    ADIF_bit
0x0F9E       [0]    PSPIF_bit
0x0F9E       [0]    RCIF_bit
0x0F9E       [0]    TXIF_bit
0x0F9F       [0]    ADIP_bit
0x0F9F       [0]    RCIP_bit
0x0F9F       [0]    TMR2IP_bit
0x0F9F       [0]    TMR1IP_bit
0x0F9F       [0]    CCP1IP_bit
0x0F9F       [0]    TXIP_bit
0x0F9F       [0]    SSPIP_bit
0x0F9F       [0]    PSPIP_bit
0x0F9F       [1]    IPR1
0x0FA0       [0]    BCLIE_bit
0x0FA0       [1]    PIE2
0x0FA0       [0]    EEIE_bit
0x0FA0       [0]    TMR3IE_bit
0x0FA0       [0]    CCP2IE_bit
0x0FA0       [0]    LVDIE_bit
0x0FA1       [0]    TMR3IF_bit
0x0FA1       [1]    PIR2
0x0FA1       [0]    LVDIF_bit
0x0FA1       [0]    BCLIF_bit
0x0FA1       [0]    EEIF_bit
0x0FA1       [0]    CCP2IF_bit
0x0FA2       [0]    CCP2IP_bit
0x0FA2       [0]    EEIP_bit
0x0FA2       [0]    TMR3IP_bit
0x0FA2       [0]    BCLIP_bit
0x0FA2       [0]    LVDIP_bit
0x0FA2       [1]    IPR2
0x0FA6       [0]    WRERR_bit
0x0FA6       [0]    WREN_bit
0x0FA6       [0]    WR_bit
0x0FA6       [0]    RD_bit
0x0FA6       [1]    EECON1
0x0FA6       [0]    CFGS_bit
0x0FA6       [0]    EEPGD_bit
0x0FA6       [0]    FREE_bit
0x0FA7       [1]    EECON2
0x0FA8       [1]    EEDATA
0x0FA9       [1]    EEADR
0x0FAB       [0]    RC9_bit
0x0FAB       [0]    NOT_RC8_bit
0x0FAB       [0]    RC8_9_bit
0x0FAB       [1]    RCSTA
0x0FAB       [0]    SPEN_bit
0x0FAB       [0]    RX9_bit
0x0FAB       [0]    SREN_bit
0x0FAB       [0]    OERR_bit
0x0FAB       [0]    RX9D_bit
0x0FAB       [0]    RCD8_bit
0x0FAB       [0]    CREN_bit
0x0FAB       [0]    ADDEN_bit
0x0FAB       [0]    FERR_bit
0x0FAC       [0]    TRMT_bit
0x0FAC       [0]    TX9_bit
0x0FAC       [0]    CSRC_bit
0x0FAC       [0]    BRGH_bit
0x0FAC       [0]    TX9D_bit
0x0FAC       [0]    TX8_9_bit
0x0FAC       [0]    TXEN_bit
0x0FAC       [0]    NOT_TX8_bit
0x0FAC       [0]    SYNC_bit
0x0FAC       [0]    TXD8_bit
0x0FAC       [1]    TXSTA
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB1       [0]    NOT_T3SYNC_bit
0x0FB1       [0]    T3CKPS0_bit
0x0FB1       [0]    TMR3ON_bit
0x0FB1       [0]    T3CCP1_bit
0x0FB1       [0]    T3CCP2_bit
0x0FB1       [0]    T3CKPS1_bit
0x0FB1       [0]    T3INSYNC_bit
0x0FB1       [0]    RD16_T3CON_bit
0x0FB1       [0]    TMR3CS_bit
0x0FB1       [1]    T3CON
0x0FB1       [0]    T3SYNC_bit
0x0FB2       [1]    TMR3L
0x0FB3       [1]    TMR3H
0x0FBA       [0]    CCP2X_bit
0x0FBA       [0]    DC2B0_bit
0x0FBA       [1]    CCP2CON
0x0FBA       [0]    DC2B1_bit
0x0FBA       [0]    CCP2Y_bit
0x0FBA       [0]    CCP2M1_bit
0x0FBA       [0]    CCP2M0_bit
0x0FBA       [0]    CCP2M3_bit
0x0FBA       [0]    CCP2M2_bit
0x0FBB       [1]    CCPR2L
0x0FBB       [2]    CCPR2
0x0FBC       [1]    CCPR2H
0x0FBD       [1]    CCP1CON
0x0FBD       [0]    CCP1M3_bit
0x0FBD       [0]    CCP1Y_bit
0x0FBD       [0]    CCP1M2_bit
0x0FBD       [0]    CCP1M1_bit
0x0FBD       [0]    CCP1M0_bit
0x0FBD       [0]    DC1B1_bit
0x0FBD       [0]    CCP1X_bit
0x0FBD       [0]    DC1B0_bit
0x0FBE       [1]    CCPR1L
0x0FBE       [2]    CCPR1
0x0FBF       [1]    CCPR1H
0x0FC1       [0]    PCFG2_bit
0x0FC1       [0]    PCFG3_bit
0x0FC1       [0]    ADCS2_bit
0x0FC1       [1]    ADCON1
0x0FC1       [0]    PCFG0_bit
0x0FC1       [0]    PCFG1_bit
0x0FC1       [0]    ADFM_bit
0x0FC2       [0]    GO_DONE_bit
0x0FC2       [0]    ADCS1_bit
0x0FC2       [0]    NOT_DONE_bit
0x0FC2       [0]    DONE_bit
0x0FC2       [1]    ADCON0
0x0FC2       [0]    GO_bit
0x0FC2       [0]    CHS0_bit
0x0FC2       [0]    CHS1_bit
0x0FC2       [0]    CHS2_bit
0x0FC2       [0]    ADCS0_bit
0x0FC2       [0]    ADON_bit
0x0FC3       [1]    ADRESL
0x0FC3       [2]    ADRES
0x0FC4       [1]    ADRESH
0x0FC5       [0]    ACKDT_bit
0x0FC5       [1]    SSPCON2
0x0FC5       [0]    GCEN_bit
0x0FC5       [0]    ACKSTAT_bit
0x0FC5       [0]    SEN_bit
0x0FC5       [0]    PEN_bit
0x0FC5       [0]    RSEN_bit
0x0FC5       [0]    RCEN_bit
0x0FC5       [0]    ACKEN_bit
0x0FC6       [0]    SSPM1_bit
0x0FC6       [0]    SSPM2_bit
0x0FC6       [0]    WCOL_bit
0x0FC6       [0]    SSPOV_bit
0x0FC6       [0]    SSPEN_bit
0x0FC6       [0]    CKP_bit
0x0FC6       [0]    SSPM3_bit
0x0FC6       [0]    SSPM0_bit
0x0FC6       [1]    SSPCON1
0x0FC7       [1]    SSPSTAT
0x0FC7       [0]    BF_bit
0x0FC7       [0]    NOT_WRITE_bit
0x0FC7       [0]    NOT_W_bit
0x0FC7       [0]    I2C_READ_bit
0x0FC7       [0]    UA_bit
0x0FC7       [0]    READ_WRITE_bit
0x0FC7       [0]    R_W_bit
0x0FC7       [0]    I2C_STOP__bit
0x0FC7       [0]    P_bit
0x0FC7       [0]    DATA_ADDRESS_bit
0x0FC7       [0]    R_bit
0x0FC7       [0]    I2C_START__bit
0x0FC7       [0]    S_bit
0x0FC7       [0]    I2C_DAT_bit
0x0FC7       [0]    NOT_ADDRESS_bit
0x0FC7       [0]    NOT_A_bit
0x0FC7       [0]    D_A_bit
0x0FC7       [0]    CKE_bit
0x0FC7       [0]    SMP_bit
0x0FC7       [0]    D_bit
0x0FC8       [1]    SSPADD
0x0FC9       [1]    SSPBUF
0x0FCA       [0]    T2CKPS0_bit
0x0FCA       [0]    T2CKPS1_bit
0x0FCA       [0]    TOUTPS0_bit
0x0FCA       [0]    TOUTPS3_bit
0x0FCA       [0]    TOUTPS1_bit
0x0FCA       [0]    TOUTPS2_bit
0x0FCA       [1]    T2CON
0x0FCA       [0]    TMR2ON_bit
0x0FCB       [1]    PR2
0x0FCC       [1]    TMR2
0x0FCD       [0]    TMR1ON_bit
0x0FCD       [0]    T1CKPS0_bit
0x0FCD       [0]    RD16_bit
0x0FCD       [0]    T1CKPS1_bit
0x0FCD       [0]    TMR1CS_bit
0x0FCD       [0]    T1SYNC_bit
0x0FCD       [0]    NOT_T1SYNC_bit
0x0FCD       [0]    T1INSYNC_bit
0x0FCD       [0]    T1OSCEN_bit
0x0FCD       [1]    T1CON
0x0FCE       [1]    TMR1L
0x0FCF       [1]    TMR1H
0x0FD0       [0]    TO__bit
0x0FD0       [0]    NOT_TO_bit
0x0FD0       [0]    RI_bit
0x0FD0       [0]    POR_bit
0x0FD0       [0]    PD_bit
0x0FD0       [1]    RCON
0x0FD0       [0]    NOT_PD_bit
0x0FD0       [0]    NOT_POR_bit
0x0FD0       [0]    IPEN_bit
0x0FD0       [0]    BOR_bit
0x0FD0       [0]    NOT_BOR_bit
0x0FD0       [0]    NOT_RI_bit
0x0FD1       [1]    WDTCON
0x0FD1       [0]    SWDTE_bit
0x0FD1       [0]    SWDTEN_bit
0x0FD2       [0]    LVDL1_bit
0x0FD2       [0]    LVDL0_bit
0x0FD2       [0]    IRVST_bit
0x0FD2       [0]    LVDEN_bit
0x0FD2       [1]    LVDCON
0x0FD2       [0]    LVDL3_bit
0x0FD2       [0]    LVDL2_bit
0x0FD3       [0]    SCS_bit
0x0FD3       [1]    OSCCON
0x0FD5       [0]    T0PS0_bit
0x0FD5       [0]    T0PS1_bit
0x0FD5       [0]    T0SE_bit
0x0FD5       [0]    T0CS_bit
0x0FD5       [0]    PSA_bit
0x0FD5       [1]    T0CON
0x0FD5       [0]    T0PS2_bit
0x0FD5       [0]    TMR0ON_bit
0x0FD5       [0]    T08BIT_bit
0x0FD6       [1]    TMR0L
0x0FD7       [1]    TMR0H
0x0FD8       [1]    STATUS
0x0FD8       [0]    OV_bit
0x0FD8       [0]    N_bit
0x0FD8       [0]    Z_bit
0x0FD8       [0]    C_bit
0x0FD8       [0]    DC_bit
0x0FD9       [1]    FSR2L
0x0FD9       [2]    FSR2PTR
0x0FD9       [2]    FSR2
0x0FDA       [1]    FSR2H
0x0FDB       [1]    PLUSW2
0x0FDC       [1]    PREINC2
0x0FDD       [1]    POSTDEC2
0x0FDE       [1]    POSTINC2
0x0FDF       [1]    INDF2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE1       [2]    FSR1PTR
0x0FE1       [2]    FSR1
0x0FE2       [1]    FSR1H
0x0FE3       [1]    PLUSW1
0x0FE4       [1]    PREINC1
0x0FE5       [1]    POSTDEC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FE9       [2]    FSR0PTR
0x0FE9       [2]    FSR0
0x0FEA       [1]    FSR0H
0x0FEB       [1]    PLUSW0
0x0FEC       [1]    PREINC0
0x0FED       [1]    POSTDEC0
0x0FEE       [1]    POSTINC0
0x0FEF       [1]    INDF0
0x0FF0       [0]    INT1IF_bit
0x0FF0       [1]    INTCON3
0x0FF0       [0]    INT2IF_bit
0x0FF0       [0]    INT2IE_bit
0x0FF0       [0]    INT1IP_bit
0x0FF0       [0]    INT2IP_bit
0x0FF0       [0]    INT1IE_bit
0x0FF1       [0]    INTEDG1_bit
0x0FF1       [0]    TMR0IP_bit
0x0FF1       [0]    T0IP_bit
0x0FF1       [0]    RBIP_bit
0x0FF1       [0]    INTEDG2_bit
0x0FF1       [1]    INTCON2
0x0FF1       [0]    NOT_RBPU_bit
0x0FF1       [0]    RBPU_bit
0x0FF1       [0]    INTEDG0_bit
0x0FF2       [0]    T0IF_bit
0x0FF2       [0]    TMR0IF_bit
0x0FF2       [1]    INTCON
0x0FF2       [0]    RBIF_bit
0x0FF2       [0]    INT0F_bit
0x0FF2       [0]    INT0IF_bit
0x0FF2       [1]    INTCON1
0x0FF2       [0]    PEIE_bit
0x0FF2       [0]    GIEL_bit
0x0FF2       [0]    GIE_bit
0x0FF2       [0]    GIEH_bit
0x0FF2       [0]    TMR0IE_bit
0x0FF2       [0]    INT0E_bit
0x0FF2       [0]    RBIE_bit
0x0FF2       [0]    T0IE_bit
0x0FF2       [0]    INT0IE_bit
0x0FF3       [2]    PROD
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [3]    TBLPTR
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [0]    TBLPTRU0_bit
0x0FF8       [0]    TBLPTRU3_bit
0x0FF8       [0]    ACSS_bit
0x0FF8       [0]    TBLPTRU4_bit
0x0FF8       [0]    TBLPTRU1_bit
0x0FF8       [1]    TBLPTRU
0x0FF8       [0]    TBLPTRU2_bit
0x0FF9       [1]    PCL
0x0FFA       [1]    PCLATH
0x0FFB       [0]    PCU0_bit
0x0FFB       [1]    PCLATU
0x0FFB       [0]    PCU3_bit
0x0FFB       [0]    PCU4_bit
0x0FFB       [0]    PCU1_bit
0x0FFB       [0]    PCU2_bit
0x0FFC       [0]    STKFUL_bit
0x0FFC       [0]    STKUNF_bit
0x0FFC       [1]    STKPTR
0x0FFD       [1]    TOSL
0x0FFE       [1]    TOSH
0x0FFF       [1]    TOSU
//** Label List: ** 
//----------------------------------------------
  L_countInc0
  L_countInc1
  L_main2
  L_main3
  L_main4
  L_main5
  L_main6
  L_main7
  L_main8
  L_main9
  L_main10
  L_main11
  L_main12
  L_main13
  L_main14
  L_main15
  L_main16
  L_main17
  L_main18
  L__main19
  L__main20
  L__main21
  _configureation
  _countInc
  L__countInc22
  _main
  L__main23
  L__main24
  L__main25
  L__main26
  L__main27
  L__main28
  L__main29
  L_ADC_Get_Sample0
  L_ADC_Get_Sample1
  L_ADC_Read2
  L_ADC_Read3
  _ADC_Init
  _ADC_Get_Sample
  _ADC_Read
  L_Delay_10us0
  L_Delay_22us1
  L_Delay_50us2
  L_Delay_80us3
  L_Delay_500us4
  L_Delay_5500us5
  L_Delay_1ms6
  L_Delay_5ms7
  L_Delay_8ms8
  L_Delay_100ms9
  L_Delay_10ms10
  L_Delay_1sec11
  L____Boot_Delay4k12
  L____Boot_Delay8k13
  L____Boot_Delay12k14
  L____Boot_Delay16k15
  L____Boot_Delay24k16
  L____Boot_Delay32k17
  L____Boot_Delay48k18
  L____Boot_Delay64k19
  L____Boot_Delay128k20
  L_Delay_Cyc21
  L_Delay_Cyc22
  L_VDelay_ms23
  L_VDelay_ms24
  L_VDelay_ms25
  L_VDelay_Advanced_ms26
  L_VDelay_Advanced_ms27
  L_VDelay_Advanced_ms28
  _Get_Fosc_kHz
  _Delay_1us
  _Delay_10us
  _Delay_22us
  _Delay_50us
  _Delay_80us
  _Delay_500us
  _Delay_5500us
  _Delay_1ms
  _Delay_5ms
  _Delay_8ms
  _Delay_100ms
  _Delay_10ms
  _Delay_1sec
  ____Boot_Delay4k
  ____Boot_Delay8k
  ____Boot_Delay12k
  ____Boot_Delay16k
  ____Boot_Delay24k
  ____Boot_Delay32k
  ____Boot_Delay48k
  ____Boot_Delay64k
  ____Boot_Delay128k
  _Delay_Cyc
  _VDelay_ms
  L__VDelay_ms29
  L__VDelay_ms30
  L__VDelay_ms31
  _VDelay_Advanced_ms
  L__VDelay_Advanced_ms32
  L__VDelay_Advanced_ms33
  L__VDelay_Advanced_ms34
  _CC2D_Loop1
  _CC2DL_Loop1
  L_longjmp2
  ___CC2D
  ___CC2DW
  _____DoIFC
  _Swap
  _setjmp
  _longjmp
  L_UART1_Init0
  L_UART1_Init1
  L_UART1_Read2
  L_UART1_Write3
  L_UART1_Write4
  L_UART1_Write_Text5
  L_UART1_Write_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Read_Text13
  L_UART1_Read_Text14
  L_UART1_Read_Text15
  _UART1_Init
  _UART1_Data_Ready
  _UART1_Read
  _UART1_Tx_Idle
  _UART1_Write
  _UART1_Write_Text
  _UART1_Read_Text
  _UART_Set_Active
