{"auto_keywords": [{"score": 0.004260134699483774, "phrase": "process_variability"}, {"score": 0.004068907083697369, "phrase": "continued_technology_scaling"}, {"score": 0.003946195919158241, "phrase": "process_variations"}, {"score": 0.0035997452281985465, "phrase": "six-transistor_static_memory_structures"}, {"score": 0.0032336801561165113, "phrase": "memory_architecture"}, {"score": 0.002530359917257626, "phrase": "wide_process_variations"}, {"score": 0.0021705796895687864, "phrase": "on-chip_cache_structures"}, {"score": 0.0021049977753042253, "phrase": "next-generation_microprocessors"}], "paper_keywords": [""], "paper_abstract": "With continued technology scaling, process variations will be especially detrimental to six-transistor static memory structures (6T SRAMs). A memory architecture using three-transistor, one-diode dram (3T1D) cells in the L1 data cache tolerates wide process variations with little performance degradation, making it a promising choice for on-chip cache structures for next-generation microprocessors.", "paper_title": "Replacing 6T SRAMs with 3T1D DRAMs in the L1 data cache to combat process variability", "paper_id": "WOS:000253417200008"}