

================================================================
== Vitis HLS Report for 'sha_final'
================================================================
* Date:           Wed Jul  9 04:09:34 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.237 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      402|      829|  3.216 us|  6.632 us|  402|  829|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_local_memset_fu_64   |local_memset   |        1|       15|  8.000 ns|  0.120 us|    1|   15|       no|
        |grp_sha_transform_fu_74  |sha_transform  |      395|      395|  3.160 us|  3.160 us|  395|  395|       no|
        +-------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lo_bit_count = load i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:175]   --->   Operation 12 'load' 'lo_bit_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%count = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %lo_bit_count, i32 3, i32 8" [data/benchmarks/sha/sha.c:178]   --->   Operation 13 'partselect' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %count" [data/benchmarks/sha/sha.c:179]   --->   Operation 14 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sha_info_data_addr = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln179" [data/benchmarks/sha/sha.c:179]   --->   Operation 15 'getelementptr' 'sha_info_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.69ns)   --->   "%store_ln179 = store i32 128, i4 %sha_info_data_addr" [data/benchmarks/sha/sha.c:179]   --->   Operation 16 'store' 'store_ln179' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 3.23>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/sha.tcl:20]   --->   Operation 17 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%hi_bit_count = load i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:176]   --->   Operation 18 'load' 'hi_bit_count' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i6 %count" [data/benchmarks/sha/sha.c:174]   --->   Operation 19 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%count_1 = add i7 %zext_ln174, i7 1" [data/benchmarks/sha/sha.c:179]   --->   Operation 20 'add' 'count_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i7 %count_1" [data/benchmarks/sha/sha.c:174]   --->   Operation 21 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.70ns)   --->   "%icmp_ln181 = icmp_ugt  i7 %count_1, i7 56" [data/benchmarks/sha/sha.c:181]   --->   Operation 22 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %if.else, void %if.then" [data/benchmarks/sha/sha.c:181]   --->   Operation 23 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.70ns)   --->   "%sub_ln186 = sub i7 55, i7 %zext_ln174" [data/benchmarks/sha/sha.c:186]   --->   Operation 24 'sub' 'sub_ln186' <Predicate = (!icmp_ln181)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [2/2] (1.82ns)   --->   "%call_ln186 = call void @local_memset, i7 %sub_ln186, i4 %trunc_ln174, i32 %sha_info_data" [data/benchmarks/sha/sha.c:186]   --->   Operation 25 'call' 'call_ln186' <Predicate = (!icmp_ln181)> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (0.12ns)   --->   "%xor_ln182 = xor i6 %count, i6 63" [data/benchmarks/sha/sha.c:182]   --->   Operation 26 'xor' 'xor_ln182' <Predicate = (icmp_ln181)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i6 %xor_ln182" [data/benchmarks/sha/sha.c:182]   --->   Operation 27 'zext' 'zext_ln182' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.82ns)   --->   "%call_ln182 = call void @local_memset, i7 %zext_ln182, i4 %trunc_ln174, i32 %sha_info_data" [data/benchmarks/sha/sha.c:182]   --->   Operation 28 'call' 'call_ln182' <Predicate = (icmp_ln181)> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln186 = call void @local_memset, i7 %sub_ln186, i4 %trunc_ln174, i32 %sha_info_data" [data/benchmarks/sha/sha.c:186]   --->   Operation 29 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln182 = call void @local_memset, i7 %zext_ln182, i4 %trunc_ln174, i32 %sha_info_data" [data/benchmarks/sha/sha.c:182]   --->   Operation 31 'call' 'call_ln182' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln183 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:183]   --->   Operation 32 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln183 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:183]   --->   Operation 33 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 1.82>
ST_7 : Operation 34 [2/2] (1.82ns)   --->   "%call_ln184 = call void @local_memset, i7 56, i4 0, i32 %sha_info_data" [data/benchmarks/sha/sha.c:184]   --->   Operation 34 'call' 'call_ln184' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln184 = call void @local_memset, i7 56, i4 0, i32 %sha_info_data" [data/benchmarks/sha/sha.c:184]   --->   Operation 35 'call' 'call_ln184' <Predicate = (icmp_ln181)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln185 = br void %if.end" [data/benchmarks/sha/sha.c:185]   --->   Operation 36 'br' 'br_ln185' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.69>
ST_9 : Operation 37 [1/1] (0.69ns)   --->   "%store_ln189 = store i32 %hi_bit_count, i32 14" [data/benchmarks/sha/sha.c:189]   --->   Operation 37 'store' 'store_ln189' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 38 [1/1] (0.69ns)   --->   "%store_ln190 = store i32 %lo_bit_count, i32 15" [data/benchmarks/sha/sha.c:190]   --->   Operation 38 'store' 'store_ln190' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln191 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:191]   --->   Operation 39 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln191 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:191]   --->   Operation 40 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln192 = ret" [data/benchmarks/sha/sha.c:192]   --->   Operation 41 'ret' 'ret_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sha_info_count_lo]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sha_info_count_hi]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sha_info_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ sha_info_digest]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lo_bit_count       (load         ) [ 001111111100]
count              (partselect   ) [ 001000000000]
zext_ln179         (zext         ) [ 000000000000]
sha_info_data_addr (getelementptr) [ 000000000000]
store_ln179        (store        ) [ 000000000000]
specpipeline_ln20  (specpipeline ) [ 000000000000]
hi_bit_count       (load         ) [ 000111111100]
zext_ln174         (zext         ) [ 000000000000]
count_1            (add          ) [ 000000000000]
trunc_ln174        (trunc        ) [ 000110000000]
icmp_ln181         (icmp         ) [ 001111111000]
br_ln181           (br           ) [ 000000000000]
sub_ln186          (sub          ) [ 000100000000]
xor_ln182          (xor          ) [ 000000000000]
zext_ln182         (zext         ) [ 000010000000]
call_ln186         (call         ) [ 000000000000]
br_ln0             (br           ) [ 000000000000]
call_ln182         (call         ) [ 000000000000]
call_ln183         (call         ) [ 000000000000]
call_ln184         (call         ) [ 000000000000]
br_ln185           (br           ) [ 000000000000]
store_ln189        (store        ) [ 000000000000]
store_ln190        (store        ) [ 000000000000]
call_ln191         (call         ) [ 000000000000]
ret_ln192          (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sha_info_count_lo">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_lo"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sha_info_count_hi">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_hi"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sha_info_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_data"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sha_info_digest">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_digest"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_memset"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_transform"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="sha_info_data_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="6" slack="0"/>
<pin id="48" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sha_info_data_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="0"/>
<pin id="58" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="61" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/1 store_ln189/9 store_ln190/9 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_local_memset_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="7" slack="0"/>
<pin id="67" dir="0" index="2" bw="4" slack="0"/>
<pin id="68" dir="0" index="3" bw="32" slack="0"/>
<pin id="69" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln186/2 call_ln182/2 call_ln184/7 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_sha_transform_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln183/5 call_ln191/10 "/>
</bind>
</comp>

<comp id="82" class="1004" name="lo_bit_count_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lo_bit_count/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="count_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="0" index="3" bw="5" slack="0"/>
<pin id="91" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln179_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="hi_bit_count_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hi_bit_count/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln174_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="1"/>
<pin id="107" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="count_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln174_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln181_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="7" slack="0"/>
<pin id="121" dir="0" index="1" bw="7" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sub_ln186_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="0" index="1" bw="6" slack="0"/>
<pin id="128" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln186/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="xor_ln182_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="1"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln182_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="count_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="1"/>
<pin id="147" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="154" class="1005" name="trunc_ln174_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln174 "/>
</bind>
</comp>

<comp id="159" class="1005" name="icmp_ln181_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="5"/>
<pin id="161" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln181 "/>
</bind>
</comp>

<comp id="163" class="1005" name="sub_ln186_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="1"/>
<pin id="165" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln186 "/>
</bind>
</comp>

<comp id="168" class="1005" name="zext_ln182_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln182 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="57"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="40" pin="0"/><net_sink comp="51" pin=2"/></net>

<net id="63"><net_src comp="42" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="38" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="82" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="99"><net_src comp="86" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="123"><net_src comp="108" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="105" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="131"><net_src comp="125" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="132" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="148"><net_src comp="86" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="157"><net_src comp="114" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="162"><net_src comp="119" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="125" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="171"><net_src comp="137" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="64" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sha_info_data | {1 2 3 4 7 8 9 }
	Port: sha_info_digest | {5 6 10 11 }
 - Input state : 
	Port: sha_final : sha_info_count_lo | {1 }
	Port: sha_final : sha_info_count_hi | {2 }
	Port: sha_final : sha_info_data | {5 6 10 11 }
	Port: sha_final : sha_info_digest | {5 6 10 11 }
  - Chain level:
	State 1
		count : 1
		zext_ln179 : 2
		sha_info_data_addr : 3
		store_ln179 : 4
	State 2
		count_1 : 1
		trunc_ln174 : 2
		icmp_ln181 : 2
		br_ln181 : 3
		sub_ln186 : 1
		call_ln186 : 3
		call_ln182 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_local_memset_fu_64 |    0    |    0    |    65   |   169   |    0    |
|          | grp_sha_transform_fu_74 |    0    | 3.26757 |   1351  |   1594  |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   icmp   |    icmp_ln181_fu_119    |    0    |    0    |    0    |    14   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|    sub   |     sub_ln186_fu_125    |    0    |    0    |    0    |    14   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|    add   |      count_1_fu_108     |    0    |    0    |    0    |    13   |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|    xor   |     xor_ln182_fu_132    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|partselect|       count_fu_86       |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|          |     zext_ln179_fu_96    |    0    |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln174_fu_105    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln182_fu_137    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   trunc  |    trunc_ln174_fu_114   |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|
|   Total  |                         |    0    | 3.26757 |   1416  |   1810  |    0    |
|----------|-------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   count_reg_145   |    6   |
| icmp_ln181_reg_159|    1   |
| sub_ln186_reg_163 |    7   |
|trunc_ln174_reg_154|    4   |
| zext_ln182_reg_168|    7   |
+-------------------+--------+
|       Total       |   25   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_51    |  p0  |   2  |   4  |    8   ||    9    |
| grp_local_memset_fu_64 |  p1  |   5  |   7  |   35   ||    26   |
| grp_local_memset_fu_64 |  p2  |   3  |   4  |   12   ||    14   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   55   || 1.29243 ||    49   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    3   |  1416  |  1810  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   49   |    -   |
|  Register |    -   |    -   |   25   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |  1441  |  1859  |    0   |
+-----------+--------+--------+--------+--------+--------+
