$date
	Wed Jan 19 00:56:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_tb $end
$var wire 1 ! cmp $end
$var wire 32 " w [31:0] $end
$var integer 32 # i [31:0] $end
$var reg 6 $ op [5:0] $end
$var reg 32 % x [31:0] $end
$var reg 32 & y [31:0] $end
$scope module uut $end
$var wire 6 ' op [5:0] $end
$var wire 32 ( x [31:0] $end
$var wire 32 ) y [31:0] $end
$var reg 1 * cmp $end
$var reg 32 + w [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 +
0*
b1 )
b1 (
b0 '
b1 &
b1 %
b0 $
b1 #
b10 "
0!
$end
#5
b0 +
b0 "
b10 #
b1 $
b1 '
#10
b1 +
b1 "
b11 #
b10 $
b10 '
#15
b100 #
b11 $
b11 '
#20
b101 #
b100 $
b100 '
#25
b0 +
b0 "
b110 #
b101 $
b101 '
#30
b10 +
b10 "
b111 #
b110 $
b110 '
#35
b0 +
b0 "
b1000 #
b111 $
b111 '
#40
b1001 #
b1000 $
b1000 '
#45
b1010 #
b1001 $
b1001 '
#50
b1011 #
b1010 $
b1010 '
#55
1*
1!
b1100 #
b1011 $
b1011 '
#60
b100000001 +
b100000001 "
0*
0!
b11110001 &
b11110001 )
b10000 %
b10000 (
b1 #
b0 $
b0 '
#65
b11111111111111111111111100011111 +
b11111111111111111111111100011111 "
b10 #
b1 $
b1 '
#70
b111100010000 +
b111100010000 "
b11 #
b10 $
b10 '
#75
b11110001 +
b11110001 "
b100 #
b11 $
b11 '
#80
b10000 +
b10000 "
b101 #
b100 $
b100 '
#85
b11100001 +
b11100001 "
b110 #
b101 $
b101 '
#90
b0 +
b0 "
b111 #
b110 $
b110 '
#95
b1000 #
b111 $
b111 '
#100
b1001 #
b1000 $
b1000 '
#105
1*
1!
b1010 #
b1001 $
b1001 '
#110
0*
0!
b1011 #
b1010 $
b1010 '
#115
b1100 #
b1011 $
b1011 '
#120
b10000 +
b10000 "
b1101 #
b1100 $
b1100 '
