 
****************************************
Report : qor
Design : fp_mac
Version: O-2018.06-SP4
Date   : Fri Dec 23 16:41:27 2022
****************************************


  Timing Path Group 'MAIN_CLOCK'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.12
  Critical Path Slack:           2.37
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.55
  Total Hold Violation:       -810.78
  No. of Hold Violations:     1867.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        338
  Hierarchical Port Count:       4192
  Leaf Cell Count:               4646
  Buf/Inv Cell Count:             421
  Buf Cell Count:                  98
  Inv Cell Count:                 323
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2722
  Sequential Cell Count:         1924
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7407.026915
  Noncombinational Area: 13612.969468
  Buf/Inv Area:            609.691468
  Total Buffer Area:           199.25
  Total Inverter Area:         410.44
  Macro/Black Box Area:      0.000000
  Net Area:               5116.742000
  -----------------------------------
  Cell Area:             21019.996383
  Design Area:           26136.738383


  Design Rules
  -----------------------------------
  Total Number of Nets:          5081
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: AIHA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.35
  Logic Optimization:                  3.22
  Mapping Optimization:                4.55
  -----------------------------------------
  Overall Compile Time:               10.87
  Overall Compile Wall Clock Time:    11.04

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.55  TNS: 810.78  Number of Violating Paths: 1867

  --------------------------------------------------------------------


1
