<profile>

<section name = "Vivado HLS Report for 'ddr_to_axis_reader'" level="0">
<item name = "Date">Tue Mar 10 15:22:03 2020
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">DDR_TO_AXIS_READER_AXILITE</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">8.00</item>
<item name = "Clock uncertainty (ns)">1.00</item>
<item name = "Estimated clock period (ns)">7.00</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 4621, -, -, ?, no</column>
<column name=" + memcpy.buffer.base_ddr_addr">513, 513, 3, 1, 1, 512, yes</column>
<column name=" + Loop 1.2">4097, 4097, 3, 1, 1, 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 3, 0, 847, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, -, 737, 1016, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 227, -</column>
<column name="Register">-, -, 421, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ddr_to_axis_reader_AXILiteS_s_axi_U">ddr_to_axis_reader_AXILiteS_s_axi, 0, 0, 171, 250</column>
<column name="ddr_to_axis_reader_base_ddr_addr_m_axi_U">ddr_to_axis_reader_base_ddr_addr_m_axi, 4, 0, 566, 766</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buffer_U">ddr_to_axis_readebkb, 2, 0, 0, 512, 64, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="r_V_fu_385_p2">*, 3, 0, 20, 8, 32</column>
<column name="i_1_fu_431_p2">+, 0, 0, 39, 32, 1</column>
<column name="indvar_next_fu_454_p2">+, 0, 0, 17, 10, 1</column>
<column name="inner_index_V_1_fu_371_p2">+, 0, 0, 15, 2, 8</column>
<column name="j_1_fu_471_p2">+, 0, 0, 20, 13, 1</column>
<column name="offset_1_fu_612_p2">+, 0, 0, 39, 32, 10</column>
<column name="offset_fu_401_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_17_fu_533_p2">-, 0, 0, 15, 7, 7</column>
<column name="tmp_19_fu_545_p2">-, 0, 0, 15, 7, 7</column>
<column name="tmp_23_fu_575_p2">-, 0, 0, 15, 6, 7</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="outStream_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="tmp_28_fu_601_p2">and, 0, 0, 64, 64, 64</column>
<column name="exitcond_fu_448_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="outStream_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_13_fu_509_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="tmp_4_fu_355_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_7_fu_425_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_9_fu_465_p2">icmp, 0, 0, 13, 13, 14</column>
<column name="tmp_26_fu_589_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="tmp_27_fu_595_p2">lshr, 0, 0, 179, 2, 64</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="end_pos_fu_503_p2">or, 0, 0, 6, 6, 3</column>
<column name="t_V_fu_365_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_20_fu_551_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_21_fu_559_p3">select, 0, 0, 56, 1, 64</column>
<column name="tmp_22_fu_567_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="tmp_18_fu_539_p2">xor, 0, 0, 7, 7, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 14, 1, 14</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_phi_fu_282_p4">9, 2, 10, 20</column>
<column name="ap_sig_ioackin_base_ddr_addr_ARREADY">9, 2, 1, 2</column>
<column name="base_ddr_addr_blk_n_AR">9, 2, 1, 2</column>
<column name="base_ddr_addr_blk_n_R">9, 2, 1, 2</column>
<column name="i_op_assign_1_reg_239">9, 2, 29, 58</column>
<column name="i_op_assign_reg_230">9, 2, 32, 64</column>
<column name="i_reg_267">9, 2, 32, 64</column>
<column name="indvar_reg_278">9, 2, 10, 20</column>
<column name="j_reg_290">9, 2, 13, 26</column>
<column name="offset1_reg_257">9, 2, 32, 64</column>
<column name="outStream_V_1_data_out">9, 2, 8, 16</column>
<column name="outStream_V_1_state">15, 3, 2, 6</column>
<column name="outStream_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="tmp_3_reg_248">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="BASE_ADDRESS_r">29, 0, 32, 3</column>
<column name="FRAME_BUFFER_DIM_r">32, 0, 32, 0</column>
<column name="FRAME_BUFFER_NUMBER_r">8, 0, 32, 24</column>
<column name="FRAME_OFFSET">32, 0, 32, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_base_ddr_addr_ARREADY">1, 0, 1, 0</column>
<column name="base_ddr_addr_addr_r_reg_689">64, 0, 64, 0</column>
<column name="exitcond_reg_680">1, 0, 1, 0</column>
<column name="exitcond_reg_680_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_1_reg_669">32, 0, 32, 0</column>
<column name="i_op_assign_1_reg_239">29, 0, 32, 3</column>
<column name="i_op_assign_reg_230">32, 0, 32, 0</column>
<column name="i_reg_267">32, 0, 32, 0</column>
<column name="indvar_next_reg_684">10, 0, 10, 0</column>
<column name="indvar_reg_278">10, 0, 10, 0</column>
<column name="indvar_reg_278_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="j_reg_290">13, 0, 13, 0</column>
<column name="offset1_reg_257">32, 0, 32, 0</column>
<column name="outStream_V_1_payload_A">8, 0, 8, 0</column>
<column name="outStream_V_1_payload_B">8, 0, 8, 0</column>
<column name="outStream_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outStream_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outStream_V_1_state">2, 0, 2, 0</column>
<column name="tmp_12_reg_703">3, 0, 3, 0</column>
<column name="tmp_3_reg_248">8, 0, 32, 24</column>
<column name="tmp_4_reg_656">1, 0, 1, 0</column>
<column name="tmp_9_reg_694">1, 0, 1, 0</column>
<column name="tmp_9_reg_694_pp1_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, ddr_to_axis_reader, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, ddr_to_axis_reader, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, ddr_to_axis_reader, return value</column>
<column name="outStream_V_TDATA">out, 8, axis, outStream_V, pointer</column>
<column name="outStream_V_TVALID">out, 1, axis, outStream_V, pointer</column>
<column name="outStream_V_TREADY">in, 1, axis, outStream_V, pointer</column>
<column name="m_axi_base_ddr_addr_AWVALID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWREADY">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWADDR">out, 32, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWLEN">out, 8, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWSIZE">out, 3, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWBURST">out, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWLOCK">out, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWCACHE">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWPROT">out, 3, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWQOS">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWREGION">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWUSER">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WVALID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WREADY">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WDATA">out, 64, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WSTRB">out, 8, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WLAST">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WUSER">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARVALID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARREADY">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARADDR">out, 32, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARLEN">out, 8, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARSIZE">out, 3, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARBURST">out, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARLOCK">out, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARCACHE">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARPROT">out, 3, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARQOS">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARREGION">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARUSER">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RVALID">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RREADY">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RDATA">in, 64, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RLAST">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RID">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RUSER">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RRESP">in, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BVALID">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BREADY">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BRESP">in, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BID">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BUSER">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="frame_index_V">in, 8, ap_none, frame_index_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">7.00</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'offset'">phi, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, &apos;offset&apos;, DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:55, &apos;offset&apos;, DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:65</column>
<column name="'tmp_8', DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58">sext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'base_ddr_addr_addr', DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'base_ddr_addr_addr_1', DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58">readreq, 7.00, 7.00, -, -, -, m_axi, request, &apos;base_ddr_addr&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
