Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul  2 17:52:50 2018
| Host         : DESKTOP-0KG3I12 running 64-bit major release  (build 9200)
| Command      : report_drc -file edge_detector_filter_drc_routed.rpt -pb edge_detector_filter_drc_routed.pb -rpx edge_detector_filter_drc_routed.rpx
| Design       : edge_detector_filter
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 3          |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net merger/next_reg[state] is a gated clock net sourced by a combinational pin merger/next_reg_reg[state][2]_i_2/O, cell merger/next_reg_reg[state][2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net merger/next_reg_reg[buff_index][6]_i_2_n_1 is a gated clock net sourced by a combinational pin merger/next_reg_reg[buff_index][6]_i_2/O, cell merger/next_reg_reg[buff_index][6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net merger/rgb_out_reg_reg[16]_i_2_n_1 is a gated clock net sourced by a combinational pin merger/rgb_out_reg_reg[16]_i_2/O, cell merger/rgb_out_reg_reg[16]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


