v 20110116 2
B 45300 49100 1200 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 45300 49900 5 10 1 1 0 0 1
refdes=FLASH1
}
P 46800 49300 46500 49300 1 1 0
{
T 46800 49300 5 10 0 0 0 6 1
pintype=unknown
T 46445 49295 5 10 1 1 0 6 1
pinlabel=DATA[31:0]
T 46800 49300 5 10 0 0 0 6 1
pinseq=0
}
P 46800 49500 46500 49500 1 1 0
{
T 46800 49500 5 10 0 0 0 6 1
pintype=unknown
T 46445 49495 5 10 1 1 0 6 1
pinlabel=ADDR[23:0]
T 46800 49500 5 10 0 0 0 6 1
pinseq=0
}
B 45300 47900 1200 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 45300 48700 5 10 1 1 0 0 1
refdes=FLASH1
}
P 46800 48100 46500 48100 1 1 0
{
T 46800 48100 5 10 0 0 0 6 1
pintype=unknown
T 46445 48095 5 10 1 1 0 6 1
pinlabel=DATA[31:0]
T 46800 48100 5 10 0 0 0 6 1
pinseq=0
}
P 46800 48300 46500 48300 1 1 0
{
T 46800 48300 5 10 0 0 0 6 1
pintype=unknown
T 46445 48295 5 10 1 1 0 6 1
pinlabel=ADDR[23:0]
T 46800 48300 5 10 0 0 0 6 1
pinseq=0
}
B 45300 46700 1200 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 45300 47500 5 10 1 1 0 0 1
refdes=FLASH1
}
P 46800 46900 46500 46900 1 1 0
{
T 46800 46900 5 10 0 0 0 6 1
pintype=unknown
T 46445 46895 5 10 1 1 0 6 1
pinlabel=DATA[31:0]
T 46800 46900 5 10 0 0 0 6 1
pinseq=0
}
P 46800 47100 46500 47100 1 1 0
{
T 46800 47100 5 10 0 0 0 6 1
pintype=unknown
T 46445 47095 5 10 1 1 0 6 1
pinlabel=ADDR[23:0]
T 46800 47100 5 10 0 0 0 6 1
pinseq=0
}
B 48000 48000 1700 1800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 48000 49900 5 10 1 1 0 0 1
refdes=MAIN_FPGA
}
P 47700 49500 48000 49500 1 1 0
{
T 47700 49500 5 10 0 0 0 0 1
pintype=unknown
T 48055 49495 5 10 1 1 0 0 1
pinlabel=FLASH_ADDR[23:0]
T 47700 49500 5 10 0 0 0 0 1
pinseq=0
}
P 47700 49300 48000 49300 1 1 0
{
T 47700 49300 5 10 0 0 0 0 1
pintype=unknown
T 48055 49295 5 10 1 1 0 0 1
pinlabel=FLASH_DATA[31:0]
T 47700 49300 5 10 0 0 0 0 1
pinseq=0
}
U 47700 49500 46800 49500 10 0
U 47700 49300 46800 49300 10 0
U 47000 49500 47000 47100 10 0
U 47000 47100 46800 47100 10 0
U 46800 48300 47000 48300 10 0
U 47200 49300 47200 46900 10 0
U 47200 46900 46800 46900 10 0
U 46800 48100 47200 48100 10 0
