Analysis & Synthesis report for CPUDesignProject
Wed Mar 15 23:16:22 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ram:ramModule|altsyncram:RAM_rtl_0|altsyncram_rd91:auto_generated
 16. Parameter Settings for User Entity Instance: reg_32_bit:R0
 17. Parameter Settings for User Entity Instance: reg_32_bit:R1
 18. Parameter Settings for User Entity Instance: reg_32_bit:R2
 19. Parameter Settings for User Entity Instance: reg_32_bit:R3
 20. Parameter Settings for User Entity Instance: reg_32_bit:R4
 21. Parameter Settings for User Entity Instance: reg_32_bit:R5
 22. Parameter Settings for User Entity Instance: reg_32_bit:R6
 23. Parameter Settings for User Entity Instance: reg_32_bit:R7
 24. Parameter Settings for User Entity Instance: reg_32_bit:R8
 25. Parameter Settings for User Entity Instance: reg_32_bit:R9
 26. Parameter Settings for User Entity Instance: reg_32_bit:R10
 27. Parameter Settings for User Entity Instance: reg_32_bit:R11
 28. Parameter Settings for User Entity Instance: reg_32_bit:R12
 29. Parameter Settings for User Entity Instance: reg_32_bit:R13
 30. Parameter Settings for User Entity Instance: reg_32_bit:R14
 31. Parameter Settings for User Entity Instance: reg_32_bit:R15
 32. Parameter Settings for User Entity Instance: reg_32_bit:Y
 33. Parameter Settings for User Entity Instance: reg_32_bit:HI_reg
 34. Parameter Settings for User Entity Instance: reg_32_bit:LO_reg
 35. Parameter Settings for User Entity Instance: reg_32_bit:ZHigh_reg
 36. Parameter Settings for User Entity Instance: reg_32_bit:ZLow_reg
 37. Parameter Settings for User Entity Instance: reg_32_bit:IR
 38. Parameter Settings for User Entity Instance: IncPC_32_bit:PC_reg
 39. Parameter Settings for User Entity Instance: reg_32_bit:OutPort
 40. Parameter Settings for User Entity Instance: reg_32_bit:InPort
 41. Parameter Settings for User Entity Instance: reg_32_bit:MDR
 42. Parameter Settings for User Entity Instance: reg_32_bit:MAR
 43. Parameter Settings for User Entity Instance: alu:the_alu
 44. Parameter Settings for Inferred Entity Instance: ram:ramModule|altsyncram:RAM_rtl_0
 45. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add2
 46. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add4
 47. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add6
 48. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add8
 49. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add10
 50. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add12
 51. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add14
 52. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add16
 53. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add18
 54. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add20
 55. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add22
 56. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add24
 57. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add26
 58. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add28
 59. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add30
 60. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add32
 61. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add34
 62. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add36
 63. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add38
 64. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add40
 65. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add42
 66. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add44
 67. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add46
 68. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add48
 69. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add50
 70. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add52
 71. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add54
 72. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add56
 73. Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add58
 74. altsyncram Parameter Settings by Entity Instance
 75. Port Connectivity Checks: "alu:the_alu|rotate_right_32_bit:rotateR"
 76. Port Connectivity Checks: "alu:the_alu|rotate_left_32_bit:rotateL"
 77. Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD"
 78. Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction"
 79. Port Connectivity Checks: "alu:the_alu|adder_32_bit:adder"
 80. Port Connectivity Checks: "alu:the_alu"
 81. Port Connectivity Checks: "mux_32_to_1:BusMux"
 82. Port Connectivity Checks: "ram:ramModule"
 83. Port Connectivity Checks: "reg_32_bit:MAR"
 84. Port Connectivity Checks: "selectencodelogic:selEn"
 85. Port Connectivity Checks: "reg_32_bit:InPort"
 86. Port Connectivity Checks: "encoder_32_to_5:encoder"
 87. Elapsed Time Per Partition
 88. Analysis & Synthesis Messages
 89. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 15 23:16:22 2023            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; CPUDesignProject                                 ;
; Top-level Entity Name              ; CPUDesignProject                                 ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 7,139                                            ;
;     Total combinational functions  ; 6,560                                            ;
;     Dedicated logic registers      ; 808                                              ;
; Total registers                    ; 808                                              ;
; Total pins                         ; 196                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 8,192                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C8       ;                    ;
; Top-level entity name                                                      ; CPUDesignProject   ; CPUDesignProject   ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+--------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                     ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; testing.mif                                ; yes             ; User Memory Initialization File                       ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/testing.mif                                ;         ;
; sub_32_bit.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/sub_32_bit.v                               ;         ;
; rotate_right_32_bit.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/rotate_right_32_bit.v                      ;         ;
; rotate_left_32_bit.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/rotate_left_32_bit.v                       ;         ;
; reg_32_bit.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/reg_32_bit.v                               ;         ;
; not_32_bit.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/not_32_bit.v                               ;         ;
; negate_32_bit.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/negate_32_bit.v                            ;         ;
; mux_32_to_1.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_32_to_1.v                              ;         ;
; mux_2_to_1.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/mux_2_to_1.v                               ;         ;
; multiplication_32_bit.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/multiplication_32_bit.v                    ;         ;
; encoder_32_to_5.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/encoder_32_to_5.v                          ;         ;
; division_32_bit.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/division_32_bit.v                          ;         ;
; CPUDesignProject.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CPUDesignProject.v                         ;         ;
; alu.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/alu.v                                      ;         ;
; adder_32_bit.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/adder_32_bit.v                             ;         ;
; IncPC_32_bit.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/IncPC_32_bit.v                             ;         ;
; 2_to_4_encoder.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/2_to_4_encoder.v                           ;         ;
; 4_to_16_encoder.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/4_to_16_encoder.v                          ;         ;
; CONFF_logic.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/CONFF_logic.v                              ;         ;
; ram.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/ram.v                                      ;         ;
; selectencodelogic.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/selectencodelogic.v                        ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                 ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                          ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                    ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                 ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                 ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                  ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                     ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                     ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                   ;         ;
; db/altsyncram_rd91.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/altsyncram_rd91.tdf                     ;         ;
; db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif ;         ;
; lpm_add_sub.tdf                            ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                ;         ;
; addcore.inc                                ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                                                    ;         ;
; look_add.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                                                   ;         ;
; bypassff.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                                   ;         ;
; altshift.inc                               ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                                   ;         ;
; alt_stratix_add_sub.inc                    ; yes             ; Megafunction                                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                        ;         ;
; db/add_sub_gui.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/db/add_sub_gui.tdf                         ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 7,139     ;
;                                             ;           ;
; Total combinational functions               ; 6560      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2466      ;
;     -- 3 input functions                    ; 2173      ;
;     -- <=2 input functions                  ; 1921      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 4826      ;
;     -- arithmetic mode                      ; 1734      ;
;                                             ;           ;
; Total registers                             ; 808       ;
;     -- Dedicated logic registers            ; 808       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 196       ;
; Total memory bits                           ; 8192      ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 840       ;
; Total fan-out                               ; 23222     ;
; Average fan-out                             ; 2.98      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Library Name ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
; |CPUDesignProject                           ; 6560 (52)         ; 808 (0)      ; 8192        ; 0            ; 0       ; 0         ; 196  ; 0            ; |CPUDesignProject                                                                                                ; work         ;
;    |CONFF_logic:conff|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|CONFF_logic:conff                                                                              ; work         ;
;    |IncPC_32_bit:PC_reg|                    ; 35 (35)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|IncPC_32_bit:PC_reg                                                                            ; work         ;
;    |alu:the_alu|                            ; 5656 (771)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu                                                                                    ; work         ;
;       |adder_32_bit:adder|                  ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder                                                                 ; work         ;
;          |CLA16:adder1|                     ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1                                                    ; work         ;
;             |CLA4:adder1|                   ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder1                                        ; work         ;
;             |CLA4:adder2|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder2                                        ; work         ;
;             |CLA4:adder3|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder3                                        ; work         ;
;             |CLA4:adder4|                   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder4                                        ; work         ;
;          |CLA16:adder2|                     ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2                                                    ; work         ;
;             |CLA4:adder1|                   ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2|CLA4:adder1                                        ; work         ;
;             |CLA4:adder2|                   ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2|CLA4:adder2                                        ; work         ;
;             |CLA4:adder3|                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2|CLA4:adder3                                        ; work         ;
;             |CLA4:adder4|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|adder_32_bit:adder|CLA16:adder2|CLA4:adder4                                        ; work         ;
;       |division_32_bit:divison|             ; 2236 (351)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison                                                            ; work         ;
;          |lpm_add_sub:Add10|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add10                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add10|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add12|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add12                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add12|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add14|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add14                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add14|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add16|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add16                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add16|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add18|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add18                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add18|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add20|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add20                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add20|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add22|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add22                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add22|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add24|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add24                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add24|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add26|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add26                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add26|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add28|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add28                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add28|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add2|                 ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add2                                           ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add2|add_sub_gui:auto_generated                ; work         ;
;          |lpm_add_sub:Add30|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add30                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add30|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add32|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add32                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add32|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add34|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add34                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add34|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add36|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add36                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add36|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add38|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add38                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add38|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add40|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add40                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add40|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add42|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add42                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add42|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add44|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add44                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add44|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add46|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add46                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add46|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add48|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add48                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add48|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add4|                 ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add4                                           ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add4|add_sub_gui:auto_generated                ; work         ;
;          |lpm_add_sub:Add50|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add50                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add50|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add52|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add52                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add52|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add54|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add54                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add54|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add56|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add56                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add56|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add58|                ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add58                                          ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add58|add_sub_gui:auto_generated               ; work         ;
;          |lpm_add_sub:Add6|                 ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add6                                           ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add6|add_sub_gui:auto_generated                ; work         ;
;          |lpm_add_sub:Add8|                 ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add8                                           ; work         ;
;             |add_sub_gui:auto_generated|    ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|division_32_bit:divison|lpm_add_sub:Add8|add_sub_gui:auto_generated                ; work         ;
;       |multiplication_32_bit:mutlipication| ; 2204 (2204)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication                                                ; work         ;
;       |negate_32_bit:negation|              ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation                                                             ; work         ;
;          |adder_32_bit:ADD|                 ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD                                            ; work         ;
;             |CLA16:adder1|                  ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder1                               ; work         ;
;                |CLA4:adder1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder1|CLA4:adder1                   ; work         ;
;                |CLA4:adder2|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder1|CLA4:adder2                   ; work         ;
;                |CLA4:adder3|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder1|CLA4:adder3                   ; work         ;
;                |CLA4:adder4|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder1|CLA4:adder4                   ; work         ;
;             |CLA16:adder2|                  ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder2                               ; work         ;
;                |CLA4:adder1|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder2|CLA4:adder1                   ; work         ;
;                |CLA4:adder2|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder2|CLA4:adder2                   ; work         ;
;                |CLA4:adder3|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder2|CLA4:adder3                   ; work         ;
;                |CLA4:adder4|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|negate_32_bit:negation|adder_32_bit:ADD|CLA16:adder2|CLA4:adder4                   ; work         ;
;       |rotate_left_32_bit:rotateL|          ; 132 (132)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|rotate_left_32_bit:rotateL                                                         ; work         ;
;       |rotate_right_32_bit:rotateR|         ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|rotate_right_32_bit:rotateR                                                        ; work         ;
;       |sub_32_bit:subtraction|              ; 86 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction                                                             ; work         ;
;          |adder_32_bit:ADD|                 ; 61 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD                                            ; work         ;
;             |CLA16:adder1|                  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1                               ; work         ;
;                |CLA4:adder1|                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1|CLA4:adder1                   ; work         ;
;                |CLA4:adder2|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1|CLA4:adder2                   ; work         ;
;                |CLA4:adder3|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1|CLA4:adder3                   ; work         ;
;                |CLA4:adder4|                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder1|CLA4:adder4                   ; work         ;
;             |CLA16:adder2|                  ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2                               ; work         ;
;                |CLA4:adder1|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2|CLA4:adder1                   ; work         ;
;                |CLA4:adder2|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2|CLA4:adder2                   ; work         ;
;                |CLA4:adder3|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2|CLA4:adder3                   ; work         ;
;                |CLA4:adder4|                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|adder_32_bit:ADD|CLA16:adder2|CLA4:adder4                   ; work         ;
;          |negate_32_bit:NEG|                ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG                                           ; work         ;
;             |adder_32_bit:ADD|              ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD                          ; work         ;
;                |CLA16:adder1|               ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD|CLA16:adder1             ; work         ;
;                   |CLA4:adder2|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD|CLA16:adder1|CLA4:adder2 ; work         ;
;                   |CLA4:adder3|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD|CLA16:adder1|CLA4:adder3 ; work         ;
;                   |CLA4:adder4|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD|CLA16:adder1|CLA4:adder4 ; work         ;
;                |CLA16:adder2|               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD|CLA16:adder2             ; work         ;
;                   |CLA4:adder1|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD|CLA16:adder2|CLA4:adder1 ; work         ;
;                   |CLA4:adder2|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD|CLA16:adder2|CLA4:adder2 ; work         ;
;                   |CLA4:adder3|             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD|CLA16:adder2|CLA4:adder3 ; work         ;
;                   |CLA4:adder4|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD|CLA16:adder2|CLA4:adder4 ; work         ;
;    |encoder_32_to_5:encoder|                ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|encoder_32_to_5:encoder                                                                        ; work         ;
;    |mux_2_to_1:MDMux|                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|mux_2_to_1:MDMux                                                                               ; work         ;
;    |mux_32_to_1:BusMux|                     ; 517 (517)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|mux_32_to_1:BusMux                                                                             ; work         ;
;    |ram:ramModule|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|ram:ramModule                                                                                  ; work         ;
;       |altsyncram:RAM_rtl_0|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|ram:ramModule|altsyncram:RAM_rtl_0                                                             ; work         ;
;          |altsyncram_rd91:auto_generated|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|ram:ramModule|altsyncram:RAM_rtl_0|altsyncram_rd91:auto_generated                              ; work         ;
;    |reg_32_bit:HI_reg|                      ; 7 (7)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:HI_reg                                                                              ; work         ;
;    |reg_32_bit:IR|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:IR                                                                                  ; work         ;
;    |reg_32_bit:LO_reg|                      ; 18 (18)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:LO_reg                                                                              ; work         ;
;    |reg_32_bit:MAR|                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:MAR                                                                                 ; work         ;
;    |reg_32_bit:MDR|                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:MDR                                                                                 ; work         ;
;    |reg_32_bit:OutPort|                     ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:OutPort                                                                             ; work         ;
;    |reg_32_bit:R0|                          ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R0                                                                                  ; work         ;
;    |reg_32_bit:R10|                         ; 2 (2)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R10                                                                                 ; work         ;
;    |reg_32_bit:R11|                         ; 2 (2)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R11                                                                                 ; work         ;
;    |reg_32_bit:R12|                         ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R12                                                                                 ; work         ;
;    |reg_32_bit:R13|                         ; 2 (2)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R13                                                                                 ; work         ;
;    |reg_32_bit:R14|                         ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R14                                                                                 ; work         ;
;    |reg_32_bit:R15|                         ; 2 (2)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R15                                                                                 ; work         ;
;    |reg_32_bit:R1|                          ; 3 (3)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R1                                                                                  ; work         ;
;    |reg_32_bit:R2|                          ; 7 (7)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R2                                                                                  ; work         ;
;    |reg_32_bit:R3|                          ; 4 (4)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R3                                                                                  ; work         ;
;    |reg_32_bit:R4|                          ; 7 (7)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R4                                                                                  ; work         ;
;    |reg_32_bit:R5|                          ; 2 (2)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R5                                                                                  ; work         ;
;    |reg_32_bit:R6|                          ; 2 (2)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R6                                                                                  ; work         ;
;    |reg_32_bit:R7|                          ; 2 (2)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R7                                                                                  ; work         ;
;    |reg_32_bit:R8|                          ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R8                                                                                  ; work         ;
;    |reg_32_bit:R9|                          ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:R9                                                                                  ; work         ;
;    |reg_32_bit:Y|                           ; 1 (1)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:Y                                                                                   ; work         ;
;    |reg_32_bit:ZHigh_reg|                   ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:ZHigh_reg                                                                           ; work         ;
;    |reg_32_bit:ZLow_reg|                    ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|reg_32_bit:ZLow_reg                                                                            ; work         ;
;    |selectencodelogic:selEn|                ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPUDesignProject|selectencodelogic:selEn                                                                        ; work         ;
+---------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; Name                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                        ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+
; ram:ramModule|altsyncram:RAM_rtl_0|altsyncram_rd91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 512          ; 32           ; --           ; --           ; 16384 ; db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif ;
+------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal      ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------+------------------------+
; mux_32_to_1:BusMux|BusMuxOut[0]                     ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[1]                     ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[2]                     ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[3]                     ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[4]                     ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[5]                     ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[6]                     ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[7]                     ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[8]                     ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[9]                     ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[10]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[11]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[12]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[13]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[14]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[15]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[16]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[17]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[18]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[19]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[20]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[21]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[22]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[23]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[24]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[25]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[26]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[27]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[28]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[29]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[30]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; mux_32_to_1:BusMux|BusMuxOut[31]                    ; mux_32_to_1:BusMux|Mux32 ; yes                    ;
; alu:the_alu|C[32]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[0]                                    ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[33]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[1]                                    ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[34]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[2]                                    ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[35]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[3]                                    ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[36]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[4]                                    ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[37]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[5]                                    ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[38]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[6]                                    ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[39]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[7]                                    ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[40]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[8]                                    ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[41]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[9]                                    ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[42]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[10]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[43]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[11]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[44]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[12]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[45]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[13]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[46]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[14]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[47]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[15]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[48]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[16]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[49]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[17]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[50]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[18]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[51]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[19]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[52]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[20]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[53]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[21]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[54]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[22]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[55]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[23]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[56]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[24]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[57]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[25]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[58]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[26]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[59]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[27]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[60]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[28]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[61]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[29]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[62]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[30]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[63]                                   ; alu:the_alu|Mux64        ; yes                    ;
; alu:the_alu|C[31]                                   ; alu:the_alu|Mux64        ; yes                    ;
; Number of user-specified and inferred latches = 96  ;                          ;                        ;
+-----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; ram:ramModule|addressRegister[8]      ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 808   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 808   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; IncPC_32_bit:PC_reg|newPC[0]            ; 1       ;
; reg_32_bit:LO_reg|q[0]                  ; 1       ;
; reg_32_bit:R2|q[0]                      ; 1       ;
; reg_32_bit:R4|q[0]                      ; 1       ;
; reg_32_bit:LO_reg|q[1]                  ; 1       ;
; reg_32_bit:R1|q[1]                      ; 1       ;
; reg_32_bit:R2|q[1]                      ; 1       ;
; reg_32_bit:R4|q[1]                      ; 1       ;
; reg_32_bit:HI_reg|q[2]                  ; 1       ;
; reg_32_bit:R2|q[2]                      ; 1       ;
; reg_32_bit:R4|q[2]                      ; 1       ;
; reg_32_bit:HI_reg|q[3]                  ; 1       ;
; IncPC_32_bit:PC_reg|newPC[4]            ; 1       ;
; reg_32_bit:R2|q[4]                      ; 1       ;
; reg_32_bit:R3|q[4]                      ; 1       ;
; reg_32_bit:LO_reg|q[5]                  ; 1       ;
; reg_32_bit:HI_reg|q[5]                  ; 1       ;
; reg_32_bit:R1|q[5]                      ; 1       ;
; reg_32_bit:R2|q[5]                      ; 1       ;
; reg_32_bit:R3|q[5]                      ; 1       ;
; reg_32_bit:R4|q[5]                      ; 1       ;
; reg_32_bit:LO_reg|q[6]                  ; 1       ;
; reg_32_bit:R4|q[6]                      ; 1       ;
; reg_32_bit:LO_reg|q[7]                  ; 1       ;
; reg_32_bit:LO_reg|q[8]                  ; 1       ;
; reg_32_bit:LO_reg|q[10]                 ; 1       ;
; reg_32_bit:LO_reg|q[12]                 ; 1       ;
; reg_32_bit:HI_reg|q[12]                 ; 1       ;
; reg_32_bit:LO_reg|q[13]                 ; 1       ;
; reg_32_bit:HI_reg|q[14]                 ; 1       ;
; reg_32_bit:LO_reg|q[15]                 ; 1       ;
; reg_32_bit:HI_reg|q[15]                 ; 1       ;
; reg_32_bit:LO_reg|q[16]                 ; 1       ;
; reg_32_bit:LO_reg|q[17]                 ; 1       ;
; reg_32_bit:LO_reg|q[18]                 ; 1       ;
; reg_32_bit:LO_reg|q[19]                 ; 1       ;
; reg_32_bit:LO_reg|q[22]                 ; 1       ;
; reg_32_bit:LO_reg|q[24]                 ; 1       ;
; reg_32_bit:LO_reg|q[25]                 ; 1       ;
; Total number of inverted registers = 39 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                         ;
+-------------------------------------+-------------------------+------+
; Register Name                       ; Megafunction            ; Type ;
+-------------------------------------+-------------------------+------+
; ram:ramModule|addressRegister[0..7] ; ram:ramModule|RAM_rtl_0 ; RAM  ;
+-------------------------------------+-------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:OutPort|q[0]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R7|q[26]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R6|q[15]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R5|q[1]                                          ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R4|q[20]                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R3|q[20]                                         ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R2|q[22]                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R1|q[27]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R0|q[29]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R15|q[26]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R14|q[28]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R13|q[26]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R12|q[1]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R11|q[24]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R10|q[26]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R9|q[29]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:R8|q[21]                                         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |CPUDesignProject|IncPC_32_bit:PC_reg|newPC[16]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:ZLow_reg|q[5]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:ZHigh_reg|q[13]                                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:LO_reg|q[26]                                     ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:HI_reg|q[10]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:Y|q[15]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPUDesignProject|reg_32_bit:R4|q[1]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPUDesignProject|reg_32_bit:R3|q[4]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPUDesignProject|reg_32_bit:R2|q[0]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPUDesignProject|reg_32_bit:R1|q[5]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |CPUDesignProject|IncPC_32_bit:PC_reg|newPC[0]                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |CPUDesignProject|reg_32_bit:LO_reg|q[0]                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPUDesignProject|reg_32_bit:HI_reg|q[15]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector1   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector30  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|ShiftLeft0                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|rotate_left_32_bit:rotateL|ShiftRight0          ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector15  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector30  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|ShiftLeft0                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|rotate_left_32_bit:rotateL|ShiftRight0          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|ShiftLeft0                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|rotate_right_32_bit:rotateR|ShiftLeft0          ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector55  ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector78  ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector116 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector156 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector181 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector209 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector237 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector278 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector315 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector357 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector376 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector409 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector450 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector485 ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|multiplication_32_bit:mutlipication|Selector506 ;
; 24:1               ; 17 bits   ; 272 LEs       ; 255 LEs              ; 17 LEs                 ; No         ; |CPUDesignProject|mux_32_to_1:BusMux|Mux8                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPUDesignProject|alu:the_alu|rotate_right_32_bit:rotateR|ShiftLeft0          ;
; 21:1               ; 31 bits   ; 434 LEs       ; 93 LEs               ; 341 LEs                ; No         ; |CPUDesignProject|alu:the_alu|Mux57                                           ;
; 26:1               ; 16 bits   ; 272 LEs       ; 160 LEs              ; 112 LEs                ; No         ; |CPUDesignProject|alu:the_alu|Mux26                                           ;
; 26:1               ; 13 bits   ; 221 LEs       ; 143 LEs              ; 78 LEs                 ; No         ; |CPUDesignProject|alu:the_alu|Mux4                                            ;
; 23:1               ; 15 bits   ; 225 LEs       ; 225 LEs              ; 0 LEs                  ; No         ; |CPUDesignProject|mux_32_to_1:BusMux|Mux27                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for ram:ramModule|altsyncram:RAM_rtl_0|altsyncram_rd91:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R0 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R1          ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000100010 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 55    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R3          ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000000110000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R4          ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; qInitial       ; 00000000000000000000000001100111 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R5 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R6 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R7 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R8 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R9 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R10 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R11 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R12 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R13 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R14 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:R15 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:Y ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; qInitial       ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:HI_reg ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; qInitial       ; 53292 ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:LO_reg ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; qInitial       ; 55555555 ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:ZHigh_reg ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; qInitial       ; 0     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:ZLow_reg ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; qInitial       ; 0     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:IR ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; qInitial       ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IncPC_32_bit:PC_reg ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; qInitial       ; 17    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:OutPort ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; qInitial       ; 0     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:InPort ;
+----------------+--------+--------------------------------------+
; Parameter Name ; Value  ; Type                                 ;
+----------------+--------+--------------------------------------+
; qInitial       ; -42010 ; Signed Integer                       ;
+----------------+--------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:MDR ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_32_bit:MAR ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; qInitial       ; 0     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:the_alu ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; add            ; 00011 ; Unsigned Binary                 ;
; sub            ; 00100 ; Unsigned Binary                 ;
; logicalAnd     ; 00101 ; Unsigned Binary                 ;
; logicalOr      ; 00110 ; Unsigned Binary                 ;
; shr            ; 00111 ; Unsigned Binary                 ;
; shra           ; 01000 ; Unsigned Binary                 ;
; shl            ; 01001 ; Unsigned Binary                 ;
; ror            ; 01010 ; Unsigned Binary                 ;
; rol            ; 01011 ; Unsigned Binary                 ;
; addi           ; 01100 ; Unsigned Binary                 ;
; andi           ; 01101 ; Unsigned Binary                 ;
; ori            ; 01110 ; Unsigned Binary                 ;
; mul            ; 01111 ; Unsigned Binary                 ;
; div            ; 10000 ; Unsigned Binary                 ;
; neg            ; 10001 ; Unsigned Binary                 ;
; logicalNot     ; 10010 ; Unsigned Binary                 ;
; br             ; 10011 ; Unsigned Binary                 ;
; jr             ; 10100 ; Unsigned Binary                 ;
; jal            ; 10101 ; Unsigned Binary                 ;
; in             ; 10110 ; Unsigned Binary                 ;
; out            ; 10111 ; Unsigned Binary                 ;
; mfhi           ; 11000 ; Unsigned Binary                 ;
; mflo           ; 11001 ; Unsigned Binary                 ;
; nop            ; 11010 ; Unsigned Binary                 ;
; halt           ; 11011 ; Unsigned Binary                 ;
; load           ; 00000 ; Unsigned Binary                 ;
; loadi          ; 00001 ; Unsigned Binary                 ;
; store          ; 00010 ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:ramModule|altsyncram:RAM_rtl_0              ;
+------------------------------------+--------------------------------------------+----------------+
; Parameter Name                     ; Value                                      ; Type           ;
+------------------------------------+--------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                ; Untyped        ;
; WIDTH_A                            ; 32                                         ; Untyped        ;
; WIDTHAD_A                          ; 9                                          ; Untyped        ;
; NUMWORDS_A                         ; 512                                        ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WIDTH_B                            ; 1                                          ; Untyped        ;
; WIDTHAD_B                          ; 1                                          ; Untyped        ;
; NUMWORDS_B                         ; 1                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; INIT_FILE                          ; db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone III                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_rd91                            ; Untyped        ;
+------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add2 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add4 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add6 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add8 ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                        ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                        ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                        ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                        ;
; USE_WYS                ; OFF         ; Untyped                                                        ;
; STYLE                  ; FAST        ; Untyped                                                        ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add10 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add12 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add14 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add16 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add18 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add20 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add22 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add24 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add26 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add28 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add30 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add32 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add34 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add36 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add38 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add40 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add42 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add44 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add46 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add48 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add50 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add52 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add54 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add56 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:the_alu|division_32_bit:divison|lpm_add_sub:Add58 ;
+------------------------+-------------+-----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                            ;
+------------------------+-------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Untyped                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                         ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                         ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                         ;
; LPM_PIPELINE           ; 0           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                         ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                         ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                              ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                         ;
; USE_WYS                ; OFF         ; Untyped                                                         ;
; STYLE                  ; FAST        ; Untyped                                                         ;
; CBXI_PARAMETER         ; add_sub_gui ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                  ;
+------------------------+-------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 1                                  ;
; Entity Instance                           ; ram:ramModule|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                        ;
;     -- WIDTH_A                            ; 32                                 ;
;     -- NUMWORDS_A                         ; 512                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 1                                  ;
;     -- NUMWORDS_B                         ; 1                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|rotate_right_32_bit:rotateR"                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|rotate_left_32_bit:rotateL"                                                                                                                                           ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|adder_32_bit:ADD"                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|sub_32_bit:subtraction"                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin      ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; cout     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; cout[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu|adder_32_bit:adder"                                                                                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin      ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; cout     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (32 bits) it drives.  The 31 most-significant bit(s) in the port expression will be connected to GND. ;
; cout[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:the_alu"                                                                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; IncPC ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_32_to_1:BusMux"                                                                                                                                                   ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                    ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BusMuxIn_In_Port ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "BusMuxIn_In_Port[31..1]" will be connected to GND. ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ramModule"                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (8 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bit:MAR"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "selectencodelogic:selEn"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; decoderInput ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_32_bit:InPort"                                                                                                                          ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "d[31..1]" will be connected to GND. ;
; q    ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts                      ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "encoder_32_to_5:encoder"    ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; encoderInput[31..24] ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Mar 15 23:15:57 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPUDesignProject -c CPUDesignProject
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sub_32_bit.v
    Info (12023): Found entity 1: sub_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file rotate_right_32_bit.v
    Info (12023): Found entity 1: rotate_right_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file rotate_left_32_bit.v
    Info (12023): Found entity 1: rotate_left_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file reg_32_bit.v
    Info (12023): Found entity 1: reg_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file not_32_bit.v
    Info (12023): Found entity 1: not_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file negate_32_bit.v
    Info (12023): Found entity 1: negate_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_to_1.v
    Info (12023): Found entity 1: mux_32_to_1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_to_1.v
    Info (12023): Found entity 1: mux_2_to_1
Info (12021): Found 1 design units, including 1 entities, in source file multiplication_32_bit.v
    Info (12023): Found entity 1: multiplication_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file encoder_32_to_5.v
    Info (12023): Found entity 1: encoder_32_to_5
Info (12021): Found 1 design units, including 1 entities, in source file division_32_bit.v
    Info (12023): Found entity 1: division_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file cpudesignproject.v
    Info (12023): Found entity 1: CPUDesignProject
Info (12021): Found 1 design units, including 1 entities, in source file and_tb.v
    Info (12023): Found entity 1: and_tb
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 3 design units, including 3 entities, in source file adder_32_bit.v
    Info (12023): Found entity 1: adder_32_bit
    Info (12023): Found entity 2: CLA16
    Info (12023): Found entity 3: CLA4
Info (12021): Found 1 design units, including 1 entities, in source file add_tb.v
    Info (12023): Found entity 1: add_tb
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: ALU_tb
Info (12021): Found 1 design units, including 1 entities, in source file incpc_32_bit.v
    Info (12023): Found entity 1: IncPC_32_bit
Info (12021): Found 1 design units, including 1 entities, in source file or_tb.v
    Info (12023): Found entity 1: or_tb
Info (12021): Found 1 design units, including 1 entities, in source file sub_tb.v
    Info (12023): Found entity 1: sub_tb
Info (12021): Found 1 design units, including 1 entities, in source file mul_tb.v
    Info (12023): Found entity 1: mul_tb
Info (12021): Found 1 design units, including 1 entities, in source file div_tb.v
    Info (12023): Found entity 1: div_tb
Info (12021): Found 1 design units, including 1 entities, in source file shr_tb.v
    Info (12023): Found entity 1: shr_tb
Info (12021): Found 1 design units, including 1 entities, in source file shra_tb.v
    Info (12023): Found entity 1: shra_tb
Info (12021): Found 1 design units, including 1 entities, in source file shl_tb.v
    Info (12023): Found entity 1: shl_tb
Info (12021): Found 1 design units, including 1 entities, in source file rol_tb.v
    Info (12023): Found entity 1: rol_tb
Info (12021): Found 1 design units, including 1 entities, in source file ror_tb.v
    Info (12023): Found entity 1: ror_tb
Info (12021): Found 1 design units, including 1 entities, in source file not_tb.v
    Info (12023): Found entity 1: not_tb
Info (12021): Found 1 design units, including 1 entities, in source file neg_tb.v
    Info (12023): Found entity 1: neg_tb
Info (12021): Found 1 design units, including 1 entities, in source file 2_to_4_encoder.v
    Info (12023): Found entity 1: encoder_2_to_4
Info (12021): Found 1 design units, including 1 entities, in source file 4_to_16_encoder.v
    Info (12023): Found entity 1: encoder_4_to_16
Info (12021): Found 1 design units, including 1 entities, in source file conff_logic.v
    Info (12023): Found entity 1: CONFF_logic
Info (12021): Found 1 design units, including 1 entities, in source file ld_tb.v
    Info (12023): Found entity 1: ld_tb
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file selectencodelogic.v
    Info (12023): Found entity 1: selectencodelogic
Info (12021): Found 1 design units, including 1 entities, in source file ff_logic.v
    Info (12023): Found entity 1: ff_logic
Info (12021): Found 1 design units, including 1 entities, in source file ldi_tb.v
    Info (12023): Found entity 1: ldi_tb
Info (12021): Found 1 design units, including 1 entities, in source file st_tb.v
    Info (12023): Found entity 1: st_tb
Info (12021): Found 1 design units, including 1 entities, in source file memram.v
    Info (12023): Found entity 1: memRAM
Info (12021): Found 1 design units, including 1 entities, in source file addi_tb.v
    Info (12023): Found entity 1: addi_tb
Info (12021): Found 1 design units, including 1 entities, in source file andi_tb.v
    Info (12023): Found entity 1: andi_tb
Info (12021): Found 1 design units, including 1 entities, in source file ori_tb.v
    Info (12023): Found entity 1: ori_tb
Info (12021): Found 1 design units, including 1 entities, in source file br_tb.v
    Info (12023): Found entity 1: br_tb
Info (12021): Found 1 design units, including 1 entities, in source file jr_tb.v
    Info (12023): Found entity 1: jr_tb
Info (12021): Found 1 design units, including 1 entities, in source file jal_tb.v
    Info (12023): Found entity 1: jal_tb
Info (12021): Found 1 design units, including 1 entities, in source file mfhi_tb.v
    Info (12023): Found entity 1: mfhi_tb
Info (12021): Found 1 design units, including 1 entities, in source file mflo_tb.v
    Info (12023): Found entity 1: mflo_tb
Info (12021): Found 1 design units, including 1 entities, in source file out_tb.v
    Info (12023): Found entity 1: out_tb
Info (12021): Found 1 design units, including 1 entities, in source file in_tb.v
    Info (12023): Found entity 1: in_tb
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(80): created implicit net for "rst"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(86): created implicit net for "Inport_data_out"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(86): created implicit net for "BusMuxIn_In_Port"
Warning (10236): Verilog HDL Implicit Net warning at CPUDesignProject.v(90): created implicit net for "CONout"
Warning (10236): Verilog HDL Implicit Net warning at ALU_tb.v(10): created implicit net for "IncPc"
Info (12127): Elaborating entity "CPUDesignProject" for the top level hierarchy
Info (12128): Elaborating entity "encoder_32_to_5" for hierarchy "encoder_32_to_5:encoder"
Warning (10762): Verilog HDL Case Statement warning at encoder_32_to_5.v(7): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at encoder_32_to_5.v(7): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "reg_32_bit" for hierarchy "reg_32_bit:R0"
Info (12128): Elaborating entity "reg_32_bit" for hierarchy "reg_32_bit:R1"
Info (12128): Elaborating entity "reg_32_bit" for hierarchy "reg_32_bit:R2"
Info (12128): Elaborating entity "reg_32_bit" for hierarchy "reg_32_bit:R3"
Info (12128): Elaborating entity "reg_32_bit" for hierarchy "reg_32_bit:R4"
Info (12128): Elaborating entity "reg_32_bit" for hierarchy "reg_32_bit:HI_reg"
Info (12128): Elaborating entity "reg_32_bit" for hierarchy "reg_32_bit:LO_reg"
Info (12128): Elaborating entity "IncPC_32_bit" for hierarchy "IncPC_32_bit:PC_reg"
Info (12128): Elaborating entity "reg_32_bit" for hierarchy "reg_32_bit:InPort"
Info (12128): Elaborating entity "selectencodelogic" for hierarchy "selectencodelogic:selEn"
Info (12128): Elaborating entity "encoder_4_to_16" for hierarchy "selectencodelogic:selEn|encoder_4_to_16:encoder"
Info (12128): Elaborating entity "CONFF_logic" for hierarchy "CONFF_logic:conff"
Warning (10235): Verilog HDL Always Construct warning at CONFF_logic.v(25): variable "brFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "encoder_2_to_4" for hierarchy "CONFF_logic:conff|encoder_2_to_4:encoder"
Info (12128): Elaborating entity "mux_2_to_1" for hierarchy "mux_2_to_1:MDMux"
Info (12128): Elaborating entity "ram" for hierarchy "ram:ramModule"
Info (12128): Elaborating entity "mux_32_to_1" for hierarchy "mux_32_to_1:BusMux"
Warning (10270): Verilog HDL Case Statement warning at mux_32_to_1.v(31): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at mux_32_to_1.v(31): inferring latch(es) for variable "BusMuxOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "BusMuxOut[0]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[1]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[2]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[3]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[4]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[5]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[6]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[7]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[8]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[9]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[10]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[11]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[12]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[13]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[14]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[15]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[16]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[17]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[18]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[19]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[20]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[21]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[22]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[23]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[24]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[25]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[26]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[27]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[28]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[29]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[30]" at mux_32_to_1.v(31)
Info (10041): Inferred latch for "BusMuxOut[31]" at mux_32_to_1.v(31)
Info (12128): Elaborating entity "alu" for hierarchy "alu:the_alu"
Warning (10764): Verilog HDL warning at alu.v(50): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at alu.v(54): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at alu.v(58): converting signed shift amount to unsigned
Warning (10272): Verilog HDL Case Statement warning at alu.v(77): case item expression covers a value already covered by a previous case item
Warning (10270): Verilog HDL Case Statement warning at alu.v(24): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at alu.v(24): inferring latch(es) for variable "C", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "C[0]" at alu.v(24)
Info (10041): Inferred latch for "C[1]" at alu.v(24)
Info (10041): Inferred latch for "C[2]" at alu.v(24)
Info (10041): Inferred latch for "C[3]" at alu.v(24)
Info (10041): Inferred latch for "C[4]" at alu.v(24)
Info (10041): Inferred latch for "C[5]" at alu.v(24)
Info (10041): Inferred latch for "C[6]" at alu.v(24)
Info (10041): Inferred latch for "C[7]" at alu.v(24)
Info (10041): Inferred latch for "C[8]" at alu.v(24)
Info (10041): Inferred latch for "C[9]" at alu.v(24)
Info (10041): Inferred latch for "C[10]" at alu.v(24)
Info (10041): Inferred latch for "C[11]" at alu.v(24)
Info (10041): Inferred latch for "C[12]" at alu.v(24)
Info (10041): Inferred latch for "C[13]" at alu.v(24)
Info (10041): Inferred latch for "C[14]" at alu.v(24)
Info (10041): Inferred latch for "C[15]" at alu.v(24)
Info (10041): Inferred latch for "C[16]" at alu.v(24)
Info (10041): Inferred latch for "C[17]" at alu.v(24)
Info (10041): Inferred latch for "C[18]" at alu.v(24)
Info (10041): Inferred latch for "C[19]" at alu.v(24)
Info (10041): Inferred latch for "C[20]" at alu.v(24)
Info (10041): Inferred latch for "C[21]" at alu.v(24)
Info (10041): Inferred latch for "C[22]" at alu.v(24)
Info (10041): Inferred latch for "C[23]" at alu.v(24)
Info (10041): Inferred latch for "C[24]" at alu.v(24)
Info (10041): Inferred latch for "C[25]" at alu.v(24)
Info (10041): Inferred latch for "C[26]" at alu.v(24)
Info (10041): Inferred latch for "C[27]" at alu.v(24)
Info (10041): Inferred latch for "C[28]" at alu.v(24)
Info (10041): Inferred latch for "C[29]" at alu.v(24)
Info (10041): Inferred latch for "C[30]" at alu.v(24)
Info (10041): Inferred latch for "C[31]" at alu.v(24)
Info (10041): Inferred latch for "C[32]" at alu.v(24)
Info (10041): Inferred latch for "C[33]" at alu.v(24)
Info (10041): Inferred latch for "C[34]" at alu.v(24)
Info (10041): Inferred latch for "C[35]" at alu.v(24)
Info (10041): Inferred latch for "C[36]" at alu.v(24)
Info (10041): Inferred latch for "C[37]" at alu.v(24)
Info (10041): Inferred latch for "C[38]" at alu.v(24)
Info (10041): Inferred latch for "C[39]" at alu.v(24)
Info (10041): Inferred latch for "C[40]" at alu.v(24)
Info (10041): Inferred latch for "C[41]" at alu.v(24)
Info (10041): Inferred latch for "C[42]" at alu.v(24)
Info (10041): Inferred latch for "C[43]" at alu.v(24)
Info (10041): Inferred latch for "C[44]" at alu.v(24)
Info (10041): Inferred latch for "C[45]" at alu.v(24)
Info (10041): Inferred latch for "C[46]" at alu.v(24)
Info (10041): Inferred latch for "C[47]" at alu.v(24)
Info (10041): Inferred latch for "C[48]" at alu.v(24)
Info (10041): Inferred latch for "C[49]" at alu.v(24)
Info (10041): Inferred latch for "C[50]" at alu.v(24)
Info (10041): Inferred latch for "C[51]" at alu.v(24)
Info (10041): Inferred latch for "C[52]" at alu.v(24)
Info (10041): Inferred latch for "C[53]" at alu.v(24)
Info (10041): Inferred latch for "C[54]" at alu.v(24)
Info (10041): Inferred latch for "C[55]" at alu.v(24)
Info (10041): Inferred latch for "C[56]" at alu.v(24)
Info (10041): Inferred latch for "C[57]" at alu.v(24)
Info (10041): Inferred latch for "C[58]" at alu.v(24)
Info (10041): Inferred latch for "C[59]" at alu.v(24)
Info (10041): Inferred latch for "C[60]" at alu.v(24)
Info (10041): Inferred latch for "C[61]" at alu.v(24)
Info (10041): Inferred latch for "C[62]" at alu.v(24)
Info (10041): Inferred latch for "C[63]" at alu.v(24)
Info (12128): Elaborating entity "adder_32_bit" for hierarchy "alu:the_alu|adder_32_bit:adder"
Info (12128): Elaborating entity "CLA16" for hierarchy "alu:the_alu|adder_32_bit:adder|CLA16:adder1"
Info (12128): Elaborating entity "CLA4" for hierarchy "alu:the_alu|adder_32_bit:adder|CLA16:adder1|CLA4:adder1"
Info (12128): Elaborating entity "sub_32_bit" for hierarchy "alu:the_alu|sub_32_bit:subtraction"
Info (12128): Elaborating entity "negate_32_bit" for hierarchy "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG"
Info (12128): Elaborating entity "not_32_bit" for hierarchy "alu:the_alu|sub_32_bit:subtraction|negate_32_bit:NEG|not_32_bit:NOT"
Info (12128): Elaborating entity "multiplication_32_bit" for hierarchy "alu:the_alu|multiplication_32_bit:mutlipication"
Warning (10199): Verilog HDL Case Statement warning at multiplication_32_bit.v(22): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at multiplication_32_bit.v(24): case item expression never matches the case expression
Warning (10199): Verilog HDL Case Statement warning at multiplication_32_bit.v(26): case item expression never matches the case expression
Warning (10230): Verilog HDL assignment warning at multiplication_32_bit.v(33): truncated value with size 66 to match size of target (64)
Info (12128): Elaborating entity "division_32_bit" for hierarchy "alu:the_alu|division_32_bit:divison"
Warning (10230): Verilog HDL assignment warning at division_32_bit.v(36): truncated value with size 65 to match size of target (64)
Info (12128): Elaborating entity "rotate_left_32_bit" for hierarchy "alu:the_alu|rotate_left_32_bit:rotateL"
Warning (10764): Verilog HDL warning at rotate_left_32_bit.v(9): converting signed shift amount to unsigned
Info (12128): Elaborating entity "rotate_right_32_bit" for hierarchy "alu:the_alu|rotate_right_32_bit:rotateR"
Warning (10764): Verilog HDL warning at rotate_right_32_bit.v(9): converting signed shift amount to unsigned
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst" is missing source, defaulting to GND
    Warning (12110): Net "Inport_data_out" is missing source, defaulting to GND
Warning (276021): Created node "ram:ramModule|RAM" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:ramModule|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif
Info (278001): Inferred 29 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add2"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add4"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add6"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add8"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add10"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add12"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add14"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add16"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add18"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add20"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add22"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add24"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add26"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add28"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add30"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add32"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add34"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add36"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add38"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add40"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add42"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add44"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add46"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add48"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add50"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add52"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add54"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add56"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "alu:the_alu|division_32_bit:divison|Add58"
Info (12130): Elaborated megafunction instantiation "ram:ramModule|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "ram:ramModule|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CPUDesignProject.ram0_ram_1d0cf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rd91.tdf
    Info (12023): Found entity 1: altsyncram_rd91
Info (12130): Elaborated megafunction instantiation "alu:the_alu|division_32_bit:divison|lpm_add_sub:Add2"
Info (12133): Instantiated megafunction "alu:the_alu|division_32_bit:divison|lpm_add_sub:Add2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gui.tdf
    Info (12023): Found entity 1: add_sub_gui
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch mux_32_to_1:BusMux|BusMuxOut[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal encoder_32_to_5:encoder|WideOr0
Warning (13012): Latch alu:the_alu|C[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[41] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[42] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[43] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[45] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[55] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[56] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[57] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[59] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[63] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Warning (13012): Latch alu:the_alu|C[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg_32_bit:IR|q[31]
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "ram:ramModule|altsyncram:RAM_rtl_0|altsyncram_rd91:auto_generated|ALTSYNCRAM"
Info (144001): Generated suppressed messages file C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/output_files/CPUDesignProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 66 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CONin"
    Warning (15610): No output dependent on input pin "InPortIn"
    Warning (15610): No output dependent on input pin "MDatain[0]"
    Warning (15610): No output dependent on input pin "MDatain[1]"
    Warning (15610): No output dependent on input pin "MDatain[2]"
    Warning (15610): No output dependent on input pin "MDatain[3]"
    Warning (15610): No output dependent on input pin "MDatain[4]"
    Warning (15610): No output dependent on input pin "MDatain[5]"
    Warning (15610): No output dependent on input pin "MDatain[6]"
    Warning (15610): No output dependent on input pin "MDatain[7]"
    Warning (15610): No output dependent on input pin "MDatain[8]"
    Warning (15610): No output dependent on input pin "MDatain[9]"
    Warning (15610): No output dependent on input pin "MDatain[10]"
    Warning (15610): No output dependent on input pin "MDatain[11]"
    Warning (15610): No output dependent on input pin "MDatain[12]"
    Warning (15610): No output dependent on input pin "MDatain[13]"
    Warning (15610): No output dependent on input pin "MDatain[14]"
    Warning (15610): No output dependent on input pin "MDatain[15]"
    Warning (15610): No output dependent on input pin "MDatain[16]"
    Warning (15610): No output dependent on input pin "MDatain[17]"
    Warning (15610): No output dependent on input pin "MDatain[18]"
    Warning (15610): No output dependent on input pin "MDatain[19]"
    Warning (15610): No output dependent on input pin "MDatain[20]"
    Warning (15610): No output dependent on input pin "MDatain[21]"
    Warning (15610): No output dependent on input pin "MDatain[22]"
    Warning (15610): No output dependent on input pin "MDatain[23]"
    Warning (15610): No output dependent on input pin "MDatain[24]"
    Warning (15610): No output dependent on input pin "MDatain[25]"
    Warning (15610): No output dependent on input pin "MDatain[26]"
    Warning (15610): No output dependent on input pin "MDatain[27]"
    Warning (15610): No output dependent on input pin "MDatain[28]"
    Warning (15610): No output dependent on input pin "MDatain[29]"
    Warning (15610): No output dependent on input pin "MDatain[30]"
    Warning (15610): No output dependent on input pin "MDatain[31]"
    Warning (15610): No output dependent on input pin "inport_data_in[0]"
    Warning (15610): No output dependent on input pin "inport_data_in[1]"
    Warning (15610): No output dependent on input pin "inport_data_in[2]"
    Warning (15610): No output dependent on input pin "inport_data_in[3]"
    Warning (15610): No output dependent on input pin "inport_data_in[4]"
    Warning (15610): No output dependent on input pin "inport_data_in[5]"
    Warning (15610): No output dependent on input pin "inport_data_in[6]"
    Warning (15610): No output dependent on input pin "inport_data_in[7]"
    Warning (15610): No output dependent on input pin "inport_data_in[8]"
    Warning (15610): No output dependent on input pin "inport_data_in[9]"
    Warning (15610): No output dependent on input pin "inport_data_in[10]"
    Warning (15610): No output dependent on input pin "inport_data_in[11]"
    Warning (15610): No output dependent on input pin "inport_data_in[12]"
    Warning (15610): No output dependent on input pin "inport_data_in[13]"
    Warning (15610): No output dependent on input pin "inport_data_in[14]"
    Warning (15610): No output dependent on input pin "inport_data_in[15]"
    Warning (15610): No output dependent on input pin "inport_data_in[16]"
    Warning (15610): No output dependent on input pin "inport_data_in[17]"
    Warning (15610): No output dependent on input pin "inport_data_in[18]"
    Warning (15610): No output dependent on input pin "inport_data_in[19]"
    Warning (15610): No output dependent on input pin "inport_data_in[20]"
    Warning (15610): No output dependent on input pin "inport_data_in[21]"
    Warning (15610): No output dependent on input pin "inport_data_in[22]"
    Warning (15610): No output dependent on input pin "inport_data_in[23]"
    Warning (15610): No output dependent on input pin "inport_data_in[24]"
    Warning (15610): No output dependent on input pin "inport_data_in[25]"
    Warning (15610): No output dependent on input pin "inport_data_in[26]"
    Warning (15610): No output dependent on input pin "inport_data_in[27]"
    Warning (15610): No output dependent on input pin "inport_data_in[28]"
    Warning (15610): No output dependent on input pin "inport_data_in[29]"
    Warning (15610): No output dependent on input pin "inport_data_in[30]"
    Warning (15610): No output dependent on input pin "inport_data_in[31]"
Info (21057): Implemented 7431 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 127 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 7203 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 358 warnings
    Info: Peak virtual memory: 4649 megabytes
    Info: Processing ended: Wed Mar 15 23:16:22 2023
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Luka/Documents/Queens/Third Year/ELEC 374/CPU-Design/QuartusProject/ELEC_374/output_files/CPUDesignProject.map.smsg.


