
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Nov  5 15:42:17 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 629.012 ; gain = 201.242
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/elx22yz/Desktop/Vivado'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/elx22yz/Desktop/Vivado' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx-2024.1/Vivado/2024.1/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 697.988 ; gain = 55.000
Command: link_design -top design_1_wrapper -part xczu48dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_CAMC_0_0/design_1_CAMC_0_0.dcp' for cell 'design_1_i/CAMC_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.dcp' for cell 'design_1_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0.dcp' for cell 'design_1_i/rst_ps8_0_96M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps8_0_axi_periph/m03_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.985 . Memory (MB): peak = 1927.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 329 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_1/U0'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc:184]
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/bd_afc3_sarn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:178]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:181]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc:184]
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/bd_afc3_srn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:82]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:91]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc:91]
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/bd_afc3_sarn_1_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/bd_afc3_srn_1_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/bd_afc3_srn_1_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/bd_afc3_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/bd_afc3_sawn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/bd_afc3_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/bd_afc3_swn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/bd_afc3_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/bd_afc3_sbn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/bd_afc3_sawn_1_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/bd_afc3_sawn_1_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/bd_afc3_swn_1_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_31/bd_afc3_swn_1_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/bd_afc3_sbn_1_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_32/bd_afc3_sbn_1_clocks.xdc] for cell 'design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/bd_afc3_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_34/bd_afc3_m00arn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/bd_afc3_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_35/bd_afc3_m00rn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/bd_afc3_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_36/bd_afc3_m00awn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/bd_afc3_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_37/bd_afc3_m00wn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/bd_afc3_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_38/bd_afc3_m00bn_0_clocks.xdc] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc:1]
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_96M/U0'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0.xdc] for cell 'design_1_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_96M_0/design_1_rst_ps8_0_96M_0.xdc] for cell 'design_1_i/rst_ps8_0_96M/U0'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
Finished Parsing XDC File [c:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_1/U0'
INFO: [Project 1-1714] 70 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-1687] 681 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2999.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 155 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 29 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 113 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

28 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2999.945 ; gain = 2301.957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2999.945 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15d23910a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2999.945 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 15d23910a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3368.570 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 15d23910a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3368.570 ; gain = 0.000
Phase 1 Initialization | Checksum: 15d23910a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3368.570 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 15d23910a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.874 . Memory (MB): peak = 3389.586 ; gain = 21.016

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 15d23910a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.946 . Memory (MB): peak = 3389.586 ; gain = 21.016
Phase 2 Timer Update And Timing Data Collection | Checksum: 15d23910a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.949 . Memory (MB): peak = 3389.586 ; gain = 21.016

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 11 inverters resulting in an inversion of 85 pins
INFO: [Opt 31-138] Pushed 90 inverter(s) to 2569 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 180a204ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3389.586 ; gain = 21.016
Retarget | Checksum: 180a204ca
INFO: [Opt 31-389] Phase Retarget created 103 cells and removed 549 cells
INFO: [Opt 31-1021] In phase Retarget, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 19e386057

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3389.586 ; gain = 21.016
Constant propagation | Checksum: 19e386057
INFO: [Opt 31-389] Phase Constant propagation created 265 cells and removed 1147 cells
INFO: [Opt 31-1021] In phase Constant propagation, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: ee9b9b1b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3389.586 ; gain = 21.016
Sweep | Checksum: ee9b9b1b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1388 cells
INFO: [Opt 31-1021] In phase Sweep, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: ee9b9b1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3389.586 ; gain = 21.016
BUFG optimization | Checksum: ee9b9b1b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: ee9b9b1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3389.586 ; gain = 21.016
Shift Register Optimization | Checksum: ee9b9b1b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b242b081

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3389.586 ; gain = 21.016
Post Processing Netlist | Checksum: 1b242b081
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 12b005bf7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3389.586 ; gain = 21.016

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3389.586 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 12b005bf7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3389.586 ; gain = 21.016
Phase 9 Finalization | Checksum: 12b005bf7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3389.586 ; gain = 21.016
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             103  |             549  |                                             60  |
|  Constant propagation         |             265  |            1147  |                                             60  |
|  Sweep                        |               0  |            1388  |                                             78  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12b005bf7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3389.586 ; gain = 21.016

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 3 Total Ports: 70
Ending PowerOpt Patch Enables Task | Checksum: f25b3cf7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3728.305 ; gain = 0.000
Ending Power Optimization Task | Checksum: f25b3cf7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3728.305 ; gain = 338.719

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f25b3cf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3728.305 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3728.305 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14402fffd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3728.305 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 3728.305 ; gain = 728.359
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 3728.305 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3728.305 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f1498c4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3728.305 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3728.305 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c37ac02b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 4495.730 ; gain = 767.426

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 114289ca1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 4495.730 ; gain = 767.426

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 114289ca1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 4495.730 ; gain = 767.426
Phase 1 Placer Initialization | Checksum: 114289ca1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 4495.730 ; gain = 767.426

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1513378d5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 4495.730 ; gain = 767.426

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 14aa0fff7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 4495.730 ; gain = 767.426

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 14aa0fff7

Time (s): cpu = 00:00:59 ; elapsed = 00:00:56 . Memory (MB): peak = 4593.438 ; gain = 865.133

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 19c9386f6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 4597.992 ; gain = 869.688

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 19c9386f6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 4597.992 ; gain = 869.688
Phase 2.1.1 Partition Driven Placement | Checksum: 19c9386f6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 4597.992 ; gain = 869.688
Phase 2.1 Floorplanning | Checksum: eb1c6609

Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 4597.992 ; gain = 869.688

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: eb1c6609

Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 4597.992 ; gain = 869.688

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: eb1c6609

Time (s): cpu = 00:01:00 ; elapsed = 00:00:57 . Memory (MB): peak = 4597.992 ; gain = 869.688

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1bf9e01c9

Time (s): cpu = 00:02:02 ; elapsed = 00:01:38 . Memory (MB): peak = 4968.766 ; gain = 1240.461

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 854 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 327 nets or LUTs. Breaked 0 LUT, combined 327 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4968.766 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            327  |                   327  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            327  |                   327  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 25bc432f0

Time (s): cpu = 00:02:05 ; elapsed = 00:01:40 . Memory (MB): peak = 4968.766 ; gain = 1240.461
Phase 2.4 Global Placement Core | Checksum: 2514b1cbc

Time (s): cpu = 00:02:33 ; elapsed = 00:01:57 . Memory (MB): peak = 4968.766 ; gain = 1240.461
Phase 2 Global Placement | Checksum: 2514b1cbc

Time (s): cpu = 00:02:33 ; elapsed = 00:01:57 . Memory (MB): peak = 4968.766 ; gain = 1240.461

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29b6b20de

Time (s): cpu = 00:02:47 ; elapsed = 00:02:06 . Memory (MB): peak = 4968.766 ; gain = 1240.461

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 179b2953d

Time (s): cpu = 00:02:49 ; elapsed = 00:02:08 . Memory (MB): peak = 4968.766 ; gain = 1240.461

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 19333bd76

Time (s): cpu = 00:03:17 ; elapsed = 00:02:24 . Memory (MB): peak = 4968.766 ; gain = 1240.461

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2697ab508

Time (s): cpu = 00:03:30 ; elapsed = 00:02:34 . Memory (MB): peak = 4968.766 ; gain = 1240.461
Phase 3.3.2 Slice Area Swap | Checksum: 2697ab508

Time (s): cpu = 00:03:31 ; elapsed = 00:02:34 . Memory (MB): peak = 4968.766 ; gain = 1240.461
Phase 3.3 Small Shape DP | Checksum: 1c6723c70

Time (s): cpu = 00:04:02 ; elapsed = 00:02:52 . Memory (MB): peak = 4968.766 ; gain = 1240.461

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 224c7f47d

Time (s): cpu = 00:04:03 ; elapsed = 00:02:53 . Memory (MB): peak = 4968.766 ; gain = 1240.461

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2969107d1

Time (s): cpu = 00:04:03 ; elapsed = 00:02:53 . Memory (MB): peak = 4968.766 ; gain = 1240.461
Phase 3 Detail Placement | Checksum: 2969107d1

Time (s): cpu = 00:04:03 ; elapsed = 00:02:53 . Memory (MB): peak = 4968.766 ; gain = 1240.461

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16a08fb14

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.030 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: fa301876

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.656 . Memory (MB): peak = 5012.680 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 17dc60809

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.812 . Memory (MB): peak = 5012.680 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16a08fb14

Time (s): cpu = 00:04:31 ; elapsed = 00:03:14 . Memory (MB): peak = 5012.680 ; gain = 1284.375

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.030. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 134c9d916

Time (s): cpu = 00:04:31 ; elapsed = 00:03:14 . Memory (MB): peak = 5012.680 ; gain = 1284.375

Time (s): cpu = 00:04:31 ; elapsed = 00:03:14 . Memory (MB): peak = 5012.680 ; gain = 1284.375
Phase 4.1 Post Commit Optimization | Checksum: 134c9d916

Time (s): cpu = 00:04:31 ; elapsed = 00:03:14 . Memory (MB): peak = 5012.680 ; gain = 1284.375
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 5019.133 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 126c79547

Time (s): cpu = 00:04:53 ; elapsed = 00:03:31 . Memory (MB): peak = 5019.133 ; gain = 1290.828

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 126c79547

Time (s): cpu = 00:04:53 ; elapsed = 00:03:31 . Memory (MB): peak = 5019.133 ; gain = 1290.828
Phase 4.3 Placer Reporting | Checksum: 126c79547

Time (s): cpu = 00:04:53 ; elapsed = 00:03:31 . Memory (MB): peak = 5019.133 ; gain = 1290.828

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 5019.133 ; gain = 0.000

Time (s): cpu = 00:04:53 ; elapsed = 00:03:31 . Memory (MB): peak = 5019.133 ; gain = 1290.828
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18eb80b4e

Time (s): cpu = 00:04:54 ; elapsed = 00:03:31 . Memory (MB): peak = 5019.133 ; gain = 1290.828
Ending Placer Task | Checksum: 184fac690

Time (s): cpu = 00:04:54 ; elapsed = 00:03:31 . Memory (MB): peak = 5019.133 ; gain = 1290.828
97 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:00 ; elapsed = 00:03:36 . Memory (MB): peak = 5019.133 ; gain = 1290.828
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 5019.133 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 5019.133 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.162 . Memory (MB): peak = 5019.133 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5019.133 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5019.133 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 5019.133 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 5019.133 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 5019.133 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5019.133 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5019.133 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5019.133 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 5.027 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 5019.133 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 5019.133 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5019.133 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5019.133 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 5019.133 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 5019.133 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.050 . Memory (MB): peak = 5019.133 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5019.133 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5019.133 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 678e0b55 ConstDB: 0 ShapeSum: d06ab410 RouteDB: 4d02072b
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5019.133 ; gain = 0.000
Post Restoration Checksum: NetGraph: 92a25bc6 | NumContArr: 75708228 | Constraints: 523c3911 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 21cf8119c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 5019.133 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 21cf8119c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 5019.133 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 21cf8119c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 5019.133 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 22118b9df

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 5438.008 ; gain = 418.875

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20a220313

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 5438.008 ; gain = 418.875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.315  | TNS=0.000  | WHS=-0.050 | THS=-14.845|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22580
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19284
  Number of Partially Routed Nets     = 3296
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ee79b87b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 5536.691 ; gain = 517.559

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2ee79b87b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 5536.691 ; gain = 517.559

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 3559f7367

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 5536.691 ; gain = 517.559
Phase 4 Initial Routing | Checksum: 2a82ce974

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 5536.691 ; gain = 517.559

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3746
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.648  | TNS=0.000  | WHS=-0.016 | THS=-0.139 |

Phase 5.1 Global Iteration 0 | Checksum: 268c0e0cd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 5536.691 ; gain = 517.559

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.648  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1dfd0ad24

Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 5536.691 ; gain = 517.559
Phase 5 Rip-up And Reroute | Checksum: 1dfd0ad24

Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 5536.691 ; gain = 517.559

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.648  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.648  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Delay CleanUp | Checksum: 198802688

Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 5536.691 ; gain = 517.559

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 198802688

Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 5536.691 ; gain = 517.559
Phase 6 Delay and Skew Optimization | Checksum: 198802688

Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 5536.691 ; gain = 517.559

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.648  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c9077784

Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 5536.691 ; gain = 517.559
Phase 7 Post Hold Fix | Checksum: 1c9077784

Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 5536.691 ; gain = 517.559

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.613418 %
  Global Horizontal Routing Utilization  = 0.624366 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1c9077784

Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 5536.691 ; gain = 517.559

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1c9077784

Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 5536.691 ; gain = 517.559

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c9077784

Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 5536.691 ; gain = 517.559

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1c9077784

Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 5536.691 ; gain = 517.559

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1c9077784

Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 5536.691 ; gain = 517.559

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.648  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 1c9077784

Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 5536.691 ; gain = 517.559
Total Elapsed time in route_design: 47.289 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 2a649eb3a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 5536.691 ; gain = 517.559
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2a649eb3a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 5536.691 ; gain = 517.559

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 5536.691 ; gain = 517.559
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 5536.691 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
142 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 5536.691 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5536.691 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 5536.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 5536.691 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 5536.691 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5536.691 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.399 . Memory (MB): peak = 5536.691 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 5536.691 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 5536.691 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5536.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/elx22yz/Desktop/Vivado/VivadoFile/CAMC_Platform/CAMC_Platform.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5536.691 ; gain = 0.000
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_181_1_fu_144/mac_muladd_14ns_11ns_31ns_31_4_1_U49/CAMC_mac_muladd_14ns_11ns_31ns_31_4_1_DSP48_0_U/p_reg_reg input design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_181_1_fu_144/mac_muladd_14ns_11ns_31ns_31_4_1_U49/CAMC_mac_muladd_14ns_11ns_31ns_31_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_187_2_fu_157/mac_muladd_14ns_11ns_31ns_31_4_1_U58/CAMC_mac_muladd_14ns_11ns_31ns_31_4_1_DSP48_0_U/p_reg_reg input design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_187_2_fu_157/mac_muladd_14ns_11ns_31ns_31_4_1_U58/CAMC_mac_muladd_14ns_11ns_31ns_31_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_193_3_fu_170/mac_muladd_14ns_11ns_31ns_31_4_1_U65/CAMC_mac_muladd_14ns_11ns_31ns_31_4_1_DSP48_0_U/p_reg_reg input design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_193_3_fu_170/mac_muladd_14ns_11ns_31ns_31_4_1_U65/CAMC_mac_muladd_14ns_11ns_31ns_31_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_200_4_fu_183/mac_muladd_14ns_11ns_31ns_31_4_1_U72/CAMC_mac_muladd_14ns_11ns_31ns_31_4_1_DSP48_0_U/p_reg_reg input design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_200_4_fu_183/mac_muladd_14ns_11ns_31ns_31_4_1_U72/CAMC_mac_muladd_14ns_11ns_31ns_31_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_211_5_fu_196/mac_muladd_14ns_10ns_31ns_31_4_1_U79/CAMC_mac_muladd_14ns_10ns_31ns_31_4_1_DSP48_0_U/p_reg_reg input design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_211_5_fu_196/mac_muladd_14ns_10ns_31ns_31_4_1_U79/CAMC_mac_muladd_14ns_10ns_31ns_31_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_216_6_fu_209/mac_muladd_14ns_10ns_31ns_31_4_1_U87/CAMC_mac_muladd_14ns_10ns_31ns_31_4_1_DSP48_0_U/p_reg_reg input design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_216_6_fu_209/mac_muladd_14ns_10ns_31ns_31_4_1_U87/CAMC_mac_muladd_14ns_10ns_31ns_31_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_231_7_fu_222/mac_muladd_14ns_9ns_31ns_31_4_1_U94/CAMC_mac_muladd_14ns_9ns_31ns_31_4_1_DSP48_0_U/p_reg_reg input design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_231_7_fu_222/mac_muladd_14ns_9ns_31ns_31_4_1_U94/CAMC_mac_muladd_14ns_9ns_31ns_31_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_235_8_fu_235/mac_muladd_14ns_9ns_31ns_31_4_1_U102/CAMC_mac_muladd_14ns_9ns_31ns_31_4_1_DSP48_0_U/p_reg_reg input design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_235_8_fu_235/mac_muladd_14ns_9ns_31ns_31_4_1_U102/CAMC_mac_muladd_14ns_9ns_31ns_31_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_250_9_fu_248/mac_muladd_14ns_9ns_32ns_32_4_1_U109/CAMC_mac_muladd_14ns_9ns_32ns_32_4_1_DSP48_0_U/p_reg_reg input design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_250_9_fu_248/mac_muladd_14ns_9ns_32ns_32_4_1_U109/CAMC_mac_muladd_14ns_9ns_32ns_32_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_256_10_fu_261/mac_muladd_14ns_9ns_32ns_32_4_1_U117/CAMC_mac_muladd_14ns_9ns_32ns_32_4_1_DSP48_0_U/p_reg_reg input design_1_i/CAMC_0/inst/grp_ArrayProduct_fu_429/grp_ArrayProduct_Pipeline_VITIS_LOOP_256_10_fu_261/mac_muladd_14ns_9ns_32ns_32_4_1_U117/CAMC_mac_muladd_14ns_9ns_32ns_32_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP input design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_623_3_fu_522/mac_muladd_8s_7ns_8s_14_4_1_U137/CAMC_mac_muladd_8s_7ns_8s_14_4_1_DSP48_0_U/p_reg_reg input design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_623_3_fu_522/mac_muladd_8s_7ns_8s_14_4_1_U137/CAMC_mac_muladd_8s_7ns_8s_14_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP output design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP multiplier stage design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP multiplier stage design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 45 Warnings, 10 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
193 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 5536.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 15:50:13 2024...
