OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/ALU/runs/RUN_2025.07.18_08.04.31/results/placement/alu_32_bit.odb'…
define_corners Slowest Typical Fastest
read_liberty -corner Slowest /home/prormrxcn/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib
read_liberty -corner Typical /home/prormrxcn/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Fastest /home/prormrxcn/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/ALU/runs/RUN_2025.07.18_08.04.31/tmp/placement/9-resizer.sdc'…
[WARNING STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO]: Setting RC values...
[INFO RSZ-0045] Inserted 72 buffers, 1 to split loads.
[INFO RSZ-0041] Resized 284 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement        725.2 u
average displacement        0.1 u
max displacement            7.8 u
original HPWL          144284.3 u
legalized HPWL         148194.7 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 1770 instances
[INFO DPL-0021] HPWL before          148194.7 u
[INFO DPL-0022] HPWL after           144691.5 u
[INFO DPL-0023] HPWL delta               -2.4 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/ALU/runs/RUN_2025.07.18_08.04.31/tmp/cts/12-alu_32_bit.resized.odb'…
Writing netlist to '/openlane/designs/ALU/runs/RUN_2025.07.18_08.04.31/tmp/cts/12-alu_32_bit.resized.nl.v'…
Writing powered netlist to '/openlane/designs/ALU/runs/RUN_2025.07.18_08.04.31/tmp/cts/12-alu_32_bit.resized.pnl.v'…
Writing layout to '/openlane/designs/ALU/runs/RUN_2025.07.18_08.04.31/tmp/cts/12-alu_32_bit.resized.def'…
Writing timing constraints to '/openlane/designs/ALU/runs/RUN_2025.07.18_08.04.31/tmp/cts/12-alu_32_bit.resized.sdc'…
area_report

===========================================================================
report_design_area
============================================================================
Design area 35709 u^2 20% utilization.
area_report_end
