// Seed: 82314658
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout tri1 id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_23 = id_26;
  assign id_14 = id_17 ~^ {id_14++{1}};
endmodule
module module_0 #(
    parameter id_3 = 32'd9,
    parameter id_7 = 32'd26
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire _id_7;
  output tri id_6;
  output wire id_5;
  inout wire id_4;
  output wire _id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_4,
      id_10,
      id_4,
      id_4,
      id_6,
      id_12,
      id_8,
      id_13,
      id_10,
      id_4,
      id_14,
      id_11,
      id_4,
      id_4,
      id_8,
      id_8,
      id_11,
      id_13,
      id_12,
      id_13,
      id_11,
      id_6,
      id_4
  );
  localparam id_15 = 1;
  logic [id_7 : id_3] module_1;
  ;
  wire id_16;
  assign id_6 = -1'b0;
  wire id_17;
  wire id_18;
endmodule
