$date
	Sat Oct 22 22:39:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#990474
b11100 &
b11100 %
1$
b11100 !
1"
#990475
0"
#990478
b1110 &
b1110 %
#990482
b111 &
b111 %
#990486
b10110 &
b10110 %
#990490
b1011 &
b1011 %
#990494
b100010 &
b100010 %
#990498
b10001 &
b10001 %
#990502
b110100 &
b110100 %
#990506
b11010 &
b11010 %
#990510
b1101 &
b1101 %
#990514
b101000 &
b101000 %
#990518
b10100 &
b10100 %
#990522
b1010 &
b1010 %
#990526
b101 &
b101 %
#990530
b10000 &
b10000 %
#990534
b1000 &
b1000 %
#990538
b100 &
b100 %
#990542
b10 &
b10 %
#990546
b1 &
b1 %
1#
#990550
b0 &
0#
b0 %
0$
#1995309
b1000 !
1"
#1995310
b1000 &
b1000 %
1$
#1995311
0"
#1995314
b100 &
b100 %
#1995318
b10 &
b10 %
#1995322
b1 &
b1 %
1#
#1995326
b0 &
0#
b0 %
0$
#2979043
b10100 !
1"
#2979046
b10100 &
b10100 %
1$
#2979047
0"
#2979050
b1010 &
b1010 %
#2979054
b101 &
b101 %
#2979058
b10000 &
b10000 %
#2979062
b1000 &
b1000 %
#2979066
b100 &
b100 %
#2979070
b10 &
b10 %
#2979074
b1 &
b1 %
1#
#2979078
b0 &
0#
b0 %
0$
#4500012
