// Seed: 3761204494
module module_0;
  assign id_1 = 1;
  assign module_1.id_2 = 0;
  wire id_2;
  assign module_2.type_10 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output wand  id_0,
    output wire  id_1,
    input  tri   id_2,
    output wire  id_3,
    output logic id_4
);
  always @(1'b0 or posedge 1) begin : LABEL_0
    id_4 <= 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    output wire id_1,
    input wand id_2,
    input wand id_3,
    output uwire id_4,
    input tri1 id_5,
    output tri1 id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
