<module name="CORTEXA9_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRM_RSTST" acronym="PRM_RSTST" offset="0x0" width="32" description="This register logs the global reset sources, thus contains information regarding the cold/warm reset events generated by global PRCM. Each bit is set upon release of the domain reset signal. Must be cleared by software.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GLOBAL_WARM_RST" width="1" begin="1" end="1" resetval="0" description="Global warm reset event generated by Global PRCM" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="GLOBAL_WARM_RST_0" description="No global warm reset."/>
      <bitenum value="1" id="1" token="GLOBAL_WARM_RST_1" description="Global external warm reset has occurred."/>
    </bitfield>
    <bitfield id="GLOBAL_COLD_RST" width="1" begin="0" end="0" resetval="1" description="Power-on (cold) reset event generated by global PRCM" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="GLOBAL_COLD_RST_0" description="No power-on reset."/>
      <bitenum value="1" id="1" token="GLOBAL_COLD_RST_1" description="Power-on reset has occurred."/>
    </bitfield>
  </register>
  <register id="PRM_PSCON_COUNT" acronym="PRM_PSCON_COUNT" offset="0x4" width="32" description="Programmable Precharge count for L1Cache. This register is useful to ensure the correct delay between toggles of pscon lines and therefore to avoid Any problem of power switch transitions. The register corresponds to the number of device system clock cycles for the SRAM precharge duration. It means that the local PRCM waits for PCHARGE_TIME cycles of system clock. The pscon modules belongs to the local PRCM modules and are used to control the power of the CPUx.">
    <bitfield id="SPAREUSED" width="4" begin="31" end="28" resetval="0x0" description="4 bits consumed for Last Power State Entered" range="" rwaccess="R"/>
    <bitfield id="SPARE" width="20" begin="27" end="8" resetval="0x00000" description="Spare programmable bits" range="" rwaccess="RW"/>
    <bitfield id="PCHARGE_TIME" width="8" begin="7" end="0" resetval="0x17" description="Programmable Precharge count during retention" range="" rwaccess="RW"/>
  </register>
</module>
