0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/2 _LOOKAHEAD/EBAZ4205/SOURCE_FILES/bit_shift_module.v,1620039389,verilog,,C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/2 _LOOKAHEAD/EBAZ4205/SOURCE_FILES/carry_lookahead_adder.v,,bit_shift_module,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl;../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl;H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/2 _LOOKAHEAD/EBAZ4205/SOURCE_FILES/bit_shift_module_TB.v,1620039884,verilog,,,,bit_shift_module_TB,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl;../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl;H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/2 _LOOKAHEAD/EBAZ4205/SOURCE_FILES/carry_lookahead_adder.v,1620038230,verilog,,C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/2 _LOOKAHEAD/EBAZ4205/SOURCE_FILES/full_adder.v,,carry_lookahead_adder,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl;../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl;H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/2 _LOOKAHEAD/EBAZ4205/SOURCE_FILES/full_adder.v,1619989088,verilog,,C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/2 _LOOKAHEAD/EBAZ4205/SOURCE_FILES/number_of_ones.v,,full_adder,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl;../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl;H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/2 _LOOKAHEAD/EBAZ4205/SOURCE_FILES/number_of_ones.v,1620038931,verilog,,C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/2 _LOOKAHEAD/EBAZ4205/SOURCE_FILES/parallel_adder_16x4.v,,number_of_ones,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl;../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl;H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/2 _LOOKAHEAD/EBAZ4205/SOURCE_FILES/number_of_ones_TB.v,1620038381,verilog,,,,number_of_ones_TB,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl;../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl;H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/2 _LOOKAHEAD/EBAZ4205/SOURCE_FILES/parallel_adder_16x4.v,1620045409,verilog,,,,parallel_adder_16x4,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl;../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl;H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/2 _LOOKAHEAD/EBAZ4205/SOURCE_FILES/parallel_adder_16x4_TB.v,1620043725,systemVerilog,,,,parallel_adder_16x4_TB,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/70cf/hdl;../../../../TEST_PROJ.srcs/sources_1/bd/TEST_BD/ipshared/ec67/hdl;H:/Xilinx/Vivado/2018.3/data/xilinx_vip/include,,,,,
C:/Users/lacze/Desktop/AGH-FPGA-S8/AGH-ZYNQ-S8-2021/ADDER_PROJECTS_STANDARD/2 _LOOKAHEAD/EBAZ4205/TEST_PROJ.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
