<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Platform-specific intrinsics for the `riscv32` platform."><meta name="keywords" content="rust, rustlang, rust-lang, riscv32"><title>core::arch::riscv32 - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize1.64.0.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc1.64.0.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu1.64.0.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark1.64.0.css" disabled><link rel="stylesheet" type="text/css" href="../../../light1.64.0.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage1.64.0.js"></script><script defer src="../../../main1.64.0.js"></script><noscript><link rel="stylesheet" href="../../../noscript1.64.0.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x161.64.0.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x321.64.0.png"><link rel="icon" type="image/svg+xml" href="../../../favicon1.64.0.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../core/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo1.64.0.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../core/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo1.64.0.svg" alt="logo"></div>
        </a><h2 class="location"><a href="#">Module riscv32</a></h2><div class="sidebar-elems"><section><div class="block"><ul><li><a href="#functions">Functions</a></li></ul></div></section></div></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../core/index.html"><img class="rust-logo" src="../../../rust-logo1.64.0.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press â€˜Sâ€™ to search, â€˜?â€™ for more optionsâ€¦" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1">
                                <a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel1.64.0.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="main-heading">
    <h1 class="fqn"><span class="in-band">Module <a href="../../index.html">core</a>::<wbr><a href="../index.html">arch</a>::<wbr><a class="mod" href="#">riscv32</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../../clipboard1.64.0.svg" width="19" height="18" alt="Copy item path"></button></span></h1><span class="out-of-band"><a class="srclink" href="../../../src/core/up/up/stdarch/crates/core_arch/src/mod.rs.html#65">source</a> Â· <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><span class="item-info"><div class="stab unstable"><span class="emoji">ðŸ”¬</span> This is a nightly-only experimental API. (<code>stdsimd</code>&nbsp;<a href="https://github.com/rust-lang/rust/issues/27731">#27731</a>)</div><div class="stab portability">Available on <strong>RISC-V RV32</strong> only.</div></span><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Platform-specific intrinsics for the <code>riscv32</code> platform.</p>
<p>See the <a href="../index.html">module documentation</a> for more details.</p>
</div></details><h2 id="functions" class="small-section-header"><a href="#functions">Functions</a></h2>
<div class="item-table"><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.fence_i.html" title="core::arch::riscv32::fence_i fn">fence_i</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Generates the <code>FENCE.I</code> instruction</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.frcsr.html" title="core::arch::riscv32::frcsr fn">frcsr</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Reads the floating-point control and status register <code>fcsr</code></p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.frflags.html" title="core::arch::riscv32::frflags fn">frflags</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Reads the floating-point accrued exception flags register <code>fflags</code></p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.frrm.html" title="core::arch::riscv32::frrm fn">frrm</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Reads the floating-point rounding mode register <code>frm</code></p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.fscsr.html" title="core::arch::riscv32::fscsr fn">fscsr</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Swaps the floating-point control and status register <code>fcsr</code></p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.fsflags.html" title="core::arch::riscv32::fsflags fn">fsflags</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Swaps the floating-point accrued exception flags register <code>fflags</code></p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.fsrm.html" title="core::arch::riscv32::fsrm fn">fsrm</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Swaps the floating-point rounding mode register <code>frm</code></p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_gvma.html" title="core::arch::riscv32::hfence_gvma fn">hfence_gvma</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Hypervisor memory management fence for guest physical address and virtual machine</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_gvma_all.html" title="core::arch::riscv32::hfence_gvma_all fn">hfence_gvma_all</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Hypervisor memory management fence for all virtual machines and guest physical addresses</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_gvma_gaddr.html" title="core::arch::riscv32::hfence_gvma_gaddr fn">hfence_gvma_gaddr</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Hypervisor memory management fence for guest physical address</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_gvma_vmid.html" title="core::arch::riscv32::hfence_gvma_vmid fn">hfence_gvma_vmid</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Hypervisor memory management fence for given virtual machine</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_vvma.html" title="core::arch::riscv32::hfence_vvma fn">hfence_vvma</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Hypervisor memory management fence for given guest virtual address and guest address space</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_vvma_all.html" title="core::arch::riscv32::hfence_vvma_all fn">hfence_vvma_all</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Hypervisor memory management fence for all guest address spaces and guest virtual addresses</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_vvma_asid.html" title="core::arch::riscv32::hfence_vvma_asid fn">hfence_vvma_asid</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Hypervisor memory management fence for given guest address space</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hfence_vvma_vaddr.html" title="core::arch::riscv32::hfence_vvma_vaddr fn">hfence_vvma_vaddr</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Hypervisor memory management fence for given guest virtual address</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_gvma.html" title="core::arch::riscv32::hinval_gvma fn">hinval_gvma</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Invalidate hypervisor translation cache for guest physical address and virtual machine</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_gvma_all.html" title="core::arch::riscv32::hinval_gvma_all fn">hinval_gvma_all</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Invalidate hypervisor translation cache for all virtual machines and guest physical addresses</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_gvma_gaddr.html" title="core::arch::riscv32::hinval_gvma_gaddr fn">hinval_gvma_gaddr</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Invalidate hypervisor translation cache for guest physical address</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_gvma_vmid.html" title="core::arch::riscv32::hinval_gvma_vmid fn">hinval_gvma_vmid</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Invalidate hypervisor translation cache for given virtual machine</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_vvma.html" title="core::arch::riscv32::hinval_vvma fn">hinval_vvma</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Invalidate hypervisor translation cache for given guest virtual address and guest address space</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_vvma_all.html" title="core::arch::riscv32::hinval_vvma_all fn">hinval_vvma_all</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Invalidate hypervisor translation cache for all guest address spaces and guest virtual addresses</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_vvma_asid.html" title="core::arch::riscv32::hinval_vvma_asid fn">hinval_vvma_asid</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Invalidate hypervisor translation cache for given guest address space</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hinval_vvma_vaddr.html" title="core::arch::riscv32::hinval_vvma_vaddr fn">hinval_vvma_vaddr</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Invalidate hypervisor translation cache for given guest virtual address</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlv_b.html" title="core::arch::riscv32::hlv_b fn">hlv_b</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Loads virtual machine memory by signed byte integer</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlv_bu.html" title="core::arch::riscv32::hlv_bu fn">hlv_bu</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Loads virtual machine memory by unsigned byte integer</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlv_h.html" title="core::arch::riscv32::hlv_h fn">hlv_h</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Loads virtual machine memory by signed half integer</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlv_hu.html" title="core::arch::riscv32::hlv_hu fn">hlv_hu</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Loads virtual machine memory by unsigned half integer</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlv_w.html" title="core::arch::riscv32::hlv_w fn">hlv_w</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Loads virtual machine memory by signed word integer</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlvx_hu.html" title="core::arch::riscv32::hlvx_hu fn">hlvx_hu</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Accesses virtual machine instruction by unsigned half integer</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hlvx_wu.html" title="core::arch::riscv32::hlvx_wu fn">hlvx_wu</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Accesses virtual machine instruction by unsigned word integer</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hsv_b.html" title="core::arch::riscv32::hsv_b fn">hsv_b</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Stores virtual machine memory by byte integer</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hsv_h.html" title="core::arch::riscv32::hsv_h fn">hsv_h</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Stores virtual machine memory by half integer</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.hsv_w.html" title="core::arch::riscv32::hsv_w fn">hsv_w</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Stores virtual machine memory by word integer</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.nop.html" title="core::arch::riscv32::nop fn">nop</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Generates the <code>NOP</code> instruction</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.pause.html" title="core::arch::riscv32::pause fn">pause</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Generates the <code>PAUSE</code> instruction</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sfence_inval_ir.html" title="core::arch::riscv32::sfence_inval_ir fn">sfence_inval_ir</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Generates the <code>SFENCE.INVAL.IR</code> instruction</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sfence_vma.html" title="core::arch::riscv32::sfence_vma fn">sfence_vma</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Supervisor memory management fence for given virtual address and address space</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sfence_vma_all.html" title="core::arch::riscv32::sfence_vma_all fn">sfence_vma_all</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Supervisor memory management fence for all address spaces and virtual addresses</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sfence_vma_asid.html" title="core::arch::riscv32::sfence_vma_asid fn">sfence_vma_asid</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Supervisor memory management fence for given address space</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sfence_vma_vaddr.html" title="core::arch::riscv32::sfence_vma_vaddr fn">sfence_vma_vaddr</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Supervisor memory management fence for given virtual address</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sfence_w_inval.html" title="core::arch::riscv32::sfence_w_inval fn">sfence_w_inval</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Generates the <code>SFENCE.W.INVAL</code> instruction</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sinval_vma.html" title="core::arch::riscv32::sinval_vma fn">sinval_vma</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Invalidate supervisor translation cache for given virtual address and address space</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sinval_vma_all.html" title="core::arch::riscv32::sinval_vma_all fn">sinval_vma_all</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Invalidate supervisor translation cache for all address spaces and virtual addresses</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sinval_vma_asid.html" title="core::arch::riscv32::sinval_vma_asid fn">sinval_vma_asid</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Invalidate supervisor translation cache for given address space</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sinval_vma_vaddr.html" title="core::arch::riscv32::sinval_vma_vaddr fn">sinval_vma_vaddr</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Invalidate supervisor translation cache for given virtual address</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sm3p0.html" title="core::arch::riscv32::sm3p0 fn">sm3p0</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p><code>P0</code> transformation function as is used in the SM3 hash algorithm</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sm3p1.html" title="core::arch::riscv32::sm3p1 fn">sm3p1</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p><code>P1</code> transformation function as is used in the SM3 hash algorithm</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sm4ed.html" title="core::arch::riscv32::sm4ed fn">sm4ed</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Accelerates the round function <code>F</code> in the SM4 block cipher algorithm</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.sm4ks.html" title="core::arch::riscv32::sm4ks fn">sm4ks</a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Accelerates the key schedule operation in the SM4 block cipher algorithm</p>
</div></div><div class="item-row"><div class="item-left unstable module-item"><a class="fn" href="fn.wfi.html" title="core::arch::riscv32::wfi fn">wfi</a><a title="unsafe function" href="#"><sup>âš </sup></a><span class="stab unstable" title="">Experimental</span></div><div class="item-right docblock-short"><p>Generates the <code>WFI</code> instruction</p>
</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="core" data-themes="ayu,dark,light" data-resource-suffix="1.64.0" data-rustdoc-version="1.64.0-dev" ></div>
</body></html>