
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.911737                       # Number of seconds simulated
sim_ticks                                911737133500                       # Number of ticks simulated
final_tick                               911737133500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134996                       # Simulator instruction rate (inst/s)
host_op_rate                                   134996                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              123081306                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685176                       # Number of bytes of host memory used
host_seconds                                  7407.60                       # Real time elapsed on the host
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1000000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           38592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       652012352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          652050944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    224619520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       224619520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10187693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10188296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3509680                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3509680                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              42328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          715131948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             715174276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         42328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            42328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       246364343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            246364343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       246364343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             42328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         715131948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            961538619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10188296                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3509680                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10188296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3509680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              648660480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3390464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               223395264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               652050944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            224619520                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  52976                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19098                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            617828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            635699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            654096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            667405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            646150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            627492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            632559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            647624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            617558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            628667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           640656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           653186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           627414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           634050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           597046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           607890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            220959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            219944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            224115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            223967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            217156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            213179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            215727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            211242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            216317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           213811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           213822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           216521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           221580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           214934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           218596                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  911737027000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10188296                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3509680                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7853603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1153934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  705130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  422649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 110236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 136523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 210684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 226395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 244662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 281364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 260857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 258306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 253581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 246264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 234177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 228544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 232895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7883454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.618348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.404035                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   145.744530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6094211     77.30%     77.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1225049     15.54%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       205732      2.61%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        72010      0.91%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        65903      0.84%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        93250      1.18%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12141      0.15%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8717      0.11%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       106441      1.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7883454                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       217606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.575802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.157711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3904.579058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       217602    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::851968-917503            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::983040-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.17965e+06-1.24518e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        217606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       217606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.296147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           213043     97.90%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1064      0.49%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2876      1.32%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              486      0.22%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              110      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        217606                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 217596856000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            407634106000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                50676600000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21469.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40219.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       711.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       245.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    715.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    246.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4627986                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1114416                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.93                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      66559.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    42.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     4310062000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     30444700000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    876976456750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                    961538619                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             7651513                       # Transaction distribution
system.membus.trans_dist::ReadResp            7651513                       # Transaction distribution
system.membus.trans_dist::Writeback           3509680                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2536783                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2536783                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port     23885066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23886272                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        38592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    876631872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           876670464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              876670464                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         44866300500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5663749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        96060338500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             10.5                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups               130751991                       # Number of BP lookups
system.cpu.branchPred.condPredicted         123107578                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          32528884                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    4762                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                    199260662                       # DTB read hits
system.cpu.dtb.read_misses                    3132733                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                202393395                       # DTB read accesses
system.cpu.dtb.write_hits                    21460715                       # DTB write hits
system.cpu.dtb.write_misses                   1979055                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                23439770                       # DTB write accesses
system.cpu.dtb.data_hits                    220721377                       # DTB hits
system.cpu.dtb.data_misses                    5111788                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                225833165                       # DTB accesses
system.cpu.itb.fetch_hits                    78696307                       # ITB hits
system.cpu.itb.fetch_misses                        35                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                78696342                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   28                       # Number of system calls
system.cpu.numCycles                       1823474268                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken       631052                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken    130120939                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads    851775566                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites    857627964                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses   1709403530                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads           65                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites           22                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses           87                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards      601512405                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                  232369611                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect            0                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect     27417014                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted       27417014                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted          89138110                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     23.522787                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions        795230415                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies             64728                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                     975341825                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                         9231847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                      1031185202                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                        792289066                       # Number of cycles cpu stages are processed.
system.cpu.activity                         43.449424                       # Percentage of cycles cpu is active
system.cpu.comLoads                         198093266                       # Number of Load instructions committed
system.cpu.comStores                         21460488                       # Number of Store instructions committed
system.cpu.comBranches                      115232788                       # Number of Branches instructions committed
system.cpu.comNops                            5675682                       # Number of Nop instructions committed
system.cpu.comNonSpec                              28                       # Number of Non-Speculative instructions committed
system.cpu.comInts                          659537639                       # Number of Integer instructions committed
system.cpu.comFloats                               14                       # Number of Floating Point instructions committed
system.cpu.committedInsts                  1000000000                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                    1000000000                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total            1000000000                       # Number of Instructions committed (Total)
system.cpu.cpi                               1.823474                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         1.823474                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.548404                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.548404                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles               1251457310                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                 572016958                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               31.369621                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles               1290267677                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                 533206591                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               29.241246                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles               1229317454                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                 594156814                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               32.583778                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles               1685349613                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                 138124655                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization                7.574807                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles               1229542449                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                 593931819                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               32.571440                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements               178                       # number of replacements
system.cpu.icache.tags.tagsinuse           416.975213                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            78695503                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               603                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          130506.638474                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   416.975213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.814405                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.814405                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         157393213                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        157393213                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     78695503                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        78695503                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      78695503                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         78695503                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     78695503                       # number of overall hits
system.cpu.icache.overall_hits::total        78695503                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          802                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           802                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          802                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            802                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          802                       # number of overall misses
system.cpu.icache.overall_misses::total           802                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     43389749                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43389749                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     43389749                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43389749                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     43389749                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43389749                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     78696305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     78696305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     78696305                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     78696305                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     78696305                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     78696305                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54101.931421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54101.931421                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54101.931421                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54101.931421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54101.931421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54101.931421                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          493                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   246.500000                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          199                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          199                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          199                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          199                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          199                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          199                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          603                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          603                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          603                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          603                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          603                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     29511751                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29511751                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     29511751                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29511751                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     29511751                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29511751                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48941.543947                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48941.543947                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48941.543947                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48941.543947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48941.543947                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48941.543947                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements          10186669                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.849569                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           209165568                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10187693                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.531201                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         189058000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.849569                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          629                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         449295201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        449295201                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    190426519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       190426519                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18738973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18738973                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           40                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     209165492                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        209165492                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    209165492                       # number of overall hits
system.cpu.dcache.overall_hits::total       209165492                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      7666707                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7666707                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2721475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2721475                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     10388182                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10388182                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10388182                       # number of overall misses
system.cpu.dcache.overall_misses::total      10388182                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 451169109500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 451169109500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 227867647750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 227867647750                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       341000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       341000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 679036757250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 679036757250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 679036757250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 679036757250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    198093226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    198093226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21460448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21460448                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           40                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    219553674                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    219553674                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    219553674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    219553674                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.038703                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038703                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.126814                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.126814                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.047315                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047315                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.047315                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047315                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58847.835127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58847.835127                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83729.465731                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83729.465731                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        85250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        85250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65366.274604                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65366.274604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65366.274604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65366.274604                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     60995096                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          349                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1570191                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.845654                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   174.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3509680                       # number of writebacks
system.cpu.dcache.writebacks::total           3509680                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        15716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15716                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       184777                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       184777                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       200493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       200493                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       200493                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       200493                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      7650991                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7650991                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2536698                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2536698                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     10187689                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10187689                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     10187689                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10187689                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 422475263000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 422475263000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 209869711000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 209869711000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       327500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       327500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 632344974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 632344974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 632344974000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 632344974000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.038623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.118203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.118203                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.046402                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.046402                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.046402                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.046402                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55218.371450                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55218.371450                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82733.423924                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82733.423924                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        81875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        81875                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62069.520772                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62069.520772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62069.520772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62069.520772                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
