
Atlas_HV_BaseBoard_A_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cbac  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b50  0800cd50  0800cd50  0001cd50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d8a0  0800d8a0  00020284  2**0
                  CONTENTS
  4 .ARM          00000008  0800d8a0  0800d8a0  0001d8a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d8a8  0800d8a8  00020284  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d8a8  0800d8a8  0001d8a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d8ac  0800d8ac  0001d8ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000284  20000000  0800d8b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c84  20000284  0800db34  00020284  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f08  0800db34  00020f08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020284  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b90a  00000000  00000000  000202b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000493e  00000000  00000000  0003bbbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001848  00000000  00000000  00040500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001680  00000000  00000000  00041d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e85c  00000000  00000000  000433c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025049  00000000  00000000  00061c24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a53aa  00000000  00000000  00086c6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012c017  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007924  00000000  00000000  0012c068  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000284 	.word	0x20000284
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cd34 	.word	0x0800cd34

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000288 	.word	0x20000288
 80001dc:	0800cd34 	.word	0x0800cd34

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <application_main>:




void application_main()
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0

	  BACKUP_SRAM_enable();
 800100e:	f000 f895 	bl	800113c <BACKUP_SRAM_enable>

	  //hand address for ADC data store
	  p_ADC_data[0] = &ChannelsStatus[0].voltage_measurement;
 8001012:	4b37      	ldr	r3, [pc, #220]	; (80010f0 <application_main+0xe8>)
 8001014:	4a37      	ldr	r2, [pc, #220]	; (80010f4 <application_main+0xec>)
 8001016:	601a      	str	r2, [r3, #0]
	  p_ADC_data[1] = &ChannelsStatus[1].voltage_measurement;
 8001018:	4b35      	ldr	r3, [pc, #212]	; (80010f0 <application_main+0xe8>)
 800101a:	4a37      	ldr	r2, [pc, #220]	; (80010f8 <application_main+0xf0>)
 800101c:	605a      	str	r2, [r3, #4]
	  p_ADC_data[2] = &ChannelsStatus[2].voltage_measurement;
 800101e:	4b34      	ldr	r3, [pc, #208]	; (80010f0 <application_main+0xe8>)
 8001020:	4a36      	ldr	r2, [pc, #216]	; (80010fc <application_main+0xf4>)
 8001022:	609a      	str	r2, [r3, #8]
	  p_ADC_data[3] = &ChannelsStatus[0].current_measurement;
 8001024:	4b32      	ldr	r3, [pc, #200]	; (80010f0 <application_main+0xe8>)
 8001026:	4a36      	ldr	r2, [pc, #216]	; (8001100 <application_main+0xf8>)
 8001028:	60da      	str	r2, [r3, #12]
	  p_ADC_data[4] = &ChannelsStatus[1].current_measurement;
 800102a:	4b31      	ldr	r3, [pc, #196]	; (80010f0 <application_main+0xe8>)
 800102c:	4a35      	ldr	r2, [pc, #212]	; (8001104 <application_main+0xfc>)
 800102e:	611a      	str	r2, [r3, #16]
	  p_ADC_data[5] = &ChannelsStatus[2].current_measurement;
 8001030:	4b2f      	ldr	r3, [pc, #188]	; (80010f0 <application_main+0xe8>)
 8001032:	4a35      	ldr	r2, [pc, #212]	; (8001108 <application_main+0x100>)
 8001034:	615a      	str	r2, [r3, #20]

	  //hand address for error signals store
	  p_ERROR_data[0] = &ChannelsStatus[0].power_good;
 8001036:	4b35      	ldr	r3, [pc, #212]	; (800110c <application_main+0x104>)
 8001038:	4a35      	ldr	r2, [pc, #212]	; (8001110 <application_main+0x108>)
 800103a:	601a      	str	r2, [r3, #0]
	  p_ERROR_data[1] = &ChannelsStatus[1].power_good;
 800103c:	4b33      	ldr	r3, [pc, #204]	; (800110c <application_main+0x104>)
 800103e:	4a35      	ldr	r2, [pc, #212]	; (8001114 <application_main+0x10c>)
 8001040:	605a      	str	r2, [r3, #4]
	  p_ERROR_data[2] = &ChannelsStatus[2].power_good;
 8001042:	4b32      	ldr	r3, [pc, #200]	; (800110c <application_main+0x104>)
 8001044:	4a34      	ldr	r2, [pc, #208]	; (8001118 <application_main+0x110>)
 8001046:	609a      	str	r2, [r3, #8]
	  p_ERROR_data[3] = &ChannelsStatus[0].over_current;
 8001048:	4b30      	ldr	r3, [pc, #192]	; (800110c <application_main+0x104>)
 800104a:	4a34      	ldr	r2, [pc, #208]	; (800111c <application_main+0x114>)
 800104c:	60da      	str	r2, [r3, #12]
	  p_ERROR_data[4] = &ChannelsStatus[1].over_current;
 800104e:	4b2f      	ldr	r3, [pc, #188]	; (800110c <application_main+0x104>)
 8001050:	4a33      	ldr	r2, [pc, #204]	; (8001120 <application_main+0x118>)
 8001052:	611a      	str	r2, [r3, #16]
	  p_ERROR_data[5] = &ChannelsStatus[2].over_current;
 8001054:	4b2d      	ldr	r3, [pc, #180]	; (800110c <application_main+0x104>)
 8001056:	4a33      	ldr	r2, [pc, #204]	; (8001124 <application_main+0x11c>)
 8001058:	615a      	str	r2, [r3, #20]

	  ETH_udp_Init();
 800105a:	f002 fa83 	bl	8003564 <ETH_udp_Init>


	  __HAL_UART_ENABLE_IT(&huart2,UART_IT_RXNE);//enable uart3 interupt
 800105e:	4b32      	ldr	r3, [pc, #200]	; (8001128 <application_main+0x120>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	68da      	ldr	r2, [r3, #12]
 8001064:	4b30      	ldr	r3, [pc, #192]	; (8001128 <application_main+0x120>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f042 0220 	orr.w	r2, r2, #32
 800106c:	60da      	str	r2, [r3, #12]
	  LoadADCConstant(); //load coefficients for ADC
 800106e:	f001 f831 	bl	80020d4 <LoadADCConstant>
	  LoadDACConstant(); //load coefficients for DAC
 8001072:	f001 fa87 	bl	8002584 <LoadDACConstant>
	  DAC_Init();
 8001076:	f002 f92d 	bl	80032d4 <DAC_Init>
	  HAL_TIM_Base_Start_IT(&htim10); //start timer for ADC reading
 800107a:	482c      	ldr	r0, [pc, #176]	; (800112c <application_main+0x124>)
 800107c:	f005 fb44 	bl	8006708 <HAL_TIM_Base_Start_IT>

	  _EnableErrorExecute = false;
 8001080:	4b2b      	ldr	r3, [pc, #172]	; (8001130 <application_main+0x128>)
 8001082:	2200      	movs	r2, #0
 8001084:	701a      	strb	r2, [r3, #0]

	  while(1)
	  {
		  //MX_LWIP_Process();
		  ETH_udp_Receive();
 8001086:	f002 fadb 	bl	8003640 <ETH_udp_Receive>


		  if(_Found_Error && _EnableErrorExecute)
 800108a:	4b2a      	ldr	r3, [pc, #168]	; (8001134 <application_main+0x12c>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d00c      	beq.n	80010ac <application_main+0xa4>
 8001092:	4b27      	ldr	r3, [pc, #156]	; (8001130 <application_main+0x128>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d008      	beq.n	80010ac <application_main+0xa4>
		  {
			  ErrorExecute(0);
 800109a:	2000      	movs	r0, #0
 800109c:	f000 fe82 	bl	8001da4 <ErrorExecute>
			  ErrorExecute(1);
 80010a0:	2001      	movs	r0, #1
 80010a2:	f000 fe7f 	bl	8001da4 <ErrorExecute>
			  ErrorExecute(2);
 80010a6:	2002      	movs	r0, #2
 80010a8:	f000 fe7c 	bl	8001da4 <ErrorExecute>
		  }

		  ChannelControl(0);
 80010ac:	2000      	movs	r0, #0
 80010ae:	f001 fee7 	bl	8002e80 <ChannelControl>
		  ChannelControl(1);
 80010b2:	2001      	movs	r0, #1
 80010b4:	f001 fee4 	bl	8002e80 <ChannelControl>
		  ChannelControl(2);
 80010b8:	2002      	movs	r0, #2
 80010ba:	f001 fee1 	bl	8002e80 <ChannelControl>



		  bool NewCommand_uart = ProcessCommunication_UART(); //load command from uart buffer
 80010be:	f000 fc8b 	bl	80019d8 <ProcessCommunication_UART>
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]

		  //process command from uart
		  if(NewCommand_uart)
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d004      	beq.n	80010d6 <application_main+0xce>
		  {
			  //HAL_GPIO_WritePin(LED_green_GPIO_Port, LED_green_Pin, GPIO_PIN_SET);
			  ProcessCommand(_command_id);
 80010cc:	4b1a      	ldr	r3, [pc, #104]	; (8001138 <application_main+0x130>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 f897 	bl	8001204 <ProcessCommand>

			  //ETH_udp_Transmit(msg, sizeof(msg));
		  }


		  bool NewCommand_eth = ProcessCommunication_ETH(); //load command from ethernet buffer
 80010d6:	f000 fced 	bl	8001ab4 <ProcessCommunication_ETH>
 80010da:	4603      	mov	r3, r0
 80010dc:	71bb      	strb	r3, [r7, #6]

		  //process command from ethernet
		  if(NewCommand_eth)
 80010de:	79bb      	ldrb	r3, [r7, #6]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d0d0      	beq.n	8001086 <application_main+0x7e>
		  {
			  //HAL_GPIO_WritePin(LED_blue_GPIO_Port, LED_blue_Pin, GPIO_PIN_SET);
			  ProcessCommand(_command_id);
 80010e4:	4b14      	ldr	r3, [pc, #80]	; (8001138 <application_main+0x130>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4618      	mov	r0, r3
 80010ea:	f000 f88b 	bl	8001204 <ProcessCommand>
	  {
 80010ee:	e7ca      	b.n	8001086 <application_main+0x7e>
 80010f0:	20000754 	.word	0x20000754
 80010f4:	200007c4 	.word	0x200007c4
 80010f8:	200007d8 	.word	0x200007d8
 80010fc:	200007ec 	.word	0x200007ec
 8001100:	200007c8 	.word	0x200007c8
 8001104:	200007dc 	.word	0x200007dc
 8001108:	200007f0 	.word	0x200007f0
 800110c:	200002cc 	.word	0x200002cc
 8001110:	200007cd 	.word	0x200007cd
 8001114:	200007e1 	.word	0x200007e1
 8001118:	200007f5 	.word	0x200007f5
 800111c:	200007cc 	.word	0x200007cc
 8001120:	200007e0 	.word	0x200007e0
 8001124:	200007f4 	.word	0x200007f4
 8001128:	20000e8c 	.word	0x20000e8c
 800112c:	20000e44 	.word	0x20000e44
 8001130:	200002e5 	.word	0x200002e5
 8001134:	200002e4 	.word	0x200002e4
 8001138:	200002a0 	.word	0x200002a0

0800113c <BACKUP_SRAM_enable>:

/* @brief enable access to backup sram
 *
 */
void BACKUP_SRAM_enable(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
    /* Enable backup regulator */
    //PWR->CSR |= PWR_CSR_BRE;
    /* Wait for backup regulator to be ready  */
    //while (!(PWR->CSR & (PWR_FLAG_BRR)));

}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr

0800114a <BACKUP_SRAM_read_StoreControl>:
 * @param position -> position of data register
 * @param return valid of read data
 *
 */
bool BACKUP_SRAM_read_StoreControl(int position)
{
 800114a:	b480      	push	{r7}
 800114c:	b083      	sub	sp, #12
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]

	uint32_t flag_reg = *addr_1;
	return  (flag_reg >> position) & 0x000001;
	*/

	return false;
 8001152:	2300      	movs	r3, #0
}
 8001154:	4618      	mov	r0, r3
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <BACKUP_SRAM_write_StoreControl>:
 * @param position -> position of data register
 * @param flag -> valid of data register
 *
 */
void BACKUP_SRAM_write_StoreControl(int position, bool flag)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	460b      	mov	r3, r1
 800116a:	70fb      	strb	r3, [r7, #3]
		flag_reg = flag_reg &  ~(1 << position);
	}

	*addr_1 =  flag_reg;
*/
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr

08001178 <BACKUP_SRAM_read>:
 * @param word_offset -> position of data register
 * @return data register
 *
 */
uint32_t BACKUP_SRAM_read(int word_offset)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
	/*
	uint32_t *addr = (uint32_t *)BKPSRAM_BASE + (4 * word_offset);

	return *addr;
	*/
	return 0;
 8001180:	2300      	movs	r3, #0
}
 8001182:	4618      	mov	r0, r3
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr

0800118e <BACKUP_SRAM_write>:
 * @param word_offset -> position of data register
 * @param value -> data for write
 *
 */
void BACKUP_SRAM_write(int word_offset, uint32_t value)
{
 800118e:	b480      	push	{r7}
 8001190:	b083      	sub	sp, #12
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
 8001196:	6039      	str	r1, [r7, #0]
	/*
	uint32_t *addr = (uint32_t *)BKPSRAM_BASE + (4 * word_offset);

	*addr = value;
	*/
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <BACKUP_SRAM_read_float>:
 * @param word_offset -> position of data register
 * @return data register
 *
 */
float BACKUP_SRAM_read_float(int word_offset)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	/*
	float *addr = (float *)BKPSRAM_BASE + (4 * word_offset);

	return *addr;
	*/
	return 0;
 80011ac:	f04f 0300 	mov.w	r3, #0
 80011b0:	ee07 3a90 	vmov	s15, r3
}
 80011b4:	eeb0 0a67 	vmov.f32	s0, s15
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <BACKUP_SRAM_write_float>:
 * @param word_offset -> position of data register
 * @param value -> data for write
 *
 */
void BACKUP_SRAM_write_float(int word_offset, float value)
{
 80011c2:	b480      	push	{r7}
 80011c4:	b083      	sub	sp, #12
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
 80011ca:	ed87 0a00 	vstr	s0, [r7]
	/*
	float *addr = (float *)BKPSRAM_BASE + (4 * word_offset);

	*addr = value;
	*/
}
 80011ce:	bf00      	nop
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
	...

080011dc <HAL_TIM_PeriodElapsedCallback>:
/* @brief callback of timer period elapsed -> for ADC measure and read error signals
 *
 *
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
	if(htim == &htim10)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	4a06      	ldr	r2, [pc, #24]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d105      	bne.n	80011f8 <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		ReadADCChannels();
 80011ec:	f001 f8a8 	bl	8002340 <ReadADCChannels>
		ADCStore();
 80011f0:	f001 f8c8 	bl	8002384 <ADCStore>
		ErrorSignalsRead();
 80011f4:	f000 fe50 	bl	8001e98 <ErrorSignalsRead>
	}
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000e44 	.word	0x20000e44

08001204 <ProcessCommand>:
 * @param command_id -> number of data command
 * @param value -> value for control
 *
 */
void ProcessCommand(int command_id)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
	switch(command_id)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b4d      	cmp	r3, #77	; 0x4d
 8001210:	f200 8249 	bhi.w	80016a6 <ProcessCommand+0x4a2>
 8001214:	a201      	add	r2, pc, #4	; (adr r2, 800121c <ProcessCommand+0x18>)
 8001216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800121a:	bf00      	nop
 800121c:	080016a7 	.word	0x080016a7
 8001220:	08001355 	.word	0x08001355
 8001224:	08001363 	.word	0x08001363
 8001228:	0800137b 	.word	0x0800137b
 800122c:	08001393 	.word	0x08001393
 8001230:	080013ab 	.word	0x080013ab
 8001234:	080013c3 	.word	0x080013c3
 8001238:	080013db 	.word	0x080013db
 800123c:	080013f3 	.word	0x080013f3
 8001240:	08001403 	.word	0x08001403
 8001244:	08001413 	.word	0x08001413
 8001248:	08001423 	.word	0x08001423
 800124c:	08001449 	.word	0x08001449
 8001250:	0800146f 	.word	0x0800146f
 8001254:	080016a7 	.word	0x080016a7
 8001258:	080016a7 	.word	0x080016a7
 800125c:	080016a7 	.word	0x080016a7
 8001260:	080016a7 	.word	0x080016a7
 8001264:	080016a7 	.word	0x080016a7
 8001268:	080016a7 	.word	0x080016a7
 800126c:	080014ad 	.word	0x080014ad
 8001270:	080014a7 	.word	0x080014a7
 8001274:	08001495 	.word	0x08001495
 8001278:	080016a7 	.word	0x080016a7
 800127c:	0800149b 	.word	0x0800149b
 8001280:	080014b3 	.word	0x080014b3
 8001284:	080014b9 	.word	0x080014b9
 8001288:	080014c5 	.word	0x080014c5
 800128c:	080014d1 	.word	0x080014d1
 8001290:	080016a7 	.word	0x080016a7
 8001294:	080016a7 	.word	0x080016a7
 8001298:	080016a7 	.word	0x080016a7
 800129c:	080014dd 	.word	0x080014dd
 80012a0:	080014e3 	.word	0x080014e3
 80012a4:	080014f5 	.word	0x080014f5
 80012a8:	08001507 	.word	0x08001507
 80012ac:	08001519 	.word	0x08001519
 80012b0:	0800152b 	.word	0x0800152b
 80012b4:	0800153d 	.word	0x0800153d
 80012b8:	0800154f 	.word	0x0800154f
 80012bc:	08001561 	.word	0x08001561
 80012c0:	08001573 	.word	0x08001573
 80012c4:	08001585 	.word	0x08001585
 80012c8:	08001597 	.word	0x08001597
 80012cc:	080015a9 	.word	0x080015a9
 80012d0:	080016a7 	.word	0x080016a7
 80012d4:	080016a7 	.word	0x080016a7
 80012d8:	080016a7 	.word	0x080016a7
 80012dc:	080016a7 	.word	0x080016a7
 80012e0:	080016a7 	.word	0x080016a7
 80012e4:	080016a7 	.word	0x080016a7
 80012e8:	080016a7 	.word	0x080016a7
 80012ec:	080016a7 	.word	0x080016a7
 80012f0:	080016a7 	.word	0x080016a7
 80012f4:	080016a7 	.word	0x080016a7
 80012f8:	080016a7 	.word	0x080016a7
 80012fc:	080016a7 	.word	0x080016a7
 8001300:	080015bb 	.word	0x080015bb
 8001304:	080015cd 	.word	0x080015cd
 8001308:	080015df 	.word	0x080015df
 800130c:	080015f1 	.word	0x080015f1
 8001310:	08001603 	.word	0x08001603
 8001314:	08001615 	.word	0x08001615
 8001318:	080016a7 	.word	0x080016a7
 800131c:	080016a7 	.word	0x080016a7
 8001320:	080016a7 	.word	0x080016a7
 8001324:	080016a7 	.word	0x080016a7
 8001328:	080016a7 	.word	0x080016a7
 800132c:	080016a7 	.word	0x080016a7
 8001330:	08001627 	.word	0x08001627
 8001334:	0800162d 	.word	0x0800162d
 8001338:	08001641 	.word	0x08001641
 800133c:	08001651 	.word	0x08001651
 8001340:	08001661 	.word	0x08001661
 8001344:	08001671 	.word	0x08001671
 8001348:	08001681 	.word	0x08001681
 800134c:	08001691 	.word	0x08001691
 8001350:	080016a1 	.word	0x080016a1
	{
		case cmd_NON:

			break;
		case cmd_Connected:
			SendCommunication(cmd_Connected,_command_value);
 8001354:	4bb7      	ldr	r3, [pc, #732]	; (8001634 <ProcessCommand+0x430>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4619      	mov	r1, r3
 800135a:	2001      	movs	r0, #1
 800135c:	f000 fc12 	bl	8001b84 <SendCommunication>
			break;
 8001360:	e1a8      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_enable_CH1:
			Channel_Enable(0, _command_value);
 8001362:	4bb4      	ldr	r3, [pc, #720]	; (8001634 <ProcessCommand+0x430>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	bf14      	ite	ne
 800136a:	2301      	movne	r3, #1
 800136c:	2300      	moveq	r3, #0
 800136e:	b2db      	uxtb	r3, r3
 8001370:	4619      	mov	r1, r3
 8001372:	2000      	movs	r0, #0
 8001374:	f001 fc84 	bl	8002c80 <Channel_Enable>
			break;
 8001378:	e19c      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_enable_CH2:
			Channel_Enable(1, _command_value);
 800137a:	4bae      	ldr	r3, [pc, #696]	; (8001634 <ProcessCommand+0x430>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	bf14      	ite	ne
 8001382:	2301      	movne	r3, #1
 8001384:	2300      	moveq	r3, #0
 8001386:	b2db      	uxtb	r3, r3
 8001388:	4619      	mov	r1, r3
 800138a:	2001      	movs	r0, #1
 800138c:	f001 fc78 	bl	8002c80 <Channel_Enable>
			break;
 8001390:	e190      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_enable_CH3:
			Channel_Enable(2, _command_value);
 8001392:	4ba8      	ldr	r3, [pc, #672]	; (8001634 <ProcessCommand+0x430>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	bf14      	ite	ne
 800139a:	2301      	movne	r3, #1
 800139c:	2300      	moveq	r3, #0
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	4619      	mov	r1, r3
 80013a2:	2002      	movs	r0, #2
 80013a4:	f001 fc6c 	bl	8002c80 <Channel_Enable>
			break;
 80013a8:	e184      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_output_CH1:
			Channel_Output(0, _command_value);
 80013aa:	4ba2      	ldr	r3, [pc, #648]	; (8001634 <ProcessCommand+0x430>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	bf14      	ite	ne
 80013b2:	2301      	movne	r3, #1
 80013b4:	2300      	moveq	r3, #0
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	4619      	mov	r1, r3
 80013ba:	2000      	movs	r0, #0
 80013bc:	f001 fd24 	bl	8002e08 <Channel_Output>
			break;
 80013c0:	e178      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_output_CH2:
			Channel_Output(1, _command_value);
 80013c2:	4b9c      	ldr	r3, [pc, #624]	; (8001634 <ProcessCommand+0x430>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	bf14      	ite	ne
 80013ca:	2301      	movne	r3, #1
 80013cc:	2300      	moveq	r3, #0
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	4619      	mov	r1, r3
 80013d2:	2001      	movs	r0, #1
 80013d4:	f001 fd18 	bl	8002e08 <Channel_Output>
			break;
 80013d8:	e16c      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_output_CH3:
			Channel_Output(2, _command_value);
 80013da:	4b96      	ldr	r3, [pc, #600]	; (8001634 <ProcessCommand+0x430>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	bf14      	ite	ne
 80013e2:	2301      	movne	r3, #1
 80013e4:	2300      	moveq	r3, #0
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	4619      	mov	r1, r3
 80013ea:	2002      	movs	r0, #2
 80013ec:	f001 fd0c 	bl	8002e08 <Channel_Output>
			break;
 80013f0:	e160      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_set_voltage_CH1:
			Set_Voltage(0, _command_value);
 80013f2:	4b90      	ldr	r3, [pc, #576]	; (8001634 <ProcessCommand+0x430>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	4619      	mov	r1, r3
 80013fa:	2000      	movs	r0, #0
 80013fc:	f001 fa8a 	bl	8002914 <Set_Voltage>
			break;
 8001400:	e158      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_set_voltage_CH2:
			Set_Voltage(1, _command_value);
 8001402:	4b8c      	ldr	r3, [pc, #560]	; (8001634 <ProcessCommand+0x430>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	b29b      	uxth	r3, r3
 8001408:	4619      	mov	r1, r3
 800140a:	2001      	movs	r0, #1
 800140c:	f001 fa82 	bl	8002914 <Set_Voltage>
			break;
 8001410:	e150      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_set_voltage_CH3:
			Set_Voltage(2, _command_value);
 8001412:	4b88      	ldr	r3, [pc, #544]	; (8001634 <ProcessCommand+0x430>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	b29b      	uxth	r3, r3
 8001418:	4619      	mov	r1, r3
 800141a:	2002      	movs	r0, #2
 800141c:	f001 fa7a 	bl	8002914 <Set_Voltage>
			break;
 8001420:	e148      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_polarity_CH1:
			if(_command_value == 1)Channel_Polarity(0, polarity_positive);
 8001422:	4b84      	ldr	r3, [pc, #528]	; (8001634 <ProcessCommand+0x430>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	2b01      	cmp	r3, #1
 8001428:	d104      	bne.n	8001434 <ProcessCommand+0x230>
 800142a:	2100      	movs	r1, #0
 800142c:	2000      	movs	r0, #0
 800142e:	f001 fc8f 	bl	8002d50 <Channel_Polarity>
			else if (_command_value == 2)Channel_Polarity(0, polarity_negative);
			break;
 8001432:	e13a      	b.n	80016aa <ProcessCommand+0x4a6>
			else if (_command_value == 2)Channel_Polarity(0, polarity_negative);
 8001434:	4b7f      	ldr	r3, [pc, #508]	; (8001634 <ProcessCommand+0x430>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2b02      	cmp	r3, #2
 800143a:	f040 8136 	bne.w	80016aa <ProcessCommand+0x4a6>
 800143e:	2101      	movs	r1, #1
 8001440:	2000      	movs	r0, #0
 8001442:	f001 fc85 	bl	8002d50 <Channel_Polarity>
			break;
 8001446:	e130      	b.n	80016aa <ProcessCommand+0x4a6>

		case cmd_polarity_CH2:
			if(_command_value == 1)Channel_Polarity(1, polarity_positive);
 8001448:	4b7a      	ldr	r3, [pc, #488]	; (8001634 <ProcessCommand+0x430>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2b01      	cmp	r3, #1
 800144e:	d104      	bne.n	800145a <ProcessCommand+0x256>
 8001450:	2100      	movs	r1, #0
 8001452:	2001      	movs	r0, #1
 8001454:	f001 fc7c 	bl	8002d50 <Channel_Polarity>
			else if (_command_value == 2)Channel_Polarity(1, polarity_negative);
			break;
 8001458:	e129      	b.n	80016ae <ProcessCommand+0x4aa>
			else if (_command_value == 2)Channel_Polarity(1, polarity_negative);
 800145a:	4b76      	ldr	r3, [pc, #472]	; (8001634 <ProcessCommand+0x430>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	2b02      	cmp	r3, #2
 8001460:	f040 8125 	bne.w	80016ae <ProcessCommand+0x4aa>
 8001464:	2101      	movs	r1, #1
 8001466:	2001      	movs	r0, #1
 8001468:	f001 fc72 	bl	8002d50 <Channel_Polarity>
			break;
 800146c:	e11f      	b.n	80016ae <ProcessCommand+0x4aa>

		case cmd_polarity_CH3:
			if(_command_value == 1)Channel_Polarity(2, polarity_positive);
 800146e:	4b71      	ldr	r3, [pc, #452]	; (8001634 <ProcessCommand+0x430>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d104      	bne.n	8001480 <ProcessCommand+0x27c>
 8001476:	2100      	movs	r1, #0
 8001478:	2002      	movs	r0, #2
 800147a:	f001 fc69 	bl	8002d50 <Channel_Polarity>
			else if (_command_value == 2)Channel_Polarity(2, polarity_negative);
			break;
 800147e:	e118      	b.n	80016b2 <ProcessCommand+0x4ae>
			else if (_command_value == 2)Channel_Polarity(2, polarity_negative);
 8001480:	4b6c      	ldr	r3, [pc, #432]	; (8001634 <ProcessCommand+0x430>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2b02      	cmp	r3, #2
 8001486:	f040 8114 	bne.w	80016b2 <ProcessCommand+0x4ae>
 800148a:	2101      	movs	r1, #1
 800148c:	2002      	movs	r0, #2
 800148e:	f001 fc5f 	bl	8002d50 <Channel_Polarity>
			break;
 8001492:	e10e      	b.n	80016b2 <ProcessCommand+0x4ae>

		case cmd_getsetting:
			Get_Setting();
 8001494:	f001 fe48 	bl	8003128 <Get_Setting>
			break;
 8001498:	e10c      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_LED:
			LedSwitch(_command_value);
 800149a:	4b66      	ldr	r3, [pc, #408]	; (8001634 <ProcessCommand+0x430>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 ffe8 	bl	8002474 <LedSwitch>
			break;
 80014a4:	e106      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_getallvalues:
			Get_AllMeasurement();
 80014a6:	f001 fe27 	bl	80030f8 <Get_AllMeasurement>
			//ErrorWatching();
			break;
 80014aa:	e103      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_error_signals:
			Get_ErrorSignals();
 80014ac:	f001 fddc 	bl	8003068 <Get_ErrorSignals>
			break;
 80014b0:	e100      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_ip_store_endpoint:
			ETH_udp_StoreEndpoint();
 80014b2:	f002 f893 	bl	80035dc <ETH_udp_StoreEndpoint>
			break;
 80014b6:	e0fd      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_ip_store_myip:
			ETH_StoreIP(_u32_command_value);
 80014b8:	4b5f      	ldr	r3, [pc, #380]	; (8001638 <ProcessCommand+0x434>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4618      	mov	r0, r3
 80014be:	f001 ff40 	bl	8003342 <ETH_StoreIP>
			break;
 80014c2:	e0f7      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_ip_store_mymask:
			ETH_StoreNETMASK(_u32_command_value);
 80014c4:	4b5c      	ldr	r3, [pc, #368]	; (8001638 <ProcessCommand+0x434>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4618      	mov	r0, r3
 80014ca:	f001 ff4a 	bl	8003362 <ETH_StoreNETMASK>
			break;
 80014ce:	e0f1      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_ip_store_mygatew:
			ETH_StoreGATEWAY(_u32_command_value);
 80014d0:	4b59      	ldr	r3, [pc, #356]	; (8001638 <ProcessCommand+0x434>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f001 ff54 	bl	8003382 <ETH_StoreGATEWAY>
			break;
 80014da:	e0eb      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_ip_getsetting:
			ETH_SendSetting();
 80014dc:	f002 f829 	bl	8003532 <ETH_SendSetting>
			break;
 80014e0:	e0e8      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_adc_set_k0:
			StoreADCConstant(0, _float_command_value);
 80014e2:	4b56      	ldr	r3, [pc, #344]	; (800163c <ProcessCommand+0x438>)
 80014e4:	edd3 7a00 	vldr	s15, [r3]
 80014e8:	eeb0 0a67 	vmov.f32	s0, s15
 80014ec:	2000      	movs	r0, #0
 80014ee:	f000 fe4b 	bl	8002188 <StoreADCConstant>
			break;
 80014f2:	e0df      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_adc_set_k1:
			StoreADCConstant(1, _float_command_value);
 80014f4:	4b51      	ldr	r3, [pc, #324]	; (800163c <ProcessCommand+0x438>)
 80014f6:	edd3 7a00 	vldr	s15, [r3]
 80014fa:	eeb0 0a67 	vmov.f32	s0, s15
 80014fe:	2001      	movs	r0, #1
 8001500:	f000 fe42 	bl	8002188 <StoreADCConstant>
			break;
 8001504:	e0d6      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_adc_set_k2:
			StoreADCConstant(2, _float_command_value);
 8001506:	4b4d      	ldr	r3, [pc, #308]	; (800163c <ProcessCommand+0x438>)
 8001508:	edd3 7a00 	vldr	s15, [r3]
 800150c:	eeb0 0a67 	vmov.f32	s0, s15
 8001510:	2002      	movs	r0, #2
 8001512:	f000 fe39 	bl	8002188 <StoreADCConstant>
			break;
 8001516:	e0cd      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_adc_set_k3:
			StoreADCConstant(3, _float_command_value);
 8001518:	4b48      	ldr	r3, [pc, #288]	; (800163c <ProcessCommand+0x438>)
 800151a:	edd3 7a00 	vldr	s15, [r3]
 800151e:	eeb0 0a67 	vmov.f32	s0, s15
 8001522:	2003      	movs	r0, #3
 8001524:	f000 fe30 	bl	8002188 <StoreADCConstant>
			break;
 8001528:	e0c4      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_adc_set_k4:
			StoreADCConstant(4, _float_command_value);
 800152a:	4b44      	ldr	r3, [pc, #272]	; (800163c <ProcessCommand+0x438>)
 800152c:	edd3 7a00 	vldr	s15, [r3]
 8001530:	eeb0 0a67 	vmov.f32	s0, s15
 8001534:	2004      	movs	r0, #4
 8001536:	f000 fe27 	bl	8002188 <StoreADCConstant>
			break;
 800153a:	e0bb      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_adc_set_k5:
			StoreADCConstant(5, _float_command_value);
 800153c:	4b3f      	ldr	r3, [pc, #252]	; (800163c <ProcessCommand+0x438>)
 800153e:	edd3 7a00 	vldr	s15, [r3]
 8001542:	eeb0 0a67 	vmov.f32	s0, s15
 8001546:	2005      	movs	r0, #5
 8001548:	f000 fe1e 	bl	8002188 <StoreADCConstant>
			break;
 800154c:	e0b2      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_adc_set_q0:
			StoreADCConstant(6, _float_command_value);
 800154e:	4b3b      	ldr	r3, [pc, #236]	; (800163c <ProcessCommand+0x438>)
 8001550:	edd3 7a00 	vldr	s15, [r3]
 8001554:	eeb0 0a67 	vmov.f32	s0, s15
 8001558:	2006      	movs	r0, #6
 800155a:	f000 fe15 	bl	8002188 <StoreADCConstant>
			break;
 800155e:	e0a9      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_adc_set_q1:
			StoreADCConstant(7, _float_command_value);
 8001560:	4b36      	ldr	r3, [pc, #216]	; (800163c <ProcessCommand+0x438>)
 8001562:	edd3 7a00 	vldr	s15, [r3]
 8001566:	eeb0 0a67 	vmov.f32	s0, s15
 800156a:	2007      	movs	r0, #7
 800156c:	f000 fe0c 	bl	8002188 <StoreADCConstant>
			break;
 8001570:	e0a0      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_adc_set_q2:
			StoreADCConstant(8, _float_command_value);
 8001572:	4b32      	ldr	r3, [pc, #200]	; (800163c <ProcessCommand+0x438>)
 8001574:	edd3 7a00 	vldr	s15, [r3]
 8001578:	eeb0 0a67 	vmov.f32	s0, s15
 800157c:	2008      	movs	r0, #8
 800157e:	f000 fe03 	bl	8002188 <StoreADCConstant>
			break;
 8001582:	e097      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_adc_set_q3:
			StoreADCConstant(9, _float_command_value);
 8001584:	4b2d      	ldr	r3, [pc, #180]	; (800163c <ProcessCommand+0x438>)
 8001586:	edd3 7a00 	vldr	s15, [r3]
 800158a:	eeb0 0a67 	vmov.f32	s0, s15
 800158e:	2009      	movs	r0, #9
 8001590:	f000 fdfa 	bl	8002188 <StoreADCConstant>
			break;
 8001594:	e08e      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_adc_set_q4:
			StoreADCConstant(10, _float_command_value);
 8001596:	4b29      	ldr	r3, [pc, #164]	; (800163c <ProcessCommand+0x438>)
 8001598:	edd3 7a00 	vldr	s15, [r3]
 800159c:	eeb0 0a67 	vmov.f32	s0, s15
 80015a0:	200a      	movs	r0, #10
 80015a2:	f000 fdf1 	bl	8002188 <StoreADCConstant>
			break;
 80015a6:	e085      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_adc_set_q5:
			StoreADCConstant(11, _float_command_value);
 80015a8:	4b24      	ldr	r3, [pc, #144]	; (800163c <ProcessCommand+0x438>)
 80015aa:	edd3 7a00 	vldr	s15, [r3]
 80015ae:	eeb0 0a67 	vmov.f32	s0, s15
 80015b2:	200b      	movs	r0, #11
 80015b4:	f000 fde8 	bl	8002188 <StoreADCConstant>
			break;
 80015b8:	e07c      	b.n	80016b4 <ProcessCommand+0x4b0>


		case cmd_dac_set_k0:
			StoreDACConstant(0, _float_command_value);
 80015ba:	4b20      	ldr	r3, [pc, #128]	; (800163c <ProcessCommand+0x438>)
 80015bc:	edd3 7a00 	vldr	s15, [r3]
 80015c0:	eeb0 0a67 	vmov.f32	s0, s15
 80015c4:	2000      	movs	r0, #0
 80015c6:	f001 f82f 	bl	8002628 <StoreDACConstant>
			break;
 80015ca:	e073      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_dac_set_k1:
			StoreDACConstant(1, _float_command_value);
 80015cc:	4b1b      	ldr	r3, [pc, #108]	; (800163c <ProcessCommand+0x438>)
 80015ce:	edd3 7a00 	vldr	s15, [r3]
 80015d2:	eeb0 0a67 	vmov.f32	s0, s15
 80015d6:	2001      	movs	r0, #1
 80015d8:	f001 f826 	bl	8002628 <StoreDACConstant>
			break;
 80015dc:	e06a      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_dac_set_k2:
			StoreDACConstant(2, _float_command_value);
 80015de:	4b17      	ldr	r3, [pc, #92]	; (800163c <ProcessCommand+0x438>)
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	eeb0 0a67 	vmov.f32	s0, s15
 80015e8:	2002      	movs	r0, #2
 80015ea:	f001 f81d 	bl	8002628 <StoreDACConstant>
			break;
 80015ee:	e061      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_dac_set_q0:
			StoreDACConstant(3, _float_command_value);
 80015f0:	4b12      	ldr	r3, [pc, #72]	; (800163c <ProcessCommand+0x438>)
 80015f2:	edd3 7a00 	vldr	s15, [r3]
 80015f6:	eeb0 0a67 	vmov.f32	s0, s15
 80015fa:	2003      	movs	r0, #3
 80015fc:	f001 f814 	bl	8002628 <StoreDACConstant>
			break;
 8001600:	e058      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_dac_set_q1:
			StoreDACConstant(4, _float_command_value);
 8001602:	4b0e      	ldr	r3, [pc, #56]	; (800163c <ProcessCommand+0x438>)
 8001604:	edd3 7a00 	vldr	s15, [r3]
 8001608:	eeb0 0a67 	vmov.f32	s0, s15
 800160c:	2004      	movs	r0, #4
 800160e:	f001 f80b 	bl	8002628 <StoreDACConstant>
			break;
 8001612:	e04f      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_dac_set_q2:
			StoreDACConstant(5, _float_command_value);
 8001614:	4b09      	ldr	r3, [pc, #36]	; (800163c <ProcessCommand+0x438>)
 8001616:	edd3 7a00 	vldr	s15, [r3]
 800161a:	eeb0 0a67 	vmov.f32	s0, s15
 800161e:	2005      	movs	r0, #5
 8001620:	f001 f802 	bl	8002628 <StoreDACConstant>
			break;
 8001624:	e046      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_adc_getallcoef:
			SendADCCoefficients();
 8001626:	f000 fdff 	bl	8002228 <SendADCCoefficients>
			break;
 800162a:	e043      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_dac_getallcoef:
			SendDACCoefficients();
 800162c:	f001 f84c 	bl	80026c8 <SendDACCoefficients>
			break;
 8001630:	e040      	b.n	80016b4 <ProcessCommand+0x4b0>
 8001632:	bf00      	nop
 8001634:	200002a4 	.word	0x200002a4
 8001638:	200002ac 	.word	0x200002ac
 800163c:	200002a8 	.word	0x200002a8

		case cmd_set_pre_reg_CH1: //debug
			Set_PreReg_Voltage(0, _command_value);
 8001640:	4b1e      	ldr	r3, [pc, #120]	; (80016bc <ProcessCommand+0x4b8>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	b29b      	uxth	r3, r3
 8001646:	4619      	mov	r1, r3
 8001648:	2000      	movs	r0, #0
 800164a:	f001 f903 	bl	8002854 <Set_PreReg_Voltage>
			break;
 800164e:	e031      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_set_pre_reg_CH2: //debug
			Set_PreReg_Voltage(1, _command_value);
 8001650:	4b1a      	ldr	r3, [pc, #104]	; (80016bc <ProcessCommand+0x4b8>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	b29b      	uxth	r3, r3
 8001656:	4619      	mov	r1, r3
 8001658:	2001      	movs	r0, #1
 800165a:	f001 f8fb 	bl	8002854 <Set_PreReg_Voltage>
			break;
 800165e:	e029      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_set_pre_reg_CH3: //debug
			Set_PreReg_Voltage(2, _command_value);
 8001660:	4b16      	ldr	r3, [pc, #88]	; (80016bc <ProcessCommand+0x4b8>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	b29b      	uxth	r3, r3
 8001666:	4619      	mov	r1, r3
 8001668:	2002      	movs	r0, #2
 800166a:	f001 f8f3 	bl	8002854 <Set_PreReg_Voltage>
			break;
 800166e:	e021      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_set_out_reg_CH1: //debug
			Set_OutReg_Voltage(0, _command_value);
 8001670:	4b12      	ldr	r3, [pc, #72]	; (80016bc <ProcessCommand+0x4b8>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	b29b      	uxth	r3, r3
 8001676:	4619      	mov	r1, r3
 8001678:	2000      	movs	r0, #0
 800167a:	f001 f919 	bl	80028b0 <Set_OutReg_Voltage>
			break;
 800167e:	e019      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_set_out_reg_CH2: //debug
			Set_OutReg_Voltage(1, _command_value);
 8001680:	4b0e      	ldr	r3, [pc, #56]	; (80016bc <ProcessCommand+0x4b8>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	b29b      	uxth	r3, r3
 8001686:	4619      	mov	r1, r3
 8001688:	2001      	movs	r0, #1
 800168a:	f001 f911 	bl	80028b0 <Set_OutReg_Voltage>
			break;
 800168e:	e011      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_set_out_reg_CH3: //debug
			Set_OutReg_Voltage(2, _command_value);
 8001690:	4b0a      	ldr	r3, [pc, #40]	; (80016bc <ProcessCommand+0x4b8>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	b29b      	uxth	r3, r3
 8001696:	4619      	mov	r1, r3
 8001698:	2002      	movs	r0, #2
 800169a:	f001 f909 	bl	80028b0 <Set_OutReg_Voltage>
			break;
 800169e:	e009      	b.n	80016b4 <ProcessCommand+0x4b0>

		case cmd_reset:
			System_Reset();
 80016a0:	f001 fd9a 	bl	80031d8 <System_Reset>
			break;
 80016a4:	e006      	b.n	80016b4 <ProcessCommand+0x4b0>

		default:
			break;
 80016a6:	bf00      	nop
 80016a8:	e004      	b.n	80016b4 <ProcessCommand+0x4b0>
			break;
 80016aa:	bf00      	nop
 80016ac:	e002      	b.n	80016b4 <ProcessCommand+0x4b0>
			break;
 80016ae:	bf00      	nop
 80016b0:	e000      	b.n	80016b4 <ProcessCommand+0x4b0>
			break;
 80016b2:	bf00      	nop
	}
}
 80016b4:	bf00      	nop
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	200002a4 	.word	0x200002a4

080016c0 <get_string_length>:
 * @param s -> pointer on string
 *
 * @return length of string
 */
int get_string_length(const char *s)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
    int len=0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	60fb      	str	r3, [r7, #12]
    while (s[len] != 0)
 80016cc:	e002      	b.n	80016d4 <get_string_length+0x14>
    {
        len++;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	3301      	adds	r3, #1
 80016d2:	60fb      	str	r3, [r7, #12]
    while (s[len] != 0)
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	4413      	add	r3, r2
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d1f6      	bne.n	80016ce <get_string_length+0xe>
    }

    return len;
 80016e0:	68fb      	ldr	r3, [r7, #12]
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3714      	adds	r7, #20
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr

080016ee <StringIsEqual>:
 *
 * @return true -> string is equal
 * @retuen false -> string is not equal
 */
bool StringIsEqual(const uint8_t *one, int one_start, int one_end, const uint8_t *two,int two_start, int two_end)
{
 80016ee:	b480      	push	{r7}
 80016f0:	b089      	sub	sp, #36	; 0x24
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	60f8      	str	r0, [r7, #12]
 80016f6:	60b9      	str	r1, [r7, #8]
 80016f8:	607a      	str	r2, [r7, #4]
 80016fa:	603b      	str	r3, [r7, #0]
	if(!((one_start >= 0) || (two_start >= 0) || (one_end >= 0) || (two_end >= 0))) return false; //start and stop must be equal or bigger than 0
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	da0a      	bge.n	8001718 <StringIsEqual+0x2a>
 8001702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001704:	2b00      	cmp	r3, #0
 8001706:	da07      	bge.n	8001718 <StringIsEqual+0x2a>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	da04      	bge.n	8001718 <StringIsEqual+0x2a>
 800170e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001710:	2b00      	cmp	r3, #0
 8001712:	da01      	bge.n	8001718 <StringIsEqual+0x2a>
 8001714:	2300      	movs	r3, #0
 8001716:	e02c      	b.n	8001772 <StringIsEqual+0x84>

	int one_length = one_end - one_start;
 8001718:	687a      	ldr	r2, [r7, #4]
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	1ad3      	subs	r3, r2, r3
 800171e:	61bb      	str	r3, [r7, #24]
	int two_length = two_end - two_start;
 8001720:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	617b      	str	r3, [r7, #20]

	if(!((one_length > 0) || (two_length > 0))) return false; //length must be bigger than 0
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	2b00      	cmp	r3, #0
 800172c:	dc04      	bgt.n	8001738 <StringIsEqual+0x4a>
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	2b00      	cmp	r3, #0
 8001732:	dc01      	bgt.n	8001738 <StringIsEqual+0x4a>
 8001734:	2300      	movs	r3, #0
 8001736:	e01c      	b.n	8001772 <StringIsEqual+0x84>
	if(!(one_length == two_length)) return false; //length of one and two must be equal
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	429a      	cmp	r2, r3
 800173e:	d001      	beq.n	8001744 <StringIsEqual+0x56>
 8001740:	2300      	movs	r3, #0
 8001742:	e016      	b.n	8001772 <StringIsEqual+0x84>

	for(int i = 0;i < one_length; i++)
 8001744:	2300      	movs	r3, #0
 8001746:	61fb      	str	r3, [r7, #28]
 8001748:	e00e      	b.n	8001768 <StringIsEqual+0x7a>
	{
		if(!(one[i] == two[i])) return false;
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	68fa      	ldr	r2, [r7, #12]
 800174e:	4413      	add	r3, r2
 8001750:	781a      	ldrb	r2, [r3, #0]
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	6839      	ldr	r1, [r7, #0]
 8001756:	440b      	add	r3, r1
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	429a      	cmp	r2, r3
 800175c:	d001      	beq.n	8001762 <StringIsEqual+0x74>
 800175e:	2300      	movs	r3, #0
 8001760:	e007      	b.n	8001772 <StringIsEqual+0x84>
	for(int i = 0;i < one_length; i++)
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	3301      	adds	r3, #1
 8001766:	61fb      	str	r3, [r7, #28]
 8001768:	69fa      	ldr	r2, [r7, #28]
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	429a      	cmp	r2, r3
 800176e:	dbec      	blt.n	800174a <StringIsEqual+0x5c>
	}

	return true;
 8001770:	2301      	movs	r3, #1
}
 8001772:	4618      	mov	r0, r3
 8001774:	3724      	adds	r7, #36	; 0x24
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr

0800177e <GetDelimiterPosition>:
 * @param character -> searched character
 *
 * @return position of searched character or -1 if character is not found
 */
int GetDelimiterPosition(const uint8_t *string, int length, uint8_t character)
{
 800177e:	b480      	push	{r7}
 8001780:	b087      	sub	sp, #28
 8001782:	af00      	add	r7, sp, #0
 8001784:	60f8      	str	r0, [r7, #12]
 8001786:	60b9      	str	r1, [r7, #8]
 8001788:	4613      	mov	r3, r2
 800178a:	71fb      	strb	r3, [r7, #7]
	for(int i = 0;i<length; i++)
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]
 8001790:	e00b      	b.n	80017aa <GetDelimiterPosition+0x2c>
	{
		if(string[i] == character)
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	68fa      	ldr	r2, [r7, #12]
 8001796:	4413      	add	r3, r2
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	79fa      	ldrb	r2, [r7, #7]
 800179c:	429a      	cmp	r2, r3
 800179e:	d101      	bne.n	80017a4 <GetDelimiterPosition+0x26>
		{
			return i;
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	e008      	b.n	80017b6 <GetDelimiterPosition+0x38>
	for(int i = 0;i<length; i++)
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	3301      	adds	r3, #1
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	697a      	ldr	r2, [r7, #20]
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	429a      	cmp	r2, r3
 80017b0:	dbef      	blt.n	8001792 <GetDelimiterPosition+0x14>
		}
	}

	return -1;
 80017b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	371c      	adds	r7, #28
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
	...

080017c4 <ProcessLine>:
 *
 * @return true -> correct processing
 * @return false -> wrong command
 */
bool ProcessLine(const uint8_t *Buffer, int legth)
{
 80017c4:	b590      	push	{r4, r7, lr}
 80017c6:	b08f      	sub	sp, #60	; 0x3c
 80017c8:	af02      	add	r7, sp, #8
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
	int delim_position = GetDelimiterPosition(Buffer,legth,(uint8_t)'='); //position of delimiter =
 80017ce:	223d      	movs	r2, #61	; 0x3d
 80017d0:	6839      	ldr	r1, [r7, #0]
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f7ff ffd3 	bl	800177e <GetDelimiterPosition>
 80017d8:	6238      	str	r0, [r7, #32]
	if(delim_position == -1) return false; //delimiter not found
 80017da:	6a3b      	ldr	r3, [r7, #32]
 80017dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80017e0:	d101      	bne.n	80017e6 <ProcessLine+0x22>
 80017e2:	2300      	movs	r3, #0
 80017e4:	e0e4      	b.n	80019b0 <ProcessLine+0x1ec>

	_command_id  = -1;
 80017e6:	4b74      	ldr	r3, [pc, #464]	; (80019b8 <ProcessLine+0x1f4>)
 80017e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80017ec:	601a      	str	r2, [r3, #0]

	_command_value = 0;
 80017ee:	4b73      	ldr	r3, [pc, #460]	; (80019bc <ProcessLine+0x1f8>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
	_float_command_value = 0;
 80017f4:	4b72      	ldr	r3, [pc, #456]	; (80019c0 <ProcessLine+0x1fc>)
 80017f6:	f04f 0200 	mov.w	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
	_u32_command_value = 0;
 80017fc:	4b71      	ldr	r3, [pc, #452]	; (80019c4 <ProcessLine+0x200>)
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]

	if(Buffer[0] == '/') //string start with "/"...command is convert from number
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	2b2f      	cmp	r3, #47	; 0x2f
 8001808:	d133      	bne.n	8001872 <ProcessLine+0xae>
	{
		uint8_t buffer_for_id[3] = {0}; //buffer for convert
 800180a:	4b6f      	ldr	r3, [pc, #444]	; (80019c8 <ProcessLine+0x204>)
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	81bb      	strh	r3, [r7, #12]
 8001810:	2300      	movs	r3, #0
 8001812:	73bb      	strb	r3, [r7, #14]

		for(int i = 1; i<(delim_position); i++ )
 8001814:	2301      	movs	r3, #1
 8001816:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001818:	e019      	b.n	800184e <ProcessLine+0x8a>
		{
			if(i > 3) break;// i bigger then buffer_for_id
 800181a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800181c:	2b03      	cmp	r3, #3
 800181e:	dc1b      	bgt.n	8001858 <ProcessLine+0x94>
			char c = Buffer[i]; //take character from Buffer
 8001820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	4413      	add	r3, r2
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	77fb      	strb	r3, [r7, #31]
			if(!(c >= '0' && c <= '9')) return false; //character is not number
 800182a:	7ffb      	ldrb	r3, [r7, #31]
 800182c:	2b2f      	cmp	r3, #47	; 0x2f
 800182e:	d902      	bls.n	8001836 <ProcessLine+0x72>
 8001830:	7ffb      	ldrb	r3, [r7, #31]
 8001832:	2b39      	cmp	r3, #57	; 0x39
 8001834:	d901      	bls.n	800183a <ProcessLine+0x76>
 8001836:	2300      	movs	r3, #0
 8001838:	e0ba      	b.n	80019b0 <ProcessLine+0x1ec>
			buffer_for_id[i-1] = c;
 800183a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800183c:	3b01      	subs	r3, #1
 800183e:	3330      	adds	r3, #48	; 0x30
 8001840:	443b      	add	r3, r7
 8001842:	7ffa      	ldrb	r2, [r7, #31]
 8001844:	f803 2c24 	strb.w	r2, [r3, #-36]
		for(int i = 1; i<(delim_position); i++ )
 8001848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800184a:	3301      	adds	r3, #1
 800184c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800184e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001850:	6a3b      	ldr	r3, [r7, #32]
 8001852:	429a      	cmp	r2, r3
 8001854:	dbe1      	blt.n	800181a <ProcessLine+0x56>
 8001856:	e000      	b.n	800185a <ProcessLine+0x96>
			if(i > 3) break;// i bigger then buffer_for_id
 8001858:	bf00      	nop

		}
			_command_form = cform_short;
 800185a:	4b5c      	ldr	r3, [pc, #368]	; (80019cc <ProcessLine+0x208>)
 800185c:	2201      	movs	r2, #1
 800185e:	701a      	strb	r2, [r3, #0]
			_command_id = atoi((char *)buffer_for_id); //convert string to int
 8001860:	f107 030c 	add.w	r3, r7, #12
 8001864:	4618      	mov	r0, r3
 8001866:	f006 fecc 	bl	8008602 <atoi>
 800186a:	4603      	mov	r3, r0
 800186c:	4a52      	ldr	r2, [pc, #328]	; (80019b8 <ProcessLine+0x1f4>)
 800186e:	6013      	str	r3, [r2, #0]
 8001870:	e02c      	b.n	80018cc <ProcessLine+0x108>
	}

	else //command not start with "/"
	{
		//search equal string in command_string table
		for(int i = 0;i<(sizeof(command_strings)/20); i++)
 8001872:	2300      	movs	r3, #0
 8001874:	62bb      	str	r3, [r7, #40]	; 0x28
 8001876:	e023      	b.n	80018c0 <ProcessLine+0xfc>
		{
			if(StringIsEqual(Buffer, 0, delim_position, (uint8_t *)command_strings[i], 0, get_string_length(command_strings[i])))
 8001878:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800187a:	4613      	mov	r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	4413      	add	r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	4a53      	ldr	r2, [pc, #332]	; (80019d0 <ProcessLine+0x20c>)
 8001884:	189c      	adds	r4, r3, r2
 8001886:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001888:	4613      	mov	r3, r2
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	4413      	add	r3, r2
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4a4f      	ldr	r2, [pc, #316]	; (80019d0 <ProcessLine+0x20c>)
 8001892:	4413      	add	r3, r2
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff ff13 	bl	80016c0 <get_string_length>
 800189a:	4603      	mov	r3, r0
 800189c:	9301      	str	r3, [sp, #4]
 800189e:	2300      	movs	r3, #0
 80018a0:	9300      	str	r3, [sp, #0]
 80018a2:	4623      	mov	r3, r4
 80018a4:	6a3a      	ldr	r2, [r7, #32]
 80018a6:	2100      	movs	r1, #0
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff ff20 	bl	80016ee <StringIsEqual>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d002      	beq.n	80018ba <ProcessLine+0xf6>
			{
				_command_id  = i; //get command position
 80018b4:	4a40      	ldr	r2, [pc, #256]	; (80019b8 <ProcessLine+0x1f4>)
 80018b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018b8:	6013      	str	r3, [r2, #0]
		for(int i = 0;i<(sizeof(command_strings)/20); i++)
 80018ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018bc:	3301      	adds	r3, #1
 80018be:	62bb      	str	r3, [r7, #40]	; 0x28
 80018c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018c2:	2b4d      	cmp	r3, #77	; 0x4d
 80018c4:	d9d8      	bls.n	8001878 <ProcessLine+0xb4>
			}
		}
		_command_form = cform_full;
 80018c6:	4b41      	ldr	r3, [pc, #260]	; (80019cc <ProcessLine+0x208>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	701a      	strb	r2, [r3, #0]
	}

	if(_command_id == -1) return false; //command not found
 80018cc:	4b3a      	ldr	r3, [pc, #232]	; (80019b8 <ProcessLine+0x1f4>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018d4:	d101      	bne.n	80018da <ProcessLine+0x116>
 80018d6:	2300      	movs	r3, #0
 80018d8:	e06a      	b.n	80019b0 <ProcessLine+0x1ec>

	if(Command_parse[_command_id] == cparse_non) return true; //non parsing
 80018da:	4b37      	ldr	r3, [pc, #220]	; (80019b8 <ProcessLine+0x1f4>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a3d      	ldr	r2, [pc, #244]	; (80019d4 <ProcessLine+0x210>)
 80018e0:	5cd3      	ldrb	r3, [r2, r3]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d101      	bne.n	80018ea <ProcessLine+0x126>
 80018e6:	2301      	movs	r3, #1
 80018e8:	e062      	b.n	80019b0 <ProcessLine+0x1ec>


	uint8_t buffer_for_number[12] = {0}; //buffer for convert
 80018ea:	2300      	movs	r3, #0
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	f107 0314 	add.w	r3, r7, #20
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
 80018f6:	605a      	str	r2, [r3, #4]

	//take character to convert from Buffer
	for(int i = 0; i<(legth-delim_position-1); i++ )
 80018f8:	2300      	movs	r3, #0
 80018fa:	627b      	str	r3, [r7, #36]	; 0x24
 80018fc:	e021      	b.n	8001942 <ProcessLine+0x17e>
	{
		if(i > 11) return false;// i bigger then buffer_for_int size
 80018fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001900:	2b0b      	cmp	r3, #11
 8001902:	dd01      	ble.n	8001908 <ProcessLine+0x144>
 8001904:	2300      	movs	r3, #0
 8001906:	e053      	b.n	80019b0 <ProcessLine+0x1ec>
		char c = Buffer[delim_position+1+i]; //take character from Buffer
 8001908:	6a3b      	ldr	r3, [r7, #32]
 800190a:	1c5a      	adds	r2, r3, #1
 800190c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190e:	4413      	add	r3, r2
 8001910:	461a      	mov	r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4413      	add	r3, r2
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	77bb      	strb	r3, [r7, #30]
		if(!((c >= '0' && c <= '9') || c == '.')) return false; //character is not number
 800191a:	7fbb      	ldrb	r3, [r7, #30]
 800191c:	2b2f      	cmp	r3, #47	; 0x2f
 800191e:	d902      	bls.n	8001926 <ProcessLine+0x162>
 8001920:	7fbb      	ldrb	r3, [r7, #30]
 8001922:	2b39      	cmp	r3, #57	; 0x39
 8001924:	d904      	bls.n	8001930 <ProcessLine+0x16c>
 8001926:	7fbb      	ldrb	r3, [r7, #30]
 8001928:	2b2e      	cmp	r3, #46	; 0x2e
 800192a:	d001      	beq.n	8001930 <ProcessLine+0x16c>
 800192c:	2300      	movs	r3, #0
 800192e:	e03f      	b.n	80019b0 <ProcessLine+0x1ec>
		buffer_for_number[i] = c;
 8001930:	f107 0210 	add.w	r2, r7, #16
 8001934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001936:	4413      	add	r3, r2
 8001938:	7fba      	ldrb	r2, [r7, #30]
 800193a:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<(legth-delim_position-1); i++ )
 800193c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193e:	3301      	adds	r3, #1
 8001940:	627b      	str	r3, [r7, #36]	; 0x24
 8001942:	683a      	ldr	r2, [r7, #0]
 8001944:	6a3b      	ldr	r3, [r7, #32]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	3b01      	subs	r3, #1
 800194a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800194c:	429a      	cmp	r2, r3
 800194e:	dbd6      	blt.n	80018fe <ProcessLine+0x13a>
	}

	//convert buffer to number according to Command_parse
	if(Command_parse[_command_id] == cparse_int)
 8001950:	4b19      	ldr	r3, [pc, #100]	; (80019b8 <ProcessLine+0x1f4>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a1f      	ldr	r2, [pc, #124]	; (80019d4 <ProcessLine+0x210>)
 8001956:	5cd3      	ldrb	r3, [r2, r3]
 8001958:	2b01      	cmp	r3, #1
 800195a:	d108      	bne.n	800196e <ProcessLine+0x1aa>
	{
		_command_value = atoi((char *)buffer_for_number); //convert string to int
 800195c:	f107 0310 	add.w	r3, r7, #16
 8001960:	4618      	mov	r0, r3
 8001962:	f006 fe4e 	bl	8008602 <atoi>
 8001966:	4603      	mov	r3, r0
 8001968:	4a14      	ldr	r2, [pc, #80]	; (80019bc <ProcessLine+0x1f8>)
 800196a:	6013      	str	r3, [r2, #0]
 800196c:	e01f      	b.n	80019ae <ProcessLine+0x1ea>
	}
	else if(Command_parse[_command_id] == cparse_float)
 800196e:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <ProcessLine+0x1f4>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a18      	ldr	r2, [pc, #96]	; (80019d4 <ProcessLine+0x210>)
 8001974:	5cd3      	ldrb	r3, [r2, r3]
 8001976:	2b02      	cmp	r3, #2
 8001978:	d10a      	bne.n	8001990 <ProcessLine+0x1cc>
	{
		_float_command_value = atoff((char *)buffer_for_number); //convert string to float
 800197a:	f107 0310 	add.w	r3, r7, #16
 800197e:	4618      	mov	r0, r3
 8001980:	f006 fe3c 	bl	80085fc <atoff>
 8001984:	eef0 7a40 	vmov.f32	s15, s0
 8001988:	4b0d      	ldr	r3, [pc, #52]	; (80019c0 <ProcessLine+0x1fc>)
 800198a:	edc3 7a00 	vstr	s15, [r3]
 800198e:	e00e      	b.n	80019ae <ProcessLine+0x1ea>
	}
	else if(Command_parse[_command_id] == cparse_u32t)
 8001990:	4b09      	ldr	r3, [pc, #36]	; (80019b8 <ProcessLine+0x1f4>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a0f      	ldr	r2, [pc, #60]	; (80019d4 <ProcessLine+0x210>)
 8001996:	5cd3      	ldrb	r3, [r2, r3]
 8001998:	2b03      	cmp	r3, #3
 800199a:	d108      	bne.n	80019ae <ProcessLine+0x1ea>
	{
		_u32_command_value = (uint32_t)atoll((char *)buffer_for_number); //convert string to uint32_t
 800199c:	f107 0310 	add.w	r3, r7, #16
 80019a0:	4618      	mov	r0, r3
 80019a2:	f006 fe32 	bl	800860a <atoll>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	4b06      	ldr	r3, [pc, #24]	; (80019c4 <ProcessLine+0x200>)
 80019ac:	601a      	str	r2, [r3, #0]
	}


	return true;
 80019ae:	2301      	movs	r3, #1
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3734      	adds	r7, #52	; 0x34
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd90      	pop	{r4, r7, pc}
 80019b8:	200002a0 	.word	0x200002a0
 80019bc:	200002a4 	.word	0x200002a4
 80019c0:	200002a8 	.word	0x200002a8
 80019c4:	200002ac 	.word	0x200002ac
 80019c8:	0800cd50 	.word	0x0800cd50
 80019cc:	200002b0 	.word	0x200002b0
 80019d0:	0800cd9c 	.word	0x0800cd9c
 80019d4:	20000000 	.word	0x20000000

080019d8 <ProcessCommunication_UART>:
 *
 * @return true -> correct processing
 * @return false -> wrong command or not found new line
 */
bool ProcessCommunication_UART()
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b094      	sub	sp, #80	; 0x50
 80019dc:	af00      	add	r7, sp, #0
	if(!Uart_BufferNotEmpty()) return false;
 80019de:	f001 fe8f 	bl	8003700 <Uart_BufferNotEmpty>
 80019e2:	4603      	mov	r3, r0
 80019e4:	f083 0301 	eor.w	r3, r3, #1
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <ProcessCommunication_UART+0x1a>
 80019ee:	2300      	movs	r3, #0
 80019f0:	e05a      	b.n	8001aa8 <ProcessCommunication_UART+0xd0>

	uint8_t line_buffer[64] = {0};
 80019f2:	2300      	movs	r3, #0
 80019f4:	607b      	str	r3, [r7, #4]
 80019f6:	f107 0308 	add.w	r3, r7, #8
 80019fa:	223c      	movs	r2, #60	; 0x3c
 80019fc:	2100      	movs	r1, #0
 80019fe:	4618      	mov	r0, r3
 8001a00:	f006 fe48 	bl	8008694 <memset>
	uint8_t line_counter = 0;
 8001a04:	2300      	movs	r3, #0
 8001a06:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	uint32_t timeout_timer = HAL_GetTick();
 8001a0a:	f002 fda3 	bl	8004554 <HAL_GetTick>
 8001a0e:	64b8      	str	r0, [r7, #72]	; 0x48

	while(true)
	{
		if((HAL_GetTick() - timeout_timer) >= 50) return false;
 8001a10:	f002 fda0 	bl	8004554 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b31      	cmp	r3, #49	; 0x31
 8001a1c:	d901      	bls.n	8001a22 <ProcessCommunication_UART+0x4a>
 8001a1e:	2300      	movs	r3, #0
 8001a20:	e042      	b.n	8001aa8 <ProcessCommunication_UART+0xd0>
		if(!Uart_BufferNotEmpty()) continue;
 8001a22:	f001 fe6d 	bl	8003700 <Uart_BufferNotEmpty>
 8001a26:	4603      	mov	r3, r0
 8001a28:	f083 0301 	eor.w	r3, r3, #1
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d138      	bne.n	8001aa4 <ProcessCommunication_UART+0xcc>

		uint8_t data = Uart_ReadBuffer();
 8001a32:	f001 fea7 	bl	8003784 <Uart_ReadBuffer>
 8001a36:	4603      	mov	r3, r0
 8001a38:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

		if(data == '\n' || data == '\r')
 8001a3c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001a40:	2b0a      	cmp	r3, #10
 8001a42:	d003      	beq.n	8001a4c <ProcessCommunication_UART+0x74>
 8001a44:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001a48:	2b0d      	cmp	r3, #13
 8001a4a:	d118      	bne.n	8001a7e <ProcessCommunication_UART+0xa6>
		{
			if(line_counter == 0) return false;
 8001a4c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d101      	bne.n	8001a58 <ProcessCommunication_UART+0x80>
 8001a54:	2300      	movs	r3, #0
 8001a56:	e027      	b.n	8001aa8 <ProcessCommunication_UART+0xd0>

			bool b = ProcessLine(line_buffer, line_counter);
 8001a58:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8001a5c:	1d3b      	adds	r3, r7, #4
 8001a5e:	4611      	mov	r1, r2
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff feaf 	bl	80017c4 <ProcessLine>
 8001a66:	4603      	mov	r3, r0
 8001a68:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

			line_counter = 0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			_command_source = csource_UART;
 8001a72:	4b0f      	ldr	r3, [pc, #60]	; (8001ab0 <ProcessCommunication_UART+0xd8>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
			return b;
 8001a78:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001a7c:	e014      	b.n	8001aa8 <ProcessCommunication_UART+0xd0>
		}
		else
		{
			line_buffer[line_counter] = data;
 8001a7e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001a82:	3350      	adds	r3, #80	; 0x50
 8001a84:	443b      	add	r3, r7
 8001a86:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001a8a:	f803 2c4c 	strb.w	r2, [r3, #-76]
			line_counter++;
 8001a8e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001a92:	3301      	adds	r3, #1
 8001a94:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			if(line_counter > (sizeof(line_buffer)-1)) return false;
 8001a98:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001a9c:	2b3f      	cmp	r3, #63	; 0x3f
 8001a9e:	d9b7      	bls.n	8001a10 <ProcessCommunication_UART+0x38>
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	e001      	b.n	8001aa8 <ProcessCommunication_UART+0xd0>
		if(!Uart_BufferNotEmpty()) continue;
 8001aa4:	bf00      	nop
	{
 8001aa6:	e7b3      	b.n	8001a10 <ProcessCommunication_UART+0x38>
		}
	}
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3750      	adds	r7, #80	; 0x50
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	200002b1 	.word	0x200002b1

08001ab4 <ProcessCommunication_ETH>:
 *
 * @return true -> correct processing
 * @return false -> wrong command or not found new line
 */
bool ProcessCommunication_ETH()
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b094      	sub	sp, #80	; 0x50
 8001ab8:	af00      	add	r7, sp, #0
	if(!ETH_BufferNotEmpty()) return false;
 8001aba:	f000 fa83 	bl	8001fc4 <ETH_BufferNotEmpty>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	f083 0301 	eor.w	r3, r3, #1
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <ProcessCommunication_ETH+0x1a>
 8001aca:	2300      	movs	r3, #0
 8001acc:	e054      	b.n	8001b78 <ProcessCommunication_ETH+0xc4>

	uint8_t line_buffer[64] = {0};
 8001ace:	2300      	movs	r3, #0
 8001ad0:	607b      	str	r3, [r7, #4]
 8001ad2:	f107 0308 	add.w	r3, r7, #8
 8001ad6:	223c      	movs	r2, #60	; 0x3c
 8001ad8:	2100      	movs	r1, #0
 8001ada:	4618      	mov	r0, r3
 8001adc:	f006 fdda 	bl	8008694 <memset>
	uint8_t line_counter = 0;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	uint32_t timeout_timer = HAL_GetTick();
 8001ae6:	f002 fd35 	bl	8004554 <HAL_GetTick>
 8001aea:	64b8      	str	r0, [r7, #72]	; 0x48

	while(true)
	{
		if((HAL_GetTick()-timeout_timer) >= 50) return false;
 8001aec:	f002 fd32 	bl	8004554 <HAL_GetTick>
 8001af0:	4602      	mov	r2, r0
 8001af2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	2b31      	cmp	r3, #49	; 0x31
 8001af8:	d901      	bls.n	8001afe <ProcessCommunication_ETH+0x4a>
 8001afa:	2300      	movs	r3, #0
 8001afc:	e03c      	b.n	8001b78 <ProcessCommunication_ETH+0xc4>
		if(!ETH_BufferNotEmpty()) continue;
 8001afe:	f000 fa61 	bl	8001fc4 <ETH_BufferNotEmpty>
 8001b02:	4603      	mov	r3, r0
 8001b04:	f083 0301 	eor.w	r3, r3, #1
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d132      	bne.n	8001b74 <ProcessCommunication_ETH+0xc0>

		uint8_t data = ETH_ReadBuffer();
 8001b0e:	f000 faa7 	bl	8002060 <ETH_ReadBuffer>
 8001b12:	4603      	mov	r3, r0
 8001b14:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

		if(data == '\n' || data == '\r')
 8001b18:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001b1c:	2b0a      	cmp	r3, #10
 8001b1e:	d003      	beq.n	8001b28 <ProcessCommunication_ETH+0x74>
 8001b20:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001b24:	2b0d      	cmp	r3, #13
 8001b26:	d112      	bne.n	8001b4e <ProcessCommunication_ETH+0x9a>
		{
			bool b = ProcessLine(line_buffer, line_counter);
 8001b28:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8001b2c:	1d3b      	adds	r3, r7, #4
 8001b2e:	4611      	mov	r1, r2
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff fe47 	bl	80017c4 <ProcessLine>
 8001b36:	4603      	mov	r3, r0
 8001b38:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

			line_counter = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			_command_source = csource_ETH;
 8001b42:	4b0f      	ldr	r3, [pc, #60]	; (8001b80 <ProcessCommunication_ETH+0xcc>)
 8001b44:	2201      	movs	r2, #1
 8001b46:	701a      	strb	r2, [r3, #0]
			return b;
 8001b48:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001b4c:	e014      	b.n	8001b78 <ProcessCommunication_ETH+0xc4>
		}
		else
		{
			line_buffer[line_counter] = data;
 8001b4e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001b52:	3350      	adds	r3, #80	; 0x50
 8001b54:	443b      	add	r3, r7
 8001b56:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001b5a:	f803 2c4c 	strb.w	r2, [r3, #-76]
			line_counter++;
 8001b5e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001b62:	3301      	adds	r3, #1
 8001b64:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			if(line_counter > (sizeof(line_buffer)-1)) return false;
 8001b68:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001b6c:	2b3f      	cmp	r3, #63	; 0x3f
 8001b6e:	d9bd      	bls.n	8001aec <ProcessCommunication_ETH+0x38>
 8001b70:	2300      	movs	r3, #0
 8001b72:	e001      	b.n	8001b78 <ProcessCommunication_ETH+0xc4>
		if(!ETH_BufferNotEmpty()) continue;
 8001b74:	bf00      	nop
	{
 8001b76:	e7b9      	b.n	8001aec <ProcessCommunication_ETH+0x38>
		}
	}
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3750      	adds	r7, #80	; 0x50
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	200002b1 	.word	0x200002b1

08001b84 <SendCommunication>:
 * @param command_id -> number of data command
 * @param data -> data to be transmitted
 *
 */
void SendCommunication(eCommand_Id command_id, int data)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b08c      	sub	sp, #48	; 0x30
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	6039      	str	r1, [r7, #0]
 8001b8e:	71fb      	strb	r3, [r7, #7]
	char sprint_buffer[32];
	uint8_t size = 0;
 8001b90:	2300      	movs	r3, #0
 8001b92:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if(_command_form == cform_full)
 8001b96:	4b21      	ldr	r3, [pc, #132]	; (8001c1c <SendCommunication+0x98>)
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d110      	bne.n	8001bc0 <SendCommunication+0x3c>
	{
		size = sprintf(sprint_buffer,"%s=%d\r\n",command_strings[command_id],data);
 8001b9e:	79fa      	ldrb	r2, [r7, #7]
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	009b      	lsls	r3, r3, #2
 8001ba4:	4413      	add	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	4a1d      	ldr	r2, [pc, #116]	; (8001c20 <SendCommunication+0x9c>)
 8001baa:	441a      	add	r2, r3
 8001bac:	f107 000c 	add.w	r0, r7, #12
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	491c      	ldr	r1, [pc, #112]	; (8001c24 <SendCommunication+0xa0>)
 8001bb4:	f007 fad0 	bl	8009158 <siprintf>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001bbe:	e00d      	b.n	8001bdc <SendCommunication+0x58>
	}
	else if(_command_form == cform_short)
 8001bc0:	4b16      	ldr	r3, [pc, #88]	; (8001c1c <SendCommunication+0x98>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d109      	bne.n	8001bdc <SendCommunication+0x58>
	{
		size = sprintf(sprint_buffer,"/%d=%d\r\n",(int)command_id,data);
 8001bc8:	79fa      	ldrb	r2, [r7, #7]
 8001bca:	f107 000c 	add.w	r0, r7, #12
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	4915      	ldr	r1, [pc, #84]	; (8001c28 <SendCommunication+0xa4>)
 8001bd2:	f007 fac1 	bl	8009158 <siprintf>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	if(_command_source == csource_UART)
 8001bdc:	4b13      	ldr	r3, [pc, #76]	; (8001c2c <SendCommunication+0xa8>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d109      	bne.n	8001bf8 <SendCommunication+0x74>
	{
		Uart_Send(sprint_buffer, size);
 8001be4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	f107 030c 	add.w	r3, r7, #12
 8001bee:	4611      	mov	r1, r2
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f001 fdf1 	bl	80037d8 <Uart_Send>
	else if(_command_source == csource_ETH)
	{
		ETH_Send(sprint_buffer, size);
	}

}
 8001bf6:	e00c      	b.n	8001c12 <SendCommunication+0x8e>
	else if(_command_source == csource_ETH)
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	; (8001c2c <SendCommunication+0xa8>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d108      	bne.n	8001c12 <SendCommunication+0x8e>
		ETH_Send(sprint_buffer, size);
 8001c00:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	f107 030c 	add.w	r3, r7, #12
 8001c0a:	4611      	mov	r1, r2
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f000 fa51 	bl	80020b4 <ETH_Send>
}
 8001c12:	bf00      	nop
 8001c14:	3730      	adds	r7, #48	; 0x30
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	200002b0 	.word	0x200002b0
 8001c20:	0800cd9c 	.word	0x0800cd9c
 8001c24:	0800cd54 	.word	0x0800cd54
 8001c28:	0800cd5c 	.word	0x0800cd5c
 8001c2c:	200002b1 	.word	0x200002b1

08001c30 <SendCommunication_float>:
 * @param command_id -> number of data command
 * @param data -> data to be transmitted
 *
 */
void SendCommunication_float(eCommand_Id command_id, float data)
{
 8001c30:	b590      	push	{r4, r7, lr}
 8001c32:	b08f      	sub	sp, #60	; 0x3c
 8001c34:	af02      	add	r7, sp, #8
 8001c36:	4603      	mov	r3, r0
 8001c38:	ed87 0a00 	vstr	s0, [r7]
 8001c3c:	71fb      	strb	r3, [r7, #7]
	char sprint_buffer[32];
	uint8_t size = 0;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if(_command_form == cform_full)
 8001c44:	4b27      	ldr	r3, [pc, #156]	; (8001ce4 <SendCommunication_float+0xb4>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d117      	bne.n	8001c7c <SendCommunication_float+0x4c>
	{
		size = sprintf(sprint_buffer,"%s=%f\r\n",command_strings[command_id],data);
 8001c4c:	79fa      	ldrb	r2, [r7, #7]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	4413      	add	r3, r2
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	4a24      	ldr	r2, [pc, #144]	; (8001ce8 <SendCommunication_float+0xb8>)
 8001c58:	189c      	adds	r4, r3, r2
 8001c5a:	6838      	ldr	r0, [r7, #0]
 8001c5c:	f7fe fc7c 	bl	8000558 <__aeabi_f2d>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	f107 000c 	add.w	r0, r7, #12
 8001c68:	e9cd 2300 	strd	r2, r3, [sp]
 8001c6c:	4622      	mov	r2, r4
 8001c6e:	491f      	ldr	r1, [pc, #124]	; (8001cec <SendCommunication_float+0xbc>)
 8001c70:	f007 fa72 	bl	8009158 <siprintf>
 8001c74:	4603      	mov	r3, r0
 8001c76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001c7a:	e014      	b.n	8001ca6 <SendCommunication_float+0x76>
	}
	else if(_command_form == cform_short)
 8001c7c:	4b19      	ldr	r3, [pc, #100]	; (8001ce4 <SendCommunication_float+0xb4>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d110      	bne.n	8001ca6 <SendCommunication_float+0x76>
	{
		size = sprintf(sprint_buffer,"/%d=%f\r\n",(int)command_id,data);
 8001c84:	79fc      	ldrb	r4, [r7, #7]
 8001c86:	6838      	ldr	r0, [r7, #0]
 8001c88:	f7fe fc66 	bl	8000558 <__aeabi_f2d>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	f107 000c 	add.w	r0, r7, #12
 8001c94:	e9cd 2300 	strd	r2, r3, [sp]
 8001c98:	4622      	mov	r2, r4
 8001c9a:	4915      	ldr	r1, [pc, #84]	; (8001cf0 <SendCommunication_float+0xc0>)
 8001c9c:	f007 fa5c 	bl	8009158 <siprintf>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	if(_command_source == csource_UART)
 8001ca6:	4b13      	ldr	r3, [pc, #76]	; (8001cf4 <SendCommunication_float+0xc4>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d109      	bne.n	8001cc2 <SendCommunication_float+0x92>
	{
		Uart_Send(sprint_buffer, size);
 8001cae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	f107 030c 	add.w	r3, r7, #12
 8001cb8:	4611      	mov	r1, r2
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f001 fd8c 	bl	80037d8 <Uart_Send>
	else if(_command_source == csource_ETH)
	{
		ETH_Send(sprint_buffer, size);
	}

}
 8001cc0:	e00c      	b.n	8001cdc <SendCommunication_float+0xac>
	else if(_command_source == csource_ETH)
 8001cc2:	4b0c      	ldr	r3, [pc, #48]	; (8001cf4 <SendCommunication_float+0xc4>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d108      	bne.n	8001cdc <SendCommunication_float+0xac>
		ETH_Send(sprint_buffer, size);
 8001cca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	f107 030c 	add.w	r3, r7, #12
 8001cd4:	4611      	mov	r1, r2
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f000 f9ec 	bl	80020b4 <ETH_Send>
}
 8001cdc:	bf00      	nop
 8001cde:	3734      	adds	r7, #52	; 0x34
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd90      	pop	{r4, r7, pc}
 8001ce4:	200002b0 	.word	0x200002b0
 8001ce8:	0800cd9c 	.word	0x0800cd9c
 8001cec:	0800cd68 	.word	0x0800cd68
 8001cf0:	0800cd70 	.word	0x0800cd70
 8001cf4:	200002b1 	.word	0x200002b1

08001cf8 <SendCommunication_u32>:
 * @param command_id -> number of data command
 * @param data -> data to be transmitted
 *
 */
void SendCommunication_u32(eCommand_Id command_id, uint32_t data)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08c      	sub	sp, #48	; 0x30
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	6039      	str	r1, [r7, #0]
 8001d02:	71fb      	strb	r3, [r7, #7]
	char sprint_buffer[32];
	uint8_t size = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if(_command_form == cform_full)
 8001d0a:	4b21      	ldr	r3, [pc, #132]	; (8001d90 <SendCommunication_u32+0x98>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d110      	bne.n	8001d34 <SendCommunication_u32+0x3c>
	{
		size = sprintf(sprint_buffer,"%s=%lu\r\n",command_strings[command_id],data);
 8001d12:	79fa      	ldrb	r2, [r7, #7]
 8001d14:	4613      	mov	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	4a1d      	ldr	r2, [pc, #116]	; (8001d94 <SendCommunication_u32+0x9c>)
 8001d1e:	441a      	add	r2, r3
 8001d20:	f107 000c 	add.w	r0, r7, #12
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	491c      	ldr	r1, [pc, #112]	; (8001d98 <SendCommunication_u32+0xa0>)
 8001d28:	f007 fa16 	bl	8009158 <siprintf>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001d32:	e00d      	b.n	8001d50 <SendCommunication_u32+0x58>
	}
	else if(_command_form == cform_short)
 8001d34:	4b16      	ldr	r3, [pc, #88]	; (8001d90 <SendCommunication_u32+0x98>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d109      	bne.n	8001d50 <SendCommunication_u32+0x58>
	{
		size = sprintf(sprint_buffer,"/%d=%lu\r\n",(int)command_id,data);
 8001d3c:	79fa      	ldrb	r2, [r7, #7]
 8001d3e:	f107 000c 	add.w	r0, r7, #12
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	4915      	ldr	r1, [pc, #84]	; (8001d9c <SendCommunication_u32+0xa4>)
 8001d46:	f007 fa07 	bl	8009158 <siprintf>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	if(_command_source == csource_UART)
 8001d50:	4b13      	ldr	r3, [pc, #76]	; (8001da0 <SendCommunication_u32+0xa8>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d109      	bne.n	8001d6c <SendCommunication_u32+0x74>
	{
		Uart_Send(sprint_buffer, size);
 8001d58:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d5c:	b29a      	uxth	r2, r3
 8001d5e:	f107 030c 	add.w	r3, r7, #12
 8001d62:	4611      	mov	r1, r2
 8001d64:	4618      	mov	r0, r3
 8001d66:	f001 fd37 	bl	80037d8 <Uart_Send>
	else if(_command_source == csource_ETH)
	{
		ETH_Send(sprint_buffer, size);
	}

}
 8001d6a:	e00c      	b.n	8001d86 <SendCommunication_u32+0x8e>
	else if(_command_source == csource_ETH)
 8001d6c:	4b0c      	ldr	r3, [pc, #48]	; (8001da0 <SendCommunication_u32+0xa8>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d108      	bne.n	8001d86 <SendCommunication_u32+0x8e>
		ETH_Send(sprint_buffer, size);
 8001d74:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d78:	b29a      	uxth	r2, r3
 8001d7a:	f107 030c 	add.w	r3, r7, #12
 8001d7e:	4611      	mov	r1, r2
 8001d80:	4618      	mov	r0, r3
 8001d82:	f000 f997 	bl	80020b4 <ETH_Send>
}
 8001d86:	bf00      	nop
 8001d88:	3730      	adds	r7, #48	; 0x30
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	200002b0 	.word	0x200002b0
 8001d94:	0800cd9c 	.word	0x0800cd9c
 8001d98:	0800cd7c 	.word	0x0800cd7c
 8001d9c:	0800cd88 	.word	0x0800cd88
 8001da0:	200002b1 	.word	0x200002b1

08001da4 <ErrorExecute>:

/* @brief reaction on error signal
 *
 */
void ErrorExecute(uint8_t channel)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	71fb      	strb	r3, [r7, #7]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8001dae:	79fb      	ldrb	r3, [r7, #7]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d005      	beq.n	8001dc0 <ErrorExecute+0x1c>
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d002      	beq.n	8001dc0 <ErrorExecute+0x1c>
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d11c      	bne.n	8001dfa <ErrorExecute+0x56>

	_Found_Error = false;
 8001dc0:	4b10      	ldr	r3, [pc, #64]	; (8001e04 <ErrorExecute+0x60>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	701a      	strb	r2, [r3, #0]

	//power good execution -> channel disable
	if(*p_ERROR_data[channel])
 8001dc6:	79fb      	ldrb	r3, [r7, #7]
 8001dc8:	4a0f      	ldr	r2, [pc, #60]	; (8001e08 <ErrorExecute+0x64>)
 8001dca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d004      	beq.n	8001dde <ErrorExecute+0x3a>
	{
		Channel_Enable(channel, false);
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f000 ff51 	bl	8002c80 <Channel_Enable>
	}

	//over current execution -> output disable
	if(*p_ERROR_data[channel + 3])
 8001dde:	79fb      	ldrb	r3, [r7, #7]
 8001de0:	3303      	adds	r3, #3
 8001de2:	4a09      	ldr	r2, [pc, #36]	; (8001e08 <ErrorExecute+0x64>)
 8001de4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d006      	beq.n	8001dfc <ErrorExecute+0x58>
	{
		Channel_Output(channel, false);
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	2100      	movs	r1, #0
 8001df2:	4618      	mov	r0, r3
 8001df4:	f001 f808 	bl	8002e08 <Channel_Output>
 8001df8:	e000      	b.n	8001dfc <ErrorExecute+0x58>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8001dfa:	bf00      	nop
	}
}
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	200002e4 	.word	0x200002e4
 8001e08:	200002cc 	.word	0x200002cc

08001e0c <ErrorProcess>:
 *  write to _Found_Error:
 *  	true -> found error
 *  	false -> non error
 */
void ErrorProcess()
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0

	for(int errbit = 0; errbit < 6; errbit++)
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	e02f      	b.n	8001e78 <ErrorProcess+0x6c>
	{
		int ee = 0;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60bb      	str	r3, [r7, #8]
		for(int i = 0; i < Error_Array_Size ; i++)
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	607b      	str	r3, [r7, #4]
 8001e20:	e011      	b.n	8001e46 <ErrorProcess+0x3a>
		{
			if(Error_Array_Reg[i] & (1 << errbit)) ee++;
 8001e22:	4a1a      	ldr	r2, [pc, #104]	; (8001e8c <ErrorProcess+0x80>)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4413      	add	r3, r2
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	fa42 f303 	asr.w	r3, r2, r3
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d002      	beq.n	8001e40 <ErrorProcess+0x34>
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	60bb      	str	r3, [r7, #8]
		for(int i = 0; i < Error_Array_Size ; i++)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	3301      	adds	r3, #1
 8001e44:	607b      	str	r3, [r7, #4]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2b13      	cmp	r3, #19
 8001e4a:	ddea      	ble.n	8001e22 <ErrorProcess+0x16>
		}

		if(ee >= Error_Threshold)
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	2b0f      	cmp	r3, #15
 8001e50:	dd09      	ble.n	8001e66 <ErrorProcess+0x5a>
		{
			*p_ERROR_data[errbit] = true;
 8001e52:	4a0f      	ldr	r2, [pc, #60]	; (8001e90 <ErrorProcess+0x84>)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	701a      	strb	r2, [r3, #0]
			_Found_Error = true;
 8001e5e:	4b0d      	ldr	r3, [pc, #52]	; (8001e94 <ErrorProcess+0x88>)
 8001e60:	2201      	movs	r2, #1
 8001e62:	701a      	strb	r2, [r3, #0]
 8001e64:	e005      	b.n	8001e72 <ErrorProcess+0x66>
		}
		else
		{
			*p_ERROR_data[errbit] = false;
 8001e66:	4a0a      	ldr	r2, [pc, #40]	; (8001e90 <ErrorProcess+0x84>)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	701a      	strb	r2, [r3, #0]
	for(int errbit = 0; errbit < 6; errbit++)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	3301      	adds	r3, #1
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2b05      	cmp	r3, #5
 8001e7c:	ddcc      	ble.n	8001e18 <ErrorProcess+0xc>
		}
	}
}
 8001e7e:	bf00      	nop
 8001e80:	bf00      	nop
 8001e82:	3714      	adds	r7, #20
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr
 8001e8c:	200002b4 	.word	0x200002b4
 8001e90:	200002cc 	.word	0x200002cc
 8001e94:	200002e4 	.word	0x200002e4

08001e98 <ErrorSignalsRead>:
 *
 * @return true -> found error, after process (after Error_Array_Size counts)
 * @return false -> non error
 */
void ErrorSignalsRead()
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0

	uint8_t temp_error_reg = 0;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	71fb      	strb	r3, [r7, #7]
	
	if(ChannelsStatus[0].enable)
 8001ea2:	4b43      	ldr	r3, [pc, #268]	; (8001fb0 <ErrorSignalsRead+0x118>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d01f      	beq.n	8001eea <ErrorSignalsRead+0x52>
	{
		temp_error_reg |= (!((bool)HAL_GPIO_ReadPin(PG_1_GPIO_Port, PG_1_Pin)))  << 0;
 8001eaa:	2110      	movs	r1, #16
 8001eac:	4841      	ldr	r0, [pc, #260]	; (8001fb4 <ErrorSignalsRead+0x11c>)
 8001eae:	f003 f865 	bl	8004f7c <HAL_GPIO_ReadPin>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	bf0c      	ite	eq
 8001eb8:	2301      	moveq	r3, #1
 8001eba:	2300      	movne	r3, #0
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	b25a      	sxtb	r2, r3
 8001ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	b25b      	sxtb	r3, r3
 8001ec8:	71fb      	strb	r3, [r7, #7]
		temp_error_reg |= ((bool)HAL_GPIO_ReadPin(OC_1_GPIO_Port, OC_1_Pin))  << 3;
 8001eca:	2140      	movs	r1, #64	; 0x40
 8001ecc:	4839      	ldr	r0, [pc, #228]	; (8001fb4 <ErrorSignalsRead+0x11c>)
 8001ece:	f003 f855 	bl	8004f7c <HAL_GPIO_ReadPin>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <ErrorSignalsRead+0x44>
 8001ed8:	2308      	movs	r3, #8
 8001eda:	e000      	b.n	8001ede <ErrorSignalsRead+0x46>
 8001edc:	2300      	movs	r3, #0
 8001ede:	b25a      	sxtb	r2, r3
 8001ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	b25b      	sxtb	r3, r3
 8001ee8:	71fb      	strb	r3, [r7, #7]
	}

	if(ChannelsStatus[1].enable)
 8001eea:	4b31      	ldr	r3, [pc, #196]	; (8001fb0 <ErrorSignalsRead+0x118>)
 8001eec:	7d1b      	ldrb	r3, [r3, #20]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d01f      	beq.n	8001f32 <ErrorSignalsRead+0x9a>
	{
		temp_error_reg |= (!((bool)HAL_GPIO_ReadPin(PG_2_GPIO_Port, PG_2_Pin)))  << 1;
 8001ef2:	2120      	movs	r1, #32
 8001ef4:	482f      	ldr	r0, [pc, #188]	; (8001fb4 <ErrorSignalsRead+0x11c>)
 8001ef6:	f003 f841 	bl	8004f7c <HAL_GPIO_ReadPin>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d101      	bne.n	8001f04 <ErrorSignalsRead+0x6c>
 8001f00:	2302      	movs	r3, #2
 8001f02:	e000      	b.n	8001f06 <ErrorSignalsRead+0x6e>
 8001f04:	2300      	movs	r3, #0
 8001f06:	b25a      	sxtb	r2, r3
 8001f08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	b25b      	sxtb	r3, r3
 8001f10:	71fb      	strb	r3, [r7, #7]
		temp_error_reg |= ((bool)HAL_GPIO_ReadPin(OC_3_GPIO_Port, OC_2_Pin))  << 4;
 8001f12:	2180      	movs	r1, #128	; 0x80
 8001f14:	4827      	ldr	r0, [pc, #156]	; (8001fb4 <ErrorSignalsRead+0x11c>)
 8001f16:	f003 f831 	bl	8004f7c <HAL_GPIO_ReadPin>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <ErrorSignalsRead+0x8c>
 8001f20:	2310      	movs	r3, #16
 8001f22:	e000      	b.n	8001f26 <ErrorSignalsRead+0x8e>
 8001f24:	2300      	movs	r3, #0
 8001f26:	b25a      	sxtb	r2, r3
 8001f28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	b25b      	sxtb	r3, r3
 8001f30:	71fb      	strb	r3, [r7, #7]
	}

	if(ChannelsStatus[2].enable)
 8001f32:	4b1f      	ldr	r3, [pc, #124]	; (8001fb0 <ErrorSignalsRead+0x118>)
 8001f34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d020      	beq.n	8001f7e <ErrorSignalsRead+0xe6>
	{
		temp_error_reg |= (!((bool)HAL_GPIO_ReadPin(PG_3_GPIO_Port, PG_3_Pin)))  << 2;
 8001f3c:	2104      	movs	r1, #4
 8001f3e:	481e      	ldr	r0, [pc, #120]	; (8001fb8 <ErrorSignalsRead+0x120>)
 8001f40:	f003 f81c 	bl	8004f7c <HAL_GPIO_ReadPin>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d101      	bne.n	8001f4e <ErrorSignalsRead+0xb6>
 8001f4a:	2304      	movs	r3, #4
 8001f4c:	e000      	b.n	8001f50 <ErrorSignalsRead+0xb8>
 8001f4e:	2300      	movs	r3, #0
 8001f50:	b25a      	sxtb	r2, r3
 8001f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	b25b      	sxtb	r3, r3
 8001f5a:	71fb      	strb	r3, [r7, #7]
		temp_error_reg |= ((bool)HAL_GPIO_ReadPin(OC_3_GPIO_Port, OC_3_Pin))  << 5;
 8001f5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f60:	4814      	ldr	r0, [pc, #80]	; (8001fb4 <ErrorSignalsRead+0x11c>)
 8001f62:	f003 f80b 	bl	8004f7c <HAL_GPIO_ReadPin>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <ErrorSignalsRead+0xd8>
 8001f6c:	2320      	movs	r3, #32
 8001f6e:	e000      	b.n	8001f72 <ErrorSignalsRead+0xda>
 8001f70:	2300      	movs	r3, #0
 8001f72:	b25a      	sxtb	r2, r3
 8001f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	b25b      	sxtb	r3, r3
 8001f7c:	71fb      	strb	r3, [r7, #7]
	}



	Error_Array_Reg[Error_Array_Counter] = temp_error_reg;
 8001f7e:	4b0f      	ldr	r3, [pc, #60]	; (8001fbc <ErrorSignalsRead+0x124>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	4619      	mov	r1, r3
 8001f84:	4a0e      	ldr	r2, [pc, #56]	; (8001fc0 <ErrorSignalsRead+0x128>)
 8001f86:	79fb      	ldrb	r3, [r7, #7]
 8001f88:	5453      	strb	r3, [r2, r1]
	Error_Array_Counter++;
 8001f8a:	4b0c      	ldr	r3, [pc, #48]	; (8001fbc <ErrorSignalsRead+0x124>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	4b0a      	ldr	r3, [pc, #40]	; (8001fbc <ErrorSignalsRead+0x124>)
 8001f94:	701a      	strb	r2, [r3, #0]
	if(Error_Array_Counter > (Error_Array_Size - 1))
 8001f96:	4b09      	ldr	r3, [pc, #36]	; (8001fbc <ErrorSignalsRead+0x124>)
 8001f98:	781b      	ldrb	r3, [r3, #0]
 8001f9a:	2b13      	cmp	r3, #19
 8001f9c:	d904      	bls.n	8001fa8 <ErrorSignalsRead+0x110>
	{
		Error_Array_Counter = 0;
 8001f9e:	4b07      	ldr	r3, [pc, #28]	; (8001fbc <ErrorSignalsRead+0x124>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	701a      	strb	r2, [r3, #0]
		ErrorProcess();
 8001fa4:	f7ff ff32 	bl	8001e0c <ErrorProcess>
	}
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	200007bc 	.word	0x200007bc
 8001fb4:	40020800 	.word	0x40020800
 8001fb8:	40020400 	.word	0x40020400
 8001fbc:	200002c8 	.word	0x200002c8
 8001fc0:	200002b4 	.word	0x200002b4

08001fc4 <ETH_BufferNotEmpty>:
 *
 * @return true -> FIFO is not empty
 * @return false -> FIFO is empty
 */
bool ETH_BufferNotEmpty()
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
	return (eth_bcounter > 0);
 8001fc8:	4b05      	ldr	r3, [pc, #20]	; (8001fe0 <ETH_BufferNotEmpty+0x1c>)
 8001fca:	881b      	ldrh	r3, [r3, #0]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	bf14      	ite	ne
 8001fd0:	2301      	movne	r3, #1
 8001fd2:	2300      	moveq	r3, #0
 8001fd4:	b2db      	uxtb	r3, r3
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	200006ec 	.word	0x200006ec

08001fe4 <ETH_WriteBuffer>:

/* @brief function add data byte to FIFO
 *
 */
void ETH_WriteBuffer(const uint8_t *Buffer, int length)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
	for(int i = 0;i<length;i++)
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	e024      	b.n	800203e <ETH_WriteBuffer+0x5a>
	{
		if(eth_bcounter >= (eth_buffer_size-1)) return;
 8001ff4:	4b17      	ldr	r3, [pc, #92]	; (8002054 <ETH_WriteBuffer+0x70>)
 8001ff6:	881b      	ldrh	r3, [r3, #0]
 8001ff8:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d823      	bhi.n	8002048 <ETH_WriteBuffer+0x64>

		eth_buffer[eth_wpointer] = Buffer[i];
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	4413      	add	r3, r2
 8002006:	4a14      	ldr	r2, [pc, #80]	; (8002058 <ETH_WriteBuffer+0x74>)
 8002008:	8812      	ldrh	r2, [r2, #0]
 800200a:	7819      	ldrb	r1, [r3, #0]
 800200c:	4b13      	ldr	r3, [pc, #76]	; (800205c <ETH_WriteBuffer+0x78>)
 800200e:	5499      	strb	r1, [r3, r2]
		eth_bcounter++;
 8002010:	4b10      	ldr	r3, [pc, #64]	; (8002054 <ETH_WriteBuffer+0x70>)
 8002012:	881b      	ldrh	r3, [r3, #0]
 8002014:	3301      	adds	r3, #1
 8002016:	b29a      	uxth	r2, r3
 8002018:	4b0e      	ldr	r3, [pc, #56]	; (8002054 <ETH_WriteBuffer+0x70>)
 800201a:	801a      	strh	r2, [r3, #0]
		eth_wpointer++;
 800201c:	4b0e      	ldr	r3, [pc, #56]	; (8002058 <ETH_WriteBuffer+0x74>)
 800201e:	881b      	ldrh	r3, [r3, #0]
 8002020:	3301      	adds	r3, #1
 8002022:	b29a      	uxth	r2, r3
 8002024:	4b0c      	ldr	r3, [pc, #48]	; (8002058 <ETH_WriteBuffer+0x74>)
 8002026:	801a      	strh	r2, [r3, #0]
		if(eth_wpointer > eth_buffer_size - 1) eth_wpointer = 0;
 8002028:	4b0b      	ldr	r3, [pc, #44]	; (8002058 <ETH_WriteBuffer+0x74>)
 800202a:	881b      	ldrh	r3, [r3, #0]
 800202c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002030:	d302      	bcc.n	8002038 <ETH_WriteBuffer+0x54>
 8002032:	4b09      	ldr	r3, [pc, #36]	; (8002058 <ETH_WriteBuffer+0x74>)
 8002034:	2200      	movs	r2, #0
 8002036:	801a      	strh	r2, [r3, #0]
	for(int i = 0;i<length;i++)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	3301      	adds	r3, #1
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	429a      	cmp	r2, r3
 8002044:	dbd6      	blt.n	8001ff4 <ETH_WriteBuffer+0x10>
 8002046:	e000      	b.n	800204a <ETH_WriteBuffer+0x66>
		if(eth_bcounter >= (eth_buffer_size-1)) return;
 8002048:	bf00      	nop
	}
}
 800204a:	3714      	adds	r7, #20
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr
 8002054:	200006ec 	.word	0x200006ec
 8002058:	200006e8 	.word	0x200006e8
 800205c:	200002e8 	.word	0x200002e8

08002060 <ETH_ReadBuffer>:
/* @brief read data byty from FIFO
 *
 * @return one element uint8_t data 
 */
uint8_t ETH_ReadBuffer()
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
	uint8_t data = eth_buffer[eth_rpointer];
 8002066:	4b10      	ldr	r3, [pc, #64]	; (80020a8 <ETH_ReadBuffer+0x48>)
 8002068:	881b      	ldrh	r3, [r3, #0]
 800206a:	461a      	mov	r2, r3
 800206c:	4b0f      	ldr	r3, [pc, #60]	; (80020ac <ETH_ReadBuffer+0x4c>)
 800206e:	5c9b      	ldrb	r3, [r3, r2]
 8002070:	71fb      	strb	r3, [r7, #7]
	eth_bcounter--;
 8002072:	4b0f      	ldr	r3, [pc, #60]	; (80020b0 <ETH_ReadBuffer+0x50>)
 8002074:	881b      	ldrh	r3, [r3, #0]
 8002076:	3b01      	subs	r3, #1
 8002078:	b29a      	uxth	r2, r3
 800207a:	4b0d      	ldr	r3, [pc, #52]	; (80020b0 <ETH_ReadBuffer+0x50>)
 800207c:	801a      	strh	r2, [r3, #0]
	eth_rpointer++;
 800207e:	4b0a      	ldr	r3, [pc, #40]	; (80020a8 <ETH_ReadBuffer+0x48>)
 8002080:	881b      	ldrh	r3, [r3, #0]
 8002082:	3301      	adds	r3, #1
 8002084:	b29a      	uxth	r2, r3
 8002086:	4b08      	ldr	r3, [pc, #32]	; (80020a8 <ETH_ReadBuffer+0x48>)
 8002088:	801a      	strh	r2, [r3, #0]
	if(eth_rpointer > eth_buffer_size - 1) eth_rpointer = 0;
 800208a:	4b07      	ldr	r3, [pc, #28]	; (80020a8 <ETH_ReadBuffer+0x48>)
 800208c:	881b      	ldrh	r3, [r3, #0]
 800208e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002092:	d302      	bcc.n	800209a <ETH_ReadBuffer+0x3a>
 8002094:	4b04      	ldr	r3, [pc, #16]	; (80020a8 <ETH_ReadBuffer+0x48>)
 8002096:	2200      	movs	r2, #0
 8002098:	801a      	strh	r2, [r3, #0]

	return data;
 800209a:	79fb      	ldrb	r3, [r7, #7]
}
 800209c:	4618      	mov	r0, r3
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	200006ea 	.word	0x200006ea
 80020ac:	200002e8 	.word	0x200002e8
 80020b0:	200006ec 	.word	0x200006ec

080020b4 <ETH_Send>:
 * @param data -> pointer on data buffer with message
 * @param size -> lenght of data buffer
 *
 */
void ETH_Send(char *data, uint16_t size)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	460b      	mov	r3, r1
 80020be:	807b      	strh	r3, [r7, #2]
	ETH_udp_Transmit((uint8_t *)data,size);
 80020c0:	887b      	ldrh	r3, [r7, #2]
 80020c2:	4619      	mov	r1, r3
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f001 faa5 	bl	8003614 <ETH_udp_Transmit>
}
 80020ca:	bf00      	nop
 80020cc:	3708      	adds	r7, #8
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
	...

080020d4 <LoadADCConstant>:

/* @brief load coefficient from sram
 *
 */
void LoadADCConstant()
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
	for(int i = 0; i<6; i++)
 80020da:	2300      	movs	r3, #0
 80020dc:	607b      	str	r3, [r7, #4]
 80020de:	e042      	b.n	8002166 <LoadADCConstant+0x92>
	{

		if(BACKUP_SRAM_read_StoreControl(sramOffset_ReadCoef_k_0 + i))
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	3305      	adds	r3, #5
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff f830 	bl	800114a <BACKUP_SRAM_read_StoreControl>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d00d      	beq.n	800210c <LoadADCConstant+0x38>
		{
			ReadCoef_k[i] = BACKUP_SRAM_read_float(sramOffset_ReadCoef_k_0 + i);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	3305      	adds	r3, #5
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff f855 	bl	80011a4 <BACKUP_SRAM_read_float>
 80020fa:	eef0 7a40 	vmov.f32	s15, s0
 80020fe:	4a1e      	ldr	r2, [pc, #120]	; (8002178 <LoadADCConstant+0xa4>)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	4413      	add	r3, r2
 8002106:	edc3 7a00 	vstr	s15, [r3]
 800210a:	e009      	b.n	8002120 <LoadADCConstant+0x4c>
		}
		else
		{
			ReadCoef_k[i] = Default_ReadCoef_k[i];
 800210c:	4a1b      	ldr	r2, [pc, #108]	; (800217c <LoadADCConstant+0xa8>)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	4413      	add	r3, r2
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	4918      	ldr	r1, [pc, #96]	; (8002178 <LoadADCConstant+0xa4>)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	440b      	add	r3, r1
 800211e:	601a      	str	r2, [r3, #0]
		}

		if(BACKUP_SRAM_read_StoreControl(sramOffset_ReadCoef_q_0 + i))
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	330b      	adds	r3, #11
 8002124:	4618      	mov	r0, r3
 8002126:	f7ff f810 	bl	800114a <BACKUP_SRAM_read_StoreControl>
 800212a:	4603      	mov	r3, r0
 800212c:	2b00      	cmp	r3, #0
 800212e:	d00d      	beq.n	800214c <LoadADCConstant+0x78>
		{
			ReadCoef_q[i] = BACKUP_SRAM_read_float(sramOffset_ReadCoef_q_0 + i);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	330b      	adds	r3, #11
 8002134:	4618      	mov	r0, r3
 8002136:	f7ff f835 	bl	80011a4 <BACKUP_SRAM_read_float>
 800213a:	eef0 7a40 	vmov.f32	s15, s0
 800213e:	4a10      	ldr	r2, [pc, #64]	; (8002180 <LoadADCConstant+0xac>)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4413      	add	r3, r2
 8002146:	edc3 7a00 	vstr	s15, [r3]
 800214a:	e009      	b.n	8002160 <LoadADCConstant+0x8c>
		}
		else
		{
			ReadCoef_q[i] = Default_ReadCoef_q[i];
 800214c:	4a0d      	ldr	r2, [pc, #52]	; (8002184 <LoadADCConstant+0xb0>)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	490a      	ldr	r1, [pc, #40]	; (8002180 <LoadADCConstant+0xac>)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	440b      	add	r3, r1
 800215e:	601a      	str	r2, [r3, #0]
	for(int i = 0; i<6; i++)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3301      	adds	r3, #1
 8002164:	607b      	str	r3, [r7, #4]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2b05      	cmp	r3, #5
 800216a:	ddb9      	ble.n	80020e0 <LoadADCConstant+0xc>
		}

	}
}
 800216c:	bf00      	nop
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000774 	.word	0x20000774
 800217c:	0800d3b4 	.word	0x0800d3b4
 8002180:	2000078c 	.word	0x2000078c
 8002184:	0800d3cc 	.word	0x0800d3cc

08002188 <StoreADCConstant>:
 * @param value -> value of coefficient
 *
 *
 */
void StoreADCConstant(uint8_t coef, float value)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	4603      	mov	r3, r0
 8002190:	ed87 0a00 	vstr	s0, [r7]
 8002194:	71fb      	strb	r3, [r7, #7]
	BACKUP_SRAM_write_float(sramOffset_ReadCoef_k_0 + coef, value);
 8002196:	79fb      	ldrb	r3, [r7, #7]
 8002198:	3305      	adds	r3, #5
 800219a:	ed97 0a00 	vldr	s0, [r7]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff f80f 	bl	80011c2 <BACKUP_SRAM_write_float>
	BACKUP_SRAM_write_StoreControl(sramOffset_ReadCoef_k_0 + coef, true);
 80021a4:	79fb      	ldrb	r3, [r7, #7]
 80021a6:	3305      	adds	r3, #5
 80021a8:	2101      	movs	r1, #1
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe ffd8 	bl	8001160 <BACKUP_SRAM_write_StoreControl>
}
 80021b0:	bf00      	nop
 80021b2:	3708      	adds	r7, #8
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <GetADCConstant>:
 *
 * @param coef  -> coefficient order, k: 0 to 5, q: 6 to 11
 *
 */
float GetADCConstant(uint8_t coef)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	71fb      	strb	r3, [r7, #7]
	float f;

	if(BACKUP_SRAM_read_StoreControl(sramOffset_ReadCoef_k_0 + coef))
 80021c2:	79fb      	ldrb	r3, [r7, #7]
 80021c4:	3305      	adds	r3, #5
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7fe ffbf 	bl	800114a <BACKUP_SRAM_read_StoreControl>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d007      	beq.n	80021e2 <GetADCConstant+0x2a>
	{
		f = BACKUP_SRAM_read_float(sramOffset_ReadCoef_k_0 + coef);
 80021d2:	79fb      	ldrb	r3, [r7, #7]
 80021d4:	3305      	adds	r3, #5
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7fe ffe4 	bl	80011a4 <BACKUP_SRAM_read_float>
 80021dc:	ed87 0a03 	vstr	s0, [r7, #12]
 80021e0:	e016      	b.n	8002210 <GetADCConstant+0x58>
	}
	else
	{
		if((coef >= 0) && (coef <= 5))
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	2b05      	cmp	r3, #5
 80021e6:	d806      	bhi.n	80021f6 <GetADCConstant+0x3e>
		{
			f = Default_ReadCoef_k[coef];
 80021e8:	79fb      	ldrb	r3, [r7, #7]
 80021ea:	4a0d      	ldr	r2, [pc, #52]	; (8002220 <GetADCConstant+0x68>)
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4413      	add	r3, r2
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	60fb      	str	r3, [r7, #12]
 80021f4:	e00c      	b.n	8002210 <GetADCConstant+0x58>
		}
		else if((coef >= 6) && (coef <= 11))
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	2b05      	cmp	r3, #5
 80021fa:	d909      	bls.n	8002210 <GetADCConstant+0x58>
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	2b0b      	cmp	r3, #11
 8002200:	d806      	bhi.n	8002210 <GetADCConstant+0x58>
		{
			f = Default_ReadCoef_q[coef - 6];
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	3b06      	subs	r3, #6
 8002206:	4a07      	ldr	r2, [pc, #28]	; (8002224 <GetADCConstant+0x6c>)
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4413      	add	r3, r2
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	60fb      	str	r3, [r7, #12]
		}

	}

	return f;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	ee07 3a90 	vmov	s15, r3
}
 8002216:	eeb0 0a67 	vmov.f32	s0, s15
 800221a:	3710      	adds	r7, #16
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	0800d3b4 	.word	0x0800d3b4
 8002224:	0800d3cc 	.word	0x0800d3cc

08002228 <SendADCCoefficients>:
/* @brief send ADC coefficients to communication
 *
 *
 */
void SendADCCoefficients()
{
 8002228:	b590      	push	{r4, r7, lr}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
	for(int i = 0;i<12;i++)
 800222e:	2300      	movs	r3, #0
 8002230:	607b      	str	r3, [r7, #4]
 8002232:	e012      	b.n	800225a <SendADCCoefficients+0x32>
	{
		SendCommunication_float(cmd_adc_get_k0 + i, GetADCConstant(i));
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	b2db      	uxtb	r3, r3
 8002238:	332d      	adds	r3, #45	; 0x2d
 800223a:	b2dc      	uxtb	r4, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	b2db      	uxtb	r3, r3
 8002240:	4618      	mov	r0, r3
 8002242:	f7ff ffb9 	bl	80021b8 <GetADCConstant>
 8002246:	eef0 7a40 	vmov.f32	s15, s0
 800224a:	eeb0 0a67 	vmov.f32	s0, s15
 800224e:	4620      	mov	r0, r4
 8002250:	f7ff fcee 	bl	8001c30 <SendCommunication_float>
	for(int i = 0;i<12;i++)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3301      	adds	r3, #1
 8002258:	607b      	str	r3, [r7, #4]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2b0b      	cmp	r3, #11
 800225e:	dde9      	ble.n	8002234 <SendADCCoefficients+0xc>
	}
}
 8002260:	bf00      	nop
 8002262:	bf00      	nop
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	bd90      	pop	{r4, r7, pc}

0800226a <CalcAvg>:
 *
 * @return average of array
 *
 */
uint16_t CalcAvg(uint16_t *array, uint16_t length)
{
 800226a:	b480      	push	{r7}
 800226c:	b085      	sub	sp, #20
 800226e:	af00      	add	r7, sp, #0
 8002270:	6078      	str	r0, [r7, #4]
 8002272:	460b      	mov	r3, r1
 8002274:	807b      	strh	r3, [r7, #2]
	uint32_t AVG = 0;
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]

	for(int i = 0; i<length ; i++)
 800227a:	2300      	movs	r3, #0
 800227c:	60bb      	str	r3, [r7, #8]
 800227e:	e00b      	b.n	8002298 <CalcAvg+0x2e>
	{
		AVG += array[i];
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	4413      	add	r3, r2
 8002288:	881b      	ldrh	r3, [r3, #0]
 800228a:	461a      	mov	r2, r3
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4413      	add	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i<length ; i++)
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	3301      	adds	r3, #1
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	887b      	ldrh	r3, [r7, #2]
 800229a:	68ba      	ldr	r2, [r7, #8]
 800229c:	429a      	cmp	r2, r3
 800229e:	dbef      	blt.n	8002280 <CalcAvg+0x16>
	}

	return (AVG/length);
 80022a0:	887b      	ldrh	r3, [r7, #2]
 80022a2:	68fa      	ldr	r2, [r7, #12]
 80022a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80022a8:	b29b      	uxth	r3, r3
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3714      	adds	r7, #20
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
	...

080022b8 <CalcAdcValue>:
 * @param value -> ADC data
 *
 * @return voltage or current (float)
 */
float CalcAdcValue(uint8_t channel,uint16_t value)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	460a      	mov	r2, r1
 80022c2:	71fb      	strb	r3, [r7, #7]
 80022c4:	4613      	mov	r3, r2
 80022c6:	80bb      	strh	r3, [r7, #4]
	float f = (float)value/ADC_coef;
 80022c8:	88bb      	ldrh	r3, [r7, #4]
 80022ca:	ee07 3a90 	vmov	s15, r3
 80022ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022d2:	ee17 0a90 	vmov	r0, s15
 80022d6:	f7fe f93f 	bl	8000558 <__aeabi_f2d>
 80022da:	a317      	add	r3, pc, #92	; (adr r3, 8002338 <CalcAdcValue+0x80>)
 80022dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e0:	f7fe fabc 	bl	800085c <__aeabi_ddiv>
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	4610      	mov	r0, r2
 80022ea:	4619      	mov	r1, r3
 80022ec:	f7fe fc84 	bl	8000bf8 <__aeabi_d2f>
 80022f0:	4603      	mov	r3, r0
 80022f2:	60fb      	str	r3, [r7, #12]
	f = (f - ReadCoef_q[channel])/ReadCoef_k[channel];
 80022f4:	79fb      	ldrb	r3, [r7, #7]
 80022f6:	4a0e      	ldr	r2, [pc, #56]	; (8002330 <CalcAdcValue+0x78>)
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	4413      	add	r3, r2
 80022fc:	edd3 7a00 	vldr	s15, [r3]
 8002300:	ed97 7a03 	vldr	s14, [r7, #12]
 8002304:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	4a0a      	ldr	r2, [pc, #40]	; (8002334 <CalcAdcValue+0x7c>)
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	4413      	add	r3, r2
 8002310:	ed93 7a00 	vldr	s14, [r3]
 8002314:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002318:	edc7 7a03 	vstr	s15, [r7, #12]
	return f;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	ee07 3a90 	vmov	s15, r3
}
 8002322:	eeb0 0a67 	vmov.f32	s0, s15
 8002326:	3710      	adds	r7, #16
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	f3af 8000 	nop.w
 8002330:	2000078c 	.word	0x2000078c
 8002334:	20000774 	.word	0x20000774
 8002338:	7b0b3919 	.word	0x7b0b3919
 800233c:	4093665a 	.word	0x4093665a

08002340 <ReadADCChannels>:
 *
 *	data save to Read_Data
 *
 */
void ReadADCChannels()
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af02      	add	r7, sp, #8
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8002346:	2200      	movs	r2, #0
 8002348:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800234c:	4809      	ldr	r0, [pc, #36]	; (8002374 <ReadADCChannels+0x34>)
 800234e:	f002 fe2d 	bl	8004fac <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, Adresses, Read_Data, 8,2);
 8002352:	2302      	movs	r3, #2
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	2308      	movs	r3, #8
 8002358:	4a07      	ldr	r2, [pc, #28]	; (8002378 <ReadADCChannels+0x38>)
 800235a:	4908      	ldr	r1, [pc, #32]	; (800237c <ReadADCChannels+0x3c>)
 800235c:	4808      	ldr	r0, [pc, #32]	; (8002380 <ReadADCChannels+0x40>)
 800235e:	f003 feb1 	bl	80060c4 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8002362:	2201      	movs	r2, #1
 8002364:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002368:	4802      	ldr	r0, [pc, #8]	; (8002374 <ReadADCChannels+0x34>)
 800236a:	f002 fe1f 	bl	8004fac <HAL_GPIO_WritePin>
}
 800236e:	bf00      	nop
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40020400 	.word	0x40020400
 8002378:	20000744 	.word	0x20000744
 800237c:	20000050 	.word	0x20000050
 8002380:	20000d38 	.word	0x20000d38

08002384 <ADCStore>:
 *
 *	processed data (measurement average) are saved on selected addresses in p_ADC_data array
 *
 */
void ADCStore()
{
 8002384:	b590      	push	{r4, r7, lr}
 8002386:	b089      	sub	sp, #36	; 0x24
 8002388:	af00      	add	r7, sp, #0
	//save data from ADC data read buffer
	for(int i = 0;i<8;i++)
 800238a:	2300      	movs	r3, #0
 800238c:	61fb      	str	r3, [r7, #28]
 800238e:	e01d      	b.n	80023cc <ADCStore+0x48>
	{
		meas_data[i][meas_counter] = 0 | Read_Data[2*i] | (Read_Data[(2*i)+1] << 8);
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	4a33      	ldr	r2, [pc, #204]	; (8002464 <ADCStore+0xe0>)
 8002396:	5cd3      	ldrb	r3, [r2, r3]
 8002398:	b21a      	sxth	r2, r3
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	3301      	adds	r3, #1
 80023a0:	4930      	ldr	r1, [pc, #192]	; (8002464 <ADCStore+0xe0>)
 80023a2:	5ccb      	ldrb	r3, [r1, r3]
 80023a4:	021b      	lsls	r3, r3, #8
 80023a6:	b21b      	sxth	r3, r3
 80023a8:	4313      	orrs	r3, r2
 80023aa:	b21a      	sxth	r2, r3
 80023ac:	4b2e      	ldr	r3, [pc, #184]	; (8002468 <ADCStore+0xe4>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	461c      	mov	r4, r3
 80023b2:	b290      	uxth	r0, r2
 80023b4:	492d      	ldr	r1, [pc, #180]	; (800246c <ADCStore+0xe8>)
 80023b6:	69fa      	ldr	r2, [r7, #28]
 80023b8:	4613      	mov	r3, r2
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	4413      	add	r3, r2
 80023be:	4423      	add	r3, r4
 80023c0:	4602      	mov	r2, r0
 80023c2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for(int i = 0;i<8;i++)
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	3301      	adds	r3, #1
 80023ca:	61fb      	str	r3, [r7, #28]
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	2b07      	cmp	r3, #7
 80023d0:	ddde      	ble.n	8002390 <ADCStore+0xc>
	}

	meas_counter++;
 80023d2:	4b25      	ldr	r3, [pc, #148]	; (8002468 <ADCStore+0xe4>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	3301      	adds	r3, #1
 80023d8:	b2da      	uxtb	r2, r3
 80023da:	4b23      	ldr	r3, [pc, #140]	; (8002468 <ADCStore+0xe4>)
 80023dc:	701a      	strb	r2, [r3, #0]

	//all buffers full - calculate average and store on selected addresses
	if(meas_counter > (meas_size - 1))
 80023de:	4b22      	ldr	r3, [pc, #136]	; (8002468 <ADCStore+0xe4>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	2b04      	cmp	r3, #4
 80023e4:	d93a      	bls.n	800245c <ADCStore+0xd8>
	{
		meas_counter = 0;
 80023e6:	4b20      	ldr	r3, [pc, #128]	; (8002468 <ADCStore+0xe4>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	701a      	strb	r2, [r3, #0]

		uint16_t avg[8];
		for(int i = 0; i < 8 ;i++)
 80023ec:	2300      	movs	r3, #0
 80023ee:	61bb      	str	r3, [r7, #24]
 80023f0:	e015      	b.n	800241e <ADCStore+0x9a>
		{
			avg[i] = CalcAvg(meas_data[i], meas_size); //calculate average
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	4613      	mov	r3, r2
 80023f6:	009b      	lsls	r3, r3, #2
 80023f8:	4413      	add	r3, r2
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	4a1b      	ldr	r2, [pc, #108]	; (800246c <ADCStore+0xe8>)
 80023fe:	4413      	add	r3, r2
 8002400:	2105      	movs	r1, #5
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff ff31 	bl	800226a <CalcAvg>
 8002408:	4603      	mov	r3, r0
 800240a:	461a      	mov	r2, r3
 800240c:	69bb      	ldr	r3, [r7, #24]
 800240e:	005b      	lsls	r3, r3, #1
 8002410:	3320      	adds	r3, #32
 8002412:	443b      	add	r3, r7
 8002414:	f823 2c1c 	strh.w	r2, [r3, #-28]
		for(int i = 0; i < 8 ;i++)
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	3301      	adds	r3, #1
 800241c:	61bb      	str	r3, [r7, #24]
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	2b07      	cmp	r3, #7
 8002422:	dde6      	ble.n	80023f2 <ADCStore+0x6e>
		}

		for(int i = 0; i<6;i++)
 8002424:	2300      	movs	r3, #0
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	e015      	b.n	8002456 <ADCStore+0xd2>
		{
			*p_ADC_data[i] = CalcAdcValue(i,avg[i]); //calculate value(voltage or current and saved on selected addresses)
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	b2da      	uxtb	r2, r3
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	3320      	adds	r3, #32
 8002434:	443b      	add	r3, r7
 8002436:	f833 1c1c 	ldrh.w	r1, [r3, #-28]
 800243a:	480d      	ldr	r0, [pc, #52]	; (8002470 <ADCStore+0xec>)
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8002442:	4610      	mov	r0, r2
 8002444:	f7ff ff38 	bl	80022b8 <CalcAdcValue>
 8002448:	eef0 7a40 	vmov.f32	s15, s0
 800244c:	edc4 7a00 	vstr	s15, [r4]
		for(int i = 0; i<6;i++)
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	3301      	adds	r3, #1
 8002454:	617b      	str	r3, [r7, #20]
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	2b05      	cmp	r3, #5
 800245a:	dde6      	ble.n	800242a <ADCStore+0xa6>
		}

	}
}
 800245c:	bf00      	nop
 800245e:	3724      	adds	r7, #36	; 0x24
 8002460:	46bd      	mov	sp, r7
 8002462:	bd90      	pop	{r4, r7, pc}
 8002464:	20000744 	.word	0x20000744
 8002468:	20000740 	.word	0x20000740
 800246c:	200006f0 	.word	0x200006f0
 8002470:	20000754 	.word	0x20000754

08002474 <LedSwitch>:

/* @brief switch red led on nucleo board
 *
 */
void LedSwitch(int value)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(LED_red_GPIO_Port, LED_red_Pin, value);
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <Enable_GPIO>:
 * @param channel -> channel of power supply
 * @param value   -> enable-true, disable-false
 *
 */
void Enable_GPIO(uint8_t channel, bool value)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	4603      	mov	r3, r0
 8002490:	460a      	mov	r2, r1
 8002492:	71fb      	strb	r3, [r7, #7]
 8002494:	4613      	mov	r3, r2
 8002496:	71bb      	strb	r3, [r7, #6]
	switch(channel)
 8002498:	79fb      	ldrb	r3, [r7, #7]
 800249a:	2b02      	cmp	r3, #2
 800249c:	d015      	beq.n	80024ca <Enable_GPIO+0x42>
 800249e:	2b02      	cmp	r3, #2
 80024a0:	dc1b      	bgt.n	80024da <Enable_GPIO+0x52>
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d002      	beq.n	80024ac <Enable_GPIO+0x24>
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d007      	beq.n	80024ba <Enable_GPIO+0x32>
		case 2:
			HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, value);
			break;

		default:
			break;
 80024aa:	e016      	b.n	80024da <Enable_GPIO+0x52>
			HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, value);
 80024ac:	79bb      	ldrb	r3, [r7, #6]
 80024ae:	461a      	mov	r2, r3
 80024b0:	2108      	movs	r1, #8
 80024b2:	480c      	ldr	r0, [pc, #48]	; (80024e4 <Enable_GPIO+0x5c>)
 80024b4:	f002 fd7a 	bl	8004fac <HAL_GPIO_WritePin>
			break;
 80024b8:	e010      	b.n	80024dc <Enable_GPIO+0x54>
			HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, value);
 80024ba:	79bb      	ldrb	r3, [r7, #6]
 80024bc:	461a      	mov	r2, r3
 80024be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024c2:	4809      	ldr	r0, [pc, #36]	; (80024e8 <Enable_GPIO+0x60>)
 80024c4:	f002 fd72 	bl	8004fac <HAL_GPIO_WritePin>
			break;
 80024c8:	e008      	b.n	80024dc <Enable_GPIO+0x54>
			HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, value);
 80024ca:	79bb      	ldrb	r3, [r7, #6]
 80024cc:	461a      	mov	r2, r3
 80024ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024d2:	4805      	ldr	r0, [pc, #20]	; (80024e8 <Enable_GPIO+0x60>)
 80024d4:	f002 fd6a 	bl	8004fac <HAL_GPIO_WritePin>
			break;
 80024d8:	e000      	b.n	80024dc <Enable_GPIO+0x54>
			break;
 80024da:	bf00      	nop

	}
}
 80024dc:	bf00      	nop
 80024de:	3708      	adds	r7, #8
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	40020800 	.word	0x40020800
 80024e8:	40020400 	.word	0x40020400

080024ec <Output_GPIO>:
 * @param relay_p   -> relay for positive polarity (direct relay)
 * @param relay_n   -> relay for negative polarity (reverse relay)
 *
 */
void Output_GPIO(uint8_t channel, bool relay_p, bool relay_n)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	4603      	mov	r3, r0
 80024f4:	71fb      	strb	r3, [r7, #7]
 80024f6:	460b      	mov	r3, r1
 80024f8:	71bb      	strb	r3, [r7, #6]
 80024fa:	4613      	mov	r3, r2
 80024fc:	717b      	strb	r3, [r7, #5]
	if(relay_p && relay_n) return;
 80024fe:	79bb      	ldrb	r3, [r7, #6]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d002      	beq.n	800250a <Output_GPIO+0x1e>
 8002504:	797b      	ldrb	r3, [r7, #5]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d133      	bne.n	8002572 <Output_GPIO+0x86>

	switch(channel)
 800250a:	79fb      	ldrb	r3, [r7, #7]
 800250c:	2b02      	cmp	r3, #2
 800250e:	d022      	beq.n	8002556 <Output_GPIO+0x6a>
 8002510:	2b02      	cmp	r3, #2
 8002512:	dc30      	bgt.n	8002576 <Output_GPIO+0x8a>
 8002514:	2b00      	cmp	r3, #0
 8002516:	d002      	beq.n	800251e <Output_GPIO+0x32>
 8002518:	2b01      	cmp	r3, #1
 800251a:	d00e      	beq.n	800253a <Output_GPIO+0x4e>
			HAL_GPIO_WritePin(SWDIR_3_GPIO_Port, SWDIR_3_Pin, relay_p);
			HAL_GPIO_WritePin(SWREV_3_GPIO_Port, SWREV_3_Pin, relay_n);
			break;

		default:
			break;
 800251c:	e02b      	b.n	8002576 <Output_GPIO+0x8a>
			HAL_GPIO_WritePin(SWDIR_1_GPIO_Port, SWDIR_1_Pin, relay_p);
 800251e:	79bb      	ldrb	r3, [r7, #6]
 8002520:	461a      	mov	r2, r3
 8002522:	2104      	movs	r1, #4
 8002524:	4816      	ldr	r0, [pc, #88]	; (8002580 <Output_GPIO+0x94>)
 8002526:	f002 fd41 	bl	8004fac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SWREV_1_GPIO_Port, SWREV_1_Pin, relay_n);
 800252a:	797b      	ldrb	r3, [r7, #5]
 800252c:	461a      	mov	r2, r3
 800252e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002532:	4813      	ldr	r0, [pc, #76]	; (8002580 <Output_GPIO+0x94>)
 8002534:	f002 fd3a 	bl	8004fac <HAL_GPIO_WritePin>
			break;
 8002538:	e01e      	b.n	8002578 <Output_GPIO+0x8c>
			HAL_GPIO_WritePin(SWDIR_2_GPIO_Port, SWDIR_2_Pin, relay_p);
 800253a:	79bb      	ldrb	r3, [r7, #6]
 800253c:	461a      	mov	r2, r3
 800253e:	2102      	movs	r1, #2
 8002540:	480f      	ldr	r0, [pc, #60]	; (8002580 <Output_GPIO+0x94>)
 8002542:	f002 fd33 	bl	8004fac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SWREV_2_GPIO_Port, SWREV_2_Pin, relay_n);
 8002546:	797b      	ldrb	r3, [r7, #5]
 8002548:	461a      	mov	r2, r3
 800254a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800254e:	480c      	ldr	r0, [pc, #48]	; (8002580 <Output_GPIO+0x94>)
 8002550:	f002 fd2c 	bl	8004fac <HAL_GPIO_WritePin>
			break;
 8002554:	e010      	b.n	8002578 <Output_GPIO+0x8c>
			HAL_GPIO_WritePin(SWDIR_3_GPIO_Port, SWDIR_3_Pin, relay_p);
 8002556:	79bb      	ldrb	r3, [r7, #6]
 8002558:	461a      	mov	r2, r3
 800255a:	2101      	movs	r1, #1
 800255c:	4808      	ldr	r0, [pc, #32]	; (8002580 <Output_GPIO+0x94>)
 800255e:	f002 fd25 	bl	8004fac <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SWREV_3_GPIO_Port, SWREV_3_Pin, relay_n);
 8002562:	797b      	ldrb	r3, [r7, #5]
 8002564:	461a      	mov	r2, r3
 8002566:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800256a:	4805      	ldr	r0, [pc, #20]	; (8002580 <Output_GPIO+0x94>)
 800256c:	f002 fd1e 	bl	8004fac <HAL_GPIO_WritePin>
			break;
 8002570:	e002      	b.n	8002578 <Output_GPIO+0x8c>
	if(relay_p && relay_n) return;
 8002572:	bf00      	nop
 8002574:	e000      	b.n	8002578 <Output_GPIO+0x8c>
			break;
 8002576:	bf00      	nop

	}
}
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40020800 	.word	0x40020800

08002584 <LoadDACConstant>:

/* @brief load coefficient from sram
 *
 */
void LoadDACConstant()
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
	for(int i = 0; i<3; i++)
 800258a:	2300      	movs	r3, #0
 800258c:	607b      	str	r3, [r7, #4]
 800258e:	e03a      	b.n	8002606 <LoadDACConstant+0x82>
	{

		if(BACKUP_SRAM_read_StoreControl(sramOffset_AdjCoef_k_ch0 + i))
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3311      	adds	r3, #17
 8002594:	4618      	mov	r0, r3
 8002596:	f7fe fdd8 	bl	800114a <BACKUP_SRAM_read_StoreControl>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d00d      	beq.n	80025bc <LoadDACConstant+0x38>
		{
			AdjCoef_k[i] = BACKUP_SRAM_read_float(sramOffset_AdjCoef_k_ch0 + i);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3311      	adds	r3, #17
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7fe fdfd 	bl	80011a4 <BACKUP_SRAM_read_float>
 80025aa:	eef0 7a40 	vmov.f32	s15, s0
 80025ae:	4a1a      	ldr	r2, [pc, #104]	; (8002618 <LoadDACConstant+0x94>)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	4413      	add	r3, r2
 80025b6:	edc3 7a00 	vstr	s15, [r3]
 80025ba:	e005      	b.n	80025c8 <LoadDACConstant+0x44>
		}
		else
		{
			AdjCoef_k[i] = Default_AdjCoef_k;
 80025bc:	4a16      	ldr	r2, [pc, #88]	; (8002618 <LoadDACConstant+0x94>)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	4413      	add	r3, r2
 80025c4:	4a15      	ldr	r2, [pc, #84]	; (800261c <LoadDACConstant+0x98>)
 80025c6:	601a      	str	r2, [r3, #0]
		}

		if(BACKUP_SRAM_read_StoreControl(sramOffset_AdjCoef_q_ch0 + i))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3314      	adds	r3, #20
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fe fdbc 	bl	800114a <BACKUP_SRAM_read_StoreControl>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d00d      	beq.n	80025f4 <LoadDACConstant+0x70>
		{
			AdjCoef_q[i] = BACKUP_SRAM_read_float(sramOffset_AdjCoef_q_ch0 + i);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3314      	adds	r3, #20
 80025dc:	4618      	mov	r0, r3
 80025de:	f7fe fde1 	bl	80011a4 <BACKUP_SRAM_read_float>
 80025e2:	eef0 7a40 	vmov.f32	s15, s0
 80025e6:	4a0e      	ldr	r2, [pc, #56]	; (8002620 <LoadDACConstant+0x9c>)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	edc3 7a00 	vstr	s15, [r3]
 80025f2:	e005      	b.n	8002600 <LoadDACConstant+0x7c>
		}
		else
		{
			AdjCoef_q[i] = Default_AdjCoef_q;
 80025f4:	4a0a      	ldr	r2, [pc, #40]	; (8002620 <LoadDACConstant+0x9c>)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	4413      	add	r3, r2
 80025fc:	4a09      	ldr	r2, [pc, #36]	; (8002624 <LoadDACConstant+0xa0>)
 80025fe:	601a      	str	r2, [r3, #0]
	for(int i = 0; i<3; i++)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	3301      	adds	r3, #1
 8002604:	607b      	str	r3, [r7, #4]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2b02      	cmp	r3, #2
 800260a:	ddc1      	ble.n	8002590 <LoadDACConstant+0xc>
		}

	}
}
 800260c:	bf00      	nop
 800260e:	bf00      	nop
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	200007a4 	.word	0x200007a4
 800261c:	43ffe8bc 	.word	0x43ffe8bc
 8002620:	200007b0 	.word	0x200007b0
 8002624:	4423d0f3 	.word	0x4423d0f3

08002628 <StoreDACConstant>:
 * @param value -> value of coefficient
 *
 *
 */
void StoreDACConstant(uint8_t coef, float value)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	ed87 0a00 	vstr	s0, [r7]
 8002634:	71fb      	strb	r3, [r7, #7]
	BACKUP_SRAM_write_float(sramOffset_AdjCoef_k_ch0 + coef, value);
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	3311      	adds	r3, #17
 800263a:	ed97 0a00 	vldr	s0, [r7]
 800263e:	4618      	mov	r0, r3
 8002640:	f7fe fdbf 	bl	80011c2 <BACKUP_SRAM_write_float>
	BACKUP_SRAM_write_StoreControl(sramOffset_AdjCoef_k_ch0 + coef, true);
 8002644:	79fb      	ldrb	r3, [r7, #7]
 8002646:	3311      	adds	r3, #17
 8002648:	2101      	movs	r1, #1
 800264a:	4618      	mov	r0, r3
 800264c:	f7fe fd88 	bl	8001160 <BACKUP_SRAM_write_StoreControl>
}
 8002650:	bf00      	nop
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <GetDACConstant>:
 *
 * @param coef  -> coefficient order, k: 0 to 2, q: 3 to 5
 *
 */
float GetDACConstant(uint8_t coef)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	71fb      	strb	r3, [r7, #7]
	float f;

	if(BACKUP_SRAM_read_StoreControl(sramOffset_AdjCoef_k_ch0 + coef))
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	3311      	adds	r3, #17
 8002666:	4618      	mov	r0, r3
 8002668:	f7fe fd6f 	bl	800114a <BACKUP_SRAM_read_StoreControl>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d007      	beq.n	8002682 <GetDACConstant+0x2a>
	{
		f = BACKUP_SRAM_read_float(sramOffset_AdjCoef_k_ch0 + coef);
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	3311      	adds	r3, #17
 8002676:	4618      	mov	r0, r3
 8002678:	f7fe fd94 	bl	80011a4 <BACKUP_SRAM_read_float>
 800267c:	ed87 0a03 	vstr	s0, [r7, #12]
 8002680:	e016      	b.n	80026b0 <GetDACConstant+0x58>
	}
	else
	{
		if(coef == 0 || coef == 1 || coef == 2)
 8002682:	79fb      	ldrb	r3, [r7, #7]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d005      	beq.n	8002694 <GetDACConstant+0x3c>
 8002688:	79fb      	ldrb	r3, [r7, #7]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d002      	beq.n	8002694 <GetDACConstant+0x3c>
 800268e:	79fb      	ldrb	r3, [r7, #7]
 8002690:	2b02      	cmp	r3, #2
 8002692:	d102      	bne.n	800269a <GetDACConstant+0x42>
		{
			f = Default_AdjCoef_k;
 8002694:	4b0a      	ldr	r3, [pc, #40]	; (80026c0 <GetDACConstant+0x68>)
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	e00a      	b.n	80026b0 <GetDACConstant+0x58>
		}
		else if(coef == 3 || coef == 4 || coef == 5)
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	2b03      	cmp	r3, #3
 800269e:	d005      	beq.n	80026ac <GetDACConstant+0x54>
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	d002      	beq.n	80026ac <GetDACConstant+0x54>
 80026a6:	79fb      	ldrb	r3, [r7, #7]
 80026a8:	2b05      	cmp	r3, #5
 80026aa:	d101      	bne.n	80026b0 <GetDACConstant+0x58>
		{
			f = Default_AdjCoef_q;
 80026ac:	4b05      	ldr	r3, [pc, #20]	; (80026c4 <GetDACConstant+0x6c>)
 80026ae:	60fb      	str	r3, [r7, #12]
		}
	}

	return f;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	ee07 3a90 	vmov	s15, r3
}
 80026b6:	eeb0 0a67 	vmov.f32	s0, s15
 80026ba:	3710      	adds	r7, #16
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	43ffe8bc 	.word	0x43ffe8bc
 80026c4:	4423d0f3 	.word	0x4423d0f3

080026c8 <SendDACCoefficients>:
/* @brief send DAC coefficients to communication
 *
 *
 */
void SendDACCoefficients()
{
 80026c8:	b590      	push	{r4, r7, lr}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
	for(int i = 0;i<6;i++)
 80026ce:	2300      	movs	r3, #0
 80026d0:	607b      	str	r3, [r7, #4]
 80026d2:	e012      	b.n	80026fa <SendDACCoefficients+0x32>
	{
		SendCommunication_float(cmd_dac_get_k0 + i, GetDACConstant(i));
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	333f      	adds	r3, #63	; 0x3f
 80026da:	b2dc      	uxtb	r4, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff ffb9 	bl	8002658 <GetDACConstant>
 80026e6:	eef0 7a40 	vmov.f32	s15, s0
 80026ea:	eeb0 0a67 	vmov.f32	s0, s15
 80026ee:	4620      	mov	r0, r4
 80026f0:	f7ff fa9e 	bl	8001c30 <SendCommunication_float>
	for(int i = 0;i<6;i++)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	3301      	adds	r3, #1
 80026f8:	607b      	str	r3, [r7, #4]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2b05      	cmp	r3, #5
 80026fe:	dde9      	ble.n	80026d4 <SendDACCoefficients+0xc>
	}

}
 8002700:	bf00      	nop
 8002702:	bf00      	nop
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	bd90      	pop	{r4, r7, pc}
 800270a:	0000      	movs	r0, r0
 800270c:	0000      	movs	r0, r0
	...

08002710 <Get_PreRegulatorVoltage>:
 * @param voltage -> request voltage on power supply output
 *
 * @return uint16_t value of voltage for pre regulator
 */
uint16_t Get_PreRegulatorVoltage(uint16_t voltage)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	80fb      	strh	r3, [r7, #6]
	return (0.15789 * (float)voltage) + 21.05263;
 800271a:	88fb      	ldrh	r3, [r7, #6]
 800271c:	ee07 3a90 	vmov	s15, r3
 8002720:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002724:	ee17 0a90 	vmov	r0, s15
 8002728:	f7fd ff16 	bl	8000558 <__aeabi_f2d>
 800272c:	a30c      	add	r3, pc, #48	; (adr r3, 8002760 <Get_PreRegulatorVoltage+0x50>)
 800272e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002732:	f7fd ff69 	bl	8000608 <__aeabi_dmul>
 8002736:	4602      	mov	r2, r0
 8002738:	460b      	mov	r3, r1
 800273a:	4610      	mov	r0, r2
 800273c:	4619      	mov	r1, r3
 800273e:	a30a      	add	r3, pc, #40	; (adr r3, 8002768 <Get_PreRegulatorVoltage+0x58>)
 8002740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002744:	f7fd fdaa 	bl	800029c <__adddf3>
 8002748:	4602      	mov	r2, r0
 800274a:	460b      	mov	r3, r1
 800274c:	4610      	mov	r0, r2
 800274e:	4619      	mov	r1, r3
 8002750:	f7fe fa32 	bl	8000bb8 <__aeabi_d2uiz>
 8002754:	4603      	mov	r3, r0
 8002756:	b29b      	uxth	r3, r3
}
 8002758:	4618      	mov	r0, r3
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	512ec6bd 	.word	0x512ec6bd
 8002764:	3fc435bd 	.word	0x3fc435bd
 8002768:	28e0c9da 	.word	0x28e0c9da
 800276c:	40350d79 	.word	0x40350d79

08002770 <Get_DACValue>:

//Calculate DAC register value from recomended voltage
uint16_t Get_DACValue(int dac_channel, uint16_t value)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	460b      	mov	r3, r1
 800277a:	807b      	strh	r3, [r7, #2]
	uint16_t code;

	if(dac_channel == 0 || dac_channel == 1 || dac_channel == 2)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d005      	beq.n	800278e <Get_DACValue+0x1e>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b01      	cmp	r3, #1
 8002786:	d002      	beq.n	800278e <Get_DACValue+0x1e>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b02      	cmp	r3, #2
 800278c:	d12a      	bne.n	80027e4 <Get_DACValue+0x74>
	{
		code = (uint16_t)(((PreReg_Coef_q - (float)value) / PreReg_Coef_k) * (float)DAC_coef);
 800278e:	887b      	ldrh	r3, [r7, #2]
 8002790:	ee07 3a90 	vmov	s15, r3
 8002794:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002798:	ee17 0a90 	vmov	r0, s15
 800279c:	f7fd fedc 	bl	8000558 <__aeabi_f2d>
 80027a0:	4602      	mov	r2, r0
 80027a2:	460b      	mov	r3, r1
 80027a4:	a125      	add	r1, pc, #148	; (adr r1, 800283c <Get_DACValue+0xcc>)
 80027a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80027aa:	f7fd fd75 	bl	8000298 <__aeabi_dsub>
 80027ae:	4602      	mov	r2, r0
 80027b0:	460b      	mov	r3, r1
 80027b2:	4610      	mov	r0, r2
 80027b4:	4619      	mov	r1, r3
 80027b6:	a323      	add	r3, pc, #140	; (adr r3, 8002844 <Get_DACValue+0xd4>)
 80027b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027bc:	f7fe f84e 	bl	800085c <__aeabi_ddiv>
 80027c0:	4602      	mov	r2, r0
 80027c2:	460b      	mov	r3, r1
 80027c4:	4610      	mov	r0, r2
 80027c6:	4619      	mov	r1, r3
 80027c8:	a320      	add	r3, pc, #128	; (adr r3, 800284c <Get_DACValue+0xdc>)
 80027ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ce:	f7fd ff1b 	bl	8000608 <__aeabi_dmul>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	4610      	mov	r0, r2
 80027d8:	4619      	mov	r1, r3
 80027da:	f7fe f9ed 	bl	8000bb8 <__aeabi_d2uiz>
 80027de:	4603      	mov	r3, r0
 80027e0:	81fb      	strh	r3, [r7, #14]
 80027e2:	e01f      	b.n	8002824 <Get_DACValue+0xb4>
	}
	else
	{
		code = (uint16_t)(((AdjCoef_q[dac_channel - 3] - (float)value) / AdjCoef_k[dac_channel - 3]) * (float)DAC_coef);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3b03      	subs	r3, #3
 80027e8:	4a11      	ldr	r2, [pc, #68]	; (8002830 <Get_DACValue+0xc0>)
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	4413      	add	r3, r2
 80027ee:	ed93 7a00 	vldr	s14, [r3]
 80027f2:	887b      	ldrh	r3, [r7, #2]
 80027f4:	ee07 3a90 	vmov	s15, r3
 80027f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027fc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	3b03      	subs	r3, #3
 8002804:	4a0b      	ldr	r2, [pc, #44]	; (8002834 <Get_DACValue+0xc4>)
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	4413      	add	r3, r2
 800280a:	ed93 7a00 	vldr	s14, [r3]
 800280e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002812:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8002838 <Get_DACValue+0xc8>
 8002816:	ee67 7a87 	vmul.f32	s15, s15, s14
 800281a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800281e:	ee17 3a90 	vmov	r3, s15
 8002822:	81fb      	strh	r3, [r7, #14]
	}


	return code;
 8002824:	89fb      	ldrh	r3, [r7, #14]
}
 8002826:	4618      	mov	r0, r3
 8002828:	3710      	adds	r7, #16
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	200007b0 	.word	0x200007b0
 8002834:	200007a4 	.word	0x200007a4
 8002838:	454ccccd 	.word	0x454ccccd
 800283c:	3dee7818 	.word	0x3dee7818
 8002840:	405ff4dc 	.word	0x405ff4dc
 8002844:	c39af4e3 	.word	0xc39af4e3
 8002848:	405537da 	.word	0x405537da
 800284c:	a0000000 	.word	0xa0000000
 8002850:	40a99999 	.word	0x40a99999

08002854 <Set_PreReg_Voltage>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param voltage -> request voltage on regulator output
 * 
 */
void Set_PreReg_Voltage(uint8_t channel, uint16_t voltage)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	4603      	mov	r3, r0
 800285c:	460a      	mov	r2, r1
 800285e:	71fb      	strb	r3, [r7, #7]
 8002860:	4613      	mov	r3, r2
 8002862:	80bb      	strh	r3, [r7, #4]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002864:	79fb      	ldrb	r3, [r7, #7]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d005      	beq.n	8002876 <Set_PreReg_Voltage+0x22>
 800286a:	79fb      	ldrb	r3, [r7, #7]
 800286c:	2b01      	cmp	r3, #1
 800286e:	d002      	beq.n	8002876 <Set_PreReg_Voltage+0x22>
 8002870:	79fb      	ldrb	r3, [r7, #7]
 8002872:	2b02      	cmp	r3, #2
 8002874:	d116      	bne.n	80028a4 <Set_PreReg_Voltage+0x50>
	if((voltage < minimum_voltage) && (voltage > maximum_voltage)) return;
 8002876:	88bb      	ldrh	r3, [r7, #4]
 8002878:	2b18      	cmp	r3, #24
 800287a:	d804      	bhi.n	8002886 <Set_PreReg_Voltage+0x32>
 800287c:	88bb      	ldrh	r3, [r7, #4]
 800287e:	f240 2226 	movw	r2, #550	; 0x226
 8002882:	4293      	cmp	r3, r2
 8002884:	d810      	bhi.n	80028a8 <Set_PreReg_Voltage+0x54>

	uint16_t value = Get_DACValue(channel, voltage);
 8002886:	79fb      	ldrb	r3, [r7, #7]
 8002888:	88ba      	ldrh	r2, [r7, #4]
 800288a:	4611      	mov	r1, r2
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff ff6f 	bl	8002770 <Get_DACValue>
 8002892:	4603      	mov	r3, r0
 8002894:	81fb      	strh	r3, [r7, #14]
	SendValueToDAC(channel,value);
 8002896:	89fa      	ldrh	r2, [r7, #14]
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	4611      	mov	r1, r2
 800289c:	4618      	mov	r0, r3
 800289e:	f000 fce3 	bl	8003268 <SendValueToDAC>
 80028a2:	e002      	b.n	80028aa <Set_PreReg_Voltage+0x56>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 80028a4:	bf00      	nop
 80028a6:	e000      	b.n	80028aa <Set_PreReg_Voltage+0x56>
	if((voltage < minimum_voltage) && (voltage > maximum_voltage)) return;
 80028a8:	bf00      	nop
}
 80028aa:	3710      	adds	r7, #16
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <Set_OutReg_Voltage>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param voltage -> request voltage on regulator output
 * 
 */
void Set_OutReg_Voltage(uint8_t channel, uint16_t voltage)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	4603      	mov	r3, r0
 80028b8:	460a      	mov	r2, r1
 80028ba:	71fb      	strb	r3, [r7, #7]
 80028bc:	4613      	mov	r3, r2
 80028be:	80bb      	strh	r3, [r7, #4]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d005      	beq.n	80028d2 <Set_OutReg_Voltage+0x22>
 80028c6:	79fb      	ldrb	r3, [r7, #7]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d002      	beq.n	80028d2 <Set_OutReg_Voltage+0x22>
 80028cc:	79fb      	ldrb	r3, [r7, #7]
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d119      	bne.n	8002906 <Set_OutReg_Voltage+0x56>
	if((voltage < minimum_voltage) && (voltage > maximum_voltage)) return;
 80028d2:	88bb      	ldrh	r3, [r7, #4]
 80028d4:	2b18      	cmp	r3, #24
 80028d6:	d804      	bhi.n	80028e2 <Set_OutReg_Voltage+0x32>
 80028d8:	88bb      	ldrh	r3, [r7, #4]
 80028da:	f240 2226 	movw	r2, #550	; 0x226
 80028de:	4293      	cmp	r3, r2
 80028e0:	d813      	bhi.n	800290a <Set_OutReg_Voltage+0x5a>

	uint16_t value = Get_DACValue(channel + 3, voltage);
 80028e2:	79fb      	ldrb	r3, [r7, #7]
 80028e4:	3303      	adds	r3, #3
 80028e6:	88ba      	ldrh	r2, [r7, #4]
 80028e8:	4611      	mov	r1, r2
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff ff40 	bl	8002770 <Get_DACValue>
 80028f0:	4603      	mov	r3, r0
 80028f2:	81fb      	strh	r3, [r7, #14]
	SendValueToDAC(channel + 3, value);
 80028f4:	79fb      	ldrb	r3, [r7, #7]
 80028f6:	3303      	adds	r3, #3
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	89fa      	ldrh	r2, [r7, #14]
 80028fc:	4611      	mov	r1, r2
 80028fe:	4618      	mov	r0, r3
 8002900:	f000 fcb2 	bl	8003268 <SendValueToDAC>
 8002904:	e002      	b.n	800290c <Set_OutReg_Voltage+0x5c>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002906:	bf00      	nop
 8002908:	e000      	b.n	800290c <Set_OutReg_Voltage+0x5c>
	if((voltage < minimum_voltage) && (voltage > maximum_voltage)) return;
 800290a:	bf00      	nop
}
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
	...

08002914 <Set_Voltage>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param voltage -> request voltage on output of power supply channel
 * 
 */
void Set_Voltage(uint8_t channel, uint16_t voltage)
{
 8002914:	b590      	push	{r4, r7, lr}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	4603      	mov	r3, r0
 800291c:	460a      	mov	r2, r1
 800291e:	71fb      	strb	r3, [r7, #7]
 8002920:	4613      	mov	r3, r2
 8002922:	80bb      	strh	r3, [r7, #4]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002924:	79fb      	ldrb	r3, [r7, #7]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d006      	beq.n	8002938 <Set_Voltage+0x24>
 800292a:	79fb      	ldrb	r3, [r7, #7]
 800292c:	2b01      	cmp	r3, #1
 800292e:	d003      	beq.n	8002938 <Set_Voltage+0x24>
 8002930:	79fb      	ldrb	r3, [r7, #7]
 8002932:	2b02      	cmp	r3, #2
 8002934:	f040 80b6 	bne.w	8002aa4 <Set_Voltage+0x190>
	if((voltage < minimum_voltage) || (voltage > maximum_voltage)) return;
 8002938:	88bb      	ldrh	r3, [r7, #4]
 800293a:	2b18      	cmp	r3, #24
 800293c:	f240 80b4 	bls.w	8002aa8 <Set_Voltage+0x194>
 8002940:	88bb      	ldrh	r3, [r7, #4]
 8002942:	f240 2226 	movw	r2, #550	; 0x226
 8002946:	4293      	cmp	r3, r2
 8002948:	f200 80ae 	bhi.w	8002aa8 <Set_Voltage+0x194>

	if(abs(voltage - ChannelsStatus[channel].set_voltage) > ramp_v_step) //voltage ramping if difference is bigger that voltage ramp step
 800294c:	88b9      	ldrh	r1, [r7, #4]
 800294e:	79fa      	ldrb	r2, [r7, #7]
 8002950:	4857      	ldr	r0, [pc, #348]	; (8002ab0 <Set_Voltage+0x19c>)
 8002952:	4613      	mov	r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	4413      	add	r3, r2
 8002958:	009b      	lsls	r3, r3, #2
 800295a:	4403      	add	r3, r0
 800295c:	3302      	adds	r3, #2
 800295e:	881b      	ldrh	r3, [r3, #0]
 8002960:	1acb      	subs	r3, r1, r3
 8002962:	2b00      	cmp	r3, #0
 8002964:	bfb8      	it	lt
 8002966:	425b      	neglt	r3, r3
 8002968:	2b14      	cmp	r3, #20
 800296a:	dd7f      	ble.n	8002a6c <Set_Voltage+0x158>
	{
		ChannelsChange[channel].request_voltage = voltage; //store request voltage
 800296c:	79fa      	ldrb	r2, [r7, #7]
 800296e:	4951      	ldr	r1, [pc, #324]	; (8002ab4 <Set_Voltage+0x1a0>)
 8002970:	4613      	mov	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	4413      	add	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	440b      	add	r3, r1
 800297a:	3310      	adds	r3, #16
 800297c:	88ba      	ldrh	r2, [r7, #4]
 800297e:	801a      	strh	r2, [r3, #0]

		//calculate new voltage
		if(ChannelsStatus[channel].set_voltage < ChannelsChange[channel].request_voltage)
 8002980:	79fa      	ldrb	r2, [r7, #7]
 8002982:	494b      	ldr	r1, [pc, #300]	; (8002ab0 <Set_Voltage+0x19c>)
 8002984:	4613      	mov	r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4413      	add	r3, r2
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	440b      	add	r3, r1
 800298e:	3302      	adds	r3, #2
 8002990:	8819      	ldrh	r1, [r3, #0]
 8002992:	79fa      	ldrb	r2, [r7, #7]
 8002994:	4847      	ldr	r0, [pc, #284]	; (8002ab4 <Set_Voltage+0x1a0>)
 8002996:	4613      	mov	r3, r2
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4413      	add	r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	4403      	add	r3, r0
 80029a0:	3310      	adds	r3, #16
 80029a2:	881b      	ldrh	r3, [r3, #0]
 80029a4:	4299      	cmp	r1, r3
 80029a6:	d215      	bcs.n	80029d4 <Set_Voltage+0xc0>
		{
			ChannelsStatus[channel].set_voltage += ramp_v_step;
 80029a8:	79fa      	ldrb	r2, [r7, #7]
 80029aa:	4941      	ldr	r1, [pc, #260]	; (8002ab0 <Set_Voltage+0x19c>)
 80029ac:	4613      	mov	r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	4413      	add	r3, r2
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	440b      	add	r3, r1
 80029b6:	3302      	adds	r3, #2
 80029b8:	881b      	ldrh	r3, [r3, #0]
 80029ba:	79fa      	ldrb	r2, [r7, #7]
 80029bc:	3314      	adds	r3, #20
 80029be:	b298      	uxth	r0, r3
 80029c0:	493b      	ldr	r1, [pc, #236]	; (8002ab0 <Set_Voltage+0x19c>)
 80029c2:	4613      	mov	r3, r2
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	4413      	add	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	440b      	add	r3, r1
 80029cc:	3302      	adds	r3, #2
 80029ce:	4602      	mov	r2, r0
 80029d0:	801a      	strh	r2, [r3, #0]
 80029d2:	e014      	b.n	80029fe <Set_Voltage+0xea>
		}
		else
		{
			ChannelsStatus[channel].set_voltage -= ramp_v_step;
 80029d4:	79fa      	ldrb	r2, [r7, #7]
 80029d6:	4936      	ldr	r1, [pc, #216]	; (8002ab0 <Set_Voltage+0x19c>)
 80029d8:	4613      	mov	r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	4413      	add	r3, r2
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	440b      	add	r3, r1
 80029e2:	3302      	adds	r3, #2
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	79fa      	ldrb	r2, [r7, #7]
 80029e8:	3b14      	subs	r3, #20
 80029ea:	b298      	uxth	r0, r3
 80029ec:	4930      	ldr	r1, [pc, #192]	; (8002ab0 <Set_Voltage+0x19c>)
 80029ee:	4613      	mov	r3, r2
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	4413      	add	r3, r2
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	440b      	add	r3, r1
 80029f8:	3302      	adds	r3, #2
 80029fa:	4602      	mov	r2, r0
 80029fc:	801a      	strh	r2, [r3, #0]
		}

		//Set voltage
		Set_OutReg_Voltage(channel, ChannelsStatus[channel].set_voltage);
 80029fe:	79fa      	ldrb	r2, [r7, #7]
 8002a00:	492b      	ldr	r1, [pc, #172]	; (8002ab0 <Set_Voltage+0x19c>)
 8002a02:	4613      	mov	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	4413      	add	r3, r2
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	440b      	add	r3, r1
 8002a0c:	3302      	adds	r3, #2
 8002a0e:	881a      	ldrh	r2, [r3, #0]
 8002a10:	79fb      	ldrb	r3, [r7, #7]
 8002a12:	4611      	mov	r1, r2
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7ff ff4b 	bl	80028b0 <Set_OutReg_Voltage>
		Set_PreReg_Voltage(channel, Get_PreRegulatorVoltage(ChannelsStatus[channel].set_voltage));
 8002a1a:	79fa      	ldrb	r2, [r7, #7]
 8002a1c:	4924      	ldr	r1, [pc, #144]	; (8002ab0 <Set_Voltage+0x19c>)
 8002a1e:	4613      	mov	r3, r2
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	4413      	add	r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	440b      	add	r3, r1
 8002a28:	3302      	adds	r3, #2
 8002a2a:	881b      	ldrh	r3, [r3, #0]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7ff fe6f 	bl	8002710 <Get_PreRegulatorVoltage>
 8002a32:	4603      	mov	r3, r0
 8002a34:	461a      	mov	r2, r3
 8002a36:	79fb      	ldrb	r3, [r7, #7]
 8002a38:	4611      	mov	r1, r2
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff ff0a 	bl	8002854 <Set_PreReg_Voltage>

		//Enable and set ramping timer
		ChannelsChange[channel].voltage_ramp = true;
 8002a40:	79fa      	ldrb	r2, [r7, #7]
 8002a42:	491c      	ldr	r1, [pc, #112]	; (8002ab4 <Set_Voltage+0x1a0>)
 8002a44:	4613      	mov	r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	4413      	add	r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	440b      	add	r3, r1
 8002a4e:	2201      	movs	r2, #1
 8002a50:	701a      	strb	r2, [r3, #0]
		ChannelsChange[channel].voltage_ramp_timer = HAL_GetTick();
 8002a52:	79fc      	ldrb	r4, [r7, #7]
 8002a54:	f001 fd7e 	bl	8004554 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	4916      	ldr	r1, [pc, #88]	; (8002ab4 <Set_Voltage+0x1a0>)
 8002a5c:	4623      	mov	r3, r4
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	4423      	add	r3, r4
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	440b      	add	r3, r1
 8002a66:	3304      	adds	r3, #4
 8002a68:	601a      	str	r2, [r3, #0]
 8002a6a:	e01e      	b.n	8002aaa <Set_Voltage+0x196>
	}
	else //without voltage ramping if difference is smaller that voltage ramp step
	{
		ChannelsStatus[channel].set_voltage = voltage;
 8002a6c:	79fa      	ldrb	r2, [r7, #7]
 8002a6e:	4910      	ldr	r1, [pc, #64]	; (8002ab0 <Set_Voltage+0x19c>)
 8002a70:	4613      	mov	r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	4413      	add	r3, r2
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	440b      	add	r3, r1
 8002a7a:	3302      	adds	r3, #2
 8002a7c:	88ba      	ldrh	r2, [r7, #4]
 8002a7e:	801a      	strh	r2, [r3, #0]
		Set_OutReg_Voltage(channel, voltage);
 8002a80:	88ba      	ldrh	r2, [r7, #4]
 8002a82:	79fb      	ldrb	r3, [r7, #7]
 8002a84:	4611      	mov	r1, r2
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff ff12 	bl	80028b0 <Set_OutReg_Voltage>
		Set_PreReg_Voltage(channel, Get_PreRegulatorVoltage(voltage));
 8002a8c:	88bb      	ldrh	r3, [r7, #4]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff fe3e 	bl	8002710 <Get_PreRegulatorVoltage>
 8002a94:	4603      	mov	r3, r0
 8002a96:	461a      	mov	r2, r3
 8002a98:	79fb      	ldrb	r3, [r7, #7]
 8002a9a:	4611      	mov	r1, r2
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7ff fed9 	bl	8002854 <Set_PreReg_Voltage>
 8002aa2:	e002      	b.n	8002aaa <Set_Voltage+0x196>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002aa4:	bf00      	nop
 8002aa6:	e000      	b.n	8002aaa <Set_Voltage+0x196>
	if((voltage < minimum_voltage) || (voltage > maximum_voltage)) return;
 8002aa8:	bf00      	nop
	}

}
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd90      	pop	{r4, r7, pc}
 8002ab0:	200007bc 	.word	0x200007bc
 8002ab4:	200007f8 	.word	0x200007f8

08002ab8 <Set_Voltage_From_Ramping>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param voltage -> request voltage on output of power supply channel
 *
 */
void Set_Voltage_From_Ramping(uint8_t channel)
{
 8002ab8:	b590      	push	{r4, r7, lr}
 8002aba:	b083      	sub	sp, #12
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	4603      	mov	r3, r0
 8002ac0:	71fb      	strb	r3, [r7, #7]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d006      	beq.n	8002ad6 <Set_Voltage_From_Ramping+0x1e>
 8002ac8:	79fb      	ldrb	r3, [r7, #7]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d003      	beq.n	8002ad6 <Set_Voltage_From_Ramping+0x1e>
 8002ace:	79fb      	ldrb	r3, [r7, #7]
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	f040 80cd 	bne.w	8002c70 <Set_Voltage_From_Ramping+0x1b8>

	if(abs(ChannelsStatus[channel].set_voltage - ChannelsChange[channel].request_voltage) > ramp_v_step) //keep ramping
 8002ad6:	79fa      	ldrb	r2, [r7, #7]
 8002ad8:	4967      	ldr	r1, [pc, #412]	; (8002c78 <Set_Voltage_From_Ramping+0x1c0>)
 8002ada:	4613      	mov	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	4413      	add	r3, r2
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	440b      	add	r3, r1
 8002ae4:	3302      	adds	r3, #2
 8002ae6:	881b      	ldrh	r3, [r3, #0]
 8002ae8:	4618      	mov	r0, r3
 8002aea:	79fa      	ldrb	r2, [r7, #7]
 8002aec:	4963      	ldr	r1, [pc, #396]	; (8002c7c <Set_Voltage_From_Ramping+0x1c4>)
 8002aee:	4613      	mov	r3, r2
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	4413      	add	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	440b      	add	r3, r1
 8002af8:	3310      	adds	r3, #16
 8002afa:	881b      	ldrh	r3, [r3, #0]
 8002afc:	1ac3      	subs	r3, r0, r3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	bfb8      	it	lt
 8002b02:	425b      	neglt	r3, r3
 8002b04:	2b14      	cmp	r3, #20
 8002b06:	dd75      	ble.n	8002bf4 <Set_Voltage_From_Ramping+0x13c>
	{

		//calculate new voltage
		if(ChannelsStatus[channel].set_voltage < ChannelsChange[channel].request_voltage)
 8002b08:	79fa      	ldrb	r2, [r7, #7]
 8002b0a:	495b      	ldr	r1, [pc, #364]	; (8002c78 <Set_Voltage_From_Ramping+0x1c0>)
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	4413      	add	r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	440b      	add	r3, r1
 8002b16:	3302      	adds	r3, #2
 8002b18:	8819      	ldrh	r1, [r3, #0]
 8002b1a:	79fa      	ldrb	r2, [r7, #7]
 8002b1c:	4857      	ldr	r0, [pc, #348]	; (8002c7c <Set_Voltage_From_Ramping+0x1c4>)
 8002b1e:	4613      	mov	r3, r2
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	4413      	add	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4403      	add	r3, r0
 8002b28:	3310      	adds	r3, #16
 8002b2a:	881b      	ldrh	r3, [r3, #0]
 8002b2c:	4299      	cmp	r1, r3
 8002b2e:	d215      	bcs.n	8002b5c <Set_Voltage_From_Ramping+0xa4>
		{
			ChannelsStatus[channel].set_voltage += ramp_v_step;
 8002b30:	79fa      	ldrb	r2, [r7, #7]
 8002b32:	4951      	ldr	r1, [pc, #324]	; (8002c78 <Set_Voltage_From_Ramping+0x1c0>)
 8002b34:	4613      	mov	r3, r2
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	4413      	add	r3, r2
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	440b      	add	r3, r1
 8002b3e:	3302      	adds	r3, #2
 8002b40:	881b      	ldrh	r3, [r3, #0]
 8002b42:	79fa      	ldrb	r2, [r7, #7]
 8002b44:	3314      	adds	r3, #20
 8002b46:	b298      	uxth	r0, r3
 8002b48:	494b      	ldr	r1, [pc, #300]	; (8002c78 <Set_Voltage_From_Ramping+0x1c0>)
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	4413      	add	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	440b      	add	r3, r1
 8002b54:	3302      	adds	r3, #2
 8002b56:	4602      	mov	r2, r0
 8002b58:	801a      	strh	r2, [r3, #0]
 8002b5a:	e014      	b.n	8002b86 <Set_Voltage_From_Ramping+0xce>
		}
		else
		{
			ChannelsStatus[channel].set_voltage -= ramp_v_step;
 8002b5c:	79fa      	ldrb	r2, [r7, #7]
 8002b5e:	4946      	ldr	r1, [pc, #280]	; (8002c78 <Set_Voltage_From_Ramping+0x1c0>)
 8002b60:	4613      	mov	r3, r2
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	4413      	add	r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	3302      	adds	r3, #2
 8002b6c:	881b      	ldrh	r3, [r3, #0]
 8002b6e:	79fa      	ldrb	r2, [r7, #7]
 8002b70:	3b14      	subs	r3, #20
 8002b72:	b298      	uxth	r0, r3
 8002b74:	4940      	ldr	r1, [pc, #256]	; (8002c78 <Set_Voltage_From_Ramping+0x1c0>)
 8002b76:	4613      	mov	r3, r2
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	4413      	add	r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	440b      	add	r3, r1
 8002b80:	3302      	adds	r3, #2
 8002b82:	4602      	mov	r2, r0
 8002b84:	801a      	strh	r2, [r3, #0]
		}

		//Set out voltage
		Set_OutReg_Voltage(channel, ChannelsStatus[channel].set_voltage);
 8002b86:	79fa      	ldrb	r2, [r7, #7]
 8002b88:	493b      	ldr	r1, [pc, #236]	; (8002c78 <Set_Voltage_From_Ramping+0x1c0>)
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	4413      	add	r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	440b      	add	r3, r1
 8002b94:	3302      	adds	r3, #2
 8002b96:	881a      	ldrh	r2, [r3, #0]
 8002b98:	79fb      	ldrb	r3, [r7, #7]
 8002b9a:	4611      	mov	r1, r2
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7ff fe87 	bl	80028b0 <Set_OutReg_Voltage>
		Set_PreReg_Voltage(channel, Get_PreRegulatorVoltage(ChannelsStatus[channel].set_voltage));
 8002ba2:	79fa      	ldrb	r2, [r7, #7]
 8002ba4:	4934      	ldr	r1, [pc, #208]	; (8002c78 <Set_Voltage_From_Ramping+0x1c0>)
 8002ba6:	4613      	mov	r3, r2
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	4413      	add	r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	440b      	add	r3, r1
 8002bb0:	3302      	adds	r3, #2
 8002bb2:	881b      	ldrh	r3, [r3, #0]
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff fdab 	bl	8002710 <Get_PreRegulatorVoltage>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	79fb      	ldrb	r3, [r7, #7]
 8002bc0:	4611      	mov	r1, r2
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7ff fe46 	bl	8002854 <Set_PreReg_Voltage>

		//Reset ramping timer
		ChannelsChange[channel].voltage_ramp = true;
 8002bc8:	79fa      	ldrb	r2, [r7, #7]
 8002bca:	492c      	ldr	r1, [pc, #176]	; (8002c7c <Set_Voltage_From_Ramping+0x1c4>)
 8002bcc:	4613      	mov	r3, r2
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	4413      	add	r3, r2
 8002bd2:	009b      	lsls	r3, r3, #2
 8002bd4:	440b      	add	r3, r1
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	701a      	strb	r2, [r3, #0]
		ChannelsChange[channel].voltage_ramp_timer = HAL_GetTick();
 8002bda:	79fc      	ldrb	r4, [r7, #7]
 8002bdc:	f001 fcba 	bl	8004554 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	4926      	ldr	r1, [pc, #152]	; (8002c7c <Set_Voltage_From_Ramping+0x1c4>)
 8002be4:	4623      	mov	r3, r4
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	4423      	add	r3, r4
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	440b      	add	r3, r1
 8002bee:	3304      	adds	r3, #4
 8002bf0:	601a      	str	r2, [r3, #0]
 8002bf2:	e03e      	b.n	8002c72 <Set_Voltage_From_Ramping+0x1ba>
	}
	else
	{
		//Disable ramping timer
		ChannelsChange[channel].voltage_ramp = false;
 8002bf4:	79fa      	ldrb	r2, [r7, #7]
 8002bf6:	4921      	ldr	r1, [pc, #132]	; (8002c7c <Set_Voltage_From_Ramping+0x1c4>)
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	4413      	add	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	440b      	add	r3, r1
 8002c02:	2200      	movs	r2, #0
 8002c04:	701a      	strb	r2, [r3, #0]

		ChannelsStatus[channel].set_voltage = ChannelsChange[channel].request_voltage;
 8002c06:	79f9      	ldrb	r1, [r7, #7]
 8002c08:	79fa      	ldrb	r2, [r7, #7]
 8002c0a:	481c      	ldr	r0, [pc, #112]	; (8002c7c <Set_Voltage_From_Ramping+0x1c4>)
 8002c0c:	460b      	mov	r3, r1
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	440b      	add	r3, r1
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	4403      	add	r3, r0
 8002c16:	3310      	adds	r3, #16
 8002c18:	8818      	ldrh	r0, [r3, #0]
 8002c1a:	4917      	ldr	r1, [pc, #92]	; (8002c78 <Set_Voltage_From_Ramping+0x1c0>)
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	4413      	add	r3, r2
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	440b      	add	r3, r1
 8002c26:	3302      	adds	r3, #2
 8002c28:	4602      	mov	r2, r0
 8002c2a:	801a      	strh	r2, [r3, #0]

		Set_OutReg_Voltage(channel, ChannelsStatus[channel].set_voltage);
 8002c2c:	79fa      	ldrb	r2, [r7, #7]
 8002c2e:	4912      	ldr	r1, [pc, #72]	; (8002c78 <Set_Voltage_From_Ramping+0x1c0>)
 8002c30:	4613      	mov	r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	4413      	add	r3, r2
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	440b      	add	r3, r1
 8002c3a:	3302      	adds	r3, #2
 8002c3c:	881a      	ldrh	r2, [r3, #0]
 8002c3e:	79fb      	ldrb	r3, [r7, #7]
 8002c40:	4611      	mov	r1, r2
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7ff fe34 	bl	80028b0 <Set_OutReg_Voltage>
		Set_PreReg_Voltage(channel, Get_PreRegulatorVoltage(ChannelsStatus[channel].set_voltage));
 8002c48:	79fa      	ldrb	r2, [r7, #7]
 8002c4a:	490b      	ldr	r1, [pc, #44]	; (8002c78 <Set_Voltage_From_Ramping+0x1c0>)
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	4413      	add	r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	440b      	add	r3, r1
 8002c56:	3302      	adds	r3, #2
 8002c58:	881b      	ldrh	r3, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7ff fd58 	bl	8002710 <Get_PreRegulatorVoltage>
 8002c60:	4603      	mov	r3, r0
 8002c62:	461a      	mov	r2, r3
 8002c64:	79fb      	ldrb	r3, [r7, #7]
 8002c66:	4611      	mov	r1, r2
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7ff fdf3 	bl	8002854 <Set_PreReg_Voltage>
 8002c6e:	e000      	b.n	8002c72 <Set_Voltage_From_Ramping+0x1ba>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002c70:	bf00      	nop
	}

}
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd90      	pop	{r4, r7, pc}
 8002c78:	200007bc 	.word	0x200007bc
 8002c7c:	200007f8 	.word	0x200007f8

08002c80 <Channel_Enable>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param enable -> true - enable, false disble 
 * 
 */
void Channel_Enable(uint8_t channel, bool enable)
{
 8002c80:	b590      	push	{r4, r7, lr}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	460a      	mov	r2, r1
 8002c8a:	71fb      	strb	r3, [r7, #7]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	71bb      	strb	r3, [r7, #6]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d005      	beq.n	8002ca2 <Channel_Enable+0x22>
 8002c96:	79fb      	ldrb	r3, [r7, #7]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d002      	beq.n	8002ca2 <Channel_Enable+0x22>
 8002c9c:	79fb      	ldrb	r3, [r7, #7]
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d14b      	bne.n	8002d3a <Channel_Enable+0xba>
	if(enable == ChannelsStatus[channel].enable) return;
 8002ca2:	79fa      	ldrb	r2, [r7, #7]
 8002ca4:	4928      	ldr	r1, [pc, #160]	; (8002d48 <Channel_Enable+0xc8>)
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	009b      	lsls	r3, r3, #2
 8002caa:	4413      	add	r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	440b      	add	r3, r1
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	79ba      	ldrb	r2, [r7, #6]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d042      	beq.n	8002d3e <Channel_Enable+0xbe>

	Set_Voltage(channel, minimum_voltage);
 8002cb8:	79fb      	ldrb	r3, [r7, #7]
 8002cba:	2119      	movs	r1, #25
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff fe29 	bl	8002914 <Set_Voltage>

	if(enable)
 8002cc2:	79bb      	ldrb	r3, [r7, #6]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d01f      	beq.n	8002d08 <Channel_Enable+0x88>
	{
		ChannelsStatus[channel].enable = true;
 8002cc8:	79fa      	ldrb	r2, [r7, #7]
 8002cca:	491f      	ldr	r1, [pc, #124]	; (8002d48 <Channel_Enable+0xc8>)
 8002ccc:	4613      	mov	r3, r2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	4413      	add	r3, r2
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	440b      	add	r3, r1
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	701a      	strb	r2, [r3, #0]
		ChannelsChange[channel].enable_request = true;
 8002cda:	79fa      	ldrb	r2, [r7, #7]
 8002cdc:	491b      	ldr	r1, [pc, #108]	; (8002d4c <Channel_Enable+0xcc>)
 8002cde:	4613      	mov	r3, r2
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	4413      	add	r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	440b      	add	r3, r1
 8002ce8:	3301      	adds	r3, #1
 8002cea:	2201      	movs	r2, #1
 8002cec:	701a      	strb	r2, [r3, #0]
		ChannelsChange[channel].enable_timer = HAL_GetTick();
 8002cee:	79fc      	ldrb	r4, [r7, #7]
 8002cf0:	f001 fc30 	bl	8004554 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	4915      	ldr	r1, [pc, #84]	; (8002d4c <Channel_Enable+0xcc>)
 8002cf8:	4623      	mov	r3, r4
 8002cfa:	009b      	lsls	r3, r3, #2
 8002cfc:	4423      	add	r3, r4
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	440b      	add	r3, r1
 8002d02:	3308      	adds	r3, #8
 8002d04:	601a      	str	r2, [r3, #0]
 8002d06:	e01b      	b.n	8002d40 <Channel_Enable+0xc0>
	}
	else
	{
		ChannelsChange[channel].enable_request = false;
 8002d08:	79fa      	ldrb	r2, [r7, #7]
 8002d0a:	4910      	ldr	r1, [pc, #64]	; (8002d4c <Channel_Enable+0xcc>)
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	4413      	add	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	440b      	add	r3, r1
 8002d16:	3301      	adds	r3, #1
 8002d18:	2200      	movs	r2, #0
 8002d1a:	701a      	strb	r2, [r3, #0]
		ChannelsStatus[channel].enable = false;
 8002d1c:	79fa      	ldrb	r2, [r7, #7]
 8002d1e:	490a      	ldr	r1, [pc, #40]	; (8002d48 <Channel_Enable+0xc8>)
 8002d20:	4613      	mov	r3, r2
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	4413      	add	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	440b      	add	r3, r1
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	701a      	strb	r2, [r3, #0]
		Enable_GPIO(channel, false);
 8002d2e:	79fb      	ldrb	r3, [r7, #7]
 8002d30:	2100      	movs	r1, #0
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7ff fba8 	bl	8002488 <Enable_GPIO>
 8002d38:	e002      	b.n	8002d40 <Channel_Enable+0xc0>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002d3a:	bf00      	nop
 8002d3c:	e000      	b.n	8002d40 <Channel_Enable+0xc0>
	if(enable == ChannelsStatus[channel].enable) return;
 8002d3e:	bf00      	nop
	}
}
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd90      	pop	{r4, r7, pc}
 8002d46:	bf00      	nop
 8002d48:	200007bc 	.word	0x200007bc
 8002d4c:	200007f8 	.word	0x200007f8

08002d50 <Channel_Polarity>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param polarity -> polarity of output voltage
 * 
 */
void Channel_Polarity(uint8_t channel, eOutputPolarity polarity)
{
 8002d50:	b590      	push	{r4, r7, lr}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	460a      	mov	r2, r1
 8002d5a:	71fb      	strb	r3, [r7, #7]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	71bb      	strb	r3, [r7, #6]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002d60:	79fb      	ldrb	r3, [r7, #7]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d005      	beq.n	8002d72 <Channel_Polarity+0x22>
 8002d66:	79fb      	ldrb	r3, [r7, #7]
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d002      	beq.n	8002d72 <Channel_Polarity+0x22>
 8002d6c:	79fb      	ldrb	r3, [r7, #7]
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d13d      	bne.n	8002dee <Channel_Polarity+0x9e>
	if(polarity == ChannelsStatus[channel].polarity) return;
 8002d72:	79fa      	ldrb	r2, [r7, #7]
 8002d74:	4922      	ldr	r1, [pc, #136]	; (8002e00 <Channel_Polarity+0xb0>)
 8002d76:	4613      	mov	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	4413      	add	r3, r2
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	440b      	add	r3, r1
 8002d80:	3304      	adds	r3, #4
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	79ba      	ldrb	r2, [r7, #6]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d033      	beq.n	8002df2 <Channel_Polarity+0xa2>

	if(ChannelsChange[channel].polarity_request) return;
 8002d8a:	79fa      	ldrb	r2, [r7, #7]
 8002d8c:	491d      	ldr	r1, [pc, #116]	; (8002e04 <Channel_Polarity+0xb4>)
 8002d8e:	4613      	mov	r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	4413      	add	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	440b      	add	r3, r1
 8002d98:	3302      	adds	r3, #2
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d12a      	bne.n	8002df6 <Channel_Polarity+0xa6>

	ChannelsStatus[channel].polarity = polarity;
 8002da0:	79fa      	ldrb	r2, [r7, #7]
 8002da2:	4917      	ldr	r1, [pc, #92]	; (8002e00 <Channel_Polarity+0xb0>)
 8002da4:	4613      	mov	r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	4413      	add	r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	440b      	add	r3, r1
 8002dae:	3304      	adds	r3, #4
 8002db0:	79ba      	ldrb	r2, [r7, #6]
 8002db2:	701a      	strb	r2, [r3, #0]
	Output_GPIO(channel, false, false);
 8002db4:	79fb      	ldrb	r3, [r7, #7]
 8002db6:	2200      	movs	r2, #0
 8002db8:	2100      	movs	r1, #0
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff fb96 	bl	80024ec <Output_GPIO>

	ChannelsChange[channel].polarity_request = true;
 8002dc0:	79fa      	ldrb	r2, [r7, #7]
 8002dc2:	4910      	ldr	r1, [pc, #64]	; (8002e04 <Channel_Polarity+0xb4>)
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	4413      	add	r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	440b      	add	r3, r1
 8002dce:	3302      	adds	r3, #2
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	701a      	strb	r2, [r3, #0]
	ChannelsChange[channel].polarity_timer = HAL_GetTick();
 8002dd4:	79fc      	ldrb	r4, [r7, #7]
 8002dd6:	f001 fbbd 	bl	8004554 <HAL_GetTick>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	4909      	ldr	r1, [pc, #36]	; (8002e04 <Channel_Polarity+0xb4>)
 8002dde:	4623      	mov	r3, r4
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	4423      	add	r3, r4
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	440b      	add	r3, r1
 8002de8:	330c      	adds	r3, #12
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	e004      	b.n	8002df8 <Channel_Polarity+0xa8>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002dee:	bf00      	nop
 8002df0:	e002      	b.n	8002df8 <Channel_Polarity+0xa8>
	if(polarity == ChannelsStatus[channel].polarity) return;
 8002df2:	bf00      	nop
 8002df4:	e000      	b.n	8002df8 <Channel_Polarity+0xa8>
	if(ChannelsChange[channel].polarity_request) return;
 8002df6:	bf00      	nop

}
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd90      	pop	{r4, r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	200007bc 	.word	0x200007bc
 8002e04:	200007f8 	.word	0x200007f8

08002e08 <Channel_Output>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param output -> true - output on, false - output off
 * 
 */
void Channel_Output(uint8_t channel, bool output)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	4603      	mov	r3, r0
 8002e10:	460a      	mov	r2, r1
 8002e12:	71fb      	strb	r3, [r7, #7]
 8002e14:	4613      	mov	r3, r2
 8002e16:	71bb      	strb	r3, [r7, #6]
	ChannelsStatus[channel].output = output;
 8002e18:	79fa      	ldrb	r2, [r7, #7]
 8002e1a:	4918      	ldr	r1, [pc, #96]	; (8002e7c <Channel_Output+0x74>)
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	440b      	add	r3, r1
 8002e26:	3305      	adds	r3, #5
 8002e28:	79ba      	ldrb	r2, [r7, #6]
 8002e2a:	701a      	strb	r2, [r3, #0]

	if(ChannelsStatus[channel].polarity == polarity_positive)
 8002e2c:	79fa      	ldrb	r2, [r7, #7]
 8002e2e:	4913      	ldr	r1, [pc, #76]	; (8002e7c <Channel_Output+0x74>)
 8002e30:	4613      	mov	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	4413      	add	r3, r2
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	440b      	add	r3, r1
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	781b      	ldrb	r3, [r3, #0]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d106      	bne.n	8002e50 <Channel_Output+0x48>
	{
		Output_GPIO(channel, output, false);
 8002e42:	79b9      	ldrb	r1, [r7, #6]
 8002e44:	79fb      	ldrb	r3, [r7, #7]
 8002e46:	2200      	movs	r2, #0
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7ff fb4f 	bl	80024ec <Output_GPIO>
	}
	else if(ChannelsStatus[channel].polarity == polarity_negative)
	{
		Output_GPIO(channel, false, output);
	}
}
 8002e4e:	e010      	b.n	8002e72 <Channel_Output+0x6a>
	else if(ChannelsStatus[channel].polarity == polarity_negative)
 8002e50:	79fa      	ldrb	r2, [r7, #7]
 8002e52:	490a      	ldr	r1, [pc, #40]	; (8002e7c <Channel_Output+0x74>)
 8002e54:	4613      	mov	r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	4413      	add	r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	440b      	add	r3, r1
 8002e5e:	3304      	adds	r3, #4
 8002e60:	781b      	ldrb	r3, [r3, #0]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d105      	bne.n	8002e72 <Channel_Output+0x6a>
		Output_GPIO(channel, false, output);
 8002e66:	79ba      	ldrb	r2, [r7, #6]
 8002e68:	79fb      	ldrb	r3, [r7, #7]
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff fb3d 	bl	80024ec <Output_GPIO>
}
 8002e72:	bf00      	nop
 8002e74:	3708      	adds	r7, #8
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	200007bc 	.word	0x200007bc

08002e80 <ChannelControl>:
 *
 * @param channel -> Channel of power supply (0,1,2)
 * 
 */
void ChannelControl(uint8_t channel)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	4603      	mov	r3, r0
 8002e88:	71fb      	strb	r3, [r7, #7]
	//voltage ramping
	if(ChannelsChange[channel].voltage_ramp)
 8002e8a:	79fa      	ldrb	r2, [r7, #7]
 8002e8c:	494c      	ldr	r1, [pc, #304]	; (8002fc0 <ChannelControl+0x140>)
 8002e8e:	4613      	mov	r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	4413      	add	r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	440b      	add	r3, r1
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d012      	beq.n	8002ec4 <ChannelControl+0x44>
	{
		if((HAL_GetTick()-ChannelsChange[channel].voltage_ramp_timer) >= ramp_t_step)
 8002e9e:	f001 fb59 	bl	8004554 <HAL_GetTick>
 8002ea2:	4601      	mov	r1, r0
 8002ea4:	79fa      	ldrb	r2, [r7, #7]
 8002ea6:	4846      	ldr	r0, [pc, #280]	; (8002fc0 <ChannelControl+0x140>)
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	4403      	add	r3, r0
 8002eb2:	3304      	adds	r3, #4
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	1acb      	subs	r3, r1, r3
 8002eb8:	2b09      	cmp	r3, #9
 8002eba:	d903      	bls.n	8002ec4 <ChannelControl+0x44>
		{
			Set_Voltage_From_Ramping(channel);
 8002ebc:	79fb      	ldrb	r3, [r7, #7]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7ff fdfa 	bl	8002ab8 <Set_Voltage_From_Ramping>
		}
	}

	//enable control
	if(ChannelsChange[channel].enable_request)
 8002ec4:	79fa      	ldrb	r2, [r7, #7]
 8002ec6:	493e      	ldr	r1, [pc, #248]	; (8002fc0 <ChannelControl+0x140>)
 8002ec8:	4613      	mov	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4413      	add	r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	440b      	add	r3, r1
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d01d      	beq.n	8002f16 <ChannelControl+0x96>
	{
		if((HAL_GetTick()-ChannelsChange[channel].enable_timer) >= delay_enable)
 8002eda:	f001 fb3b 	bl	8004554 <HAL_GetTick>
 8002ede:	4601      	mov	r1, r0
 8002ee0:	79fa      	ldrb	r2, [r7, #7]
 8002ee2:	4837      	ldr	r0, [pc, #220]	; (8002fc0 <ChannelControl+0x140>)
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	4413      	add	r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4403      	add	r3, r0
 8002eee:	3308      	adds	r3, #8
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	1acb      	subs	r3, r1, r3
 8002ef4:	2b63      	cmp	r3, #99	; 0x63
 8002ef6:	d90e      	bls.n	8002f16 <ChannelControl+0x96>
		{
			ChannelsChange[channel].enable_request = false;
 8002ef8:	79fa      	ldrb	r2, [r7, #7]
 8002efa:	4931      	ldr	r1, [pc, #196]	; (8002fc0 <ChannelControl+0x140>)
 8002efc:	4613      	mov	r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4413      	add	r3, r2
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	440b      	add	r3, r1
 8002f06:	3301      	adds	r3, #1
 8002f08:	2200      	movs	r2, #0
 8002f0a:	701a      	strb	r2, [r3, #0]
			Enable_GPIO(channel, true);
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	2101      	movs	r1, #1
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7ff fab9 	bl	8002488 <Enable_GPIO>
		}
	}

	//polarity change control
	if(ChannelsChange[channel].polarity_request)
 8002f16:	79fa      	ldrb	r2, [r7, #7]
 8002f18:	4929      	ldr	r1, [pc, #164]	; (8002fc0 <ChannelControl+0x140>)
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	4413      	add	r3, r2
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	440b      	add	r3, r1
 8002f24:	3302      	adds	r3, #2
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d045      	beq.n	8002fb8 <ChannelControl+0x138>
	{
		if((HAL_GetTick()-ChannelsChange[channel].polarity_timer) >= delay_polarity)
 8002f2c:	f001 fb12 	bl	8004554 <HAL_GetTick>
 8002f30:	4601      	mov	r1, r0
 8002f32:	79fa      	ldrb	r2, [r7, #7]
 8002f34:	4822      	ldr	r0, [pc, #136]	; (8002fc0 <ChannelControl+0x140>)
 8002f36:	4613      	mov	r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	4413      	add	r3, r2
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	4403      	add	r3, r0
 8002f40:	330c      	adds	r3, #12
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	1acb      	subs	r3, r1, r3
 8002f46:	2bc7      	cmp	r3, #199	; 0xc7
 8002f48:	d936      	bls.n	8002fb8 <ChannelControl+0x138>
		{
			ChannelsChange[channel].polarity_request = false;
 8002f4a:	79fa      	ldrb	r2, [r7, #7]
 8002f4c:	491c      	ldr	r1, [pc, #112]	; (8002fc0 <ChannelControl+0x140>)
 8002f4e:	4613      	mov	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4413      	add	r3, r2
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	440b      	add	r3, r1
 8002f58:	3302      	adds	r3, #2
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	701a      	strb	r2, [r3, #0]
			bool output = ChannelsStatus[channel].output;
 8002f5e:	79fa      	ldrb	r2, [r7, #7]
 8002f60:	4918      	ldr	r1, [pc, #96]	; (8002fc4 <ChannelControl+0x144>)
 8002f62:	4613      	mov	r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	4413      	add	r3, r2
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	440b      	add	r3, r1
 8002f6c:	3305      	adds	r3, #5
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	73fb      	strb	r3, [r7, #15]

			if(ChannelsStatus[channel].polarity == polarity_positive)
 8002f72:	79fa      	ldrb	r2, [r7, #7]
 8002f74:	4913      	ldr	r1, [pc, #76]	; (8002fc4 <ChannelControl+0x144>)
 8002f76:	4613      	mov	r3, r2
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	4413      	add	r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	440b      	add	r3, r1
 8002f80:	3304      	adds	r3, #4
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d106      	bne.n	8002f96 <ChannelControl+0x116>
			{
				Output_GPIO(channel, output, false);
 8002f88:	7bf9      	ldrb	r1, [r7, #15]
 8002f8a:	79fb      	ldrb	r3, [r7, #7]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff faac 	bl	80024ec <Output_GPIO>
				Output_GPIO(channel, false, output);
			}

		}
	}
}
 8002f94:	e010      	b.n	8002fb8 <ChannelControl+0x138>
			else if(ChannelsStatus[channel].polarity == polarity_negative)
 8002f96:	79fa      	ldrb	r2, [r7, #7]
 8002f98:	490a      	ldr	r1, [pc, #40]	; (8002fc4 <ChannelControl+0x144>)
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	4413      	add	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	440b      	add	r3, r1
 8002fa4:	3304      	adds	r3, #4
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d105      	bne.n	8002fb8 <ChannelControl+0x138>
				Output_GPIO(channel, false, output);
 8002fac:	7bfa      	ldrb	r2, [r7, #15]
 8002fae:	79fb      	ldrb	r3, [r7, #7]
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7ff fa9a 	bl	80024ec <Output_GPIO>
}
 8002fb8:	bf00      	nop
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	200007f8 	.word	0x200007f8
 8002fc4:	200007bc 	.word	0x200007bc

08002fc8 <Get_ChannelVoltage>:
 *
 * @param channel -> Channel of power supply (0,1,2)
 * 
 */
void Get_ChannelVoltage(uint8_t channel)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	4603      	mov	r3, r0
 8002fd0:	71fb      	strb	r3, [r7, #7]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002fd2:	79fb      	ldrb	r3, [r7, #7]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d005      	beq.n	8002fe4 <Get_ChannelVoltage+0x1c>
 8002fd8:	79fb      	ldrb	r3, [r7, #7]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d002      	beq.n	8002fe4 <Get_ChannelVoltage+0x1c>
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d112      	bne.n	800300a <Get_ChannelVoltage+0x42>

	//SendCommunication(cmd_get_voltage_CH1 + channel, ChannelsStatus[channel].voltage_measurement*100);
	SendCommunication_float(cmd_get_voltage_CH1 + channel, ChannelsStatus[channel].voltage_measurement);
 8002fe4:	79fb      	ldrb	r3, [r7, #7]
 8002fe6:	330e      	adds	r3, #14
 8002fe8:	b2d9      	uxtb	r1, r3
 8002fea:	79fa      	ldrb	r2, [r7, #7]
 8002fec:	4809      	ldr	r0, [pc, #36]	; (8003014 <Get_ChannelVoltage+0x4c>)
 8002fee:	4613      	mov	r3, r2
 8002ff0:	009b      	lsls	r3, r3, #2
 8002ff2:	4413      	add	r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	4403      	add	r3, r0
 8002ff8:	3308      	adds	r3, #8
 8002ffa:	edd3 7a00 	vldr	s15, [r3]
 8002ffe:	eeb0 0a67 	vmov.f32	s0, s15
 8003002:	4608      	mov	r0, r1
 8003004:	f7fe fe14 	bl	8001c30 <SendCommunication_float>
 8003008:	e000      	b.n	800300c <Get_ChannelVoltage+0x44>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 800300a:	bf00      	nop
}
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	200007bc 	.word	0x200007bc

08003018 <Get_ChannelCurrent>:
 *
 * @param channel -> Channel of power supply (0,1,2)
 * 
 */
void Get_ChannelCurrent(uint8_t channel)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	71fb      	strb	r3, [r7, #7]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8003022:	79fb      	ldrb	r3, [r7, #7]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d005      	beq.n	8003034 <Get_ChannelCurrent+0x1c>
 8003028:	79fb      	ldrb	r3, [r7, #7]
 800302a:	2b01      	cmp	r3, #1
 800302c:	d002      	beq.n	8003034 <Get_ChannelCurrent+0x1c>
 800302e:	79fb      	ldrb	r3, [r7, #7]
 8003030:	2b02      	cmp	r3, #2
 8003032:	d112      	bne.n	800305a <Get_ChannelCurrent+0x42>

	//SendCommunication(cmd_get_current_CH1 + channel, ChannelsStatus[channel].current_measurement*1000);
	SendCommunication_float(cmd_get_current_CH1 + channel, ChannelsStatus[channel].current_measurement);
 8003034:	79fb      	ldrb	r3, [r7, #7]
 8003036:	3311      	adds	r3, #17
 8003038:	b2d9      	uxtb	r1, r3
 800303a:	79fa      	ldrb	r2, [r7, #7]
 800303c:	4809      	ldr	r0, [pc, #36]	; (8003064 <Get_ChannelCurrent+0x4c>)
 800303e:	4613      	mov	r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	4413      	add	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4403      	add	r3, r0
 8003048:	330c      	adds	r3, #12
 800304a:	edd3 7a00 	vldr	s15, [r3]
 800304e:	eeb0 0a67 	vmov.f32	s0, s15
 8003052:	4608      	mov	r0, r1
 8003054:	f7fe fdec 	bl	8001c30 <SendCommunication_float>
 8003058:	e000      	b.n	800305c <Get_ChannelCurrent+0x44>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 800305a:	bf00      	nop
}
 800305c:	3708      	adds	r7, #8
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	200007bc 	.word	0x200007bc

08003068 <Get_ErrorSignals>:

void Get_ErrorSignals()
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
	uint8_t error_reg = 0;
 800306e:	2300      	movs	r3, #0
 8003070:	71fb      	strb	r3, [r7, #7]

	error_reg |= ChannelsStatus[0].power_good << 0;
 8003072:	4b20      	ldr	r3, [pc, #128]	; (80030f4 <Get_ErrorSignals+0x8c>)
 8003074:	7c5b      	ldrb	r3, [r3, #17]
 8003076:	461a      	mov	r2, r3
 8003078:	79fb      	ldrb	r3, [r7, #7]
 800307a:	4313      	orrs	r3, r2
 800307c:	71fb      	strb	r3, [r7, #7]
	error_reg |= ChannelsStatus[1].power_good << 1;
 800307e:	4b1d      	ldr	r3, [pc, #116]	; (80030f4 <Get_ErrorSignals+0x8c>)
 8003080:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003084:	005b      	lsls	r3, r3, #1
 8003086:	b25a      	sxtb	r2, r3
 8003088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308c:	4313      	orrs	r3, r2
 800308e:	b25b      	sxtb	r3, r3
 8003090:	71fb      	strb	r3, [r7, #7]
	error_reg |= ChannelsStatus[2].power_good << 2;
 8003092:	4b18      	ldr	r3, [pc, #96]	; (80030f4 <Get_ErrorSignals+0x8c>)
 8003094:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	b25a      	sxtb	r2, r3
 800309c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	b25b      	sxtb	r3, r3
 80030a4:	71fb      	strb	r3, [r7, #7]

	error_reg |= ChannelsStatus[0].over_current << 3;
 80030a6:	4b13      	ldr	r3, [pc, #76]	; (80030f4 <Get_ErrorSignals+0x8c>)
 80030a8:	7c1b      	ldrb	r3, [r3, #16]
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	b25a      	sxtb	r2, r3
 80030ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	b25b      	sxtb	r3, r3
 80030b6:	71fb      	strb	r3, [r7, #7]
	error_reg |= ChannelsStatus[1].over_current << 4;
 80030b8:	4b0e      	ldr	r3, [pc, #56]	; (80030f4 <Get_ErrorSignals+0x8c>)
 80030ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030be:	011b      	lsls	r3, r3, #4
 80030c0:	b25a      	sxtb	r2, r3
 80030c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	b25b      	sxtb	r3, r3
 80030ca:	71fb      	strb	r3, [r7, #7]
	error_reg |= ChannelsStatus[2].over_current << 5;
 80030cc:	4b09      	ldr	r3, [pc, #36]	; (80030f4 <Get_ErrorSignals+0x8c>)
 80030ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80030d2:	015b      	lsls	r3, r3, #5
 80030d4:	b25a      	sxtb	r2, r3
 80030d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030da:	4313      	orrs	r3, r2
 80030dc:	b25b      	sxtb	r3, r3
 80030de:	71fb      	strb	r3, [r7, #7]

	SendCommunication(cmd_error_signals, error_reg);
 80030e0:	79fb      	ldrb	r3, [r7, #7]
 80030e2:	4619      	mov	r1, r3
 80030e4:	2014      	movs	r0, #20
 80030e6:	f7fe fd4d 	bl	8001b84 <SendCommunication>
}
 80030ea:	bf00      	nop
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	200007bc 	.word	0x200007bc

080030f8 <Get_AllMeasurement>:
/* @brief Send by communication all measured value, all voltages and currents
 *
 * 
 */
void Get_AllMeasurement()
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	af00      	add	r7, sp, #0
	Get_ChannelVoltage(0);
 80030fc:	2000      	movs	r0, #0
 80030fe:	f7ff ff63 	bl	8002fc8 <Get_ChannelVoltage>
	Get_ChannelVoltage(1);
 8003102:	2001      	movs	r0, #1
 8003104:	f7ff ff60 	bl	8002fc8 <Get_ChannelVoltage>
	Get_ChannelVoltage(2);
 8003108:	2002      	movs	r0, #2
 800310a:	f7ff ff5d 	bl	8002fc8 <Get_ChannelVoltage>
	Get_ChannelCurrent(0);
 800310e:	2000      	movs	r0, #0
 8003110:	f7ff ff82 	bl	8003018 <Get_ChannelCurrent>
	Get_ChannelCurrent(1);
 8003114:	2001      	movs	r0, #1
 8003116:	f7ff ff7f 	bl	8003018 <Get_ChannelCurrent>
	Get_ChannelCurrent(2);
 800311a:	2002      	movs	r0, #2
 800311c:	f7ff ff7c 	bl	8003018 <Get_ChannelCurrent>

	Get_ErrorSignals();
 8003120:	f7ff ffa2 	bl	8003068 <Get_ErrorSignals>
}
 8003124:	bf00      	nop
 8003126:	bd80      	pop	{r7, pc}

08003128 <Get_Setting>:
/* @brief Send by communication setting of power supply
 *
 * 
 */
void Get_Setting()
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0

	SendCommunication(cmd_set_voltage_CH1,ChannelsStatus[0].set_voltage);
 800312c:	4b29      	ldr	r3, [pc, #164]	; (80031d4 <Get_Setting+0xac>)
 800312e:	885b      	ldrh	r3, [r3, #2]
 8003130:	4619      	mov	r1, r3
 8003132:	2008      	movs	r0, #8
 8003134:	f7fe fd26 	bl	8001b84 <SendCommunication>
	SendCommunication(cmd_set_voltage_CH2,ChannelsStatus[1].set_voltage);
 8003138:	4b26      	ldr	r3, [pc, #152]	; (80031d4 <Get_Setting+0xac>)
 800313a:	8adb      	ldrh	r3, [r3, #22]
 800313c:	4619      	mov	r1, r3
 800313e:	2009      	movs	r0, #9
 8003140:	f7fe fd20 	bl	8001b84 <SendCommunication>
	SendCommunication(cmd_set_voltage_CH3,ChannelsStatus[2].set_voltage);
 8003144:	4b23      	ldr	r3, [pc, #140]	; (80031d4 <Get_Setting+0xac>)
 8003146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003148:	4619      	mov	r1, r3
 800314a:	200a      	movs	r0, #10
 800314c:	f7fe fd1a 	bl	8001b84 <SendCommunication>

	SendCommunication(cmd_enable_CH1, ChannelsStatus[0].enable);
 8003150:	4b20      	ldr	r3, [pc, #128]	; (80031d4 <Get_Setting+0xac>)
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	4619      	mov	r1, r3
 8003156:	2002      	movs	r0, #2
 8003158:	f7fe fd14 	bl	8001b84 <SendCommunication>
	SendCommunication(cmd_enable_CH2, ChannelsStatus[1].enable);
 800315c:	4b1d      	ldr	r3, [pc, #116]	; (80031d4 <Get_Setting+0xac>)
 800315e:	7d1b      	ldrb	r3, [r3, #20]
 8003160:	4619      	mov	r1, r3
 8003162:	2003      	movs	r0, #3
 8003164:	f7fe fd0e 	bl	8001b84 <SendCommunication>
	SendCommunication(cmd_enable_CH3, ChannelsStatus[2].enable);
 8003168:	4b1a      	ldr	r3, [pc, #104]	; (80031d4 <Get_Setting+0xac>)
 800316a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800316e:	4619      	mov	r1, r3
 8003170:	2004      	movs	r0, #4
 8003172:	f7fe fd07 	bl	8001b84 <SendCommunication>

	SendCommunication(cmd_polarity_CH1, ChannelsStatus[0].polarity + 1);
 8003176:	4b17      	ldr	r3, [pc, #92]	; (80031d4 <Get_Setting+0xac>)
 8003178:	791b      	ldrb	r3, [r3, #4]
 800317a:	3301      	adds	r3, #1
 800317c:	4619      	mov	r1, r3
 800317e:	200b      	movs	r0, #11
 8003180:	f7fe fd00 	bl	8001b84 <SendCommunication>
	SendCommunication(cmd_polarity_CH2, ChannelsStatus[1].polarity + 1);
 8003184:	4b13      	ldr	r3, [pc, #76]	; (80031d4 <Get_Setting+0xac>)
 8003186:	7e1b      	ldrb	r3, [r3, #24]
 8003188:	3301      	adds	r3, #1
 800318a:	4619      	mov	r1, r3
 800318c:	200c      	movs	r0, #12
 800318e:	f7fe fcf9 	bl	8001b84 <SendCommunication>
	SendCommunication(cmd_polarity_CH3, ChannelsStatus[2].polarity + 1);
 8003192:	4b10      	ldr	r3, [pc, #64]	; (80031d4 <Get_Setting+0xac>)
 8003194:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003198:	3301      	adds	r3, #1
 800319a:	4619      	mov	r1, r3
 800319c:	200d      	movs	r0, #13
 800319e:	f7fe fcf1 	bl	8001b84 <SendCommunication>

	SendCommunication(cmd_output_CH1, ChannelsStatus[0].output);
 80031a2:	4b0c      	ldr	r3, [pc, #48]	; (80031d4 <Get_Setting+0xac>)
 80031a4:	795b      	ldrb	r3, [r3, #5]
 80031a6:	4619      	mov	r1, r3
 80031a8:	2005      	movs	r0, #5
 80031aa:	f7fe fceb 	bl	8001b84 <SendCommunication>
	SendCommunication(cmd_output_CH2, ChannelsStatus[1].output);
 80031ae:	4b09      	ldr	r3, [pc, #36]	; (80031d4 <Get_Setting+0xac>)
 80031b0:	7e5b      	ldrb	r3, [r3, #25]
 80031b2:	4619      	mov	r1, r3
 80031b4:	2006      	movs	r0, #6
 80031b6:	f7fe fce5 	bl	8001b84 <SendCommunication>
	SendCommunication(cmd_output_CH3, ChannelsStatus[2].output);
 80031ba:	4b06      	ldr	r3, [pc, #24]	; (80031d4 <Get_Setting+0xac>)
 80031bc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80031c0:	4619      	mov	r1, r3
 80031c2:	2007      	movs	r0, #7
 80031c4:	f7fe fcde 	bl	8001b84 <SendCommunication>

	SendCommunication(cmd_thats_all, 1);
 80031c8:	2101      	movs	r1, #1
 80031ca:	2017      	movs	r0, #23
 80031cc:	f7fe fcda 	bl	8001b84 <SendCommunication>
}
 80031d0:	bf00      	nop
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	200007bc 	.word	0x200007bc

080031d8 <System_Reset>:
/* @brief reset MCU
 *
 *
 */
void System_Reset()
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80031dc:	f3bf 8f4f 	dsb	sy
}
 80031e0:	bf00      	nop
	__DSB();
	SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | (SCB_AIRCR_SYSRESETREQ_Msk));
 80031e2:	4b03      	ldr	r3, [pc, #12]	; (80031f0 <System_Reset+0x18>)
 80031e4:	4a03      	ldr	r2, [pc, #12]	; (80031f4 <System_Reset+0x1c>)
 80031e6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80031e8:	f3bf 8f4f 	dsb	sy
}
 80031ec:	bf00      	nop
	__DSB();
	while(1);
 80031ee:	e7fe      	b.n	80031ee <System_Reset+0x16>
 80031f0:	e000ed00 	.word	0xe000ed00
 80031f4:	05fa0004 	.word	0x05fa0004

080031f8 <SendCommandToDAC>:
 * @param value -> value to write in DAC register
 * @param rw    -> read/write bit
 *
 */
void SendCommandToDAC(uint8_t adr, uint16_t value,  bool rw)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b084      	sub	sp, #16
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	4603      	mov	r3, r0
 8003200:	71fb      	strb	r3, [r7, #7]
 8003202:	460b      	mov	r3, r1
 8003204:	80bb      	strh	r3, [r7, #4]
 8003206:	4613      	mov	r3, r2
 8003208:	71bb      	strb	r3, [r7, #6]

	uint8_t data[3];

	data[2] = value & (0x00FF);
 800320a:	88bb      	ldrh	r3, [r7, #4]
 800320c:	b2db      	uxtb	r3, r3
 800320e:	73bb      	strb	r3, [r7, #14]
	data[1] = value >> 8;
 8003210:	88bb      	ldrh	r3, [r7, #4]
 8003212:	0a1b      	lsrs	r3, r3, #8
 8003214:	b29b      	uxth	r3, r3
 8003216:	b2db      	uxtb	r3, r3
 8003218:	737b      	strb	r3, [r7, #13]
	data[0] = (adr & 0x0F) | (rw << 7);
 800321a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321e:	f003 030f 	and.w	r3, r3, #15
 8003222:	b25a      	sxtb	r2, r3
 8003224:	79bb      	ldrb	r3, [r7, #6]
 8003226:	01db      	lsls	r3, r3, #7
 8003228:	b25b      	sxtb	r3, r3
 800322a:	4313      	orrs	r3, r2
 800322c:	b25b      	sxtb	r3, r3
 800322e:	b2db      	uxtb	r3, r3
 8003230:	733b      	strb	r3, [r7, #12]

	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8003232:	2200      	movs	r2, #0
 8003234:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003238:	4809      	ldr	r0, [pc, #36]	; (8003260 <SendCommandToDAC+0x68>)
 800323a:	f001 feb7 	bl	8004fac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, data, sizeof(data),10);
 800323e:	f107 010c 	add.w	r1, r7, #12
 8003242:	230a      	movs	r3, #10
 8003244:	2203      	movs	r2, #3
 8003246:	4807      	ldr	r0, [pc, #28]	; (8003264 <SendCommandToDAC+0x6c>)
 8003248:	f002 fcef 	bl	8005c2a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 800324c:	2201      	movs	r2, #1
 800324e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003252:	4803      	ldr	r0, [pc, #12]	; (8003260 <SendCommandToDAC+0x68>)
 8003254:	f001 feaa 	bl	8004fac <HAL_GPIO_WritePin>
}
 8003258:	bf00      	nop
 800325a:	3710      	adds	r7, #16
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}
 8003260:	40020000 	.word	0x40020000
 8003264:	20000d90 	.word	0x20000d90

08003268 <SendValueToDAC>:
 * @param dac_channel -> DAC output channel
 * @param value       -> value to write in DAC output register
 *
 */
void SendValueToDAC(uint8_t dac_channel, uint16_t value)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	460a      	mov	r2, r1
 8003272:	71fb      	strb	r3, [r7, #7]
 8003274:	4613      	mov	r3, r2
 8003276:	80bb      	strh	r3, [r7, #4]

	uint8_t data[3];

	data[2] = value & 0x000F;
 8003278:	88bb      	ldrh	r3, [r7, #4]
 800327a:	b2db      	uxtb	r3, r3
 800327c:	f003 030f 	and.w	r3, r3, #15
 8003280:	b2db      	uxtb	r3, r3
 8003282:	73bb      	strb	r3, [r7, #14]
	data[1] = value >> 4;
 8003284:	88bb      	ldrh	r3, [r7, #4]
 8003286:	091b      	lsrs	r3, r3, #4
 8003288:	b29b      	uxth	r3, r3
 800328a:	b2db      	uxtb	r3, r3
 800328c:	737b      	strb	r3, [r7, #13]
	data[0] = (dac_channel & 0x07) | (1 << 3) | (0 << 7);
 800328e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003292:	f003 0307 	and.w	r3, r3, #7
 8003296:	b25b      	sxtb	r3, r3
 8003298:	f043 0308 	orr.w	r3, r3, #8
 800329c:	b25b      	sxtb	r3, r3
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	733b      	strb	r3, [r7, #12]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80032a2:	2200      	movs	r2, #0
 80032a4:	2110      	movs	r1, #16
 80032a6:	4809      	ldr	r0, [pc, #36]	; (80032cc <SendValueToDAC+0x64>)
 80032a8:	f001 fe80 	bl	8004fac <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, data, sizeof(data),10);
 80032ac:	f107 010c 	add.w	r1, r7, #12
 80032b0:	230a      	movs	r3, #10
 80032b2:	2203      	movs	r2, #3
 80032b4:	4806      	ldr	r0, [pc, #24]	; (80032d0 <SendValueToDAC+0x68>)
 80032b6:	f002 fcb8 	bl	8005c2a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80032ba:	2201      	movs	r2, #1
 80032bc:	2110      	movs	r1, #16
 80032be:	4803      	ldr	r0, [pc, #12]	; (80032cc <SendValueToDAC+0x64>)
 80032c0:	f001 fe74 	bl	8004fac <HAL_GPIO_WritePin>

}
 80032c4:	bf00      	nop
 80032c6:	3710      	adds	r7, #16
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40020000 	.word	0x40020000
 80032d0:	20000ce0 	.word	0x20000ce0

080032d4 <DAC_Init>:

/* @brief DAC initialization
 *
 */
void DAC_Init()
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
	SendCommandToDAC(0, 0, 0); //dummy command
 80032da:	2200      	movs	r2, #0
 80032dc:	2100      	movs	r1, #0
 80032de:	2000      	movs	r0, #0
 80032e0:	f7ff ff8a 	bl	80031f8 <SendCommandToDAC>
	SendCommandToDAC(5, 0xA, 0); //reset up
 80032e4:	2200      	movs	r2, #0
 80032e6:	210a      	movs	r1, #10
 80032e8:	2005      	movs	r0, #5
 80032ea:	f7ff ff85 	bl	80031f8 <SendCommandToDAC>
	SendCommandToDAC(5, 0, 0); //reset down
 80032ee:	2200      	movs	r2, #0
 80032f0:	2100      	movs	r1, #0
 80032f2:	2005      	movs	r0, #5
 80032f4:	f7ff ff80 	bl	80031f8 <SendCommandToDAC>
	SendCommandToDAC(2, 0, 0); //sync register -> all 0
 80032f8:	2200      	movs	r2, #0
 80032fa:	2100      	movs	r1, #0
 80032fc:	2002      	movs	r0, #2
 80032fe:	f7ff ff7b 	bl	80031f8 <SendCommandToDAC>
	SendCommandToDAC(3, 0, 0); //config register -> all 0
 8003302:	2200      	movs	r2, #0
 8003304:	2100      	movs	r1, #0
 8003306:	2003      	movs	r0, #3
 8003308:	f7ff ff76 	bl	80031f8 <SendCommandToDAC>
	SendCommandToDAC(4, 0 | (1 << 8)  , 0); //gain register -> reference diveded by 2
 800330c:	2200      	movs	r2, #0
 800330e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003312:	2004      	movs	r0, #4
 8003314:	f7ff ff70 	bl	80031f8 <SendCommandToDAC>

	for(int i = 0; i < 8; i++)
 8003318:	2300      	movs	r3, #0
 800331a:	607b      	str	r3, [r7, #4]
 800331c:	e009      	b.n	8003332 <DAC_Init+0x5e>
	{
		SendValueToDAC(i, 4095); // set all DAC channels on maximum value -> minimum output voltage of power supply
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	b2db      	uxtb	r3, r3
 8003322:	f640 71ff 	movw	r1, #4095	; 0xfff
 8003326:	4618      	mov	r0, r3
 8003328:	f7ff ff9e 	bl	8003268 <SendValueToDAC>
	for(int i = 0; i < 8; i++)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3301      	adds	r3, #1
 8003330:	607b      	str	r3, [r7, #4]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2b07      	cmp	r3, #7
 8003336:	ddf2      	ble.n	800331e <DAC_Init+0x4a>
	}

}
 8003338:	bf00      	nop
 800333a:	bf00      	nop
 800333c:	3708      	adds	r7, #8
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}

08003342 <ETH_StoreIP>:
 *
 * @param ip -> ip address
 *
 */
void ETH_StoreIP(uint32_t ip)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b082      	sub	sp, #8
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
	BACKUP_SRAM_write(sramOffset_IP_ADDRESS, ip);
 800334a:	6879      	ldr	r1, [r7, #4]
 800334c:	2002      	movs	r0, #2
 800334e:	f7fd ff1e 	bl	800118e <BACKUP_SRAM_write>
	BACKUP_SRAM_write_StoreControl(sramOffset_IP_ADDRESS, true);
 8003352:	2101      	movs	r1, #1
 8003354:	2002      	movs	r0, #2
 8003356:	f7fd ff03 	bl	8001160 <BACKUP_SRAM_write_StoreControl>
}
 800335a:	bf00      	nop
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <ETH_StoreNETMASK>:
 *
 * @param netmask -> netmask address
 *
 */
void ETH_StoreNETMASK(uint32_t netmask)
{
 8003362:	b580      	push	{r7, lr}
 8003364:	b082      	sub	sp, #8
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
	BACKUP_SRAM_write(sramOffset_NETMASK_ADDRESS, netmask);
 800336a:	6879      	ldr	r1, [r7, #4]
 800336c:	2003      	movs	r0, #3
 800336e:	f7fd ff0e 	bl	800118e <BACKUP_SRAM_write>
	BACKUP_SRAM_write_StoreControl(sramOffset_NETMASK_ADDRESS, true);
 8003372:	2101      	movs	r1, #1
 8003374:	2003      	movs	r0, #3
 8003376:	f7fd fef3 	bl	8001160 <BACKUP_SRAM_write_StoreControl>
}
 800337a:	bf00      	nop
 800337c:	3708      	adds	r7, #8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <ETH_StoreGATEWAY>:
 *
 * @param gateway -> gateway address
 *
 */
void ETH_StoreGATEWAY(uint32_t gateway)
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b082      	sub	sp, #8
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
	BACKUP_SRAM_write(sramOffset_GATEWAY_ADDRESS, gateway);
 800338a:	6879      	ldr	r1, [r7, #4]
 800338c:	2004      	movs	r0, #4
 800338e:	f7fd fefe 	bl	800118e <BACKUP_SRAM_write>
	BACKUP_SRAM_write_StoreControl(sramOffset_GATEWAY_ADDRESS, true);
 8003392:	2101      	movs	r1, #1
 8003394:	2004      	movs	r0, #4
 8003396:	f7fd fee3 	bl	8001160 <BACKUP_SRAM_write_StoreControl>
}
 800339a:	bf00      	nop
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
	...

080033a4 <ETH_GetIP>:
/* @brief get ip address from sram
 *
 *
 */
uint32_t ETH_GetIP()
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
	if(BACKUP_SRAM_read_StoreControl(sramOffset_IP_ADDRESS))
 80033aa:	2002      	movs	r0, #2
 80033ac:	f7fd fecd 	bl	800114a <BACKUP_SRAM_read_StoreControl>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d004      	beq.n	80033c0 <ETH_GetIP+0x1c>
	{
		return BACKUP_SRAM_read(sramOffset_IP_ADDRESS);
 80033b6:	2002      	movs	r0, #2
 80033b8:	f7fd fede 	bl	8001178 <BACKUP_SRAM_read>
 80033bc:	4603      	mov	r3, r0
 80033be:	e00f      	b.n	80033e0 <ETH_GetIP+0x3c>
	}
	else
	{
		uint32_t temp = ip_MAKEU32(myNetInfo.ip[0], myNetInfo.ip[1], myNetInfo.ip[2], myNetInfo.ip[3]);
 80033c0:	4b09      	ldr	r3, [pc, #36]	; (80033e8 <ETH_GetIP+0x44>)
 80033c2:	799b      	ldrb	r3, [r3, #6]
 80033c4:	061a      	lsls	r2, r3, #24
 80033c6:	4b08      	ldr	r3, [pc, #32]	; (80033e8 <ETH_GetIP+0x44>)
 80033c8:	79db      	ldrb	r3, [r3, #7]
 80033ca:	041b      	lsls	r3, r3, #16
 80033cc:	431a      	orrs	r2, r3
 80033ce:	4b06      	ldr	r3, [pc, #24]	; (80033e8 <ETH_GetIP+0x44>)
 80033d0:	7a1b      	ldrb	r3, [r3, #8]
 80033d2:	021b      	lsls	r3, r3, #8
 80033d4:	4313      	orrs	r3, r2
 80033d6:	4a04      	ldr	r2, [pc, #16]	; (80033e8 <ETH_GetIP+0x44>)
 80033d8:	7a52      	ldrb	r2, [r2, #9]
 80033da:	4313      	orrs	r3, r2
 80033dc:	607b      	str	r3, [r7, #4]
		return temp;
 80033de:	687b      	ldr	r3, [r7, #4]
	}
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3708      	adds	r7, #8
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	20000060 	.word	0x20000060

080033ec <ETH_GetNETMASK>:
/* @brief get netmask from sram
 *
 *
 */
uint32_t ETH_GetNETMASK()
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
	if(BACKUP_SRAM_read_StoreControl(sramOffset_NETMASK_ADDRESS))
 80033f2:	2003      	movs	r0, #3
 80033f4:	f7fd fea9 	bl	800114a <BACKUP_SRAM_read_StoreControl>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d004      	beq.n	8003408 <ETH_GetNETMASK+0x1c>
	{
		return BACKUP_SRAM_read(sramOffset_NETMASK_ADDRESS);
 80033fe:	2003      	movs	r0, #3
 8003400:	f7fd feba 	bl	8001178 <BACKUP_SRAM_read>
 8003404:	4603      	mov	r3, r0
 8003406:	e00f      	b.n	8003428 <ETH_GetNETMASK+0x3c>
	}
	else
	{
		uint32_t temp = ip_MAKEU32(myNetInfo.sn[0], myNetInfo.sn[1], myNetInfo.sn[2], myNetInfo.sn[3]);
 8003408:	4b09      	ldr	r3, [pc, #36]	; (8003430 <ETH_GetNETMASK+0x44>)
 800340a:	7a9b      	ldrb	r3, [r3, #10]
 800340c:	061a      	lsls	r2, r3, #24
 800340e:	4b08      	ldr	r3, [pc, #32]	; (8003430 <ETH_GetNETMASK+0x44>)
 8003410:	7adb      	ldrb	r3, [r3, #11]
 8003412:	041b      	lsls	r3, r3, #16
 8003414:	431a      	orrs	r2, r3
 8003416:	4b06      	ldr	r3, [pc, #24]	; (8003430 <ETH_GetNETMASK+0x44>)
 8003418:	7b1b      	ldrb	r3, [r3, #12]
 800341a:	021b      	lsls	r3, r3, #8
 800341c:	4313      	orrs	r3, r2
 800341e:	4a04      	ldr	r2, [pc, #16]	; (8003430 <ETH_GetNETMASK+0x44>)
 8003420:	7b52      	ldrb	r2, [r2, #13]
 8003422:	4313      	orrs	r3, r2
 8003424:	607b      	str	r3, [r7, #4]
		return temp;
 8003426:	687b      	ldr	r3, [r7, #4]
	}
}
 8003428:	4618      	mov	r0, r3
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	20000060 	.word	0x20000060

08003434 <ETH_GetGATEWAY>:
/* @brief get gateway address from sram
 *
 *
 */
uint32_t ETH_GetGATEWAY()
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
	if(BACKUP_SRAM_read_StoreControl(sramOffset_GATEWAY_ADDRESS))
 800343a:	2004      	movs	r0, #4
 800343c:	f7fd fe85 	bl	800114a <BACKUP_SRAM_read_StoreControl>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d004      	beq.n	8003450 <ETH_GetGATEWAY+0x1c>
	{
		return BACKUP_SRAM_read(sramOffset_GATEWAY_ADDRESS);
 8003446:	2004      	movs	r0, #4
 8003448:	f7fd fe96 	bl	8001178 <BACKUP_SRAM_read>
 800344c:	4603      	mov	r3, r0
 800344e:	e00f      	b.n	8003470 <ETH_GetGATEWAY+0x3c>
	}
	else
	{
		uint32_t temp = ip_MAKEU32(myNetInfo.gw[0], myNetInfo.gw[1], myNetInfo.gw[2], myNetInfo.gw[3]);
 8003450:	4b09      	ldr	r3, [pc, #36]	; (8003478 <ETH_GetGATEWAY+0x44>)
 8003452:	7b9b      	ldrb	r3, [r3, #14]
 8003454:	061a      	lsls	r2, r3, #24
 8003456:	4b08      	ldr	r3, [pc, #32]	; (8003478 <ETH_GetGATEWAY+0x44>)
 8003458:	7bdb      	ldrb	r3, [r3, #15]
 800345a:	041b      	lsls	r3, r3, #16
 800345c:	431a      	orrs	r2, r3
 800345e:	4b06      	ldr	r3, [pc, #24]	; (8003478 <ETH_GetGATEWAY+0x44>)
 8003460:	7c1b      	ldrb	r3, [r3, #16]
 8003462:	021b      	lsls	r3, r3, #8
 8003464:	4313      	orrs	r3, r2
 8003466:	4a04      	ldr	r2, [pc, #16]	; (8003478 <ETH_GetGATEWAY+0x44>)
 8003468:	7c52      	ldrb	r2, [r2, #17]
 800346a:	4313      	orrs	r3, r2
 800346c:	607b      	str	r3, [r7, #4]
		return temp;
 800346e:	687b      	ldr	r3, [r7, #4]
	}
}
 8003470:	4618      	mov	r0, r3
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	20000060 	.word	0x20000060

0800347c <W5500_Select>:




void W5500_Select(void)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8003480:	2200      	movs	r2, #0
 8003482:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003486:	4802      	ldr	r0, [pc, #8]	; (8003490 <W5500_Select+0x14>)
 8003488:	f001 fd90 	bl	8004fac <HAL_GPIO_WritePin>
}
 800348c:	bf00      	nop
 800348e:	bd80      	pop	{r7, pc}
 8003490:	40020000 	.word	0x40020000

08003494 <W5500_Unselect>:

void W5500_Unselect(void)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8003498:	2201      	movs	r2, #1
 800349a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800349e:	4802      	ldr	r0, [pc, #8]	; (80034a8 <W5500_Unselect+0x14>)
 80034a0:	f001 fd84 	bl	8004fac <HAL_GPIO_WritePin>
}
 80034a4:	bf00      	nop
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	40020000 	.word	0x40020000

080034ac <W5500_ReadBuff>:

void W5500_ReadBuff(uint8_t* buff, uint16_t len)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	460b      	mov	r3, r1
 80034b6:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Receive(&hspi3, buff, len, HAL_MAX_DELAY);
 80034b8:	887a      	ldrh	r2, [r7, #2]
 80034ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80034be:	6879      	ldr	r1, [r7, #4]
 80034c0:	4803      	ldr	r0, [pc, #12]	; (80034d0 <W5500_ReadBuff+0x24>)
 80034c2:	f002 fcee 	bl	8005ea2 <HAL_SPI_Receive>
}
 80034c6:	bf00      	nop
 80034c8:	3708      	adds	r7, #8
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	20000d90 	.word	0x20000d90

080034d4 <W5500_WriteBuff>:

void W5500_WriteBuff(uint8_t* buff, uint16_t len)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	460b      	mov	r3, r1
 80034de:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Transmit(&hspi3, buff, len, HAL_MAX_DELAY);
 80034e0:	887a      	ldrh	r2, [r7, #2]
 80034e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80034e6:	6879      	ldr	r1, [r7, #4]
 80034e8:	4803      	ldr	r0, [pc, #12]	; (80034f8 <W5500_WriteBuff+0x24>)
 80034ea:	f002 fb9e 	bl	8005c2a <HAL_SPI_Transmit>
}
 80034ee:	bf00      	nop
 80034f0:	3708      	adds	r7, #8
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	20000d90 	.word	0x20000d90

080034fc <W5500_ReadByte>:

uint8_t W5500_ReadByte(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
    uint8_t byte;
    W5500_ReadBuff(&byte, sizeof(byte));
 8003502:	1dfb      	adds	r3, r7, #7
 8003504:	2101      	movs	r1, #1
 8003506:	4618      	mov	r0, r3
 8003508:	f7ff ffd0 	bl	80034ac <W5500_ReadBuff>
    return byte;
 800350c:	79fb      	ldrb	r3, [r7, #7]
}
 800350e:	4618      	mov	r0, r3
 8003510:	3708      	adds	r7, #8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <W5500_WriteByte>:

void W5500_WriteByte(uint8_t byte)
{
 8003516:	b580      	push	{r7, lr}
 8003518:	b082      	sub	sp, #8
 800351a:	af00      	add	r7, sp, #0
 800351c:	4603      	mov	r3, r0
 800351e:	71fb      	strb	r3, [r7, #7]
    W5500_WriteBuff(&byte, sizeof(byte));
 8003520:	1dfb      	adds	r3, r7, #7
 8003522:	2101      	movs	r1, #1
 8003524:	4618      	mov	r0, r3
 8003526:	f7ff ffd5 	bl	80034d4 <W5500_WriteBuff>
}
 800352a:	bf00      	nop
 800352c:	3708      	adds	r7, #8
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}

08003532 <ETH_SendSetting>:
/* @brief send setting of ethernet
 *
 *
 */
void ETH_SendSetting()
{
 8003532:	b580      	push	{r7, lr}
 8003534:	af00      	add	r7, sp, #0
	SendCommunication_u32(cmd_ip_get_myip, ETH_GetIP());
 8003536:	f7ff ff35 	bl	80033a4 <ETH_GetIP>
 800353a:	4603      	mov	r3, r0
 800353c:	4619      	mov	r1, r3
 800353e:	201d      	movs	r0, #29
 8003540:	f7fe fbda 	bl	8001cf8 <SendCommunication_u32>
	SendCommunication_u32(cmd_ip_get_mymask, ETH_GetNETMASK());
 8003544:	f7ff ff52 	bl	80033ec <ETH_GetNETMASK>
 8003548:	4603      	mov	r3, r0
 800354a:	4619      	mov	r1, r3
 800354c:	201e      	movs	r0, #30
 800354e:	f7fe fbd3 	bl	8001cf8 <SendCommunication_u32>
	SendCommunication_u32(cmd_ip_get_mygatew, ETH_GetGATEWAY());
 8003552:	f7ff ff6f 	bl	8003434 <ETH_GetGATEWAY>
 8003556:	4603      	mov	r3, r0
 8003558:	4619      	mov	r1, r3
 800355a:	201f      	movs	r0, #31
 800355c:	f7fe fbcc 	bl	8001cf8 <SendCommunication_u32>
}
 8003560:	bf00      	nop
 8003562:	bd80      	pop	{r7, pc}

08003564 <ETH_udp_Init>:
/* @brief UDP communication init
 *
 *
 */
void ETH_udp_Init()
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
	//---------udp_connect(udp_pcb, IP46_ADDR_ANY(), UDP_PORT);
	//udp_connect(udp_pcb, &endpoint_ip, UDP_PORT);

	//---------udp_recv(udp_pcb, UDP_Receiver_handler, NULL);

    reg_wizchip_cs_cbfunc(W5500_Select, W5500_Unselect);
 800356a:	4914      	ldr	r1, [pc, #80]	; (80035bc <ETH_udp_Init+0x58>)
 800356c:	4814      	ldr	r0, [pc, #80]	; (80035c0 <ETH_udp_Init+0x5c>)
 800356e:	f004 feaf 	bl	80082d0 <reg_wizchip_cs_cbfunc>
    reg_wizchip_spi_cbfunc(W5500_ReadByte, W5500_WriteByte);
 8003572:	4914      	ldr	r1, [pc, #80]	; (80035c4 <ETH_udp_Init+0x60>)
 8003574:	4814      	ldr	r0, [pc, #80]	; (80035c8 <ETH_udp_Init+0x64>)
 8003576:	f004 fed1 	bl	800831c <reg_wizchip_spi_cbfunc>
    reg_wizchip_spiburst_cbfunc(W5500_ReadBuff, W5500_WriteBuff);
 800357a:	4914      	ldr	r1, [pc, #80]	; (80035cc <ETH_udp_Init+0x68>)
 800357c:	4814      	ldr	r0, [pc, #80]	; (80035d0 <ETH_udp_Init+0x6c>)
 800357e:	f004 fef9 	bl	8008374 <reg_wizchip_spiburst_cbfunc>

    uint8_t rx_tx_buff_sizes[] = {2, 2, 2, 2, 2, 2, 2, 2};
 8003582:	4a14      	ldr	r2, [pc, #80]	; (80035d4 <ETH_udp_Init+0x70>)
 8003584:	1d3b      	adds	r3, r7, #4
 8003586:	e892 0003 	ldmia.w	r2, {r0, r1}
 800358a:	e883 0003 	stmia.w	r3, {r0, r1}
    wizchip_init(rx_tx_buff_sizes, rx_tx_buff_sizes);
 800358e:	1d3a      	adds	r2, r7, #4
 8003590:	1d3b      	adds	r3, r7, #4
 8003592:	4611      	mov	r1, r2
 8003594:	4618      	mov	r0, r3
 8003596:	f004 ff65 	bl	8008464 <wizchip_init>


    //ETH_load_ip();

    wizchip_setnetinfo(&myNetInfo);
 800359a:	480f      	ldr	r0, [pc, #60]	; (80035d8 <ETH_udp_Init+0x74>)
 800359c:	f004 ffee 	bl	800857c <wizchip_setnetinfo>

    int udp_socket = socket(UDP_SOCKET, Sn_MR_UDP, UDP_PORT, SF_IO_NONBLOCK);
 80035a0:	2301      	movs	r3, #1
 80035a2:	f241 328d 	movw	r2, #5005	; 0x138d
 80035a6:	2102      	movs	r1, #2
 80035a8:	2003      	movs	r0, #3
 80035aa:	f004 f985 	bl	80078b8 <socket>
 80035ae:	4603      	mov	r3, r0
 80035b0:	60fb      	str	r3, [r7, #12]
    if(udp_socket != UDP_SOCKET)
    {
    	//error
    }

}
 80035b2:	bf00      	nop
 80035b4:	3710      	adds	r7, #16
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	08003495 	.word	0x08003495
 80035c0:	0800347d 	.word	0x0800347d
 80035c4:	08003517 	.word	0x08003517
 80035c8:	080034fd 	.word	0x080034fd
 80035cc:	080034d5 	.word	0x080034d5
 80035d0:	080034ad 	.word	0x080034ad
 80035d4:	0800cd94 	.word	0x0800cd94
 80035d8:	20000060 	.word	0x20000060

080035dc <ETH_udp_StoreEndpoint>:
/* @brief store UDP endpoint
 *
 *
 */
void ETH_udp_StoreEndpoint()
{
 80035dc:	b480      	push	{r7}
 80035de:	af00      	add	r7, sp, #0
	//---------endpoint_ip = last_message_ip;
	//---------udp_connect(udp_pcb, &endpoint_ip, UDP_PORT);

		//memcpy(endpoint_ip,last_message_ip,sizeof(last_message_ip));

	endpoint_ip[0] = last_message_ip[0];
 80035e0:	4b0a      	ldr	r3, [pc, #40]	; (800360c <ETH_udp_StoreEndpoint+0x30>)
 80035e2:	781a      	ldrb	r2, [r3, #0]
 80035e4:	4b0a      	ldr	r3, [pc, #40]	; (8003610 <ETH_udp_StoreEndpoint+0x34>)
 80035e6:	701a      	strb	r2, [r3, #0]
	endpoint_ip[1] = last_message_ip[1];
 80035e8:	4b08      	ldr	r3, [pc, #32]	; (800360c <ETH_udp_StoreEndpoint+0x30>)
 80035ea:	785a      	ldrb	r2, [r3, #1]
 80035ec:	4b08      	ldr	r3, [pc, #32]	; (8003610 <ETH_udp_StoreEndpoint+0x34>)
 80035ee:	705a      	strb	r2, [r3, #1]
	endpoint_ip[2] = last_message_ip[2];
 80035f0:	4b06      	ldr	r3, [pc, #24]	; (800360c <ETH_udp_StoreEndpoint+0x30>)
 80035f2:	789a      	ldrb	r2, [r3, #2]
 80035f4:	4b06      	ldr	r3, [pc, #24]	; (8003610 <ETH_udp_StoreEndpoint+0x34>)
 80035f6:	709a      	strb	r2, [r3, #2]
	endpoint_ip[3] = last_message_ip[3];
 80035f8:	4b04      	ldr	r3, [pc, #16]	; (800360c <ETH_udp_StoreEndpoint+0x30>)
 80035fa:	78da      	ldrb	r2, [r3, #3]
 80035fc:	4b04      	ldr	r3, [pc, #16]	; (8003610 <ETH_udp_StoreEndpoint+0x34>)
 80035fe:	70da      	strb	r2, [r3, #3]

}
 8003600:	bf00      	nop
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	20000834 	.word	0x20000834
 8003610:	20000838 	.word	0x20000838

08003614 <ETH_udp_Transmit>:
 * @param *pData -> pointer on data to send
 * @param Size -> Size od data
 *
 */
void ETH_udp_Transmit(uint8_t *pData, uint16_t Size)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af02      	add	r7, sp, #8
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	460b      	mov	r3, r1
 800361e:	807b      	strh	r3, [r7, #2]
	uint16_t sentsize;

    //while(!(sentsize >= Size))
    //{

    	ret = sendto(UDP_SOCKET, pData, Size, endpoint_ip, UDP_PORT);
 8003620:	887a      	ldrh	r2, [r7, #2]
 8003622:	f241 338d 	movw	r3, #5005	; 0x138d
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	4b04      	ldr	r3, [pc, #16]	; (800363c <ETH_udp_Transmit+0x28>)
 800362a:	6879      	ldr	r1, [r7, #4]
 800362c:	2003      	movs	r0, #3
 800362e:	f004 fac7 	bl	8007bc0 <sendto>
 8003632:	60f8      	str	r0, [r7, #12]

    	//sentsize += ret; // Don't care SOCKERR_BUSY, because it is zero.
    //}


}
 8003634:	bf00      	nop
 8003636:	3710      	adds	r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	20000838 	.word	0x20000838

08003640 <ETH_udp_Receive>:


void ETH_udp_Receive()
{
 8003640:	b580      	push	{r7, lr}
 8003642:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 8003646:	b086      	sub	sp, #24
 8003648:	af02      	add	r7, sp, #8
	int32_t  ret;
	uint8_t buf[DATA_BUF_SIZE];
	uint16_t size;
	uint16_t destport;

	size = getSn_RX_RSR(UDP_SOCKET);
 800364a:	2003      	movs	r0, #3
 800364c:	f003 ffe9 	bl	8007622 <getSn_RX_RSR>
 8003650:	4603      	mov	r3, r0
 8003652:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8003656:	f102 020e 	add.w	r2, r2, #14
 800365a:	8013      	strh	r3, [r2, #0]

    if(size > 0)
 800365c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003660:	f103 030e 	add.w	r3, r3, #14
 8003664:	881b      	ldrh	r3, [r3, #0]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d042      	beq.n	80036f0 <ETH_udp_Receive+0xb0>
    {

    	if(size > DATA_BUF_SIZE) size = DATA_BUF_SIZE;
 800366a:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 800366e:	f103 030e 	add.w	r3, r3, #14
 8003672:	881b      	ldrh	r3, [r3, #0]
 8003674:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003678:	d906      	bls.n	8003688 <ETH_udp_Receive+0x48>
 800367a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800367e:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8003682:	f102 020e 	add.w	r2, r2, #14
 8003686:	8013      	strh	r3, [r2, #0]

    	ret = recvfrom(UDP_SOCKET, buf, size, last_message_ip, (uint16_t*)&destport);
 8003688:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 800368c:	f103 030e 	add.w	r3, r3, #14
 8003690:	881a      	ldrh	r2, [r3, #0]
 8003692:	f107 0110 	add.w	r1, r7, #16
 8003696:	3908      	subs	r1, #8
 8003698:	f107 0310 	add.w	r3, r7, #16
 800369c:	3b0a      	subs	r3, #10
 800369e:	9300      	str	r3, [sp, #0]
 80036a0:	4b16      	ldr	r3, [pc, #88]	; (80036fc <ETH_udp_Receive+0xbc>)
 80036a2:	2003      	movs	r0, #3
 80036a4:	f004 fbc2 	bl	8007e2c <recvfrom>
 80036a8:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80036ac:	f103 0308 	add.w	r3, r3, #8
 80036b0:	6018      	str	r0, [r3, #0]

    	//ETH_udp_Transmit(buf, size);

    	if(ret <= 0)
 80036b2:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80036b6:	f103 0308 	add.w	r3, r3, #8
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	dd16      	ble.n	80036ee <ETH_udp_Receive+0xae>
    	{
    		return;
    	}

    	size = (uint16_t) ret;
 80036c0:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80036c4:	f103 0308 	add.w	r3, r3, #8
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 80036ce:	f102 020e 	add.w	r2, r2, #14
 80036d2:	8013      	strh	r3, [r2, #0]


    	ETH_WriteBuffer(buf, size);
 80036d4:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80036d8:	f103 030e 	add.w	r3, r3, #14
 80036dc:	881a      	ldrh	r2, [r3, #0]
 80036de:	f107 0310 	add.w	r3, r7, #16
 80036e2:	3b08      	subs	r3, #8
 80036e4:	4611      	mov	r1, r2
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fe fc7c 	bl	8001fe4 <ETH_WriteBuffer>
 80036ec:	e000      	b.n	80036f0 <ETH_udp_Receive+0xb0>
    		return;
 80036ee:	bf00      	nop

    	//ETH_udp_Transmit(buf, size);
    }


}
 80036f0:	f507 5780 	add.w	r7, r7, #4096	; 0x1000
 80036f4:	3710      	adds	r7, #16
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	20000834 	.word	0x20000834

08003700 <Uart_BufferNotEmpty>:
 *
 * @return true -> FIFO is not empty
 * @return false -> FIFO is empty
 */
bool Uart_BufferNotEmpty()
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
	return (uart_bcounter > 0);
 8003704:	4b05      	ldr	r3, [pc, #20]	; (800371c <Uart_BufferNotEmpty+0x1c>)
 8003706:	881b      	ldrh	r3, [r3, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	bf14      	ite	ne
 800370c:	2301      	movne	r3, #1
 800370e:	2300      	moveq	r3, #0
 8003710:	b2db      	uxtb	r3, r3
}
 8003712:	4618      	mov	r0, r3
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr
 800371c:	20000c40 	.word	0x20000c40

08003720 <Uart_WriteBuffer>:

/* @brief function add data byte to FIFO
 *
 */
void Uart_WriteBuffer(uint8_t data)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	4603      	mov	r3, r0
 8003728:	71fb      	strb	r3, [r7, #7]
	if(uart_bcounter >= (uart_buffer_size-1)) return;
 800372a:	4b13      	ldr	r3, [pc, #76]	; (8003778 <Uart_WriteBuffer+0x58>)
 800372c:	881b      	ldrh	r3, [r3, #0]
 800372e:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8003732:	4293      	cmp	r3, r2
 8003734:	d81a      	bhi.n	800376c <Uart_WriteBuffer+0x4c>

	uart_buffer[uart_wpointer] = data;
 8003736:	4b11      	ldr	r3, [pc, #68]	; (800377c <Uart_WriteBuffer+0x5c>)
 8003738:	881b      	ldrh	r3, [r3, #0]
 800373a:	4619      	mov	r1, r3
 800373c:	4a10      	ldr	r2, [pc, #64]	; (8003780 <Uart_WriteBuffer+0x60>)
 800373e:	79fb      	ldrb	r3, [r7, #7]
 8003740:	5453      	strb	r3, [r2, r1]
	uart_bcounter++;
 8003742:	4b0d      	ldr	r3, [pc, #52]	; (8003778 <Uart_WriteBuffer+0x58>)
 8003744:	881b      	ldrh	r3, [r3, #0]
 8003746:	3301      	adds	r3, #1
 8003748:	b29a      	uxth	r2, r3
 800374a:	4b0b      	ldr	r3, [pc, #44]	; (8003778 <Uart_WriteBuffer+0x58>)
 800374c:	801a      	strh	r2, [r3, #0]
	uart_wpointer++;
 800374e:	4b0b      	ldr	r3, [pc, #44]	; (800377c <Uart_WriteBuffer+0x5c>)
 8003750:	881b      	ldrh	r3, [r3, #0]
 8003752:	3301      	adds	r3, #1
 8003754:	b29a      	uxth	r2, r3
 8003756:	4b09      	ldr	r3, [pc, #36]	; (800377c <Uart_WriteBuffer+0x5c>)
 8003758:	801a      	strh	r2, [r3, #0]
	if(uart_wpointer > uart_buffer_size - 1) uart_wpointer = 0;
 800375a:	4b08      	ldr	r3, [pc, #32]	; (800377c <Uart_WriteBuffer+0x5c>)
 800375c:	881b      	ldrh	r3, [r3, #0]
 800375e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003762:	d304      	bcc.n	800376e <Uart_WriteBuffer+0x4e>
 8003764:	4b05      	ldr	r3, [pc, #20]	; (800377c <Uart_WriteBuffer+0x5c>)
 8003766:	2200      	movs	r2, #0
 8003768:	801a      	strh	r2, [r3, #0]
 800376a:	e000      	b.n	800376e <Uart_WriteBuffer+0x4e>
	if(uart_bcounter >= (uart_buffer_size-1)) return;
 800376c:	bf00      	nop

}
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr
 8003778:	20000c40 	.word	0x20000c40
 800377c:	20000c3c 	.word	0x20000c3c
 8003780:	2000083c 	.word	0x2000083c

08003784 <Uart_ReadBuffer>:
/* @brief read data byte from FIFO
 *
 * @return one element uint8_t data 
 */
uint8_t Uart_ReadBuffer()
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
	uint8_t data = uart_buffer[uart_rpointer];
 800378a:	4b10      	ldr	r3, [pc, #64]	; (80037cc <Uart_ReadBuffer+0x48>)
 800378c:	881b      	ldrh	r3, [r3, #0]
 800378e:	461a      	mov	r2, r3
 8003790:	4b0f      	ldr	r3, [pc, #60]	; (80037d0 <Uart_ReadBuffer+0x4c>)
 8003792:	5c9b      	ldrb	r3, [r3, r2]
 8003794:	71fb      	strb	r3, [r7, #7]
	uart_bcounter--;
 8003796:	4b0f      	ldr	r3, [pc, #60]	; (80037d4 <Uart_ReadBuffer+0x50>)
 8003798:	881b      	ldrh	r3, [r3, #0]
 800379a:	3b01      	subs	r3, #1
 800379c:	b29a      	uxth	r2, r3
 800379e:	4b0d      	ldr	r3, [pc, #52]	; (80037d4 <Uart_ReadBuffer+0x50>)
 80037a0:	801a      	strh	r2, [r3, #0]
	uart_rpointer++;
 80037a2:	4b0a      	ldr	r3, [pc, #40]	; (80037cc <Uart_ReadBuffer+0x48>)
 80037a4:	881b      	ldrh	r3, [r3, #0]
 80037a6:	3301      	adds	r3, #1
 80037a8:	b29a      	uxth	r2, r3
 80037aa:	4b08      	ldr	r3, [pc, #32]	; (80037cc <Uart_ReadBuffer+0x48>)
 80037ac:	801a      	strh	r2, [r3, #0]
	if(uart_rpointer > uart_buffer_size - 1) uart_rpointer = 0;
 80037ae:	4b07      	ldr	r3, [pc, #28]	; (80037cc <Uart_ReadBuffer+0x48>)
 80037b0:	881b      	ldrh	r3, [r3, #0]
 80037b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037b6:	d302      	bcc.n	80037be <Uart_ReadBuffer+0x3a>
 80037b8:	4b04      	ldr	r3, [pc, #16]	; (80037cc <Uart_ReadBuffer+0x48>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	801a      	strh	r2, [r3, #0]

	return data;
 80037be:	79fb      	ldrb	r3, [r7, #7]
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr
 80037cc:	20000c3e 	.word	0x20000c3e
 80037d0:	2000083c 	.word	0x2000083c
 80037d4:	20000c40 	.word	0x20000c40

080037d8 <Uart_Send>:
 * @param data -> pointer on data buffer with message
 * @param size -> lenght of data buffer
 *
 */
void Uart_Send(char *data, uint16_t size)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
 80037e0:	460b      	mov	r3, r1
 80037e2:	807b      	strh	r3, [r7, #2]

	HAL_UART_Transmit(&huart2, (uint8_t *)data, size,100);
 80037e4:	887a      	ldrh	r2, [r7, #2]
 80037e6:	2364      	movs	r3, #100	; 0x64
 80037e8:	6879      	ldr	r1, [r7, #4]
 80037ea:	4803      	ldr	r0, [pc, #12]	; (80037f8 <Uart_Send+0x20>)
 80037ec:	f003 f9ff 	bl	8006bee <HAL_UART_Transmit>
}
 80037f0:	bf00      	nop
 80037f2:	3708      	adds	r7, #8
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	20000e8c 	.word	0x20000e8c

080037fc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003802:	463b      	mov	r3, r7
 8003804:	2200      	movs	r2, #0
 8003806:	601a      	str	r2, [r3, #0]
 8003808:	605a      	str	r2, [r3, #4]
 800380a:	609a      	str	r2, [r3, #8]
 800380c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800380e:	4b21      	ldr	r3, [pc, #132]	; (8003894 <MX_ADC1_Init+0x98>)
 8003810:	4a21      	ldr	r2, [pc, #132]	; (8003898 <MX_ADC1_Init+0x9c>)
 8003812:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003814:	4b1f      	ldr	r3, [pc, #124]	; (8003894 <MX_ADC1_Init+0x98>)
 8003816:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800381a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800381c:	4b1d      	ldr	r3, [pc, #116]	; (8003894 <MX_ADC1_Init+0x98>)
 800381e:	2200      	movs	r2, #0
 8003820:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8003822:	4b1c      	ldr	r3, [pc, #112]	; (8003894 <MX_ADC1_Init+0x98>)
 8003824:	2200      	movs	r2, #0
 8003826:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003828:	4b1a      	ldr	r3, [pc, #104]	; (8003894 <MX_ADC1_Init+0x98>)
 800382a:	2200      	movs	r2, #0
 800382c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800382e:	4b19      	ldr	r3, [pc, #100]	; (8003894 <MX_ADC1_Init+0x98>)
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003836:	4b17      	ldr	r3, [pc, #92]	; (8003894 <MX_ADC1_Init+0x98>)
 8003838:	2200      	movs	r2, #0
 800383a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800383c:	4b15      	ldr	r3, [pc, #84]	; (8003894 <MX_ADC1_Init+0x98>)
 800383e:	4a17      	ldr	r2, [pc, #92]	; (800389c <MX_ADC1_Init+0xa0>)
 8003840:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003842:	4b14      	ldr	r3, [pc, #80]	; (8003894 <MX_ADC1_Init+0x98>)
 8003844:	2200      	movs	r2, #0
 8003846:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003848:	4b12      	ldr	r3, [pc, #72]	; (8003894 <MX_ADC1_Init+0x98>)
 800384a:	2201      	movs	r2, #1
 800384c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800384e:	4b11      	ldr	r3, [pc, #68]	; (8003894 <MX_ADC1_Init+0x98>)
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003856:	4b0f      	ldr	r3, [pc, #60]	; (8003894 <MX_ADC1_Init+0x98>)
 8003858:	2201      	movs	r2, #1
 800385a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800385c:	480d      	ldr	r0, [pc, #52]	; (8003894 <MX_ADC1_Init+0x98>)
 800385e:	f000 fe85 	bl	800456c <HAL_ADC_Init>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d001      	beq.n	800386c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003868:	f000 f9f2 	bl	8003c50 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800386c:	2300      	movs	r3, #0
 800386e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003870:	2301      	movs	r3, #1
 8003872:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003874:	2300      	movs	r3, #0
 8003876:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003878:	463b      	mov	r3, r7
 800387a:	4619      	mov	r1, r3
 800387c:	4805      	ldr	r0, [pc, #20]	; (8003894 <MX_ADC1_Init+0x98>)
 800387e:	f000 feb9 	bl	80045f4 <HAL_ADC_ConfigChannel>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d001      	beq.n	800388c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003888:	f000 f9e2 	bl	8003c50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800388c:	bf00      	nop
 800388e:	3710      	adds	r7, #16
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}
 8003894:	20000c44 	.word	0x20000c44
 8003898:	40012000 	.word	0x40012000
 800389c:	0f000001 	.word	0x0f000001

080038a0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b08a      	sub	sp, #40	; 0x28
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038a8:	f107 0314 	add.w	r3, r7, #20
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]
 80038b0:	605a      	str	r2, [r3, #4]
 80038b2:	609a      	str	r2, [r3, #8]
 80038b4:	60da      	str	r2, [r3, #12]
 80038b6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a17      	ldr	r2, [pc, #92]	; (800391c <HAL_ADC_MspInit+0x7c>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d127      	bne.n	8003912 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80038c2:	2300      	movs	r3, #0
 80038c4:	613b      	str	r3, [r7, #16]
 80038c6:	4b16      	ldr	r3, [pc, #88]	; (8003920 <HAL_ADC_MspInit+0x80>)
 80038c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ca:	4a15      	ldr	r2, [pc, #84]	; (8003920 <HAL_ADC_MspInit+0x80>)
 80038cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038d0:	6453      	str	r3, [r2, #68]	; 0x44
 80038d2:	4b13      	ldr	r3, [pc, #76]	; (8003920 <HAL_ADC_MspInit+0x80>)
 80038d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038da:	613b      	str	r3, [r7, #16]
 80038dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038de:	2300      	movs	r3, #0
 80038e0:	60fb      	str	r3, [r7, #12]
 80038e2:	4b0f      	ldr	r3, [pc, #60]	; (8003920 <HAL_ADC_MspInit+0x80>)
 80038e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e6:	4a0e      	ldr	r2, [pc, #56]	; (8003920 <HAL_ADC_MspInit+0x80>)
 80038e8:	f043 0301 	orr.w	r3, r3, #1
 80038ec:	6313      	str	r3, [r2, #48]	; 0x30
 80038ee:	4b0c      	ldr	r3, [pc, #48]	; (8003920 <HAL_ADC_MspInit+0x80>)
 80038f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	60fb      	str	r3, [r7, #12]
 80038f8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80038fa:	2303      	movs	r3, #3
 80038fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038fe:	2303      	movs	r3, #3
 8003900:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003902:	2300      	movs	r3, #0
 8003904:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003906:	f107 0314 	add.w	r3, r7, #20
 800390a:	4619      	mov	r1, r3
 800390c:	4805      	ldr	r0, [pc, #20]	; (8003924 <HAL_ADC_MspInit+0x84>)
 800390e:	f001 f9b1 	bl	8004c74 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003912:	bf00      	nop
 8003914:	3728      	adds	r7, #40	; 0x28
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	40012000 	.word	0x40012000
 8003920:	40023800 	.word	0x40023800
 8003924:	40020000 	.word	0x40020000

08003928 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b088      	sub	sp, #32
 800392c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800392e:	f107 030c 	add.w	r3, r7, #12
 8003932:	2200      	movs	r2, #0
 8003934:	601a      	str	r2, [r3, #0]
 8003936:	605a      	str	r2, [r3, #4]
 8003938:	609a      	str	r2, [r3, #8]
 800393a:	60da      	str	r2, [r3, #12]
 800393c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800393e:	2300      	movs	r3, #0
 8003940:	60bb      	str	r3, [r7, #8]
 8003942:	4b42      	ldr	r3, [pc, #264]	; (8003a4c <MX_GPIO_Init+0x124>)
 8003944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003946:	4a41      	ldr	r2, [pc, #260]	; (8003a4c <MX_GPIO_Init+0x124>)
 8003948:	f043 0304 	orr.w	r3, r3, #4
 800394c:	6313      	str	r3, [r2, #48]	; 0x30
 800394e:	4b3f      	ldr	r3, [pc, #252]	; (8003a4c <MX_GPIO_Init+0x124>)
 8003950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003952:	f003 0304 	and.w	r3, r3, #4
 8003956:	60bb      	str	r3, [r7, #8]
 8003958:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800395a:	2300      	movs	r3, #0
 800395c:	607b      	str	r3, [r7, #4]
 800395e:	4b3b      	ldr	r3, [pc, #236]	; (8003a4c <MX_GPIO_Init+0x124>)
 8003960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003962:	4a3a      	ldr	r2, [pc, #232]	; (8003a4c <MX_GPIO_Init+0x124>)
 8003964:	f043 0301 	orr.w	r3, r3, #1
 8003968:	6313      	str	r3, [r2, #48]	; 0x30
 800396a:	4b38      	ldr	r3, [pc, #224]	; (8003a4c <MX_GPIO_Init+0x124>)
 800396c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	607b      	str	r3, [r7, #4]
 8003974:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	603b      	str	r3, [r7, #0]
 800397a:	4b34      	ldr	r3, [pc, #208]	; (8003a4c <MX_GPIO_Init+0x124>)
 800397c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800397e:	4a33      	ldr	r2, [pc, #204]	; (8003a4c <MX_GPIO_Init+0x124>)
 8003980:	f043 0302 	orr.w	r3, r3, #2
 8003984:	6313      	str	r3, [r2, #48]	; 0x30
 8003986:	4b31      	ldr	r3, [pc, #196]	; (8003a4c <MX_GPIO_Init+0x124>)
 8003988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	603b      	str	r3, [r7, #0]
 8003990:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SWREV_3_Pin|SWREV_2_Pin|SWREV_1_Pin|SWDIR_3_Pin
 8003992:	2200      	movs	r2, #0
 8003994:	f24e 210f 	movw	r1, #57871	; 0xe20f
 8003998:	482d      	ldr	r0, [pc, #180]	; (8003a50 <MX_GPIO_Init+0x128>)
 800399a:	f001 fb07 	bl	8004fac <HAL_GPIO_WritePin>
                          |SWDIR_2_Pin|SWDIR_1_Pin|EN_1_Pin|LED_0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|LED_1_Pin|EXT_0_Pin|EXT_1_Pin
 800399e:	2200      	movs	r2, #0
 80039a0:	f648 3110 	movw	r1, #35600	; 0x8b10
 80039a4:	482b      	ldr	r0, [pc, #172]	; (8003a54 <MX_GPIO_Init+0x12c>)
 80039a6:	f001 fb01 	bl	8004fac <HAL_GPIO_WritePin>
                          |SPI3_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PWR_EN_Pin|SPI2_CS_Pin|W55_RST_Pin|W55_INT_Pin
 80039aa:	2200      	movs	r2, #0
 80039ac:	f241 7138 	movw	r1, #5944	; 0x1738
 80039b0:	4829      	ldr	r0, [pc, #164]	; (8003a58 <MX_GPIO_Init+0x130>)
 80039b2:	f001 fafb 	bl	8004fac <HAL_GPIO_WritePin>
                          |LED_2_Pin|EN_3_Pin|EN_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = SWREV_3_Pin|SWREV_2_Pin|SWREV_1_Pin|SWDIR_3_Pin
 80039b6:	f24e 230f 	movw	r3, #57871	; 0xe20f
 80039ba:	60fb      	str	r3, [r7, #12]
                          |SWDIR_2_Pin|SWDIR_1_Pin|EN_1_Pin|LED_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039bc:	2301      	movs	r3, #1
 80039be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c0:	2300      	movs	r3, #0
 80039c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039c4:	2300      	movs	r3, #0
 80039c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039c8:	f107 030c 	add.w	r3, r7, #12
 80039cc:	4619      	mov	r1, r3
 80039ce:	4820      	ldr	r0, [pc, #128]	; (8003a50 <MX_GPIO_Init+0x128>)
 80039d0:	f001 f950 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|LED_1_Pin|EXT_0_Pin|EXT_1_Pin
 80039d4:	f648 3310 	movw	r3, #35600	; 0x8b10
 80039d8:	60fb      	str	r3, [r7, #12]
                          |SPI3_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039da:	2301      	movs	r3, #1
 80039dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039de:	2300      	movs	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039e2:	2300      	movs	r3, #0
 80039e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039e6:	f107 030c 	add.w	r3, r7, #12
 80039ea:	4619      	mov	r1, r3
 80039ec:	4819      	ldr	r0, [pc, #100]	; (8003a54 <MX_GPIO_Init+0x12c>)
 80039ee:	f001 f941 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = PG_1_Pin|PG_2_Pin|OC_1_Pin|OC_2_Pin
 80039f2:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 80039f6:	60fb      	str	r3, [r7, #12]
                          |OC_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039f8:	2300      	movs	r3, #0
 80039fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039fc:	2300      	movs	r3, #0
 80039fe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a00:	f107 030c 	add.w	r3, r7, #12
 8003a04:	4619      	mov	r1, r3
 8003a06:	4812      	ldr	r0, [pc, #72]	; (8003a50 <MX_GPIO_Init+0x128>)
 8003a08:	f001 f934 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PG_3_Pin;
 8003a0c:	2304      	movs	r3, #4
 8003a0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a10:	2300      	movs	r3, #0
 8003a12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a14:	2300      	movs	r3, #0
 8003a16:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PG_3_GPIO_Port, &GPIO_InitStruct);
 8003a18:	f107 030c 	add.w	r3, r7, #12
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	480e      	ldr	r0, [pc, #56]	; (8003a58 <MX_GPIO_Init+0x130>)
 8003a20:	f001 f928 	bl	8004c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = PWR_EN_Pin|SPI2_CS_Pin|W55_RST_Pin|W55_INT_Pin
 8003a24:	f241 7338 	movw	r3, #5944	; 0x1738
 8003a28:	60fb      	str	r3, [r7, #12]
                          |LED_2_Pin|EN_3_Pin|EN_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a32:	2300      	movs	r3, #0
 8003a34:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a36:	f107 030c 	add.w	r3, r7, #12
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	4806      	ldr	r0, [pc, #24]	; (8003a58 <MX_GPIO_Init+0x130>)
 8003a3e:	f001 f919 	bl	8004c74 <HAL_GPIO_Init>

}
 8003a42:	bf00      	nop
 8003a44:	3720      	adds	r7, #32
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	40023800 	.word	0x40023800
 8003a50:	40020800 	.word	0x40020800
 8003a54:	40020000 	.word	0x40020000
 8003a58:	40020400 	.word	0x40020400

08003a5c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003a60:	4b12      	ldr	r3, [pc, #72]	; (8003aac <MX_I2C1_Init+0x50>)
 8003a62:	4a13      	ldr	r2, [pc, #76]	; (8003ab0 <MX_I2C1_Init+0x54>)
 8003a64:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003a66:	4b11      	ldr	r3, [pc, #68]	; (8003aac <MX_I2C1_Init+0x50>)
 8003a68:	4a12      	ldr	r2, [pc, #72]	; (8003ab4 <MX_I2C1_Init+0x58>)
 8003a6a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003a6c:	4b0f      	ldr	r3, [pc, #60]	; (8003aac <MX_I2C1_Init+0x50>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003a72:	4b0e      	ldr	r3, [pc, #56]	; (8003aac <MX_I2C1_Init+0x50>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003a78:	4b0c      	ldr	r3, [pc, #48]	; (8003aac <MX_I2C1_Init+0x50>)
 8003a7a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003a7e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003a80:	4b0a      	ldr	r3, [pc, #40]	; (8003aac <MX_I2C1_Init+0x50>)
 8003a82:	2200      	movs	r2, #0
 8003a84:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003a86:	4b09      	ldr	r3, [pc, #36]	; (8003aac <MX_I2C1_Init+0x50>)
 8003a88:	2200      	movs	r2, #0
 8003a8a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003a8c:	4b07      	ldr	r3, [pc, #28]	; (8003aac <MX_I2C1_Init+0x50>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003a92:	4b06      	ldr	r3, [pc, #24]	; (8003aac <MX_I2C1_Init+0x50>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003a98:	4804      	ldr	r0, [pc, #16]	; (8003aac <MX_I2C1_Init+0x50>)
 8003a9a:	f001 faa1 	bl	8004fe0 <HAL_I2C_Init>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d001      	beq.n	8003aa8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003aa4:	f000 f8d4 	bl	8003c50 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003aa8:	bf00      	nop
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	20000c8c 	.word	0x20000c8c
 8003ab0:	40005400 	.word	0x40005400
 8003ab4:	000186a0 	.word	0x000186a0

08003ab8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b08a      	sub	sp, #40	; 0x28
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac0:	f107 0314 	add.w	r3, r7, #20
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	601a      	str	r2, [r3, #0]
 8003ac8:	605a      	str	r2, [r3, #4]
 8003aca:	609a      	str	r2, [r3, #8]
 8003acc:	60da      	str	r2, [r3, #12]
 8003ace:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a19      	ldr	r2, [pc, #100]	; (8003b3c <HAL_I2C_MspInit+0x84>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d12b      	bne.n	8003b32 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ada:	2300      	movs	r3, #0
 8003adc:	613b      	str	r3, [r7, #16]
 8003ade:	4b18      	ldr	r3, [pc, #96]	; (8003b40 <HAL_I2C_MspInit+0x88>)
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae2:	4a17      	ldr	r2, [pc, #92]	; (8003b40 <HAL_I2C_MspInit+0x88>)
 8003ae4:	f043 0302 	orr.w	r3, r3, #2
 8003ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8003aea:	4b15      	ldr	r3, [pc, #84]	; (8003b40 <HAL_I2C_MspInit+0x88>)
 8003aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	613b      	str	r3, [r7, #16]
 8003af4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003af6:	23c0      	movs	r3, #192	; 0xc0
 8003af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003afa:	2312      	movs	r3, #18
 8003afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003afe:	2300      	movs	r3, #0
 8003b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b02:	2303      	movs	r3, #3
 8003b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b06:	2304      	movs	r3, #4
 8003b08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b0a:	f107 0314 	add.w	r3, r7, #20
 8003b0e:	4619      	mov	r1, r3
 8003b10:	480c      	ldr	r0, [pc, #48]	; (8003b44 <HAL_I2C_MspInit+0x8c>)
 8003b12:	f001 f8af 	bl	8004c74 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003b16:	2300      	movs	r3, #0
 8003b18:	60fb      	str	r3, [r7, #12]
 8003b1a:	4b09      	ldr	r3, [pc, #36]	; (8003b40 <HAL_I2C_MspInit+0x88>)
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b1e:	4a08      	ldr	r2, [pc, #32]	; (8003b40 <HAL_I2C_MspInit+0x88>)
 8003b20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003b24:	6413      	str	r3, [r2, #64]	; 0x40
 8003b26:	4b06      	ldr	r3, [pc, #24]	; (8003b40 <HAL_I2C_MspInit+0x88>)
 8003b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b2e:	60fb      	str	r3, [r7, #12]
 8003b30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003b32:	bf00      	nop
 8003b34:	3728      	adds	r7, #40	; 0x28
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	40005400 	.word	0x40005400
 8003b40:	40023800 	.word	0x40023800
 8003b44:	40020400 	.word	0x40020400

08003b48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003b4c:	f000 fc9c 	bl	8004488 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003b50:	f000 f816 	bl	8003b80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003b54:	f7ff fee8 	bl	8003928 <MX_GPIO_Init>
  MX_ADC1_Init();
 8003b58:	f7ff fe50 	bl	80037fc <MX_ADC1_Init>
  MX_I2C1_Init();
 8003b5c:	f7ff ff7e 	bl	8003a5c <MX_I2C1_Init>
  MX_SPI1_Init();
 8003b60:	f000 f87c 	bl	8003c5c <MX_SPI1_Init>
  MX_SPI2_Init();
 8003b64:	f000 f8b0 	bl	8003cc8 <MX_SPI2_Init>
  MX_SPI3_Init();
 8003b68:	f000 f8e4 	bl	8003d34 <MX_SPI3_Init>
  MX_SPI5_Init();
 8003b6c:	f000 f918 	bl	8003da0 <MX_SPI5_Init>
  MX_USART2_UART_Init();
 8003b70:	f000 fbe6 	bl	8004340 <MX_USART2_UART_Init>
  MX_TIM10_Init();
 8003b74:	f000 fb98 	bl	80042a8 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

  application_main();
 8003b78:	f7fd fa46 	bl	8001008 <application_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003b7c:	e7fe      	b.n	8003b7c <main+0x34>
	...

08003b80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b094      	sub	sp, #80	; 0x50
 8003b84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003b86:	f107 0320 	add.w	r3, r7, #32
 8003b8a:	2230      	movs	r2, #48	; 0x30
 8003b8c:	2100      	movs	r1, #0
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f004 fd80 	bl	8008694 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003b94:	f107 030c 	add.w	r3, r7, #12
 8003b98:	2200      	movs	r2, #0
 8003b9a:	601a      	str	r2, [r3, #0]
 8003b9c:	605a      	str	r2, [r3, #4]
 8003b9e:	609a      	str	r2, [r3, #8]
 8003ba0:	60da      	str	r2, [r3, #12]
 8003ba2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	60bb      	str	r3, [r7, #8]
 8003ba8:	4b27      	ldr	r3, [pc, #156]	; (8003c48 <SystemClock_Config+0xc8>)
 8003baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bac:	4a26      	ldr	r2, [pc, #152]	; (8003c48 <SystemClock_Config+0xc8>)
 8003bae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bb2:	6413      	str	r3, [r2, #64]	; 0x40
 8003bb4:	4b24      	ldr	r3, [pc, #144]	; (8003c48 <SystemClock_Config+0xc8>)
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bbc:	60bb      	str	r3, [r7, #8]
 8003bbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	607b      	str	r3, [r7, #4]
 8003bc4:	4b21      	ldr	r3, [pc, #132]	; (8003c4c <SystemClock_Config+0xcc>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a20      	ldr	r2, [pc, #128]	; (8003c4c <SystemClock_Config+0xcc>)
 8003bca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003bce:	6013      	str	r3, [r2, #0]
 8003bd0:	4b1e      	ldr	r3, [pc, #120]	; (8003c4c <SystemClock_Config+0xcc>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003bd8:	607b      	str	r3, [r7, #4]
 8003bda:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003bdc:	2302      	movs	r3, #2
 8003bde:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003be0:	2301      	movs	r3, #1
 8003be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003be4:	2310      	movs	r3, #16
 8003be6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003be8:	2302      	movs	r3, #2
 8003bea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003bec:	2300      	movs	r3, #0
 8003bee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003bf0:	2308      	movs	r3, #8
 8003bf2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8003bf4:	2364      	movs	r3, #100	; 0x64
 8003bf6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003bfc:	2304      	movs	r3, #4
 8003bfe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c00:	f107 0320 	add.w	r3, r7, #32
 8003c04:	4618      	mov	r0, r3
 8003c06:	f001 fb2f 	bl	8005268 <HAL_RCC_OscConfig>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003c10:	f000 f81e 	bl	8003c50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003c14:	230f      	movs	r3, #15
 8003c16:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c18:	2302      	movs	r3, #2
 8003c1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003c20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c24:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003c26:	2300      	movs	r3, #0
 8003c28:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003c2a:	f107 030c 	add.w	r3, r7, #12
 8003c2e:	2103      	movs	r1, #3
 8003c30:	4618      	mov	r0, r3
 8003c32:	f001 fd91 	bl	8005758 <HAL_RCC_ClockConfig>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d001      	beq.n	8003c40 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8003c3c:	f000 f808 	bl	8003c50 <Error_Handler>
  }
}
 8003c40:	bf00      	nop
 8003c42:	3750      	adds	r7, #80	; 0x50
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	40023800 	.word	0x40023800
 8003c4c:	40007000 	.word	0x40007000

08003c50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c50:	b480      	push	{r7}
 8003c52:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003c54:	b672      	cpsid	i
}
 8003c56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003c58:	e7fe      	b.n	8003c58 <Error_Handler+0x8>
	...

08003c5c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi3;
SPI_HandleTypeDef hspi5;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003c60:	4b17      	ldr	r3, [pc, #92]	; (8003cc0 <MX_SPI1_Init+0x64>)
 8003c62:	4a18      	ldr	r2, [pc, #96]	; (8003cc4 <MX_SPI1_Init+0x68>)
 8003c64:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003c66:	4b16      	ldr	r3, [pc, #88]	; (8003cc0 <MX_SPI1_Init+0x64>)
 8003c68:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003c6c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003c6e:	4b14      	ldr	r3, [pc, #80]	; (8003cc0 <MX_SPI1_Init+0x64>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003c74:	4b12      	ldr	r3, [pc, #72]	; (8003cc0 <MX_SPI1_Init+0x64>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c7a:	4b11      	ldr	r3, [pc, #68]	; (8003cc0 <MX_SPI1_Init+0x64>)
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003c80:	4b0f      	ldr	r3, [pc, #60]	; (8003cc0 <MX_SPI1_Init+0x64>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003c86:	4b0e      	ldr	r3, [pc, #56]	; (8003cc0 <MX_SPI1_Init+0x64>)
 8003c88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c8c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003c8e:	4b0c      	ldr	r3, [pc, #48]	; (8003cc0 <MX_SPI1_Init+0x64>)
 8003c90:	2228      	movs	r2, #40	; 0x28
 8003c92:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003c94:	4b0a      	ldr	r3, [pc, #40]	; (8003cc0 <MX_SPI1_Init+0x64>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003c9a:	4b09      	ldr	r3, [pc, #36]	; (8003cc0 <MX_SPI1_Init+0x64>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ca0:	4b07      	ldr	r3, [pc, #28]	; (8003cc0 <MX_SPI1_Init+0x64>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003ca6:	4b06      	ldr	r3, [pc, #24]	; (8003cc0 <MX_SPI1_Init+0x64>)
 8003ca8:	220a      	movs	r2, #10
 8003caa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003cac:	4804      	ldr	r0, [pc, #16]	; (8003cc0 <MX_SPI1_Init+0x64>)
 8003cae:	f001 ff33 	bl	8005b18 <HAL_SPI_Init>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d001      	beq.n	8003cbc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003cb8:	f7ff ffca 	bl	8003c50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003cbc:	bf00      	nop
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	20000ce0 	.word	0x20000ce0
 8003cc4:	40013000 	.word	0x40013000

08003cc8 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003ccc:	4b17      	ldr	r3, [pc, #92]	; (8003d2c <MX_SPI2_Init+0x64>)
 8003cce:	4a18      	ldr	r2, [pc, #96]	; (8003d30 <MX_SPI2_Init+0x68>)
 8003cd0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003cd2:	4b16      	ldr	r3, [pc, #88]	; (8003d2c <MX_SPI2_Init+0x64>)
 8003cd4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003cd8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003cda:	4b14      	ldr	r3, [pc, #80]	; (8003d2c <MX_SPI2_Init+0x64>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ce0:	4b12      	ldr	r3, [pc, #72]	; (8003d2c <MX_SPI2_Init+0x64>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ce6:	4b11      	ldr	r3, [pc, #68]	; (8003d2c <MX_SPI2_Init+0x64>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003cec:	4b0f      	ldr	r3, [pc, #60]	; (8003d2c <MX_SPI2_Init+0x64>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003cf2:	4b0e      	ldr	r3, [pc, #56]	; (8003d2c <MX_SPI2_Init+0x64>)
 8003cf4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cf8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003cfa:	4b0c      	ldr	r3, [pc, #48]	; (8003d2c <MX_SPI2_Init+0x64>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d00:	4b0a      	ldr	r3, [pc, #40]	; (8003d2c <MX_SPI2_Init+0x64>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d06:	4b09      	ldr	r3, [pc, #36]	; (8003d2c <MX_SPI2_Init+0x64>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d0c:	4b07      	ldr	r3, [pc, #28]	; (8003d2c <MX_SPI2_Init+0x64>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003d12:	4b06      	ldr	r3, [pc, #24]	; (8003d2c <MX_SPI2_Init+0x64>)
 8003d14:	220a      	movs	r2, #10
 8003d16:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003d18:	4804      	ldr	r0, [pc, #16]	; (8003d2c <MX_SPI2_Init+0x64>)
 8003d1a:	f001 fefd 	bl	8005b18 <HAL_SPI_Init>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003d24:	f7ff ff94 	bl	8003c50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003d28:	bf00      	nop
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	20000d38 	.word	0x20000d38
 8003d30:	40003800 	.word	0x40003800

08003d34 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8003d38:	4b17      	ldr	r3, [pc, #92]	; (8003d98 <MX_SPI3_Init+0x64>)
 8003d3a:	4a18      	ldr	r2, [pc, #96]	; (8003d9c <MX_SPI3_Init+0x68>)
 8003d3c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003d3e:	4b16      	ldr	r3, [pc, #88]	; (8003d98 <MX_SPI3_Init+0x64>)
 8003d40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003d44:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003d46:	4b14      	ldr	r3, [pc, #80]	; (8003d98 <MX_SPI3_Init+0x64>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d4c:	4b12      	ldr	r3, [pc, #72]	; (8003d98 <MX_SPI3_Init+0x64>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d52:	4b11      	ldr	r3, [pc, #68]	; (8003d98 <MX_SPI3_Init+0x64>)
 8003d54:	2200      	movs	r2, #0
 8003d56:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d58:	4b0f      	ldr	r3, [pc, #60]	; (8003d98 <MX_SPI3_Init+0x64>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003d5e:	4b0e      	ldr	r3, [pc, #56]	; (8003d98 <MX_SPI3_Init+0x64>)
 8003d60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d64:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003d66:	4b0c      	ldr	r3, [pc, #48]	; (8003d98 <MX_SPI3_Init+0x64>)
 8003d68:	2220      	movs	r2, #32
 8003d6a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d6c:	4b0a      	ldr	r3, [pc, #40]	; (8003d98 <MX_SPI3_Init+0x64>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d72:	4b09      	ldr	r3, [pc, #36]	; (8003d98 <MX_SPI3_Init+0x64>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d78:	4b07      	ldr	r3, [pc, #28]	; (8003d98 <MX_SPI3_Init+0x64>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003d7e:	4b06      	ldr	r3, [pc, #24]	; (8003d98 <MX_SPI3_Init+0x64>)
 8003d80:	220a      	movs	r2, #10
 8003d82:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003d84:	4804      	ldr	r0, [pc, #16]	; (8003d98 <MX_SPI3_Init+0x64>)
 8003d86:	f001 fec7 	bl	8005b18 <HAL_SPI_Init>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d001      	beq.n	8003d94 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003d90:	f7ff ff5e 	bl	8003c50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003d94:	bf00      	nop
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	20000d90 	.word	0x20000d90
 8003d9c:	40003c00 	.word	0x40003c00

08003da0 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8003da4:	4b17      	ldr	r3, [pc, #92]	; (8003e04 <MX_SPI5_Init+0x64>)
 8003da6:	4a18      	ldr	r2, [pc, #96]	; (8003e08 <MX_SPI5_Init+0x68>)
 8003da8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8003daa:	4b16      	ldr	r3, [pc, #88]	; (8003e04 <MX_SPI5_Init+0x64>)
 8003dac:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003db0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8003db2:	4b14      	ldr	r3, [pc, #80]	; (8003e04 <MX_SPI5_Init+0x64>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8003db8:	4b12      	ldr	r3, [pc, #72]	; (8003e04 <MX_SPI5_Init+0x64>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003dbe:	4b11      	ldr	r3, [pc, #68]	; (8003e04 <MX_SPI5_Init+0x64>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003dc4:	4b0f      	ldr	r3, [pc, #60]	; (8003e04 <MX_SPI5_Init+0x64>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003dca:	4b0e      	ldr	r3, [pc, #56]	; (8003e04 <MX_SPI5_Init+0x64>)
 8003dcc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8003dd0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003dd2:	4b0c      	ldr	r3, [pc, #48]	; (8003e04 <MX_SPI5_Init+0x64>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003dd8:	4b0a      	ldr	r3, [pc, #40]	; (8003e04 <MX_SPI5_Init+0x64>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8003dde:	4b09      	ldr	r3, [pc, #36]	; (8003e04 <MX_SPI5_Init+0x64>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003de4:	4b07      	ldr	r3, [pc, #28]	; (8003e04 <MX_SPI5_Init+0x64>)
 8003de6:	2200      	movs	r2, #0
 8003de8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8003dea:	4b06      	ldr	r3, [pc, #24]	; (8003e04 <MX_SPI5_Init+0x64>)
 8003dec:	220a      	movs	r2, #10
 8003dee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8003df0:	4804      	ldr	r0, [pc, #16]	; (8003e04 <MX_SPI5_Init+0x64>)
 8003df2:	f001 fe91 	bl	8005b18 <HAL_SPI_Init>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d001      	beq.n	8003e00 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8003dfc:	f7ff ff28 	bl	8003c50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8003e00:	bf00      	nop
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	20000de8 	.word	0x20000de8
 8003e08:	40015000 	.word	0x40015000

08003e0c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b090      	sub	sp, #64	; 0x40
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003e18:	2200      	movs	r2, #0
 8003e1a:	601a      	str	r2, [r3, #0]
 8003e1c:	605a      	str	r2, [r3, #4]
 8003e1e:	609a      	str	r2, [r3, #8]
 8003e20:	60da      	str	r2, [r3, #12]
 8003e22:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a74      	ldr	r2, [pc, #464]	; (8003ffc <HAL_SPI_MspInit+0x1f0>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d12c      	bne.n	8003e88 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003e2e:	2300      	movs	r3, #0
 8003e30:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e32:	4b73      	ldr	r3, [pc, #460]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e36:	4a72      	ldr	r2, [pc, #456]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003e38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e3c:	6453      	str	r3, [r2, #68]	; 0x44
 8003e3e:	4b70      	ldr	r3, [pc, #448]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e46:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e48:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e4e:	4b6c      	ldr	r3, [pc, #432]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e52:	4a6b      	ldr	r2, [pc, #428]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003e54:	f043 0301 	orr.w	r3, r3, #1
 8003e58:	6313      	str	r3, [r2, #48]	; 0x30
 8003e5a:	4b69      	ldr	r3, [pc, #420]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	627b      	str	r3, [r7, #36]	; 0x24
 8003e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003e66:	23e0      	movs	r3, #224	; 0xe0
 8003e68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e6a:	2302      	movs	r3, #2
 8003e6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e72:	2303      	movs	r3, #3
 8003e74:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003e76:	2305      	movs	r3, #5
 8003e78:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003e7e:	4619      	mov	r1, r3
 8003e80:	4860      	ldr	r0, [pc, #384]	; (8004004 <HAL_SPI_MspInit+0x1f8>)
 8003e82:	f000 fef7 	bl	8004c74 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8003e86:	e0b5      	b.n	8003ff4 <HAL_SPI_MspInit+0x1e8>
  else if(spiHandle->Instance==SPI2)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a5e      	ldr	r2, [pc, #376]	; (8004008 <HAL_SPI_MspInit+0x1fc>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d12d      	bne.n	8003eee <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003e92:	2300      	movs	r3, #0
 8003e94:	623b      	str	r3, [r7, #32]
 8003e96:	4b5a      	ldr	r3, [pc, #360]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e9a:	4a59      	ldr	r2, [pc, #356]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003e9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ea2:	4b57      	ldr	r3, [pc, #348]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003eaa:	623b      	str	r3, [r7, #32]
 8003eac:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003eae:	2300      	movs	r3, #0
 8003eb0:	61fb      	str	r3, [r7, #28]
 8003eb2:	4b53      	ldr	r3, [pc, #332]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb6:	4a52      	ldr	r2, [pc, #328]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003eb8:	f043 0302 	orr.w	r3, r3, #2
 8003ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8003ebe:	4b50      	ldr	r3, [pc, #320]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	61fb      	str	r3, [r7, #28]
 8003ec8:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003eca:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003ece:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ed0:	2302      	movs	r3, #2
 8003ed2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003edc:	2305      	movs	r3, #5
 8003ede:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ee0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	4849      	ldr	r0, [pc, #292]	; (800400c <HAL_SPI_MspInit+0x200>)
 8003ee8:	f000 fec4 	bl	8004c74 <HAL_GPIO_Init>
}
 8003eec:	e082      	b.n	8003ff4 <HAL_SPI_MspInit+0x1e8>
  else if(spiHandle->Instance==SPI3)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a47      	ldr	r2, [pc, #284]	; (8004010 <HAL_SPI_MspInit+0x204>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d12d      	bne.n	8003f54 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003ef8:	2300      	movs	r3, #0
 8003efa:	61bb      	str	r3, [r7, #24]
 8003efc:	4b40      	ldr	r3, [pc, #256]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f00:	4a3f      	ldr	r2, [pc, #252]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003f02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f06:	6413      	str	r3, [r2, #64]	; 0x40
 8003f08:	4b3d      	ldr	r3, [pc, #244]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f10:	61bb      	str	r3, [r7, #24]
 8003f12:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f14:	2300      	movs	r3, #0
 8003f16:	617b      	str	r3, [r7, #20]
 8003f18:	4b39      	ldr	r3, [pc, #228]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f1c:	4a38      	ldr	r2, [pc, #224]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003f1e:	f043 0304 	orr.w	r3, r3, #4
 8003f22:	6313      	str	r3, [r2, #48]	; 0x30
 8003f24:	4b36      	ldr	r3, [pc, #216]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f28:	f003 0304 	and.w	r3, r3, #4
 8003f2c:	617b      	str	r3, [r7, #20]
 8003f2e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003f30:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003f34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f36:	2302      	movs	r3, #2
 8003f38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003f42:	2306      	movs	r3, #6
 8003f44:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f46:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	4831      	ldr	r0, [pc, #196]	; (8004014 <HAL_SPI_MspInit+0x208>)
 8003f4e:	f000 fe91 	bl	8004c74 <HAL_GPIO_Init>
}
 8003f52:	e04f      	b.n	8003ff4 <HAL_SPI_MspInit+0x1e8>
  else if(spiHandle->Instance==SPI5)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a2f      	ldr	r2, [pc, #188]	; (8004018 <HAL_SPI_MspInit+0x20c>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d14a      	bne.n	8003ff4 <HAL_SPI_MspInit+0x1e8>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003f5e:	2300      	movs	r3, #0
 8003f60:	613b      	str	r3, [r7, #16]
 8003f62:	4b27      	ldr	r3, [pc, #156]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f66:	4a26      	ldr	r2, [pc, #152]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003f68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f6c:	6453      	str	r3, [r2, #68]	; 0x44
 8003f6e:	4b24      	ldr	r3, [pc, #144]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f76:	613b      	str	r3, [r7, #16]
 8003f78:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	60fb      	str	r3, [r7, #12]
 8003f7e:	4b20      	ldr	r3, [pc, #128]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f82:	4a1f      	ldr	r2, [pc, #124]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003f84:	f043 0302 	orr.w	r3, r3, #2
 8003f88:	6313      	str	r3, [r2, #48]	; 0x30
 8003f8a:	4b1d      	ldr	r3, [pc, #116]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	60fb      	str	r3, [r7, #12]
 8003f94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f96:	2300      	movs	r3, #0
 8003f98:	60bb      	str	r3, [r7, #8]
 8003f9a:	4b19      	ldr	r3, [pc, #100]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9e:	4a18      	ldr	r2, [pc, #96]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003fa0:	f043 0301 	orr.w	r3, r3, #1
 8003fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8003fa6:	4b16      	ldr	r3, [pc, #88]	; (8004000 <HAL_SPI_MspInit+0x1f4>)
 8003fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	60bb      	str	r3, [r7, #8]
 8003fb0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fb6:	2302      	movs	r3, #2
 8003fb8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8003fc2:	2306      	movs	r3, #6
 8003fc4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fca:	4619      	mov	r1, r3
 8003fcc:	480f      	ldr	r0, [pc, #60]	; (800400c <HAL_SPI_MspInit+0x200>)
 8003fce:	f000 fe51 	bl	8004c74 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8003fd2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fd8:	2302      	movs	r3, #2
 8003fda:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8003fe4:	2306      	movs	r3, #6
 8003fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fe8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fec:	4619      	mov	r1, r3
 8003fee:	4805      	ldr	r0, [pc, #20]	; (8004004 <HAL_SPI_MspInit+0x1f8>)
 8003ff0:	f000 fe40 	bl	8004c74 <HAL_GPIO_Init>
}
 8003ff4:	bf00      	nop
 8003ff6:	3740      	adds	r7, #64	; 0x40
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	40013000 	.word	0x40013000
 8004000:	40023800 	.word	0x40023800
 8004004:	40020000 	.word	0x40020000
 8004008:	40003800 	.word	0x40003800
 800400c:	40020400 	.word	0x40020400
 8004010:	40003c00 	.word	0x40003c00
 8004014:	40020800 	.word	0x40020800
 8004018:	40015000 	.word	0x40015000

0800401c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800401c:	b480      	push	{r7}
 800401e:	b083      	sub	sp, #12
 8004020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004022:	2300      	movs	r3, #0
 8004024:	607b      	str	r3, [r7, #4]
 8004026:	4b10      	ldr	r3, [pc, #64]	; (8004068 <HAL_MspInit+0x4c>)
 8004028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800402a:	4a0f      	ldr	r2, [pc, #60]	; (8004068 <HAL_MspInit+0x4c>)
 800402c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004030:	6453      	str	r3, [r2, #68]	; 0x44
 8004032:	4b0d      	ldr	r3, [pc, #52]	; (8004068 <HAL_MspInit+0x4c>)
 8004034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004036:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800403a:	607b      	str	r3, [r7, #4]
 800403c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800403e:	2300      	movs	r3, #0
 8004040:	603b      	str	r3, [r7, #0]
 8004042:	4b09      	ldr	r3, [pc, #36]	; (8004068 <HAL_MspInit+0x4c>)
 8004044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004046:	4a08      	ldr	r2, [pc, #32]	; (8004068 <HAL_MspInit+0x4c>)
 8004048:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800404c:	6413      	str	r3, [r2, #64]	; 0x40
 800404e:	4b06      	ldr	r3, [pc, #24]	; (8004068 <HAL_MspInit+0x4c>)
 8004050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004056:	603b      	str	r3, [r7, #0]
 8004058:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800405a:	bf00      	nop
 800405c:	370c      	adds	r7, #12
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop
 8004068:	40023800 	.word	0x40023800

0800406c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800406c:	b480      	push	{r7}
 800406e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004070:	e7fe      	b.n	8004070 <NMI_Handler+0x4>

08004072 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004072:	b480      	push	{r7}
 8004074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004076:	e7fe      	b.n	8004076 <HardFault_Handler+0x4>

08004078 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004078:	b480      	push	{r7}
 800407a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800407c:	e7fe      	b.n	800407c <MemManage_Handler+0x4>

0800407e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800407e:	b480      	push	{r7}
 8004080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004082:	e7fe      	b.n	8004082 <BusFault_Handler+0x4>

08004084 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004084:	b480      	push	{r7}
 8004086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004088:	e7fe      	b.n	8004088 <UsageFault_Handler+0x4>

0800408a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800408a:	b480      	push	{r7}
 800408c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800408e:	bf00      	nop
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004098:	b480      	push	{r7}
 800409a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800409c:	bf00      	nop
 800409e:	46bd      	mov	sp, r7
 80040a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a4:	4770      	bx	lr

080040a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80040a6:	b480      	push	{r7}
 80040a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80040aa:	bf00      	nop
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80040b8:	f000 fa38 	bl	800452c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80040bc:	bf00      	nop
 80040be:	bd80      	pop	{r7, pc}

080040c0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80040c4:	4802      	ldr	r0, [pc, #8]	; (80040d0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80040c6:	f002 fb81 	bl	80067cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80040ca:	bf00      	nop
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	20000e44 	.word	0x20000e44

080040d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	USART2->SR &= ~USART_SR_RXNE_Msk;
 80040d8:	4b06      	ldr	r3, [pc, #24]	; (80040f4 <USART2_IRQHandler+0x20>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a05      	ldr	r2, [pc, #20]	; (80040f4 <USART2_IRQHandler+0x20>)
 80040de:	f023 0320 	bic.w	r3, r3, #32
 80040e2:	6013      	str	r3, [r2, #0]
	Uart_WriteBuffer(USART2->DR);
 80040e4:	4b03      	ldr	r3, [pc, #12]	; (80040f4 <USART2_IRQHandler+0x20>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7ff fb18 	bl	8003720 <Uart_WriteBuffer>

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80040f0:	bf00      	nop
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	40004400 	.word	0x40004400

080040f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	af00      	add	r7, sp, #0
  return 1;
 80040fc:	2301      	movs	r3, #1
}
 80040fe:	4618      	mov	r0, r3
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <_kill>:

int _kill(int pid, int sig)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004112:	f004 fa7f 	bl	8008614 <__errno>
 8004116:	4603      	mov	r3, r0
 8004118:	2216      	movs	r2, #22
 800411a:	601a      	str	r2, [r3, #0]
  return -1;
 800411c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004120:	4618      	mov	r0, r3
 8004122:	3708      	adds	r7, #8
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}

08004128 <_exit>:

void _exit (int status)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b082      	sub	sp, #8
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004130:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	f7ff ffe7 	bl	8004108 <_kill>
  while (1) {}    /* Make sure we hang here */
 800413a:	e7fe      	b.n	800413a <_exit+0x12>

0800413c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004148:	2300      	movs	r3, #0
 800414a:	617b      	str	r3, [r7, #20]
 800414c:	e00a      	b.n	8004164 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800414e:	f3af 8000 	nop.w
 8004152:	4601      	mov	r1, r0
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	1c5a      	adds	r2, r3, #1
 8004158:	60ba      	str	r2, [r7, #8]
 800415a:	b2ca      	uxtb	r2, r1
 800415c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	3301      	adds	r3, #1
 8004162:	617b      	str	r3, [r7, #20]
 8004164:	697a      	ldr	r2, [r7, #20]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	429a      	cmp	r2, r3
 800416a:	dbf0      	blt.n	800414e <_read+0x12>
  }

  return len;
 800416c:	687b      	ldr	r3, [r7, #4]
}
 800416e:	4618      	mov	r0, r3
 8004170:	3718      	adds	r7, #24
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}

08004176 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b086      	sub	sp, #24
 800417a:	af00      	add	r7, sp, #0
 800417c:	60f8      	str	r0, [r7, #12]
 800417e:	60b9      	str	r1, [r7, #8]
 8004180:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004182:	2300      	movs	r3, #0
 8004184:	617b      	str	r3, [r7, #20]
 8004186:	e009      	b.n	800419c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	1c5a      	adds	r2, r3, #1
 800418c:	60ba      	str	r2, [r7, #8]
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	4618      	mov	r0, r3
 8004192:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	3301      	adds	r3, #1
 800419a:	617b      	str	r3, [r7, #20]
 800419c:	697a      	ldr	r2, [r7, #20]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	dbf1      	blt.n	8004188 <_write+0x12>
  }
  return len;
 80041a4:	687b      	ldr	r3, [r7, #4]
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3718      	adds	r7, #24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <_close>:

int _close(int file)
{
 80041ae:	b480      	push	{r7}
 80041b0:	b083      	sub	sp, #12
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80041b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	370c      	adds	r7, #12
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr

080041c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80041c6:	b480      	push	{r7}
 80041c8:	b083      	sub	sp, #12
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
 80041ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80041d6:	605a      	str	r2, [r3, #4]
  return 0;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	370c      	adds	r7, #12
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <_isatty>:

int _isatty(int file)
{
 80041e6:	b480      	push	{r7}
 80041e8:	b083      	sub	sp, #12
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80041ee:	2301      	movs	r3, #1
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	370c      	adds	r7, #12
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr

080041fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b085      	sub	sp, #20
 8004200:	af00      	add	r7, sp, #0
 8004202:	60f8      	str	r0, [r7, #12]
 8004204:	60b9      	str	r1, [r7, #8]
 8004206:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004208:	2300      	movs	r3, #0
}
 800420a:	4618      	mov	r0, r3
 800420c:	3714      	adds	r7, #20
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr
	...

08004218 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b086      	sub	sp, #24
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004220:	4a14      	ldr	r2, [pc, #80]	; (8004274 <_sbrk+0x5c>)
 8004222:	4b15      	ldr	r3, [pc, #84]	; (8004278 <_sbrk+0x60>)
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800422c:	4b13      	ldr	r3, [pc, #76]	; (800427c <_sbrk+0x64>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d102      	bne.n	800423a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004234:	4b11      	ldr	r3, [pc, #68]	; (800427c <_sbrk+0x64>)
 8004236:	4a12      	ldr	r2, [pc, #72]	; (8004280 <_sbrk+0x68>)
 8004238:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800423a:	4b10      	ldr	r3, [pc, #64]	; (800427c <_sbrk+0x64>)
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	4413      	add	r3, r2
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	429a      	cmp	r2, r3
 8004246:	d207      	bcs.n	8004258 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004248:	f004 f9e4 	bl	8008614 <__errno>
 800424c:	4603      	mov	r3, r0
 800424e:	220c      	movs	r2, #12
 8004250:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004252:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004256:	e009      	b.n	800426c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004258:	4b08      	ldr	r3, [pc, #32]	; (800427c <_sbrk+0x64>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800425e:	4b07      	ldr	r3, [pc, #28]	; (800427c <_sbrk+0x64>)
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4413      	add	r3, r2
 8004266:	4a05      	ldr	r2, [pc, #20]	; (800427c <_sbrk+0x64>)
 8004268:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800426a:	68fb      	ldr	r3, [r7, #12]
}
 800426c:	4618      	mov	r0, r3
 800426e:	3718      	adds	r7, #24
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}
 8004274:	20020000 	.word	0x20020000
 8004278:	00000400 	.word	0x00000400
 800427c:	20000e40 	.word	0x20000e40
 8004280:	20000f08 	.word	0x20000f08

08004284 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004284:	b480      	push	{r7}
 8004286:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004288:	4b06      	ldr	r3, [pc, #24]	; (80042a4 <SystemInit+0x20>)
 800428a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800428e:	4a05      	ldr	r2, [pc, #20]	; (80042a4 <SystemInit+0x20>)
 8004290:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004294:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004298:	bf00      	nop
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	e000ed00 	.word	0xe000ed00

080042a8 <MX_TIM10_Init>:

TIM_HandleTypeDef htim10;

/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80042ac:	4b0e      	ldr	r3, [pc, #56]	; (80042e8 <MX_TIM10_Init+0x40>)
 80042ae:	4a0f      	ldr	r2, [pc, #60]	; (80042ec <MX_TIM10_Init+0x44>)
 80042b0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 99;
 80042b2:	4b0d      	ldr	r3, [pc, #52]	; (80042e8 <MX_TIM10_Init+0x40>)
 80042b4:	2263      	movs	r2, #99	; 0x63
 80042b6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042b8:	4b0b      	ldr	r3, [pc, #44]	; (80042e8 <MX_TIM10_Init+0x40>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 17999;
 80042be:	4b0a      	ldr	r3, [pc, #40]	; (80042e8 <MX_TIM10_Init+0x40>)
 80042c0:	f244 624f 	movw	r2, #17999	; 0x464f
 80042c4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042c6:	4b08      	ldr	r3, [pc, #32]	; (80042e8 <MX_TIM10_Init+0x40>)
 80042c8:	2200      	movs	r2, #0
 80042ca:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042cc:	4b06      	ldr	r3, [pc, #24]	; (80042e8 <MX_TIM10_Init+0x40>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80042d2:	4805      	ldr	r0, [pc, #20]	; (80042e8 <MX_TIM10_Init+0x40>)
 80042d4:	f002 f9c8 	bl	8006668 <HAL_TIM_Base_Init>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d001      	beq.n	80042e2 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80042de:	f7ff fcb7 	bl	8003c50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80042e2:	bf00      	nop
 80042e4:	bd80      	pop	{r7, pc}
 80042e6:	bf00      	nop
 80042e8:	20000e44 	.word	0x20000e44
 80042ec:	40014400 	.word	0x40014400

080042f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a0e      	ldr	r2, [pc, #56]	; (8004338 <HAL_TIM_Base_MspInit+0x48>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d115      	bne.n	800432e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8004302:	2300      	movs	r3, #0
 8004304:	60fb      	str	r3, [r7, #12]
 8004306:	4b0d      	ldr	r3, [pc, #52]	; (800433c <HAL_TIM_Base_MspInit+0x4c>)
 8004308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800430a:	4a0c      	ldr	r2, [pc, #48]	; (800433c <HAL_TIM_Base_MspInit+0x4c>)
 800430c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004310:	6453      	str	r3, [r2, #68]	; 0x44
 8004312:	4b0a      	ldr	r3, [pc, #40]	; (800433c <HAL_TIM_Base_MspInit+0x4c>)
 8004314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800431a:	60fb      	str	r3, [r7, #12]
 800431c:	68fb      	ldr	r3, [r7, #12]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800431e:	2200      	movs	r2, #0
 8004320:	2100      	movs	r1, #0
 8004322:	2019      	movs	r0, #25
 8004324:	f000 fc6f 	bl	8004c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004328:	2019      	movs	r0, #25
 800432a:	f000 fc88 	bl	8004c3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 800432e:	bf00      	nop
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	40014400 	.word	0x40014400
 800433c:	40023800 	.word	0x40023800

08004340 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004344:	4b11      	ldr	r3, [pc, #68]	; (800438c <MX_USART2_UART_Init+0x4c>)
 8004346:	4a12      	ldr	r2, [pc, #72]	; (8004390 <MX_USART2_UART_Init+0x50>)
 8004348:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800434a:	4b10      	ldr	r3, [pc, #64]	; (800438c <MX_USART2_UART_Init+0x4c>)
 800434c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004350:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004352:	4b0e      	ldr	r3, [pc, #56]	; (800438c <MX_USART2_UART_Init+0x4c>)
 8004354:	2200      	movs	r2, #0
 8004356:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004358:	4b0c      	ldr	r3, [pc, #48]	; (800438c <MX_USART2_UART_Init+0x4c>)
 800435a:	2200      	movs	r2, #0
 800435c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800435e:	4b0b      	ldr	r3, [pc, #44]	; (800438c <MX_USART2_UART_Init+0x4c>)
 8004360:	2200      	movs	r2, #0
 8004362:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004364:	4b09      	ldr	r3, [pc, #36]	; (800438c <MX_USART2_UART_Init+0x4c>)
 8004366:	220c      	movs	r2, #12
 8004368:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800436a:	4b08      	ldr	r3, [pc, #32]	; (800438c <MX_USART2_UART_Init+0x4c>)
 800436c:	2200      	movs	r2, #0
 800436e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004370:	4b06      	ldr	r3, [pc, #24]	; (800438c <MX_USART2_UART_Init+0x4c>)
 8004372:	2200      	movs	r2, #0
 8004374:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004376:	4805      	ldr	r0, [pc, #20]	; (800438c <MX_USART2_UART_Init+0x4c>)
 8004378:	f002 fbec 	bl	8006b54 <HAL_UART_Init>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004382:	f7ff fc65 	bl	8003c50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004386:	bf00      	nop
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	20000e8c 	.word	0x20000e8c
 8004390:	40004400 	.word	0x40004400

08004394 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b08a      	sub	sp, #40	; 0x28
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800439c:	f107 0314 	add.w	r3, r7, #20
 80043a0:	2200      	movs	r2, #0
 80043a2:	601a      	str	r2, [r3, #0]
 80043a4:	605a      	str	r2, [r3, #4]
 80043a6:	609a      	str	r2, [r3, #8]
 80043a8:	60da      	str	r2, [r3, #12]
 80043aa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a1d      	ldr	r2, [pc, #116]	; (8004428 <HAL_UART_MspInit+0x94>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d133      	bne.n	800441e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80043b6:	2300      	movs	r3, #0
 80043b8:	613b      	str	r3, [r7, #16]
 80043ba:	4b1c      	ldr	r3, [pc, #112]	; (800442c <HAL_UART_MspInit+0x98>)
 80043bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043be:	4a1b      	ldr	r2, [pc, #108]	; (800442c <HAL_UART_MspInit+0x98>)
 80043c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043c4:	6413      	str	r3, [r2, #64]	; 0x40
 80043c6:	4b19      	ldr	r3, [pc, #100]	; (800442c <HAL_UART_MspInit+0x98>)
 80043c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ce:	613b      	str	r3, [r7, #16]
 80043d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043d2:	2300      	movs	r3, #0
 80043d4:	60fb      	str	r3, [r7, #12]
 80043d6:	4b15      	ldr	r3, [pc, #84]	; (800442c <HAL_UART_MspInit+0x98>)
 80043d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043da:	4a14      	ldr	r2, [pc, #80]	; (800442c <HAL_UART_MspInit+0x98>)
 80043dc:	f043 0301 	orr.w	r3, r3, #1
 80043e0:	6313      	str	r3, [r2, #48]	; 0x30
 80043e2:	4b12      	ldr	r3, [pc, #72]	; (800442c <HAL_UART_MspInit+0x98>)
 80043e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e6:	f003 0301 	and.w	r3, r3, #1
 80043ea:	60fb      	str	r3, [r7, #12]
 80043ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80043ee:	230c      	movs	r3, #12
 80043f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043f2:	2302      	movs	r3, #2
 80043f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043f6:	2300      	movs	r3, #0
 80043f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043fa:	2303      	movs	r3, #3
 80043fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80043fe:	2307      	movs	r3, #7
 8004400:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004402:	f107 0314 	add.w	r3, r7, #20
 8004406:	4619      	mov	r1, r3
 8004408:	4809      	ldr	r0, [pc, #36]	; (8004430 <HAL_UART_MspInit+0x9c>)
 800440a:	f000 fc33 	bl	8004c74 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800440e:	2200      	movs	r2, #0
 8004410:	2100      	movs	r1, #0
 8004412:	2026      	movs	r0, #38	; 0x26
 8004414:	f000 fbf7 	bl	8004c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004418:	2026      	movs	r0, #38	; 0x26
 800441a:	f000 fc10 	bl	8004c3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800441e:	bf00      	nop
 8004420:	3728      	adds	r7, #40	; 0x28
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	40004400 	.word	0x40004400
 800442c:	40023800 	.word	0x40023800
 8004430:	40020000 	.word	0x40020000

08004434 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004434:	f8df d034 	ldr.w	sp, [pc, #52]	; 800446c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004438:	480d      	ldr	r0, [pc, #52]	; (8004470 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800443a:	490e      	ldr	r1, [pc, #56]	; (8004474 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800443c:	4a0e      	ldr	r2, [pc, #56]	; (8004478 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800443e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004440:	e002      	b.n	8004448 <LoopCopyDataInit>

08004442 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004442:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004444:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004446:	3304      	adds	r3, #4

08004448 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004448:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800444a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800444c:	d3f9      	bcc.n	8004442 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800444e:	4a0b      	ldr	r2, [pc, #44]	; (800447c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004450:	4c0b      	ldr	r4, [pc, #44]	; (8004480 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004452:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004454:	e001      	b.n	800445a <LoopFillZerobss>

08004456 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004456:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004458:	3204      	adds	r2, #4

0800445a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800445a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800445c:	d3fb      	bcc.n	8004456 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800445e:	f7ff ff11 	bl	8004284 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004462:	f004 f8dd 	bl	8008620 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004466:	f7ff fb6f 	bl	8003b48 <main>
  bx  lr    
 800446a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800446c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004470:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004474:	20000284 	.word	0x20000284
  ldr r2, =_sidata
 8004478:	0800d8b0 	.word	0x0800d8b0
  ldr r2, =_sbss
 800447c:	20000284 	.word	0x20000284
  ldr r4, =_ebss
 8004480:	20000f08 	.word	0x20000f08

08004484 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004484:	e7fe      	b.n	8004484 <ADC_IRQHandler>
	...

08004488 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800448c:	4b0e      	ldr	r3, [pc, #56]	; (80044c8 <HAL_Init+0x40>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a0d      	ldr	r2, [pc, #52]	; (80044c8 <HAL_Init+0x40>)
 8004492:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004496:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004498:	4b0b      	ldr	r3, [pc, #44]	; (80044c8 <HAL_Init+0x40>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a0a      	ldr	r2, [pc, #40]	; (80044c8 <HAL_Init+0x40>)
 800449e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80044a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80044a4:	4b08      	ldr	r3, [pc, #32]	; (80044c8 <HAL_Init+0x40>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a07      	ldr	r2, [pc, #28]	; (80044c8 <HAL_Init+0x40>)
 80044aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044b0:	2003      	movs	r0, #3
 80044b2:	f000 fb9d 	bl	8004bf0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80044b6:	200f      	movs	r0, #15
 80044b8:	f000 f808 	bl	80044cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80044bc:	f7ff fdae 	bl	800401c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	40023c00 	.word	0x40023c00

080044cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80044d4:	4b12      	ldr	r3, [pc, #72]	; (8004520 <HAL_InitTick+0x54>)
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	4b12      	ldr	r3, [pc, #72]	; (8004524 <HAL_InitTick+0x58>)
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	4619      	mov	r1, r3
 80044de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80044e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80044e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ea:	4618      	mov	r0, r3
 80044ec:	f000 fbb5 	bl	8004c5a <HAL_SYSTICK_Config>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d001      	beq.n	80044fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	e00e      	b.n	8004518 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2b0f      	cmp	r3, #15
 80044fe:	d80a      	bhi.n	8004516 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004500:	2200      	movs	r2, #0
 8004502:	6879      	ldr	r1, [r7, #4]
 8004504:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004508:	f000 fb7d 	bl	8004c06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800450c:	4a06      	ldr	r2, [pc, #24]	; (8004528 <HAL_InitTick+0x5c>)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004512:	2300      	movs	r3, #0
 8004514:	e000      	b.n	8004518 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
}
 8004518:	4618      	mov	r0, r3
 800451a:	3708      	adds	r7, #8
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	20000078 	.word	0x20000078
 8004524:	20000080 	.word	0x20000080
 8004528:	2000007c 	.word	0x2000007c

0800452c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800452c:	b480      	push	{r7}
 800452e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004530:	4b06      	ldr	r3, [pc, #24]	; (800454c <HAL_IncTick+0x20>)
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	461a      	mov	r2, r3
 8004536:	4b06      	ldr	r3, [pc, #24]	; (8004550 <HAL_IncTick+0x24>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4413      	add	r3, r2
 800453c:	4a04      	ldr	r2, [pc, #16]	; (8004550 <HAL_IncTick+0x24>)
 800453e:	6013      	str	r3, [r2, #0]
}
 8004540:	bf00      	nop
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	20000080 	.word	0x20000080
 8004550:	20000ed0 	.word	0x20000ed0

08004554 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004554:	b480      	push	{r7}
 8004556:	af00      	add	r7, sp, #0
  return uwTick;
 8004558:	4b03      	ldr	r3, [pc, #12]	; (8004568 <HAL_GetTick+0x14>)
 800455a:	681b      	ldr	r3, [r3, #0]
}
 800455c:	4618      	mov	r0, r3
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	20000ed0 	.word	0x20000ed0

0800456c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004574:	2300      	movs	r3, #0
 8004576:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d101      	bne.n	8004582 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e033      	b.n	80045ea <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004586:	2b00      	cmp	r3, #0
 8004588:	d109      	bne.n	800459e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f7ff f988 	bl	80038a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a2:	f003 0310 	and.w	r3, r3, #16
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d118      	bne.n	80045dc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80045b2:	f023 0302 	bic.w	r3, r3, #2
 80045b6:	f043 0202 	orr.w	r2, r3, #2
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 f94a 	bl	8004858 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ce:	f023 0303 	bic.w	r3, r3, #3
 80045d2:	f043 0201 	orr.w	r2, r3, #1
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	641a      	str	r2, [r3, #64]	; 0x40
 80045da:	e001      	b.n	80045e0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80045e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3710      	adds	r7, #16
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
	...

080045f4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b085      	sub	sp, #20
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80045fe:	2300      	movs	r3, #0
 8004600:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004608:	2b01      	cmp	r3, #1
 800460a:	d101      	bne.n	8004610 <HAL_ADC_ConfigChannel+0x1c>
 800460c:	2302      	movs	r3, #2
 800460e:	e113      	b.n	8004838 <HAL_ADC_ConfigChannel+0x244>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2b09      	cmp	r3, #9
 800461e:	d925      	bls.n	800466c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	68d9      	ldr	r1, [r3, #12]
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	b29b      	uxth	r3, r3
 800462c:	461a      	mov	r2, r3
 800462e:	4613      	mov	r3, r2
 8004630:	005b      	lsls	r3, r3, #1
 8004632:	4413      	add	r3, r2
 8004634:	3b1e      	subs	r3, #30
 8004636:	2207      	movs	r2, #7
 8004638:	fa02 f303 	lsl.w	r3, r2, r3
 800463c:	43da      	mvns	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	400a      	ands	r2, r1
 8004644:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68d9      	ldr	r1, [r3, #12]
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	689a      	ldr	r2, [r3, #8]
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	b29b      	uxth	r3, r3
 8004656:	4618      	mov	r0, r3
 8004658:	4603      	mov	r3, r0
 800465a:	005b      	lsls	r3, r3, #1
 800465c:	4403      	add	r3, r0
 800465e:	3b1e      	subs	r3, #30
 8004660:	409a      	lsls	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	430a      	orrs	r2, r1
 8004668:	60da      	str	r2, [r3, #12]
 800466a:	e022      	b.n	80046b2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	6919      	ldr	r1, [r3, #16]
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	b29b      	uxth	r3, r3
 8004678:	461a      	mov	r2, r3
 800467a:	4613      	mov	r3, r2
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	4413      	add	r3, r2
 8004680:	2207      	movs	r2, #7
 8004682:	fa02 f303 	lsl.w	r3, r2, r3
 8004686:	43da      	mvns	r2, r3
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	400a      	ands	r2, r1
 800468e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	6919      	ldr	r1, [r3, #16]
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	689a      	ldr	r2, [r3, #8]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	b29b      	uxth	r3, r3
 80046a0:	4618      	mov	r0, r3
 80046a2:	4603      	mov	r3, r0
 80046a4:	005b      	lsls	r3, r3, #1
 80046a6:	4403      	add	r3, r0
 80046a8:	409a      	lsls	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	430a      	orrs	r2, r1
 80046b0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	2b06      	cmp	r3, #6
 80046b8:	d824      	bhi.n	8004704 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685a      	ldr	r2, [r3, #4]
 80046c4:	4613      	mov	r3, r2
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	4413      	add	r3, r2
 80046ca:	3b05      	subs	r3, #5
 80046cc:	221f      	movs	r2, #31
 80046ce:	fa02 f303 	lsl.w	r3, r2, r3
 80046d2:	43da      	mvns	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	400a      	ands	r2, r1
 80046da:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	4618      	mov	r0, r3
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685a      	ldr	r2, [r3, #4]
 80046ee:	4613      	mov	r3, r2
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	4413      	add	r3, r2
 80046f4:	3b05      	subs	r3, #5
 80046f6:	fa00 f203 	lsl.w	r2, r0, r3
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	430a      	orrs	r2, r1
 8004700:	635a      	str	r2, [r3, #52]	; 0x34
 8004702:	e04c      	b.n	800479e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	2b0c      	cmp	r3, #12
 800470a:	d824      	bhi.n	8004756 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	685a      	ldr	r2, [r3, #4]
 8004716:	4613      	mov	r3, r2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	4413      	add	r3, r2
 800471c:	3b23      	subs	r3, #35	; 0x23
 800471e:	221f      	movs	r2, #31
 8004720:	fa02 f303 	lsl.w	r3, r2, r3
 8004724:	43da      	mvns	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	400a      	ands	r2, r1
 800472c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	b29b      	uxth	r3, r3
 800473a:	4618      	mov	r0, r3
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	685a      	ldr	r2, [r3, #4]
 8004740:	4613      	mov	r3, r2
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	4413      	add	r3, r2
 8004746:	3b23      	subs	r3, #35	; 0x23
 8004748:	fa00 f203 	lsl.w	r2, r0, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	430a      	orrs	r2, r1
 8004752:	631a      	str	r2, [r3, #48]	; 0x30
 8004754:	e023      	b.n	800479e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	685a      	ldr	r2, [r3, #4]
 8004760:	4613      	mov	r3, r2
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	4413      	add	r3, r2
 8004766:	3b41      	subs	r3, #65	; 0x41
 8004768:	221f      	movs	r2, #31
 800476a:	fa02 f303 	lsl.w	r3, r2, r3
 800476e:	43da      	mvns	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	400a      	ands	r2, r1
 8004776:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	b29b      	uxth	r3, r3
 8004784:	4618      	mov	r0, r3
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	685a      	ldr	r2, [r3, #4]
 800478a:	4613      	mov	r3, r2
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	4413      	add	r3, r2
 8004790:	3b41      	subs	r3, #65	; 0x41
 8004792:	fa00 f203 	lsl.w	r2, r0, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	430a      	orrs	r2, r1
 800479c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800479e:	4b29      	ldr	r3, [pc, #164]	; (8004844 <HAL_ADC_ConfigChannel+0x250>)
 80047a0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a28      	ldr	r2, [pc, #160]	; (8004848 <HAL_ADC_ConfigChannel+0x254>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d10f      	bne.n	80047cc <HAL_ADC_ConfigChannel+0x1d8>
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2b12      	cmp	r3, #18
 80047b2:	d10b      	bne.n	80047cc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a1d      	ldr	r2, [pc, #116]	; (8004848 <HAL_ADC_ConfigChannel+0x254>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d12b      	bne.n	800482e <HAL_ADC_ConfigChannel+0x23a>
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a1c      	ldr	r2, [pc, #112]	; (800484c <HAL_ADC_ConfigChannel+0x258>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d003      	beq.n	80047e8 <HAL_ADC_ConfigChannel+0x1f4>
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2b11      	cmp	r3, #17
 80047e6:	d122      	bne.n	800482e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a11      	ldr	r2, [pc, #68]	; (800484c <HAL_ADC_ConfigChannel+0x258>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d111      	bne.n	800482e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800480a:	4b11      	ldr	r3, [pc, #68]	; (8004850 <HAL_ADC_ConfigChannel+0x25c>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a11      	ldr	r2, [pc, #68]	; (8004854 <HAL_ADC_ConfigChannel+0x260>)
 8004810:	fba2 2303 	umull	r2, r3, r2, r3
 8004814:	0c9a      	lsrs	r2, r3, #18
 8004816:	4613      	mov	r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	4413      	add	r3, r2
 800481c:	005b      	lsls	r3, r3, #1
 800481e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004820:	e002      	b.n	8004828 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	3b01      	subs	r3, #1
 8004826:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d1f9      	bne.n	8004822 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004836:	2300      	movs	r3, #0
}
 8004838:	4618      	mov	r0, r3
 800483a:	3714      	adds	r7, #20
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr
 8004844:	40012300 	.word	0x40012300
 8004848:	40012000 	.word	0x40012000
 800484c:	10000012 	.word	0x10000012
 8004850:	20000078 	.word	0x20000078
 8004854:	431bde83 	.word	0x431bde83

08004858 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004858:	b480      	push	{r7}
 800485a:	b085      	sub	sp, #20
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004860:	4b79      	ldr	r3, [pc, #484]	; (8004a48 <ADC_Init+0x1f0>)
 8004862:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	685a      	ldr	r2, [r3, #4]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	431a      	orrs	r2, r3
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	685a      	ldr	r2, [r3, #4]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800488c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	6859      	ldr	r1, [r3, #4]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	691b      	ldr	r3, [r3, #16]
 8004898:	021a      	lsls	r2, r3, #8
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	430a      	orrs	r2, r1
 80048a0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	685a      	ldr	r2, [r3, #4]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80048b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	6859      	ldr	r1, [r3, #4]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689a      	ldr	r2, [r3, #8]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	430a      	orrs	r2, r1
 80048c2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689a      	ldr	r2, [r3, #8]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	6899      	ldr	r1, [r3, #8]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	68da      	ldr	r2, [r3, #12]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	430a      	orrs	r2, r1
 80048e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ea:	4a58      	ldr	r2, [pc, #352]	; (8004a4c <ADC_Init+0x1f4>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d022      	beq.n	8004936 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	689a      	ldr	r2, [r3, #8]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80048fe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	6899      	ldr	r1, [r3, #8]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	430a      	orrs	r2, r1
 8004910:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	689a      	ldr	r2, [r3, #8]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004920:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	6899      	ldr	r1, [r3, #8]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	430a      	orrs	r2, r1
 8004932:	609a      	str	r2, [r3, #8]
 8004934:	e00f      	b.n	8004956 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	689a      	ldr	r2, [r3, #8]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004944:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	689a      	ldr	r2, [r3, #8]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004954:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	689a      	ldr	r2, [r3, #8]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f022 0202 	bic.w	r2, r2, #2
 8004964:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	6899      	ldr	r1, [r3, #8]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	7e1b      	ldrb	r3, [r3, #24]
 8004970:	005a      	lsls	r2, r3, #1
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	430a      	orrs	r2, r1
 8004978:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d01b      	beq.n	80049bc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	685a      	ldr	r2, [r3, #4]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004992:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	685a      	ldr	r2, [r3, #4]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80049a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	6859      	ldr	r1, [r3, #4]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ae:	3b01      	subs	r3, #1
 80049b0:	035a      	lsls	r2, r3, #13
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	605a      	str	r2, [r3, #4]
 80049ba:	e007      	b.n	80049cc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685a      	ldr	r2, [r3, #4]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80049da:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	69db      	ldr	r3, [r3, #28]
 80049e6:	3b01      	subs	r3, #1
 80049e8:	051a      	lsls	r2, r3, #20
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	430a      	orrs	r2, r1
 80049f0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	689a      	ldr	r2, [r3, #8]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004a00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6899      	ldr	r1, [r3, #8]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004a0e:	025a      	lsls	r2, r3, #9
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	430a      	orrs	r2, r1
 8004a16:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	689a      	ldr	r2, [r3, #8]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	6899      	ldr	r1, [r3, #8]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	029a      	lsls	r2, r3, #10
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	609a      	str	r2, [r3, #8]
}
 8004a3c:	bf00      	nop
 8004a3e:	3714      	adds	r7, #20
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	40012300 	.word	0x40012300
 8004a4c:	0f000001 	.word	0x0f000001

08004a50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f003 0307 	and.w	r3, r3, #7
 8004a5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a60:	4b0c      	ldr	r3, [pc, #48]	; (8004a94 <__NVIC_SetPriorityGrouping+0x44>)
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a82:	4a04      	ldr	r2, [pc, #16]	; (8004a94 <__NVIC_SetPriorityGrouping+0x44>)
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	60d3      	str	r3, [r2, #12]
}
 8004a88:	bf00      	nop
 8004a8a:	3714      	adds	r7, #20
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr
 8004a94:	e000ed00 	.word	0xe000ed00

08004a98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a9c:	4b04      	ldr	r3, [pc, #16]	; (8004ab0 <__NVIC_GetPriorityGrouping+0x18>)
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	0a1b      	lsrs	r3, r3, #8
 8004aa2:	f003 0307 	and.w	r3, r3, #7
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr
 8004ab0:	e000ed00 	.word	0xe000ed00

08004ab4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	4603      	mov	r3, r0
 8004abc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	db0b      	blt.n	8004ade <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ac6:	79fb      	ldrb	r3, [r7, #7]
 8004ac8:	f003 021f 	and.w	r2, r3, #31
 8004acc:	4907      	ldr	r1, [pc, #28]	; (8004aec <__NVIC_EnableIRQ+0x38>)
 8004ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ad2:	095b      	lsrs	r3, r3, #5
 8004ad4:	2001      	movs	r0, #1
 8004ad6:	fa00 f202 	lsl.w	r2, r0, r2
 8004ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004ade:	bf00      	nop
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	e000e100 	.word	0xe000e100

08004af0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	4603      	mov	r3, r0
 8004af8:	6039      	str	r1, [r7, #0]
 8004afa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	db0a      	blt.n	8004b1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	490c      	ldr	r1, [pc, #48]	; (8004b3c <__NVIC_SetPriority+0x4c>)
 8004b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b0e:	0112      	lsls	r2, r2, #4
 8004b10:	b2d2      	uxtb	r2, r2
 8004b12:	440b      	add	r3, r1
 8004b14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b18:	e00a      	b.n	8004b30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	b2da      	uxtb	r2, r3
 8004b1e:	4908      	ldr	r1, [pc, #32]	; (8004b40 <__NVIC_SetPriority+0x50>)
 8004b20:	79fb      	ldrb	r3, [r7, #7]
 8004b22:	f003 030f 	and.w	r3, r3, #15
 8004b26:	3b04      	subs	r3, #4
 8004b28:	0112      	lsls	r2, r2, #4
 8004b2a:	b2d2      	uxtb	r2, r2
 8004b2c:	440b      	add	r3, r1
 8004b2e:	761a      	strb	r2, [r3, #24]
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3a:	4770      	bx	lr
 8004b3c:	e000e100 	.word	0xe000e100
 8004b40:	e000ed00 	.word	0xe000ed00

08004b44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b089      	sub	sp, #36	; 0x24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	60f8      	str	r0, [r7, #12]
 8004b4c:	60b9      	str	r1, [r7, #8]
 8004b4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f003 0307 	and.w	r3, r3, #7
 8004b56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	f1c3 0307 	rsb	r3, r3, #7
 8004b5e:	2b04      	cmp	r3, #4
 8004b60:	bf28      	it	cs
 8004b62:	2304      	movcs	r3, #4
 8004b64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b66:	69fb      	ldr	r3, [r7, #28]
 8004b68:	3304      	adds	r3, #4
 8004b6a:	2b06      	cmp	r3, #6
 8004b6c:	d902      	bls.n	8004b74 <NVIC_EncodePriority+0x30>
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	3b03      	subs	r3, #3
 8004b72:	e000      	b.n	8004b76 <NVIC_EncodePriority+0x32>
 8004b74:	2300      	movs	r3, #0
 8004b76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b78:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b82:	43da      	mvns	r2, r3
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	401a      	ands	r2, r3
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b8c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	fa01 f303 	lsl.w	r3, r1, r3
 8004b96:	43d9      	mvns	r1, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b9c:	4313      	orrs	r3, r2
         );
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3724      	adds	r7, #36	; 0x24
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
	...

08004bac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004bbc:	d301      	bcc.n	8004bc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e00f      	b.n	8004be2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004bc2:	4a0a      	ldr	r2, [pc, #40]	; (8004bec <SysTick_Config+0x40>)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004bca:	210f      	movs	r1, #15
 8004bcc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004bd0:	f7ff ff8e 	bl	8004af0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bd4:	4b05      	ldr	r3, [pc, #20]	; (8004bec <SysTick_Config+0x40>)
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bda:	4b04      	ldr	r3, [pc, #16]	; (8004bec <SysTick_Config+0x40>)
 8004bdc:	2207      	movs	r2, #7
 8004bde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3708      	adds	r7, #8
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	e000e010 	.word	0xe000e010

08004bf0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f7ff ff29 	bl	8004a50 <__NVIC_SetPriorityGrouping>
}
 8004bfe:	bf00      	nop
 8004c00:	3708      	adds	r7, #8
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}

08004c06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b086      	sub	sp, #24
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	60b9      	str	r1, [r7, #8]
 8004c10:	607a      	str	r2, [r7, #4]
 8004c12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c14:	2300      	movs	r3, #0
 8004c16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c18:	f7ff ff3e 	bl	8004a98 <__NVIC_GetPriorityGrouping>
 8004c1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	68b9      	ldr	r1, [r7, #8]
 8004c22:	6978      	ldr	r0, [r7, #20]
 8004c24:	f7ff ff8e 	bl	8004b44 <NVIC_EncodePriority>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c2e:	4611      	mov	r1, r2
 8004c30:	4618      	mov	r0, r3
 8004c32:	f7ff ff5d 	bl	8004af0 <__NVIC_SetPriority>
}
 8004c36:	bf00      	nop
 8004c38:	3718      	adds	r7, #24
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c3e:	b580      	push	{r7, lr}
 8004c40:	b082      	sub	sp, #8
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	4603      	mov	r3, r0
 8004c46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f7ff ff31 	bl	8004ab4 <__NVIC_EnableIRQ>
}
 8004c52:	bf00      	nop
 8004c54:	3708      	adds	r7, #8
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}

08004c5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b082      	sub	sp, #8
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f7ff ffa2 	bl	8004bac <SysTick_Config>
 8004c68:	4603      	mov	r3, r0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3708      	adds	r7, #8
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}
	...

08004c74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b089      	sub	sp, #36	; 0x24
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004c82:	2300      	movs	r3, #0
 8004c84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004c86:	2300      	movs	r3, #0
 8004c88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	61fb      	str	r3, [r7, #28]
 8004c8e:	e159      	b.n	8004f44 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004c90:	2201      	movs	r2, #1
 8004c92:	69fb      	ldr	r3, [r7, #28]
 8004c94:	fa02 f303 	lsl.w	r3, r2, r3
 8004c98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	697a      	ldr	r2, [r7, #20]
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	f040 8148 	bne.w	8004f3e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f003 0303 	and.w	r3, r3, #3
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d005      	beq.n	8004cc6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d130      	bne.n	8004d28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	005b      	lsls	r3, r3, #1
 8004cd0:	2203      	movs	r2, #3
 8004cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd6:	43db      	mvns	r3, r3
 8004cd8:	69ba      	ldr	r2, [r7, #24]
 8004cda:	4013      	ands	r3, r2
 8004cdc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	68da      	ldr	r2, [r3, #12]
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	005b      	lsls	r3, r3, #1
 8004ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cea:	69ba      	ldr	r2, [r7, #24]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	69ba      	ldr	r2, [r7, #24]
 8004cf4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	fa02 f303 	lsl.w	r3, r2, r3
 8004d04:	43db      	mvns	r3, r3
 8004d06:	69ba      	ldr	r2, [r7, #24]
 8004d08:	4013      	ands	r3, r2
 8004d0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	091b      	lsrs	r3, r3, #4
 8004d12:	f003 0201 	and.w	r2, r3, #1
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1c:	69ba      	ldr	r2, [r7, #24]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f003 0303 	and.w	r3, r3, #3
 8004d30:	2b03      	cmp	r3, #3
 8004d32:	d017      	beq.n	8004d64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	005b      	lsls	r3, r3, #1
 8004d3e:	2203      	movs	r2, #3
 8004d40:	fa02 f303 	lsl.w	r3, r2, r3
 8004d44:	43db      	mvns	r3, r3
 8004d46:	69ba      	ldr	r2, [r7, #24]
 8004d48:	4013      	ands	r3, r2
 8004d4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	689a      	ldr	r2, [r3, #8]
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	005b      	lsls	r3, r3, #1
 8004d54:	fa02 f303 	lsl.w	r3, r2, r3
 8004d58:	69ba      	ldr	r2, [r7, #24]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f003 0303 	and.w	r3, r3, #3
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d123      	bne.n	8004db8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d70:	69fb      	ldr	r3, [r7, #28]
 8004d72:	08da      	lsrs	r2, r3, #3
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	3208      	adds	r2, #8
 8004d78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d7e:	69fb      	ldr	r3, [r7, #28]
 8004d80:	f003 0307 	and.w	r3, r3, #7
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	220f      	movs	r2, #15
 8004d88:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8c:	43db      	mvns	r3, r3
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	4013      	ands	r3, r2
 8004d92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	691a      	ldr	r2, [r3, #16]
 8004d98:	69fb      	ldr	r3, [r7, #28]
 8004d9a:	f003 0307 	and.w	r3, r3, #7
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	fa02 f303 	lsl.w	r3, r2, r3
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	08da      	lsrs	r2, r3, #3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	3208      	adds	r2, #8
 8004db2:	69b9      	ldr	r1, [r7, #24]
 8004db4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	005b      	lsls	r3, r3, #1
 8004dc2:	2203      	movs	r2, #3
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	43db      	mvns	r3, r3
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	4013      	ands	r3, r2
 8004dce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	f003 0203 	and.w	r2, r3, #3
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	005b      	lsls	r3, r3, #1
 8004ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	69ba      	ldr	r2, [r7, #24]
 8004dea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	f000 80a2 	beq.w	8004f3e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	60fb      	str	r3, [r7, #12]
 8004dfe:	4b57      	ldr	r3, [pc, #348]	; (8004f5c <HAL_GPIO_Init+0x2e8>)
 8004e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e02:	4a56      	ldr	r2, [pc, #344]	; (8004f5c <HAL_GPIO_Init+0x2e8>)
 8004e04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e08:	6453      	str	r3, [r2, #68]	; 0x44
 8004e0a:	4b54      	ldr	r3, [pc, #336]	; (8004f5c <HAL_GPIO_Init+0x2e8>)
 8004e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e12:	60fb      	str	r3, [r7, #12]
 8004e14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e16:	4a52      	ldr	r2, [pc, #328]	; (8004f60 <HAL_GPIO_Init+0x2ec>)
 8004e18:	69fb      	ldr	r3, [r7, #28]
 8004e1a:	089b      	lsrs	r3, r3, #2
 8004e1c:	3302      	adds	r3, #2
 8004e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	f003 0303 	and.w	r3, r3, #3
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	220f      	movs	r2, #15
 8004e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e32:	43db      	mvns	r3, r3
 8004e34:	69ba      	ldr	r2, [r7, #24]
 8004e36:	4013      	ands	r3, r2
 8004e38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a49      	ldr	r2, [pc, #292]	; (8004f64 <HAL_GPIO_Init+0x2f0>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d019      	beq.n	8004e76 <HAL_GPIO_Init+0x202>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a48      	ldr	r2, [pc, #288]	; (8004f68 <HAL_GPIO_Init+0x2f4>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d013      	beq.n	8004e72 <HAL_GPIO_Init+0x1fe>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a47      	ldr	r2, [pc, #284]	; (8004f6c <HAL_GPIO_Init+0x2f8>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d00d      	beq.n	8004e6e <HAL_GPIO_Init+0x1fa>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a46      	ldr	r2, [pc, #280]	; (8004f70 <HAL_GPIO_Init+0x2fc>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d007      	beq.n	8004e6a <HAL_GPIO_Init+0x1f6>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a45      	ldr	r2, [pc, #276]	; (8004f74 <HAL_GPIO_Init+0x300>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d101      	bne.n	8004e66 <HAL_GPIO_Init+0x1f2>
 8004e62:	2304      	movs	r3, #4
 8004e64:	e008      	b.n	8004e78 <HAL_GPIO_Init+0x204>
 8004e66:	2307      	movs	r3, #7
 8004e68:	e006      	b.n	8004e78 <HAL_GPIO_Init+0x204>
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e004      	b.n	8004e78 <HAL_GPIO_Init+0x204>
 8004e6e:	2302      	movs	r3, #2
 8004e70:	e002      	b.n	8004e78 <HAL_GPIO_Init+0x204>
 8004e72:	2301      	movs	r3, #1
 8004e74:	e000      	b.n	8004e78 <HAL_GPIO_Init+0x204>
 8004e76:	2300      	movs	r3, #0
 8004e78:	69fa      	ldr	r2, [r7, #28]
 8004e7a:	f002 0203 	and.w	r2, r2, #3
 8004e7e:	0092      	lsls	r2, r2, #2
 8004e80:	4093      	lsls	r3, r2
 8004e82:	69ba      	ldr	r2, [r7, #24]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e88:	4935      	ldr	r1, [pc, #212]	; (8004f60 <HAL_GPIO_Init+0x2ec>)
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	089b      	lsrs	r3, r3, #2
 8004e8e:	3302      	adds	r3, #2
 8004e90:	69ba      	ldr	r2, [r7, #24]
 8004e92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e96:	4b38      	ldr	r3, [pc, #224]	; (8004f78 <HAL_GPIO_Init+0x304>)
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	43db      	mvns	r3, r3
 8004ea0:	69ba      	ldr	r2, [r7, #24]
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d003      	beq.n	8004eba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004eb2:	69ba      	ldr	r2, [r7, #24]
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004eba:	4a2f      	ldr	r2, [pc, #188]	; (8004f78 <HAL_GPIO_Init+0x304>)
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ec0:	4b2d      	ldr	r3, [pc, #180]	; (8004f78 <HAL_GPIO_Init+0x304>)
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	43db      	mvns	r3, r3
 8004eca:	69ba      	ldr	r2, [r7, #24]
 8004ecc:	4013      	ands	r3, r2
 8004ece:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d003      	beq.n	8004ee4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004edc:	69ba      	ldr	r2, [r7, #24]
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ee4:	4a24      	ldr	r2, [pc, #144]	; (8004f78 <HAL_GPIO_Init+0x304>)
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004eea:	4b23      	ldr	r3, [pc, #140]	; (8004f78 <HAL_GPIO_Init+0x304>)
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	43db      	mvns	r3, r3
 8004ef4:	69ba      	ldr	r2, [r7, #24]
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d003      	beq.n	8004f0e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004f06:	69ba      	ldr	r2, [r7, #24]
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f0e:	4a1a      	ldr	r2, [pc, #104]	; (8004f78 <HAL_GPIO_Init+0x304>)
 8004f10:	69bb      	ldr	r3, [r7, #24]
 8004f12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f14:	4b18      	ldr	r3, [pc, #96]	; (8004f78 <HAL_GPIO_Init+0x304>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f1a:	693b      	ldr	r3, [r7, #16]
 8004f1c:	43db      	mvns	r3, r3
 8004f1e:	69ba      	ldr	r2, [r7, #24]
 8004f20:	4013      	ands	r3, r2
 8004f22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d003      	beq.n	8004f38 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004f30:	69ba      	ldr	r2, [r7, #24]
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f38:	4a0f      	ldr	r2, [pc, #60]	; (8004f78 <HAL_GPIO_Init+0x304>)
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	3301      	adds	r3, #1
 8004f42:	61fb      	str	r3, [r7, #28]
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	2b0f      	cmp	r3, #15
 8004f48:	f67f aea2 	bls.w	8004c90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f4c:	bf00      	nop
 8004f4e:	bf00      	nop
 8004f50:	3724      	adds	r7, #36	; 0x24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr
 8004f5a:	bf00      	nop
 8004f5c:	40023800 	.word	0x40023800
 8004f60:	40013800 	.word	0x40013800
 8004f64:	40020000 	.word	0x40020000
 8004f68:	40020400 	.word	0x40020400
 8004f6c:	40020800 	.word	0x40020800
 8004f70:	40020c00 	.word	0x40020c00
 8004f74:	40021000 	.word	0x40021000
 8004f78:	40013c00 	.word	0x40013c00

08004f7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b085      	sub	sp, #20
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	460b      	mov	r3, r1
 8004f86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	691a      	ldr	r2, [r3, #16]
 8004f8c:	887b      	ldrh	r3, [r7, #2]
 8004f8e:	4013      	ands	r3, r2
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d002      	beq.n	8004f9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f94:	2301      	movs	r3, #1
 8004f96:	73fb      	strb	r3, [r7, #15]
 8004f98:	e001      	b.n	8004f9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3714      	adds	r7, #20
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	807b      	strh	r3, [r7, #2]
 8004fb8:	4613      	mov	r3, r2
 8004fba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004fbc:	787b      	ldrb	r3, [r7, #1]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004fc2:	887a      	ldrh	r2, [r7, #2]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004fc8:	e003      	b.n	8004fd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004fca:	887b      	ldrh	r3, [r7, #2]
 8004fcc:	041a      	lsls	r2, r3, #16
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	619a      	str	r2, [r3, #24]
}
 8004fd2:	bf00      	nop
 8004fd4:	370c      	adds	r7, #12
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
	...

08004fe0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d101      	bne.n	8004ff2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e12b      	b.n	800524a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d106      	bne.n	800500c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f7fe fd56 	bl	8003ab8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2224      	movs	r2, #36	; 0x24
 8005010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f022 0201 	bic.w	r2, r2, #1
 8005022:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005032:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005042:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005044:	f000 fd40 	bl	8005ac8 <HAL_RCC_GetPCLK1Freq>
 8005048:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	4a81      	ldr	r2, [pc, #516]	; (8005254 <HAL_I2C_Init+0x274>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d807      	bhi.n	8005064 <HAL_I2C_Init+0x84>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4a80      	ldr	r2, [pc, #512]	; (8005258 <HAL_I2C_Init+0x278>)
 8005058:	4293      	cmp	r3, r2
 800505a:	bf94      	ite	ls
 800505c:	2301      	movls	r3, #1
 800505e:	2300      	movhi	r3, #0
 8005060:	b2db      	uxtb	r3, r3
 8005062:	e006      	b.n	8005072 <HAL_I2C_Init+0x92>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	4a7d      	ldr	r2, [pc, #500]	; (800525c <HAL_I2C_Init+0x27c>)
 8005068:	4293      	cmp	r3, r2
 800506a:	bf94      	ite	ls
 800506c:	2301      	movls	r3, #1
 800506e:	2300      	movhi	r3, #0
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d001      	beq.n	800507a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e0e7      	b.n	800524a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	4a78      	ldr	r2, [pc, #480]	; (8005260 <HAL_I2C_Init+0x280>)
 800507e:	fba2 2303 	umull	r2, r3, r2, r3
 8005082:	0c9b      	lsrs	r3, r3, #18
 8005084:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	68ba      	ldr	r2, [r7, #8]
 8005096:	430a      	orrs	r2, r1
 8005098:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	6a1b      	ldr	r3, [r3, #32]
 80050a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	4a6a      	ldr	r2, [pc, #424]	; (8005254 <HAL_I2C_Init+0x274>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d802      	bhi.n	80050b4 <HAL_I2C_Init+0xd4>
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	3301      	adds	r3, #1
 80050b2:	e009      	b.n	80050c8 <HAL_I2C_Init+0xe8>
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80050ba:	fb02 f303 	mul.w	r3, r2, r3
 80050be:	4a69      	ldr	r2, [pc, #420]	; (8005264 <HAL_I2C_Init+0x284>)
 80050c0:	fba2 2303 	umull	r2, r3, r2, r3
 80050c4:	099b      	lsrs	r3, r3, #6
 80050c6:	3301      	adds	r3, #1
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	6812      	ldr	r2, [r2, #0]
 80050cc:	430b      	orrs	r3, r1
 80050ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	69db      	ldr	r3, [r3, #28]
 80050d6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80050da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	495c      	ldr	r1, [pc, #368]	; (8005254 <HAL_I2C_Init+0x274>)
 80050e4:	428b      	cmp	r3, r1
 80050e6:	d819      	bhi.n	800511c <HAL_I2C_Init+0x13c>
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	1e59      	subs	r1, r3, #1
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	005b      	lsls	r3, r3, #1
 80050f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80050f6:	1c59      	adds	r1, r3, #1
 80050f8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80050fc:	400b      	ands	r3, r1
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d00a      	beq.n	8005118 <HAL_I2C_Init+0x138>
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	1e59      	subs	r1, r3, #1
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005110:	3301      	adds	r3, #1
 8005112:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005116:	e051      	b.n	80051bc <HAL_I2C_Init+0x1dc>
 8005118:	2304      	movs	r3, #4
 800511a:	e04f      	b.n	80051bc <HAL_I2C_Init+0x1dc>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d111      	bne.n	8005148 <HAL_I2C_Init+0x168>
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	1e58      	subs	r0, r3, #1
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6859      	ldr	r1, [r3, #4]
 800512c:	460b      	mov	r3, r1
 800512e:	005b      	lsls	r3, r3, #1
 8005130:	440b      	add	r3, r1
 8005132:	fbb0 f3f3 	udiv	r3, r0, r3
 8005136:	3301      	adds	r3, #1
 8005138:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800513c:	2b00      	cmp	r3, #0
 800513e:	bf0c      	ite	eq
 8005140:	2301      	moveq	r3, #1
 8005142:	2300      	movne	r3, #0
 8005144:	b2db      	uxtb	r3, r3
 8005146:	e012      	b.n	800516e <HAL_I2C_Init+0x18e>
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	1e58      	subs	r0, r3, #1
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6859      	ldr	r1, [r3, #4]
 8005150:	460b      	mov	r3, r1
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	440b      	add	r3, r1
 8005156:	0099      	lsls	r1, r3, #2
 8005158:	440b      	add	r3, r1
 800515a:	fbb0 f3f3 	udiv	r3, r0, r3
 800515e:	3301      	adds	r3, #1
 8005160:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005164:	2b00      	cmp	r3, #0
 8005166:	bf0c      	ite	eq
 8005168:	2301      	moveq	r3, #1
 800516a:	2300      	movne	r3, #0
 800516c:	b2db      	uxtb	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d001      	beq.n	8005176 <HAL_I2C_Init+0x196>
 8005172:	2301      	movs	r3, #1
 8005174:	e022      	b.n	80051bc <HAL_I2C_Init+0x1dc>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10e      	bne.n	800519c <HAL_I2C_Init+0x1bc>
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	1e58      	subs	r0, r3, #1
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6859      	ldr	r1, [r3, #4]
 8005186:	460b      	mov	r3, r1
 8005188:	005b      	lsls	r3, r3, #1
 800518a:	440b      	add	r3, r1
 800518c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005190:	3301      	adds	r3, #1
 8005192:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005196:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800519a:	e00f      	b.n	80051bc <HAL_I2C_Init+0x1dc>
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	1e58      	subs	r0, r3, #1
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6859      	ldr	r1, [r3, #4]
 80051a4:	460b      	mov	r3, r1
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	440b      	add	r3, r1
 80051aa:	0099      	lsls	r1, r3, #2
 80051ac:	440b      	add	r3, r1
 80051ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80051b2:	3301      	adds	r3, #1
 80051b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80051bc:	6879      	ldr	r1, [r7, #4]
 80051be:	6809      	ldr	r1, [r1, #0]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	69da      	ldr	r2, [r3, #28]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a1b      	ldr	r3, [r3, #32]
 80051d6:	431a      	orrs	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	430a      	orrs	r2, r1
 80051de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80051ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	6911      	ldr	r1, [r2, #16]
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	68d2      	ldr	r2, [r2, #12]
 80051f6:	4311      	orrs	r1, r2
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	6812      	ldr	r2, [r2, #0]
 80051fc:	430b      	orrs	r3, r1
 80051fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	695a      	ldr	r2, [r3, #20]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	699b      	ldr	r3, [r3, #24]
 8005212:	431a      	orrs	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	430a      	orrs	r2, r1
 800521a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	681a      	ldr	r2, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f042 0201 	orr.w	r2, r2, #1
 800522a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2220      	movs	r2, #32
 8005236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3710      	adds	r7, #16
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	000186a0 	.word	0x000186a0
 8005258:	001e847f 	.word	0x001e847f
 800525c:	003d08ff 	.word	0x003d08ff
 8005260:	431bde83 	.word	0x431bde83
 8005264:	10624dd3 	.word	0x10624dd3

08005268 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b086      	sub	sp, #24
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d101      	bne.n	800527a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e267      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0301 	and.w	r3, r3, #1
 8005282:	2b00      	cmp	r3, #0
 8005284:	d075      	beq.n	8005372 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005286:	4b88      	ldr	r3, [pc, #544]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 030c 	and.w	r3, r3, #12
 800528e:	2b04      	cmp	r3, #4
 8005290:	d00c      	beq.n	80052ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005292:	4b85      	ldr	r3, [pc, #532]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800529a:	2b08      	cmp	r3, #8
 800529c:	d112      	bne.n	80052c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800529e:	4b82      	ldr	r3, [pc, #520]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052aa:	d10b      	bne.n	80052c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052ac:	4b7e      	ldr	r3, [pc, #504]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d05b      	beq.n	8005370 <HAL_RCC_OscConfig+0x108>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d157      	bne.n	8005370 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e242      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052cc:	d106      	bne.n	80052dc <HAL_RCC_OscConfig+0x74>
 80052ce:	4b76      	ldr	r3, [pc, #472]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a75      	ldr	r2, [pc, #468]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 80052d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052d8:	6013      	str	r3, [r2, #0]
 80052da:	e01d      	b.n	8005318 <HAL_RCC_OscConfig+0xb0>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80052e4:	d10c      	bne.n	8005300 <HAL_RCC_OscConfig+0x98>
 80052e6:	4b70      	ldr	r3, [pc, #448]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a6f      	ldr	r2, [pc, #444]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 80052ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80052f0:	6013      	str	r3, [r2, #0]
 80052f2:	4b6d      	ldr	r3, [pc, #436]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a6c      	ldr	r2, [pc, #432]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 80052f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052fc:	6013      	str	r3, [r2, #0]
 80052fe:	e00b      	b.n	8005318 <HAL_RCC_OscConfig+0xb0>
 8005300:	4b69      	ldr	r3, [pc, #420]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a68      	ldr	r2, [pc, #416]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 8005306:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800530a:	6013      	str	r3, [r2, #0]
 800530c:	4b66      	ldr	r3, [pc, #408]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a65      	ldr	r2, [pc, #404]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 8005312:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005316:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d013      	beq.n	8005348 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005320:	f7ff f918 	bl	8004554 <HAL_GetTick>
 8005324:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005326:	e008      	b.n	800533a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005328:	f7ff f914 	bl	8004554 <HAL_GetTick>
 800532c:	4602      	mov	r2, r0
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	2b64      	cmp	r3, #100	; 0x64
 8005334:	d901      	bls.n	800533a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e207      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800533a:	4b5b      	ldr	r3, [pc, #364]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d0f0      	beq.n	8005328 <HAL_RCC_OscConfig+0xc0>
 8005346:	e014      	b.n	8005372 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005348:	f7ff f904 	bl	8004554 <HAL_GetTick>
 800534c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800534e:	e008      	b.n	8005362 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005350:	f7ff f900 	bl	8004554 <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	2b64      	cmp	r3, #100	; 0x64
 800535c:	d901      	bls.n	8005362 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e1f3      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005362:	4b51      	ldr	r3, [pc, #324]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1f0      	bne.n	8005350 <HAL_RCC_OscConfig+0xe8>
 800536e:	e000      	b.n	8005372 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005370:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d063      	beq.n	8005446 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800537e:	4b4a      	ldr	r3, [pc, #296]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	f003 030c 	and.w	r3, r3, #12
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00b      	beq.n	80053a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800538a:	4b47      	ldr	r3, [pc, #284]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005392:	2b08      	cmp	r3, #8
 8005394:	d11c      	bne.n	80053d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005396:	4b44      	ldr	r3, [pc, #272]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d116      	bne.n	80053d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053a2:	4b41      	ldr	r3, [pc, #260]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0302 	and.w	r3, r3, #2
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d005      	beq.n	80053ba <HAL_RCC_OscConfig+0x152>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d001      	beq.n	80053ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e1c7      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053ba:	4b3b      	ldr	r3, [pc, #236]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	691b      	ldr	r3, [r3, #16]
 80053c6:	00db      	lsls	r3, r3, #3
 80053c8:	4937      	ldr	r1, [pc, #220]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 80053ca:	4313      	orrs	r3, r2
 80053cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053ce:	e03a      	b.n	8005446 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	68db      	ldr	r3, [r3, #12]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d020      	beq.n	800541a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053d8:	4b34      	ldr	r3, [pc, #208]	; (80054ac <HAL_RCC_OscConfig+0x244>)
 80053da:	2201      	movs	r2, #1
 80053dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053de:	f7ff f8b9 	bl	8004554 <HAL_GetTick>
 80053e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053e4:	e008      	b.n	80053f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053e6:	f7ff f8b5 	bl	8004554 <HAL_GetTick>
 80053ea:	4602      	mov	r2, r0
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	d901      	bls.n	80053f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	e1a8      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053f8:	4b2b      	ldr	r3, [pc, #172]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0302 	and.w	r3, r3, #2
 8005400:	2b00      	cmp	r3, #0
 8005402:	d0f0      	beq.n	80053e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005404:	4b28      	ldr	r3, [pc, #160]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	691b      	ldr	r3, [r3, #16]
 8005410:	00db      	lsls	r3, r3, #3
 8005412:	4925      	ldr	r1, [pc, #148]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 8005414:	4313      	orrs	r3, r2
 8005416:	600b      	str	r3, [r1, #0]
 8005418:	e015      	b.n	8005446 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800541a:	4b24      	ldr	r3, [pc, #144]	; (80054ac <HAL_RCC_OscConfig+0x244>)
 800541c:	2200      	movs	r2, #0
 800541e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005420:	f7ff f898 	bl	8004554 <HAL_GetTick>
 8005424:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005426:	e008      	b.n	800543a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005428:	f7ff f894 	bl	8004554 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	2b02      	cmp	r3, #2
 8005434:	d901      	bls.n	800543a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e187      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800543a:	4b1b      	ldr	r3, [pc, #108]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 0302 	and.w	r3, r3, #2
 8005442:	2b00      	cmp	r3, #0
 8005444:	d1f0      	bne.n	8005428 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0308 	and.w	r3, r3, #8
 800544e:	2b00      	cmp	r3, #0
 8005450:	d036      	beq.n	80054c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	695b      	ldr	r3, [r3, #20]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d016      	beq.n	8005488 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800545a:	4b15      	ldr	r3, [pc, #84]	; (80054b0 <HAL_RCC_OscConfig+0x248>)
 800545c:	2201      	movs	r2, #1
 800545e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005460:	f7ff f878 	bl	8004554 <HAL_GetTick>
 8005464:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005466:	e008      	b.n	800547a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005468:	f7ff f874 	bl	8004554 <HAL_GetTick>
 800546c:	4602      	mov	r2, r0
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	2b02      	cmp	r3, #2
 8005474:	d901      	bls.n	800547a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	e167      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800547a:	4b0b      	ldr	r3, [pc, #44]	; (80054a8 <HAL_RCC_OscConfig+0x240>)
 800547c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800547e:	f003 0302 	and.w	r3, r3, #2
 8005482:	2b00      	cmp	r3, #0
 8005484:	d0f0      	beq.n	8005468 <HAL_RCC_OscConfig+0x200>
 8005486:	e01b      	b.n	80054c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005488:	4b09      	ldr	r3, [pc, #36]	; (80054b0 <HAL_RCC_OscConfig+0x248>)
 800548a:	2200      	movs	r2, #0
 800548c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800548e:	f7ff f861 	bl	8004554 <HAL_GetTick>
 8005492:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005494:	e00e      	b.n	80054b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005496:	f7ff f85d 	bl	8004554 <HAL_GetTick>
 800549a:	4602      	mov	r2, r0
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	1ad3      	subs	r3, r2, r3
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	d907      	bls.n	80054b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80054a4:	2303      	movs	r3, #3
 80054a6:	e150      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
 80054a8:	40023800 	.word	0x40023800
 80054ac:	42470000 	.word	0x42470000
 80054b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054b4:	4b88      	ldr	r3, [pc, #544]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 80054b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054b8:	f003 0302 	and.w	r3, r3, #2
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d1ea      	bne.n	8005496 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0304 	and.w	r3, r3, #4
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f000 8097 	beq.w	80055fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054ce:	2300      	movs	r3, #0
 80054d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054d2:	4b81      	ldr	r3, [pc, #516]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 80054d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d10f      	bne.n	80054fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054de:	2300      	movs	r3, #0
 80054e0:	60bb      	str	r3, [r7, #8]
 80054e2:	4b7d      	ldr	r3, [pc, #500]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 80054e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e6:	4a7c      	ldr	r2, [pc, #496]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 80054e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054ec:	6413      	str	r3, [r2, #64]	; 0x40
 80054ee:	4b7a      	ldr	r3, [pc, #488]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 80054f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054f6:	60bb      	str	r3, [r7, #8]
 80054f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054fa:	2301      	movs	r3, #1
 80054fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054fe:	4b77      	ldr	r3, [pc, #476]	; (80056dc <HAL_RCC_OscConfig+0x474>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005506:	2b00      	cmp	r3, #0
 8005508:	d118      	bne.n	800553c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800550a:	4b74      	ldr	r3, [pc, #464]	; (80056dc <HAL_RCC_OscConfig+0x474>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a73      	ldr	r2, [pc, #460]	; (80056dc <HAL_RCC_OscConfig+0x474>)
 8005510:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005514:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005516:	f7ff f81d 	bl	8004554 <HAL_GetTick>
 800551a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800551c:	e008      	b.n	8005530 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800551e:	f7ff f819 	bl	8004554 <HAL_GetTick>
 8005522:	4602      	mov	r2, r0
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	2b02      	cmp	r3, #2
 800552a:	d901      	bls.n	8005530 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e10c      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005530:	4b6a      	ldr	r3, [pc, #424]	; (80056dc <HAL_RCC_OscConfig+0x474>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005538:	2b00      	cmp	r3, #0
 800553a:	d0f0      	beq.n	800551e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d106      	bne.n	8005552 <HAL_RCC_OscConfig+0x2ea>
 8005544:	4b64      	ldr	r3, [pc, #400]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 8005546:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005548:	4a63      	ldr	r2, [pc, #396]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 800554a:	f043 0301 	orr.w	r3, r3, #1
 800554e:	6713      	str	r3, [r2, #112]	; 0x70
 8005550:	e01c      	b.n	800558c <HAL_RCC_OscConfig+0x324>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	2b05      	cmp	r3, #5
 8005558:	d10c      	bne.n	8005574 <HAL_RCC_OscConfig+0x30c>
 800555a:	4b5f      	ldr	r3, [pc, #380]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 800555c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800555e:	4a5e      	ldr	r2, [pc, #376]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 8005560:	f043 0304 	orr.w	r3, r3, #4
 8005564:	6713      	str	r3, [r2, #112]	; 0x70
 8005566:	4b5c      	ldr	r3, [pc, #368]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 8005568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800556a:	4a5b      	ldr	r2, [pc, #364]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 800556c:	f043 0301 	orr.w	r3, r3, #1
 8005570:	6713      	str	r3, [r2, #112]	; 0x70
 8005572:	e00b      	b.n	800558c <HAL_RCC_OscConfig+0x324>
 8005574:	4b58      	ldr	r3, [pc, #352]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 8005576:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005578:	4a57      	ldr	r2, [pc, #348]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 800557a:	f023 0301 	bic.w	r3, r3, #1
 800557e:	6713      	str	r3, [r2, #112]	; 0x70
 8005580:	4b55      	ldr	r3, [pc, #340]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 8005582:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005584:	4a54      	ldr	r2, [pc, #336]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 8005586:	f023 0304 	bic.w	r3, r3, #4
 800558a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d015      	beq.n	80055c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005594:	f7fe ffde 	bl	8004554 <HAL_GetTick>
 8005598:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800559a:	e00a      	b.n	80055b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800559c:	f7fe ffda 	bl	8004554 <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d901      	bls.n	80055b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e0cb      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055b2:	4b49      	ldr	r3, [pc, #292]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 80055b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055b6:	f003 0302 	and.w	r3, r3, #2
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d0ee      	beq.n	800559c <HAL_RCC_OscConfig+0x334>
 80055be:	e014      	b.n	80055ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055c0:	f7fe ffc8 	bl	8004554 <HAL_GetTick>
 80055c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055c6:	e00a      	b.n	80055de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055c8:	f7fe ffc4 	bl	8004554 <HAL_GetTick>
 80055cc:	4602      	mov	r2, r0
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d901      	bls.n	80055de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80055da:	2303      	movs	r3, #3
 80055dc:	e0b5      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055de:	4b3e      	ldr	r3, [pc, #248]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 80055e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d1ee      	bne.n	80055c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80055ea:	7dfb      	ldrb	r3, [r7, #23]
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d105      	bne.n	80055fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055f0:	4b39      	ldr	r3, [pc, #228]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 80055f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055f4:	4a38      	ldr	r2, [pc, #224]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 80055f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	699b      	ldr	r3, [r3, #24]
 8005600:	2b00      	cmp	r3, #0
 8005602:	f000 80a1 	beq.w	8005748 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005606:	4b34      	ldr	r3, [pc, #208]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	f003 030c 	and.w	r3, r3, #12
 800560e:	2b08      	cmp	r3, #8
 8005610:	d05c      	beq.n	80056cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	2b02      	cmp	r3, #2
 8005618:	d141      	bne.n	800569e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800561a:	4b31      	ldr	r3, [pc, #196]	; (80056e0 <HAL_RCC_OscConfig+0x478>)
 800561c:	2200      	movs	r2, #0
 800561e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005620:	f7fe ff98 	bl	8004554 <HAL_GetTick>
 8005624:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005626:	e008      	b.n	800563a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005628:	f7fe ff94 	bl	8004554 <HAL_GetTick>
 800562c:	4602      	mov	r2, r0
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	1ad3      	subs	r3, r2, r3
 8005632:	2b02      	cmp	r3, #2
 8005634:	d901      	bls.n	800563a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e087      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800563a:	4b27      	ldr	r3, [pc, #156]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005642:	2b00      	cmp	r3, #0
 8005644:	d1f0      	bne.n	8005628 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	69da      	ldr	r2, [r3, #28]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6a1b      	ldr	r3, [r3, #32]
 800564e:	431a      	orrs	r2, r3
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005654:	019b      	lsls	r3, r3, #6
 8005656:	431a      	orrs	r2, r3
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800565c:	085b      	lsrs	r3, r3, #1
 800565e:	3b01      	subs	r3, #1
 8005660:	041b      	lsls	r3, r3, #16
 8005662:	431a      	orrs	r2, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005668:	061b      	lsls	r3, r3, #24
 800566a:	491b      	ldr	r1, [pc, #108]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 800566c:	4313      	orrs	r3, r2
 800566e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005670:	4b1b      	ldr	r3, [pc, #108]	; (80056e0 <HAL_RCC_OscConfig+0x478>)
 8005672:	2201      	movs	r2, #1
 8005674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005676:	f7fe ff6d 	bl	8004554 <HAL_GetTick>
 800567a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800567c:	e008      	b.n	8005690 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800567e:	f7fe ff69 	bl	8004554 <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	2b02      	cmp	r3, #2
 800568a:	d901      	bls.n	8005690 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e05c      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005690:	4b11      	ldr	r3, [pc, #68]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005698:	2b00      	cmp	r3, #0
 800569a:	d0f0      	beq.n	800567e <HAL_RCC_OscConfig+0x416>
 800569c:	e054      	b.n	8005748 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800569e:	4b10      	ldr	r3, [pc, #64]	; (80056e0 <HAL_RCC_OscConfig+0x478>)
 80056a0:	2200      	movs	r2, #0
 80056a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a4:	f7fe ff56 	bl	8004554 <HAL_GetTick>
 80056a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056aa:	e008      	b.n	80056be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056ac:	f7fe ff52 	bl	8004554 <HAL_GetTick>
 80056b0:	4602      	mov	r2, r0
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d901      	bls.n	80056be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	e045      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056be:	4b06      	ldr	r3, [pc, #24]	; (80056d8 <HAL_RCC_OscConfig+0x470>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1f0      	bne.n	80056ac <HAL_RCC_OscConfig+0x444>
 80056ca:	e03d      	b.n	8005748 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	699b      	ldr	r3, [r3, #24]
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d107      	bne.n	80056e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	e038      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
 80056d8:	40023800 	.word	0x40023800
 80056dc:	40007000 	.word	0x40007000
 80056e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80056e4:	4b1b      	ldr	r3, [pc, #108]	; (8005754 <HAL_RCC_OscConfig+0x4ec>)
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	699b      	ldr	r3, [r3, #24]
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d028      	beq.n	8005744 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d121      	bne.n	8005744 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800570a:	429a      	cmp	r2, r3
 800570c:	d11a      	bne.n	8005744 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005714:	4013      	ands	r3, r2
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800571a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800571c:	4293      	cmp	r3, r2
 800571e:	d111      	bne.n	8005744 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800572a:	085b      	lsrs	r3, r3, #1
 800572c:	3b01      	subs	r3, #1
 800572e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005730:	429a      	cmp	r2, r3
 8005732:	d107      	bne.n	8005744 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800573e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005740:	429a      	cmp	r2, r3
 8005742:	d001      	beq.n	8005748 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005744:	2301      	movs	r3, #1
 8005746:	e000      	b.n	800574a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005748:	2300      	movs	r3, #0
}
 800574a:	4618      	mov	r0, r3
 800574c:	3718      	adds	r7, #24
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
 8005752:	bf00      	nop
 8005754:	40023800 	.word	0x40023800

08005758 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d101      	bne.n	800576c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e0cc      	b.n	8005906 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800576c:	4b68      	ldr	r3, [pc, #416]	; (8005910 <HAL_RCC_ClockConfig+0x1b8>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 0307 	and.w	r3, r3, #7
 8005774:	683a      	ldr	r2, [r7, #0]
 8005776:	429a      	cmp	r2, r3
 8005778:	d90c      	bls.n	8005794 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800577a:	4b65      	ldr	r3, [pc, #404]	; (8005910 <HAL_RCC_ClockConfig+0x1b8>)
 800577c:	683a      	ldr	r2, [r7, #0]
 800577e:	b2d2      	uxtb	r2, r2
 8005780:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005782:	4b63      	ldr	r3, [pc, #396]	; (8005910 <HAL_RCC_ClockConfig+0x1b8>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0307 	and.w	r3, r3, #7
 800578a:	683a      	ldr	r2, [r7, #0]
 800578c:	429a      	cmp	r2, r3
 800578e:	d001      	beq.n	8005794 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e0b8      	b.n	8005906 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f003 0302 	and.w	r3, r3, #2
 800579c:	2b00      	cmp	r3, #0
 800579e:	d020      	beq.n	80057e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 0304 	and.w	r3, r3, #4
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d005      	beq.n	80057b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057ac:	4b59      	ldr	r3, [pc, #356]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	4a58      	ldr	r2, [pc, #352]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 80057b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80057b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0308 	and.w	r3, r3, #8
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d005      	beq.n	80057d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057c4:	4b53      	ldr	r3, [pc, #332]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	4a52      	ldr	r2, [pc, #328]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 80057ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80057ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057d0:	4b50      	ldr	r3, [pc, #320]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	494d      	ldr	r1, [pc, #308]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 80057de:	4313      	orrs	r3, r2
 80057e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0301 	and.w	r3, r3, #1
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d044      	beq.n	8005878 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d107      	bne.n	8005806 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057f6:	4b47      	ldr	r3, [pc, #284]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d119      	bne.n	8005836 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e07f      	b.n	8005906 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	2b02      	cmp	r3, #2
 800580c:	d003      	beq.n	8005816 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005812:	2b03      	cmp	r3, #3
 8005814:	d107      	bne.n	8005826 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005816:	4b3f      	ldr	r3, [pc, #252]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800581e:	2b00      	cmp	r3, #0
 8005820:	d109      	bne.n	8005836 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e06f      	b.n	8005906 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005826:	4b3b      	ldr	r3, [pc, #236]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0302 	and.w	r3, r3, #2
 800582e:	2b00      	cmp	r3, #0
 8005830:	d101      	bne.n	8005836 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e067      	b.n	8005906 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005836:	4b37      	ldr	r3, [pc, #220]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	f023 0203 	bic.w	r2, r3, #3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	4934      	ldr	r1, [pc, #208]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 8005844:	4313      	orrs	r3, r2
 8005846:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005848:	f7fe fe84 	bl	8004554 <HAL_GetTick>
 800584c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800584e:	e00a      	b.n	8005866 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005850:	f7fe fe80 	bl	8004554 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	f241 3288 	movw	r2, #5000	; 0x1388
 800585e:	4293      	cmp	r3, r2
 8005860:	d901      	bls.n	8005866 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e04f      	b.n	8005906 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005866:	4b2b      	ldr	r3, [pc, #172]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	f003 020c 	and.w	r2, r3, #12
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	429a      	cmp	r2, r3
 8005876:	d1eb      	bne.n	8005850 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005878:	4b25      	ldr	r3, [pc, #148]	; (8005910 <HAL_RCC_ClockConfig+0x1b8>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 0307 	and.w	r3, r3, #7
 8005880:	683a      	ldr	r2, [r7, #0]
 8005882:	429a      	cmp	r2, r3
 8005884:	d20c      	bcs.n	80058a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005886:	4b22      	ldr	r3, [pc, #136]	; (8005910 <HAL_RCC_ClockConfig+0x1b8>)
 8005888:	683a      	ldr	r2, [r7, #0]
 800588a:	b2d2      	uxtb	r2, r2
 800588c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800588e:	4b20      	ldr	r3, [pc, #128]	; (8005910 <HAL_RCC_ClockConfig+0x1b8>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0307 	and.w	r3, r3, #7
 8005896:	683a      	ldr	r2, [r7, #0]
 8005898:	429a      	cmp	r2, r3
 800589a:	d001      	beq.n	80058a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	e032      	b.n	8005906 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f003 0304 	and.w	r3, r3, #4
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d008      	beq.n	80058be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058ac:	4b19      	ldr	r3, [pc, #100]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	4916      	ldr	r1, [pc, #88]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 80058ba:	4313      	orrs	r3, r2
 80058bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 0308 	and.w	r3, r3, #8
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d009      	beq.n	80058de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058ca:	4b12      	ldr	r3, [pc, #72]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	00db      	lsls	r3, r3, #3
 80058d8:	490e      	ldr	r1, [pc, #56]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 80058da:	4313      	orrs	r3, r2
 80058dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80058de:	f000 f821 	bl	8005924 <HAL_RCC_GetSysClockFreq>
 80058e2:	4602      	mov	r2, r0
 80058e4:	4b0b      	ldr	r3, [pc, #44]	; (8005914 <HAL_RCC_ClockConfig+0x1bc>)
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	091b      	lsrs	r3, r3, #4
 80058ea:	f003 030f 	and.w	r3, r3, #15
 80058ee:	490a      	ldr	r1, [pc, #40]	; (8005918 <HAL_RCC_ClockConfig+0x1c0>)
 80058f0:	5ccb      	ldrb	r3, [r1, r3]
 80058f2:	fa22 f303 	lsr.w	r3, r2, r3
 80058f6:	4a09      	ldr	r2, [pc, #36]	; (800591c <HAL_RCC_ClockConfig+0x1c4>)
 80058f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80058fa:	4b09      	ldr	r3, [pc, #36]	; (8005920 <HAL_RCC_ClockConfig+0x1c8>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4618      	mov	r0, r3
 8005900:	f7fe fde4 	bl	80044cc <HAL_InitTick>

  return HAL_OK;
 8005904:	2300      	movs	r3, #0
}
 8005906:	4618      	mov	r0, r3
 8005908:	3710      	adds	r7, #16
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}
 800590e:	bf00      	nop
 8005910:	40023c00 	.word	0x40023c00
 8005914:	40023800 	.word	0x40023800
 8005918:	0800d3e4 	.word	0x0800d3e4
 800591c:	20000078 	.word	0x20000078
 8005920:	2000007c 	.word	0x2000007c

08005924 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005924:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005928:	b090      	sub	sp, #64	; 0x40
 800592a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800592c:	2300      	movs	r3, #0
 800592e:	637b      	str	r3, [r7, #52]	; 0x34
 8005930:	2300      	movs	r3, #0
 8005932:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005934:	2300      	movs	r3, #0
 8005936:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005938:	2300      	movs	r3, #0
 800593a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800593c:	4b59      	ldr	r3, [pc, #356]	; (8005aa4 <HAL_RCC_GetSysClockFreq+0x180>)
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	f003 030c 	and.w	r3, r3, #12
 8005944:	2b08      	cmp	r3, #8
 8005946:	d00d      	beq.n	8005964 <HAL_RCC_GetSysClockFreq+0x40>
 8005948:	2b08      	cmp	r3, #8
 800594a:	f200 80a1 	bhi.w	8005a90 <HAL_RCC_GetSysClockFreq+0x16c>
 800594e:	2b00      	cmp	r3, #0
 8005950:	d002      	beq.n	8005958 <HAL_RCC_GetSysClockFreq+0x34>
 8005952:	2b04      	cmp	r3, #4
 8005954:	d003      	beq.n	800595e <HAL_RCC_GetSysClockFreq+0x3a>
 8005956:	e09b      	b.n	8005a90 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005958:	4b53      	ldr	r3, [pc, #332]	; (8005aa8 <HAL_RCC_GetSysClockFreq+0x184>)
 800595a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800595c:	e09b      	b.n	8005a96 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800595e:	4b53      	ldr	r3, [pc, #332]	; (8005aac <HAL_RCC_GetSysClockFreq+0x188>)
 8005960:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005962:	e098      	b.n	8005a96 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005964:	4b4f      	ldr	r3, [pc, #316]	; (8005aa4 <HAL_RCC_GetSysClockFreq+0x180>)
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800596c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800596e:	4b4d      	ldr	r3, [pc, #308]	; (8005aa4 <HAL_RCC_GetSysClockFreq+0x180>)
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005976:	2b00      	cmp	r3, #0
 8005978:	d028      	beq.n	80059cc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800597a:	4b4a      	ldr	r3, [pc, #296]	; (8005aa4 <HAL_RCC_GetSysClockFreq+0x180>)
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	099b      	lsrs	r3, r3, #6
 8005980:	2200      	movs	r2, #0
 8005982:	623b      	str	r3, [r7, #32]
 8005984:	627a      	str	r2, [r7, #36]	; 0x24
 8005986:	6a3b      	ldr	r3, [r7, #32]
 8005988:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800598c:	2100      	movs	r1, #0
 800598e:	4b47      	ldr	r3, [pc, #284]	; (8005aac <HAL_RCC_GetSysClockFreq+0x188>)
 8005990:	fb03 f201 	mul.w	r2, r3, r1
 8005994:	2300      	movs	r3, #0
 8005996:	fb00 f303 	mul.w	r3, r0, r3
 800599a:	4413      	add	r3, r2
 800599c:	4a43      	ldr	r2, [pc, #268]	; (8005aac <HAL_RCC_GetSysClockFreq+0x188>)
 800599e:	fba0 1202 	umull	r1, r2, r0, r2
 80059a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059a4:	460a      	mov	r2, r1
 80059a6:	62ba      	str	r2, [r7, #40]	; 0x28
 80059a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059aa:	4413      	add	r3, r2
 80059ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059b0:	2200      	movs	r2, #0
 80059b2:	61bb      	str	r3, [r7, #24]
 80059b4:	61fa      	str	r2, [r7, #28]
 80059b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059ba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80059be:	f7fb f96b 	bl	8000c98 <__aeabi_uldivmod>
 80059c2:	4602      	mov	r2, r0
 80059c4:	460b      	mov	r3, r1
 80059c6:	4613      	mov	r3, r2
 80059c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059ca:	e053      	b.n	8005a74 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059cc:	4b35      	ldr	r3, [pc, #212]	; (8005aa4 <HAL_RCC_GetSysClockFreq+0x180>)
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	099b      	lsrs	r3, r3, #6
 80059d2:	2200      	movs	r2, #0
 80059d4:	613b      	str	r3, [r7, #16]
 80059d6:	617a      	str	r2, [r7, #20]
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80059de:	f04f 0b00 	mov.w	fp, #0
 80059e2:	4652      	mov	r2, sl
 80059e4:	465b      	mov	r3, fp
 80059e6:	f04f 0000 	mov.w	r0, #0
 80059ea:	f04f 0100 	mov.w	r1, #0
 80059ee:	0159      	lsls	r1, r3, #5
 80059f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059f4:	0150      	lsls	r0, r2, #5
 80059f6:	4602      	mov	r2, r0
 80059f8:	460b      	mov	r3, r1
 80059fa:	ebb2 080a 	subs.w	r8, r2, sl
 80059fe:	eb63 090b 	sbc.w	r9, r3, fp
 8005a02:	f04f 0200 	mov.w	r2, #0
 8005a06:	f04f 0300 	mov.w	r3, #0
 8005a0a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005a0e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005a12:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005a16:	ebb2 0408 	subs.w	r4, r2, r8
 8005a1a:	eb63 0509 	sbc.w	r5, r3, r9
 8005a1e:	f04f 0200 	mov.w	r2, #0
 8005a22:	f04f 0300 	mov.w	r3, #0
 8005a26:	00eb      	lsls	r3, r5, #3
 8005a28:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a2c:	00e2      	lsls	r2, r4, #3
 8005a2e:	4614      	mov	r4, r2
 8005a30:	461d      	mov	r5, r3
 8005a32:	eb14 030a 	adds.w	r3, r4, sl
 8005a36:	603b      	str	r3, [r7, #0]
 8005a38:	eb45 030b 	adc.w	r3, r5, fp
 8005a3c:	607b      	str	r3, [r7, #4]
 8005a3e:	f04f 0200 	mov.w	r2, #0
 8005a42:	f04f 0300 	mov.w	r3, #0
 8005a46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a4a:	4629      	mov	r1, r5
 8005a4c:	028b      	lsls	r3, r1, #10
 8005a4e:	4621      	mov	r1, r4
 8005a50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a54:	4621      	mov	r1, r4
 8005a56:	028a      	lsls	r2, r1, #10
 8005a58:	4610      	mov	r0, r2
 8005a5a:	4619      	mov	r1, r3
 8005a5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a5e:	2200      	movs	r2, #0
 8005a60:	60bb      	str	r3, [r7, #8]
 8005a62:	60fa      	str	r2, [r7, #12]
 8005a64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a68:	f7fb f916 	bl	8000c98 <__aeabi_uldivmod>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	4613      	mov	r3, r2
 8005a72:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a74:	4b0b      	ldr	r3, [pc, #44]	; (8005aa4 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	0c1b      	lsrs	r3, r3, #16
 8005a7a:	f003 0303 	and.w	r3, r3, #3
 8005a7e:	3301      	adds	r3, #1
 8005a80:	005b      	lsls	r3, r3, #1
 8005a82:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005a84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a8c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005a8e:	e002      	b.n	8005a96 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005a90:	4b05      	ldr	r3, [pc, #20]	; (8005aa8 <HAL_RCC_GetSysClockFreq+0x184>)
 8005a92:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005a94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	3740      	adds	r7, #64	; 0x40
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005aa2:	bf00      	nop
 8005aa4:	40023800 	.word	0x40023800
 8005aa8:	00f42400 	.word	0x00f42400
 8005aac:	017d7840 	.word	0x017d7840

08005ab0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ab4:	4b03      	ldr	r3, [pc, #12]	; (8005ac4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	20000078 	.word	0x20000078

08005ac8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005acc:	f7ff fff0 	bl	8005ab0 <HAL_RCC_GetHCLKFreq>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	4b05      	ldr	r3, [pc, #20]	; (8005ae8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	0a9b      	lsrs	r3, r3, #10
 8005ad8:	f003 0307 	and.w	r3, r3, #7
 8005adc:	4903      	ldr	r1, [pc, #12]	; (8005aec <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ade:	5ccb      	ldrb	r3, [r1, r3]
 8005ae0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	40023800 	.word	0x40023800
 8005aec:	0800d3f4 	.word	0x0800d3f4

08005af0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005af4:	f7ff ffdc 	bl	8005ab0 <HAL_RCC_GetHCLKFreq>
 8005af8:	4602      	mov	r2, r0
 8005afa:	4b05      	ldr	r3, [pc, #20]	; (8005b10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	0b5b      	lsrs	r3, r3, #13
 8005b00:	f003 0307 	and.w	r3, r3, #7
 8005b04:	4903      	ldr	r1, [pc, #12]	; (8005b14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b06:	5ccb      	ldrb	r3, [r1, r3]
 8005b08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	40023800 	.word	0x40023800
 8005b14:	0800d3f4 	.word	0x0800d3f4

08005b18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b082      	sub	sp, #8
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d101      	bne.n	8005b2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e07b      	b.n	8005c22 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d108      	bne.n	8005b44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b3a:	d009      	beq.n	8005b50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	61da      	str	r2, [r3, #28]
 8005b42:	e005      	b.n	8005b50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d106      	bne.n	8005b70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2200      	movs	r2, #0
 8005b66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f7fe f94e 	bl	8003e0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2202      	movs	r2, #2
 8005b74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b86:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005b98:	431a      	orrs	r2, r3
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	68db      	ldr	r3, [r3, #12]
 8005b9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ba2:	431a      	orrs	r2, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	691b      	ldr	r3, [r3, #16]
 8005ba8:	f003 0302 	and.w	r3, r3, #2
 8005bac:	431a      	orrs	r2, r3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	f003 0301 	and.w	r3, r3, #1
 8005bb6:	431a      	orrs	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	699b      	ldr	r3, [r3, #24]
 8005bbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005bc0:	431a      	orrs	r2, r3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	69db      	ldr	r3, [r3, #28]
 8005bc6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005bca:	431a      	orrs	r2, r3
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6a1b      	ldr	r3, [r3, #32]
 8005bd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bd4:	ea42 0103 	orr.w	r1, r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bdc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	430a      	orrs	r2, r1
 8005be6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	699b      	ldr	r3, [r3, #24]
 8005bec:	0c1b      	lsrs	r3, r3, #16
 8005bee:	f003 0104 	and.w	r1, r3, #4
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf6:	f003 0210 	and.w	r2, r3, #16
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	69da      	ldr	r2, [r3, #28]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c10:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005c20:	2300      	movs	r3, #0
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3708      	adds	r7, #8
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}

08005c2a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c2a:	b580      	push	{r7, lr}
 8005c2c:	b088      	sub	sp, #32
 8005c2e:	af00      	add	r7, sp, #0
 8005c30:	60f8      	str	r0, [r7, #12]
 8005c32:	60b9      	str	r1, [r7, #8]
 8005c34:	603b      	str	r3, [r7, #0]
 8005c36:	4613      	mov	r3, r2
 8005c38:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d101      	bne.n	8005c4c <HAL_SPI_Transmit+0x22>
 8005c48:	2302      	movs	r3, #2
 8005c4a:	e126      	b.n	8005e9a <HAL_SPI_Transmit+0x270>
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c54:	f7fe fc7e 	bl	8004554 <HAL_GetTick>
 8005c58:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005c5a:	88fb      	ldrh	r3, [r7, #6]
 8005c5c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d002      	beq.n	8005c70 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005c6a:	2302      	movs	r3, #2
 8005c6c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c6e:	e10b      	b.n	8005e88 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d002      	beq.n	8005c7c <HAL_SPI_Transmit+0x52>
 8005c76:	88fb      	ldrh	r3, [r7, #6]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d102      	bne.n	8005c82 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005c80:	e102      	b.n	8005e88 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2203      	movs	r2, #3
 8005c86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	68ba      	ldr	r2, [r7, #8]
 8005c94:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	88fa      	ldrh	r2, [r7, #6]
 8005c9a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	88fa      	ldrh	r2, [r7, #6]
 8005ca0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	2200      	movs	r2, #0
 8005cac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cc8:	d10f      	bne.n	8005cea <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cd8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ce8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cf4:	2b40      	cmp	r3, #64	; 0x40
 8005cf6:	d007      	beq.n	8005d08 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d06:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	68db      	ldr	r3, [r3, #12]
 8005d0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d10:	d14b      	bne.n	8005daa <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d002      	beq.n	8005d20 <HAL_SPI_Transmit+0xf6>
 8005d1a:	8afb      	ldrh	r3, [r7, #22]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d13e      	bne.n	8005d9e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d24:	881a      	ldrh	r2, [r3, #0]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d30:	1c9a      	adds	r2, r3, #2
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	b29a      	uxth	r2, r3
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d44:	e02b      	b.n	8005d9e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f003 0302 	and.w	r3, r3, #2
 8005d50:	2b02      	cmp	r3, #2
 8005d52:	d112      	bne.n	8005d7a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d58:	881a      	ldrh	r2, [r3, #0]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d64:	1c9a      	adds	r2, r3, #2
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	3b01      	subs	r3, #1
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	86da      	strh	r2, [r3, #54]	; 0x36
 8005d78:	e011      	b.n	8005d9e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d7a:	f7fe fbeb 	bl	8004554 <HAL_GetTick>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	1ad3      	subs	r3, r2, r3
 8005d84:	683a      	ldr	r2, [r7, #0]
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d803      	bhi.n	8005d92 <HAL_SPI_Transmit+0x168>
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d90:	d102      	bne.n	8005d98 <HAL_SPI_Transmit+0x16e>
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d102      	bne.n	8005d9e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005d98:	2303      	movs	r3, #3
 8005d9a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005d9c:	e074      	b.n	8005e88 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d1ce      	bne.n	8005d46 <HAL_SPI_Transmit+0x11c>
 8005da8:	e04c      	b.n	8005e44 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d002      	beq.n	8005db8 <HAL_SPI_Transmit+0x18e>
 8005db2:	8afb      	ldrh	r3, [r7, #22]
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d140      	bne.n	8005e3a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	330c      	adds	r3, #12
 8005dc2:	7812      	ldrb	r2, [r2, #0]
 8005dc4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dca:	1c5a      	adds	r2, r3, #1
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	3b01      	subs	r3, #1
 8005dd8:	b29a      	uxth	r2, r3
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005dde:	e02c      	b.n	8005e3a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f003 0302 	and.w	r3, r3, #2
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d113      	bne.n	8005e16 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	330c      	adds	r3, #12
 8005df8:	7812      	ldrb	r2, [r2, #0]
 8005dfa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e00:	1c5a      	adds	r2, r3, #1
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	3b01      	subs	r3, #1
 8005e0e:	b29a      	uxth	r2, r3
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	86da      	strh	r2, [r3, #54]	; 0x36
 8005e14:	e011      	b.n	8005e3a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e16:	f7fe fb9d 	bl	8004554 <HAL_GetTick>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	683a      	ldr	r2, [r7, #0]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d803      	bhi.n	8005e2e <HAL_SPI_Transmit+0x204>
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e2c:	d102      	bne.n	8005e34 <HAL_SPI_Transmit+0x20a>
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d102      	bne.n	8005e3a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005e34:	2303      	movs	r3, #3
 8005e36:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005e38:	e026      	b.n	8005e88 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1cd      	bne.n	8005de0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e44:	69ba      	ldr	r2, [r7, #24]
 8005e46:	6839      	ldr	r1, [r7, #0]
 8005e48:	68f8      	ldr	r0, [r7, #12]
 8005e4a:	f000 fbcb 	bl	80065e4 <SPI_EndRxTxTransaction>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d002      	beq.n	8005e5a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2220      	movs	r2, #32
 8005e58:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10a      	bne.n	8005e78 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e62:	2300      	movs	r3, #0
 8005e64:	613b      	str	r3, [r7, #16]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	613b      	str	r3, [r7, #16]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	613b      	str	r3, [r7, #16]
 8005e76:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d002      	beq.n	8005e86 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	77fb      	strb	r3, [r7, #31]
 8005e84:	e000      	b.n	8005e88 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005e86:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005e98:	7ffb      	ldrb	r3, [r7, #31]
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3720      	adds	r7, #32
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}

08005ea2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ea2:	b580      	push	{r7, lr}
 8005ea4:	b088      	sub	sp, #32
 8005ea6:	af02      	add	r7, sp, #8
 8005ea8:	60f8      	str	r0, [r7, #12]
 8005eaa:	60b9      	str	r1, [r7, #8]
 8005eac:	603b      	str	r3, [r7, #0]
 8005eae:	4613      	mov	r3, r2
 8005eb0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ebe:	d112      	bne.n	8005ee6 <HAL_SPI_Receive+0x44>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d10e      	bne.n	8005ee6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2204      	movs	r2, #4
 8005ecc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005ed0:	88fa      	ldrh	r2, [r7, #6]
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	68ba      	ldr	r2, [r7, #8]
 8005eda:	68b9      	ldr	r1, [r7, #8]
 8005edc:	68f8      	ldr	r0, [r7, #12]
 8005ede:	f000 f8f1 	bl	80060c4 <HAL_SPI_TransmitReceive>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	e0ea      	b.n	80060bc <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d101      	bne.n	8005ef4 <HAL_SPI_Receive+0x52>
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	e0e3      	b.n	80060bc <HAL_SPI_Receive+0x21a>
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005efc:	f7fe fb2a 	bl	8004554 <HAL_GetTick>
 8005f00:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f08:	b2db      	uxtb	r3, r3
 8005f0a:	2b01      	cmp	r3, #1
 8005f0c:	d002      	beq.n	8005f14 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005f0e:	2302      	movs	r3, #2
 8005f10:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f12:	e0ca      	b.n	80060aa <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d002      	beq.n	8005f20 <HAL_SPI_Receive+0x7e>
 8005f1a:	88fb      	ldrh	r3, [r7, #6]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d102      	bne.n	8005f26 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f24:	e0c1      	b.n	80060aa <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2204      	movs	r2, #4
 8005f2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2200      	movs	r2, #0
 8005f32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	88fa      	ldrh	r2, [r7, #6]
 8005f3e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	88fa      	ldrh	r2, [r7, #6]
 8005f44:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2200      	movs	r2, #0
 8005f56:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f6c:	d10f      	bne.n	8005f8e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f7c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005f8c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f98:	2b40      	cmp	r3, #64	; 0x40
 8005f9a:	d007      	beq.n	8005fac <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005faa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d162      	bne.n	800607a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005fb4:	e02e      	b.n	8006014 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f003 0301 	and.w	r3, r3, #1
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d115      	bne.n	8005ff0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f103 020c 	add.w	r2, r3, #12
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fd0:	7812      	ldrb	r2, [r2, #0]
 8005fd2:	b2d2      	uxtb	r2, r2
 8005fd4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fda:	1c5a      	adds	r2, r3, #1
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	b29a      	uxth	r2, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005fee:	e011      	b.n	8006014 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005ff0:	f7fe fab0 	bl	8004554 <HAL_GetTick>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	683a      	ldr	r2, [r7, #0]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d803      	bhi.n	8006008 <HAL_SPI_Receive+0x166>
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006006:	d102      	bne.n	800600e <HAL_SPI_Receive+0x16c>
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d102      	bne.n	8006014 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800600e:	2303      	movs	r3, #3
 8006010:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006012:	e04a      	b.n	80060aa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006018:	b29b      	uxth	r3, r3
 800601a:	2b00      	cmp	r3, #0
 800601c:	d1cb      	bne.n	8005fb6 <HAL_SPI_Receive+0x114>
 800601e:	e031      	b.n	8006084 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	f003 0301 	and.w	r3, r3, #1
 800602a:	2b01      	cmp	r3, #1
 800602c:	d113      	bne.n	8006056 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68da      	ldr	r2, [r3, #12]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006038:	b292      	uxth	r2, r2
 800603a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006040:	1c9a      	adds	r2, r3, #2
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800604a:	b29b      	uxth	r3, r3
 800604c:	3b01      	subs	r3, #1
 800604e:	b29a      	uxth	r2, r3
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006054:	e011      	b.n	800607a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006056:	f7fe fa7d 	bl	8004554 <HAL_GetTick>
 800605a:	4602      	mov	r2, r0
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	1ad3      	subs	r3, r2, r3
 8006060:	683a      	ldr	r2, [r7, #0]
 8006062:	429a      	cmp	r2, r3
 8006064:	d803      	bhi.n	800606e <HAL_SPI_Receive+0x1cc>
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800606c:	d102      	bne.n	8006074 <HAL_SPI_Receive+0x1d2>
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d102      	bne.n	800607a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006074:	2303      	movs	r3, #3
 8006076:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006078:	e017      	b.n	80060aa <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800607e:	b29b      	uxth	r3, r3
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1cd      	bne.n	8006020 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006084:	693a      	ldr	r2, [r7, #16]
 8006086:	6839      	ldr	r1, [r7, #0]
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f000 fa45 	bl	8006518 <SPI_EndRxTransaction>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d002      	beq.n	800609a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2220      	movs	r2, #32
 8006098:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d002      	beq.n	80060a8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	75fb      	strb	r3, [r7, #23]
 80060a6:	e000      	b.n	80060aa <HAL_SPI_Receive+0x208>
  }

error :
 80060a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2201      	movs	r2, #1
 80060ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80060ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3718      	adds	r7, #24
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b08c      	sub	sp, #48	; 0x30
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
 80060d0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80060d2:	2301      	movs	r3, #1
 80060d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80060d6:	2300      	movs	r3, #0
 80060d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d101      	bne.n	80060ea <HAL_SPI_TransmitReceive+0x26>
 80060e6:	2302      	movs	r3, #2
 80060e8:	e18a      	b.n	8006400 <HAL_SPI_TransmitReceive+0x33c>
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060f2:	f7fe fa2f 	bl	8004554 <HAL_GetTick>
 80060f6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80060fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006108:	887b      	ldrh	r3, [r7, #2]
 800610a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800610c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006110:	2b01      	cmp	r3, #1
 8006112:	d00f      	beq.n	8006134 <HAL_SPI_TransmitReceive+0x70>
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800611a:	d107      	bne.n	800612c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d103      	bne.n	800612c <HAL_SPI_TransmitReceive+0x68>
 8006124:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006128:	2b04      	cmp	r3, #4
 800612a:	d003      	beq.n	8006134 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800612c:	2302      	movs	r3, #2
 800612e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006132:	e15b      	b.n	80063ec <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d005      	beq.n	8006146 <HAL_SPI_TransmitReceive+0x82>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d002      	beq.n	8006146 <HAL_SPI_TransmitReceive+0x82>
 8006140:	887b      	ldrh	r3, [r7, #2]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d103      	bne.n	800614e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800614c:	e14e      	b.n	80063ec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b04      	cmp	r3, #4
 8006158:	d003      	beq.n	8006162 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2205      	movs	r2, #5
 800615e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2200      	movs	r2, #0
 8006166:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	887a      	ldrh	r2, [r7, #2]
 8006172:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	887a      	ldrh	r2, [r7, #2]
 8006178:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	68ba      	ldr	r2, [r7, #8]
 800617e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	887a      	ldrh	r2, [r7, #2]
 8006184:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	887a      	ldrh	r2, [r7, #2]
 800618a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	2200      	movs	r2, #0
 8006190:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061a2:	2b40      	cmp	r3, #64	; 0x40
 80061a4:	d007      	beq.n	80061b6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061be:	d178      	bne.n	80062b2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d002      	beq.n	80061ce <HAL_SPI_TransmitReceive+0x10a>
 80061c8:	8b7b      	ldrh	r3, [r7, #26]
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d166      	bne.n	800629c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061d2:	881a      	ldrh	r2, [r3, #0]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061de:	1c9a      	adds	r2, r3, #2
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	3b01      	subs	r3, #1
 80061ec:	b29a      	uxth	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061f2:	e053      	b.n	800629c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	f003 0302 	and.w	r3, r3, #2
 80061fe:	2b02      	cmp	r3, #2
 8006200:	d11b      	bne.n	800623a <HAL_SPI_TransmitReceive+0x176>
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006206:	b29b      	uxth	r3, r3
 8006208:	2b00      	cmp	r3, #0
 800620a:	d016      	beq.n	800623a <HAL_SPI_TransmitReceive+0x176>
 800620c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800620e:	2b01      	cmp	r3, #1
 8006210:	d113      	bne.n	800623a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006216:	881a      	ldrh	r2, [r3, #0]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006222:	1c9a      	adds	r2, r3, #2
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800622c:	b29b      	uxth	r3, r3
 800622e:	3b01      	subs	r3, #1
 8006230:	b29a      	uxth	r2, r3
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006236:	2300      	movs	r3, #0
 8006238:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	f003 0301 	and.w	r3, r3, #1
 8006244:	2b01      	cmp	r3, #1
 8006246:	d119      	bne.n	800627c <HAL_SPI_TransmitReceive+0x1b8>
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800624c:	b29b      	uxth	r3, r3
 800624e:	2b00      	cmp	r3, #0
 8006250:	d014      	beq.n	800627c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	68da      	ldr	r2, [r3, #12]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800625c:	b292      	uxth	r2, r2
 800625e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006264:	1c9a      	adds	r2, r3, #2
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800626e:	b29b      	uxth	r3, r3
 8006270:	3b01      	subs	r3, #1
 8006272:	b29a      	uxth	r2, r3
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006278:	2301      	movs	r3, #1
 800627a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800627c:	f7fe f96a 	bl	8004554 <HAL_GetTick>
 8006280:	4602      	mov	r2, r0
 8006282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006284:	1ad3      	subs	r3, r2, r3
 8006286:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006288:	429a      	cmp	r2, r3
 800628a:	d807      	bhi.n	800629c <HAL_SPI_TransmitReceive+0x1d8>
 800628c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800628e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006292:	d003      	beq.n	800629c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006294:	2303      	movs	r3, #3
 8006296:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800629a:	e0a7      	b.n	80063ec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1a6      	bne.n	80061f4 <HAL_SPI_TransmitReceive+0x130>
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d1a1      	bne.n	80061f4 <HAL_SPI_TransmitReceive+0x130>
 80062b0:	e07c      	b.n	80063ac <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d002      	beq.n	80062c0 <HAL_SPI_TransmitReceive+0x1fc>
 80062ba:	8b7b      	ldrh	r3, [r7, #26]
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d16b      	bne.n	8006398 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	330c      	adds	r3, #12
 80062ca:	7812      	ldrb	r2, [r2, #0]
 80062cc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062d2:	1c5a      	adds	r2, r3, #1
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062dc:	b29b      	uxth	r3, r3
 80062de:	3b01      	subs	r3, #1
 80062e0:	b29a      	uxth	r2, r3
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062e6:	e057      	b.n	8006398 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f003 0302 	and.w	r3, r3, #2
 80062f2:	2b02      	cmp	r3, #2
 80062f4:	d11c      	bne.n	8006330 <HAL_SPI_TransmitReceive+0x26c>
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062fa:	b29b      	uxth	r3, r3
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d017      	beq.n	8006330 <HAL_SPI_TransmitReceive+0x26c>
 8006300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006302:	2b01      	cmp	r3, #1
 8006304:	d114      	bne.n	8006330 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	330c      	adds	r3, #12
 8006310:	7812      	ldrb	r2, [r2, #0]
 8006312:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006318:	1c5a      	adds	r2, r3, #1
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006322:	b29b      	uxth	r3, r3
 8006324:	3b01      	subs	r3, #1
 8006326:	b29a      	uxth	r2, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800632c:	2300      	movs	r3, #0
 800632e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	f003 0301 	and.w	r3, r3, #1
 800633a:	2b01      	cmp	r3, #1
 800633c:	d119      	bne.n	8006372 <HAL_SPI_TransmitReceive+0x2ae>
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006342:	b29b      	uxth	r3, r3
 8006344:	2b00      	cmp	r3, #0
 8006346:	d014      	beq.n	8006372 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68da      	ldr	r2, [r3, #12]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006352:	b2d2      	uxtb	r2, r2
 8006354:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800635a:	1c5a      	adds	r2, r3, #1
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006364:	b29b      	uxth	r3, r3
 8006366:	3b01      	subs	r3, #1
 8006368:	b29a      	uxth	r2, r3
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800636e:	2301      	movs	r3, #1
 8006370:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006372:	f7fe f8ef 	bl	8004554 <HAL_GetTick>
 8006376:	4602      	mov	r2, r0
 8006378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800637a:	1ad3      	subs	r3, r2, r3
 800637c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800637e:	429a      	cmp	r2, r3
 8006380:	d803      	bhi.n	800638a <HAL_SPI_TransmitReceive+0x2c6>
 8006382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006384:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006388:	d102      	bne.n	8006390 <HAL_SPI_TransmitReceive+0x2cc>
 800638a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800638c:	2b00      	cmp	r3, #0
 800638e:	d103      	bne.n	8006398 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006390:	2303      	movs	r3, #3
 8006392:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006396:	e029      	b.n	80063ec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800639c:	b29b      	uxth	r3, r3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d1a2      	bne.n	80062e8 <HAL_SPI_TransmitReceive+0x224>
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063a6:	b29b      	uxth	r3, r3
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d19d      	bne.n	80062e8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80063ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063ae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80063b0:	68f8      	ldr	r0, [r7, #12]
 80063b2:	f000 f917 	bl	80065e4 <SPI_EndRxTxTransaction>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d006      	beq.n	80063ca <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2220      	movs	r2, #32
 80063c6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80063c8:	e010      	b.n	80063ec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d10b      	bne.n	80063ea <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80063d2:	2300      	movs	r3, #0
 80063d4:	617b      	str	r3, [r7, #20]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68db      	ldr	r3, [r3, #12]
 80063dc:	617b      	str	r3, [r7, #20]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	689b      	ldr	r3, [r3, #8]
 80063e4:	617b      	str	r3, [r7, #20]
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	e000      	b.n	80063ec <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80063ea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2201      	movs	r2, #1
 80063f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80063fc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006400:	4618      	mov	r0, r3
 8006402:	3730      	adds	r7, #48	; 0x30
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}

08006408 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b088      	sub	sp, #32
 800640c:	af00      	add	r7, sp, #0
 800640e:	60f8      	str	r0, [r7, #12]
 8006410:	60b9      	str	r1, [r7, #8]
 8006412:	603b      	str	r3, [r7, #0]
 8006414:	4613      	mov	r3, r2
 8006416:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006418:	f7fe f89c 	bl	8004554 <HAL_GetTick>
 800641c:	4602      	mov	r2, r0
 800641e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006420:	1a9b      	subs	r3, r3, r2
 8006422:	683a      	ldr	r2, [r7, #0]
 8006424:	4413      	add	r3, r2
 8006426:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006428:	f7fe f894 	bl	8004554 <HAL_GetTick>
 800642c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800642e:	4b39      	ldr	r3, [pc, #228]	; (8006514 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	015b      	lsls	r3, r3, #5
 8006434:	0d1b      	lsrs	r3, r3, #20
 8006436:	69fa      	ldr	r2, [r7, #28]
 8006438:	fb02 f303 	mul.w	r3, r2, r3
 800643c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800643e:	e054      	b.n	80064ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006446:	d050      	beq.n	80064ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006448:	f7fe f884 	bl	8004554 <HAL_GetTick>
 800644c:	4602      	mov	r2, r0
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	69fa      	ldr	r2, [r7, #28]
 8006454:	429a      	cmp	r2, r3
 8006456:	d902      	bls.n	800645e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d13d      	bne.n	80064da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	685a      	ldr	r2, [r3, #4]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800646c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006476:	d111      	bne.n	800649c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006480:	d004      	beq.n	800648c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800648a:	d107      	bne.n	800649c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800649a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064a4:	d10f      	bne.n	80064c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064b4:	601a      	str	r2, [r3, #0]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2201      	movs	r2, #1
 80064ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80064d6:	2303      	movs	r3, #3
 80064d8:	e017      	b.n	800650a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d101      	bne.n	80064e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80064e0:	2300      	movs	r3, #0
 80064e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	3b01      	subs	r3, #1
 80064e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	689a      	ldr	r2, [r3, #8]
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	4013      	ands	r3, r2
 80064f4:	68ba      	ldr	r2, [r7, #8]
 80064f6:	429a      	cmp	r2, r3
 80064f8:	bf0c      	ite	eq
 80064fa:	2301      	moveq	r3, #1
 80064fc:	2300      	movne	r3, #0
 80064fe:	b2db      	uxtb	r3, r3
 8006500:	461a      	mov	r2, r3
 8006502:	79fb      	ldrb	r3, [r7, #7]
 8006504:	429a      	cmp	r2, r3
 8006506:	d19b      	bne.n	8006440 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3720      	adds	r7, #32
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	20000078 	.word	0x20000078

08006518 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b086      	sub	sp, #24
 800651c:	af02      	add	r7, sp, #8
 800651e:	60f8      	str	r0, [r7, #12]
 8006520:	60b9      	str	r1, [r7, #8]
 8006522:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800652c:	d111      	bne.n	8006552 <SPI_EndRxTransaction+0x3a>
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006536:	d004      	beq.n	8006542 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006540:	d107      	bne.n	8006552 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006550:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800655a:	d12a      	bne.n	80065b2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006564:	d012      	beq.n	800658c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	2200      	movs	r2, #0
 800656e:	2180      	movs	r1, #128	; 0x80
 8006570:	68f8      	ldr	r0, [r7, #12]
 8006572:	f7ff ff49 	bl	8006408 <SPI_WaitFlagStateUntilTimeout>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d02d      	beq.n	80065d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006580:	f043 0220 	orr.w	r2, r3, #32
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006588:	2303      	movs	r3, #3
 800658a:	e026      	b.n	80065da <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	9300      	str	r3, [sp, #0]
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	2200      	movs	r2, #0
 8006594:	2101      	movs	r1, #1
 8006596:	68f8      	ldr	r0, [r7, #12]
 8006598:	f7ff ff36 	bl	8006408 <SPI_WaitFlagStateUntilTimeout>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d01a      	beq.n	80065d8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065a6:	f043 0220 	orr.w	r2, r3, #32
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80065ae:	2303      	movs	r3, #3
 80065b0:	e013      	b.n	80065da <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	9300      	str	r3, [sp, #0]
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	2200      	movs	r2, #0
 80065ba:	2101      	movs	r1, #1
 80065bc:	68f8      	ldr	r0, [r7, #12]
 80065be:	f7ff ff23 	bl	8006408 <SPI_WaitFlagStateUntilTimeout>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d007      	beq.n	80065d8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065cc:	f043 0220 	orr.w	r2, r3, #32
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e000      	b.n	80065da <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3710      	adds	r7, #16
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
	...

080065e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b088      	sub	sp, #32
 80065e8:	af02      	add	r7, sp, #8
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80065f0:	4b1b      	ldr	r3, [pc, #108]	; (8006660 <SPI_EndRxTxTransaction+0x7c>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a1b      	ldr	r2, [pc, #108]	; (8006664 <SPI_EndRxTxTransaction+0x80>)
 80065f6:	fba2 2303 	umull	r2, r3, r2, r3
 80065fa:	0d5b      	lsrs	r3, r3, #21
 80065fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006600:	fb02 f303 	mul.w	r3, r2, r3
 8006604:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800660e:	d112      	bne.n	8006636 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	2200      	movs	r2, #0
 8006618:	2180      	movs	r1, #128	; 0x80
 800661a:	68f8      	ldr	r0, [r7, #12]
 800661c:	f7ff fef4 	bl	8006408 <SPI_WaitFlagStateUntilTimeout>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d016      	beq.n	8006654 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800662a:	f043 0220 	orr.w	r2, r3, #32
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e00f      	b.n	8006656 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d00a      	beq.n	8006652 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	3b01      	subs	r3, #1
 8006640:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800664c:	2b80      	cmp	r3, #128	; 0x80
 800664e:	d0f2      	beq.n	8006636 <SPI_EndRxTxTransaction+0x52>
 8006650:	e000      	b.n	8006654 <SPI_EndRxTxTransaction+0x70>
        break;
 8006652:	bf00      	nop
  }

  return HAL_OK;
 8006654:	2300      	movs	r3, #0
}
 8006656:	4618      	mov	r0, r3
 8006658:	3718      	adds	r7, #24
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}
 800665e:	bf00      	nop
 8006660:	20000078 	.word	0x20000078
 8006664:	165e9f81 	.word	0x165e9f81

08006668 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b082      	sub	sp, #8
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d101      	bne.n	800667a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e041      	b.n	80066fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006680:	b2db      	uxtb	r3, r3
 8006682:	2b00      	cmp	r3, #0
 8006684:	d106      	bne.n	8006694 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800668e:	6878      	ldr	r0, [r7, #4]
 8006690:	f7fd fe2e 	bl	80042f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2202      	movs	r2, #2
 8006698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	3304      	adds	r3, #4
 80066a4:	4619      	mov	r1, r3
 80066a6:	4610      	mov	r0, r2
 80066a8:	f000 f9c0 	bl	8006a2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066fc:	2300      	movs	r3, #0
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3708      	adds	r7, #8
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
	...

08006708 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006708:	b480      	push	{r7}
 800670a:	b085      	sub	sp, #20
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006716:	b2db      	uxtb	r3, r3
 8006718:	2b01      	cmp	r3, #1
 800671a:	d001      	beq.n	8006720 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e044      	b.n	80067aa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2202      	movs	r2, #2
 8006724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	68da      	ldr	r2, [r3, #12]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f042 0201 	orr.w	r2, r2, #1
 8006736:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a1e      	ldr	r2, [pc, #120]	; (80067b8 <HAL_TIM_Base_Start_IT+0xb0>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d018      	beq.n	8006774 <HAL_TIM_Base_Start_IT+0x6c>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800674a:	d013      	beq.n	8006774 <HAL_TIM_Base_Start_IT+0x6c>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a1a      	ldr	r2, [pc, #104]	; (80067bc <HAL_TIM_Base_Start_IT+0xb4>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d00e      	beq.n	8006774 <HAL_TIM_Base_Start_IT+0x6c>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a19      	ldr	r2, [pc, #100]	; (80067c0 <HAL_TIM_Base_Start_IT+0xb8>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d009      	beq.n	8006774 <HAL_TIM_Base_Start_IT+0x6c>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a17      	ldr	r2, [pc, #92]	; (80067c4 <HAL_TIM_Base_Start_IT+0xbc>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d004      	beq.n	8006774 <HAL_TIM_Base_Start_IT+0x6c>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a16      	ldr	r2, [pc, #88]	; (80067c8 <HAL_TIM_Base_Start_IT+0xc0>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d111      	bne.n	8006798 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	f003 0307 	and.w	r3, r3, #7
 800677e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2b06      	cmp	r3, #6
 8006784:	d010      	beq.n	80067a8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f042 0201 	orr.w	r2, r2, #1
 8006794:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006796:	e007      	b.n	80067a8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f042 0201 	orr.w	r2, r2, #1
 80067a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067a8:	2300      	movs	r3, #0
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	3714      	adds	r7, #20
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr
 80067b6:	bf00      	nop
 80067b8:	40010000 	.word	0x40010000
 80067bc:	40000400 	.word	0x40000400
 80067c0:	40000800 	.word	0x40000800
 80067c4:	40000c00 	.word	0x40000c00
 80067c8:	40014000 	.word	0x40014000

080067cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b082      	sub	sp, #8
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	691b      	ldr	r3, [r3, #16]
 80067da:	f003 0302 	and.w	r3, r3, #2
 80067de:	2b02      	cmp	r3, #2
 80067e0:	d122      	bne.n	8006828 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	f003 0302 	and.w	r3, r3, #2
 80067ec:	2b02      	cmp	r3, #2
 80067ee:	d11b      	bne.n	8006828 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f06f 0202 	mvn.w	r2, #2
 80067f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2201      	movs	r2, #1
 80067fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	699b      	ldr	r3, [r3, #24]
 8006806:	f003 0303 	and.w	r3, r3, #3
 800680a:	2b00      	cmp	r3, #0
 800680c:	d003      	beq.n	8006816 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 f8ee 	bl	80069f0 <HAL_TIM_IC_CaptureCallback>
 8006814:	e005      	b.n	8006822 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f000 f8e0 	bl	80069dc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f000 f8f1 	bl	8006a04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	691b      	ldr	r3, [r3, #16]
 800682e:	f003 0304 	and.w	r3, r3, #4
 8006832:	2b04      	cmp	r3, #4
 8006834:	d122      	bne.n	800687c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	f003 0304 	and.w	r3, r3, #4
 8006840:	2b04      	cmp	r3, #4
 8006842:	d11b      	bne.n	800687c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f06f 0204 	mvn.w	r2, #4
 800684c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2202      	movs	r2, #2
 8006852:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	699b      	ldr	r3, [r3, #24]
 800685a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800685e:	2b00      	cmp	r3, #0
 8006860:	d003      	beq.n	800686a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f000 f8c4 	bl	80069f0 <HAL_TIM_IC_CaptureCallback>
 8006868:	e005      	b.n	8006876 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f000 f8b6 	bl	80069dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f000 f8c7 	bl	8006a04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2200      	movs	r2, #0
 800687a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	f003 0308 	and.w	r3, r3, #8
 8006886:	2b08      	cmp	r3, #8
 8006888:	d122      	bne.n	80068d0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	f003 0308 	and.w	r3, r3, #8
 8006894:	2b08      	cmp	r3, #8
 8006896:	d11b      	bne.n	80068d0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f06f 0208 	mvn.w	r2, #8
 80068a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2204      	movs	r2, #4
 80068a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	69db      	ldr	r3, [r3, #28]
 80068ae:	f003 0303 	and.w	r3, r3, #3
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d003      	beq.n	80068be <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 f89a 	bl	80069f0 <HAL_TIM_IC_CaptureCallback>
 80068bc:	e005      	b.n	80068ca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f000 f88c 	bl	80069dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f000 f89d 	bl	8006a04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	691b      	ldr	r3, [r3, #16]
 80068d6:	f003 0310 	and.w	r3, r3, #16
 80068da:	2b10      	cmp	r3, #16
 80068dc:	d122      	bne.n	8006924 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68db      	ldr	r3, [r3, #12]
 80068e4:	f003 0310 	and.w	r3, r3, #16
 80068e8:	2b10      	cmp	r3, #16
 80068ea:	d11b      	bne.n	8006924 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f06f 0210 	mvn.w	r2, #16
 80068f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2208      	movs	r2, #8
 80068fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	69db      	ldr	r3, [r3, #28]
 8006902:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006906:	2b00      	cmp	r3, #0
 8006908:	d003      	beq.n	8006912 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f000 f870 	bl	80069f0 <HAL_TIM_IC_CaptureCallback>
 8006910:	e005      	b.n	800691e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 f862 	bl	80069dc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f000 f873 	bl	8006a04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	691b      	ldr	r3, [r3, #16]
 800692a:	f003 0301 	and.w	r3, r3, #1
 800692e:	2b01      	cmp	r3, #1
 8006930:	d10e      	bne.n	8006950 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	68db      	ldr	r3, [r3, #12]
 8006938:	f003 0301 	and.w	r3, r3, #1
 800693c:	2b01      	cmp	r3, #1
 800693e:	d107      	bne.n	8006950 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f06f 0201 	mvn.w	r2, #1
 8006948:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f7fa fc46 	bl	80011dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800695a:	2b80      	cmp	r3, #128	; 0x80
 800695c:	d10e      	bne.n	800697c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006968:	2b80      	cmp	r3, #128	; 0x80
 800696a:	d107      	bne.n	800697c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006974:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f000 f8e2 	bl	8006b40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006986:	2b40      	cmp	r3, #64	; 0x40
 8006988:	d10e      	bne.n	80069a8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	68db      	ldr	r3, [r3, #12]
 8006990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006994:	2b40      	cmp	r3, #64	; 0x40
 8006996:	d107      	bne.n	80069a8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80069a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 f838 	bl	8006a18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	691b      	ldr	r3, [r3, #16]
 80069ae:	f003 0320 	and.w	r3, r3, #32
 80069b2:	2b20      	cmp	r3, #32
 80069b4:	d10e      	bne.n	80069d4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68db      	ldr	r3, [r3, #12]
 80069bc:	f003 0320 	and.w	r3, r3, #32
 80069c0:	2b20      	cmp	r3, #32
 80069c2:	d107      	bne.n	80069d4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f06f 0220 	mvn.w	r2, #32
 80069cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 f8ac 	bl	8006b2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069d4:	bf00      	nop
 80069d6:	3708      	adds	r7, #8
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}

080069dc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069e4:	bf00      	nop
 80069e6:	370c      	adds	r7, #12
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b083      	sub	sp, #12
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80069f8:	bf00      	nop
 80069fa:	370c      	adds	r7, #12
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a0c:	bf00      	nop
 8006a0e:	370c      	adds	r7, #12
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b083      	sub	sp, #12
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a20:	bf00      	nop
 8006a22:	370c      	adds	r7, #12
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr

08006a2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b085      	sub	sp, #20
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	4a34      	ldr	r2, [pc, #208]	; (8006b10 <TIM_Base_SetConfig+0xe4>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d00f      	beq.n	8006a64 <TIM_Base_SetConfig+0x38>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a4a:	d00b      	beq.n	8006a64 <TIM_Base_SetConfig+0x38>
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	4a31      	ldr	r2, [pc, #196]	; (8006b14 <TIM_Base_SetConfig+0xe8>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d007      	beq.n	8006a64 <TIM_Base_SetConfig+0x38>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a30      	ldr	r2, [pc, #192]	; (8006b18 <TIM_Base_SetConfig+0xec>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d003      	beq.n	8006a64 <TIM_Base_SetConfig+0x38>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4a2f      	ldr	r2, [pc, #188]	; (8006b1c <TIM_Base_SetConfig+0xf0>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d108      	bne.n	8006a76 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	4a25      	ldr	r2, [pc, #148]	; (8006b10 <TIM_Base_SetConfig+0xe4>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d01b      	beq.n	8006ab6 <TIM_Base_SetConfig+0x8a>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a84:	d017      	beq.n	8006ab6 <TIM_Base_SetConfig+0x8a>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4a22      	ldr	r2, [pc, #136]	; (8006b14 <TIM_Base_SetConfig+0xe8>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d013      	beq.n	8006ab6 <TIM_Base_SetConfig+0x8a>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	4a21      	ldr	r2, [pc, #132]	; (8006b18 <TIM_Base_SetConfig+0xec>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d00f      	beq.n	8006ab6 <TIM_Base_SetConfig+0x8a>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4a20      	ldr	r2, [pc, #128]	; (8006b1c <TIM_Base_SetConfig+0xf0>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d00b      	beq.n	8006ab6 <TIM_Base_SetConfig+0x8a>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	4a1f      	ldr	r2, [pc, #124]	; (8006b20 <TIM_Base_SetConfig+0xf4>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d007      	beq.n	8006ab6 <TIM_Base_SetConfig+0x8a>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4a1e      	ldr	r2, [pc, #120]	; (8006b24 <TIM_Base_SetConfig+0xf8>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d003      	beq.n	8006ab6 <TIM_Base_SetConfig+0x8a>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4a1d      	ldr	r2, [pc, #116]	; (8006b28 <TIM_Base_SetConfig+0xfc>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d108      	bne.n	8006ac8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006abc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	68db      	ldr	r3, [r3, #12]
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	695b      	ldr	r3, [r3, #20]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	68fa      	ldr	r2, [r7, #12]
 8006ada:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	689a      	ldr	r2, [r3, #8]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	4a08      	ldr	r2, [pc, #32]	; (8006b10 <TIM_Base_SetConfig+0xe4>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d103      	bne.n	8006afc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	691a      	ldr	r2, [r3, #16]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	615a      	str	r2, [r3, #20]
}
 8006b02:	bf00      	nop
 8006b04:	3714      	adds	r7, #20
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr
 8006b0e:	bf00      	nop
 8006b10:	40010000 	.word	0x40010000
 8006b14:	40000400 	.word	0x40000400
 8006b18:	40000800 	.word	0x40000800
 8006b1c:	40000c00 	.word	0x40000c00
 8006b20:	40014000 	.word	0x40014000
 8006b24:	40014400 	.word	0x40014400
 8006b28:	40014800 	.word	0x40014800

08006b2c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3e:	4770      	bx	lr

08006b40 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b083      	sub	sp, #12
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b48:	bf00      	nop
 8006b4a:	370c      	adds	r7, #12
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b52:	4770      	bx	lr

08006b54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b082      	sub	sp, #8
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d101      	bne.n	8006b66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	e03f      	b.n	8006be6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b6c:	b2db      	uxtb	r3, r3
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d106      	bne.n	8006b80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f7fd fc0a 	bl	8004394 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2224      	movs	r2, #36	; 0x24
 8006b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	68da      	ldr	r2, [r3, #12]
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f000 f929 	bl	8006df0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	691a      	ldr	r2, [r3, #16]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006bac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	695a      	ldr	r2, [r3, #20]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006bbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	68da      	ldr	r2, [r3, #12]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006bcc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2220      	movs	r2, #32
 8006bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2220      	movs	r2, #32
 8006be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006be4:	2300      	movs	r3, #0
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	3708      	adds	r7, #8
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bd80      	pop	{r7, pc}

08006bee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bee:	b580      	push	{r7, lr}
 8006bf0:	b08a      	sub	sp, #40	; 0x28
 8006bf2:	af02      	add	r7, sp, #8
 8006bf4:	60f8      	str	r0, [r7, #12]
 8006bf6:	60b9      	str	r1, [r7, #8]
 8006bf8:	603b      	str	r3, [r7, #0]
 8006bfa:	4613      	mov	r3, r2
 8006bfc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	2b20      	cmp	r3, #32
 8006c0c:	d17c      	bne.n	8006d08 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d002      	beq.n	8006c1a <HAL_UART_Transmit+0x2c>
 8006c14:	88fb      	ldrh	r3, [r7, #6]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d101      	bne.n	8006c1e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	e075      	b.n	8006d0a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d101      	bne.n	8006c2c <HAL_UART_Transmit+0x3e>
 8006c28:	2302      	movs	r3, #2
 8006c2a:	e06e      	b.n	8006d0a <HAL_UART_Transmit+0x11c>
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2200      	movs	r2, #0
 8006c38:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2221      	movs	r2, #33	; 0x21
 8006c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c42:	f7fd fc87 	bl	8004554 <HAL_GetTick>
 8006c46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	88fa      	ldrh	r2, [r7, #6]
 8006c4c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	88fa      	ldrh	r2, [r7, #6]
 8006c52:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c5c:	d108      	bne.n	8006c70 <HAL_UART_Transmit+0x82>
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d104      	bne.n	8006c70 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006c66:	2300      	movs	r3, #0
 8006c68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	61bb      	str	r3, [r7, #24]
 8006c6e:	e003      	b.n	8006c78 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c74:	2300      	movs	r3, #0
 8006c76:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006c80:	e02a      	b.n	8006cd8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	9300      	str	r3, [sp, #0]
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	2180      	movs	r1, #128	; 0x80
 8006c8c:	68f8      	ldr	r0, [r7, #12]
 8006c8e:	f000 f840 	bl	8006d12 <UART_WaitOnFlagUntilTimeout>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d001      	beq.n	8006c9c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006c98:	2303      	movs	r3, #3
 8006c9a:	e036      	b.n	8006d0a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006c9c:	69fb      	ldr	r3, [r7, #28]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d10b      	bne.n	8006cba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	881b      	ldrh	r3, [r3, #0]
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006cb0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006cb2:	69bb      	ldr	r3, [r7, #24]
 8006cb4:	3302      	adds	r3, #2
 8006cb6:	61bb      	str	r3, [r7, #24]
 8006cb8:	e007      	b.n	8006cca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	781a      	ldrb	r2, [r3, #0]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006cc4:	69fb      	ldr	r3, [r7, #28]
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	3b01      	subs	r3, #1
 8006cd2:	b29a      	uxth	r2, r3
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1cf      	bne.n	8006c82 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	9300      	str	r3, [sp, #0]
 8006ce6:	697b      	ldr	r3, [r7, #20]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	2140      	movs	r1, #64	; 0x40
 8006cec:	68f8      	ldr	r0, [r7, #12]
 8006cee:	f000 f810 	bl	8006d12 <UART_WaitOnFlagUntilTimeout>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d001      	beq.n	8006cfc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006cf8:	2303      	movs	r3, #3
 8006cfa:	e006      	b.n	8006d0a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2220      	movs	r2, #32
 8006d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006d04:	2300      	movs	r3, #0
 8006d06:	e000      	b.n	8006d0a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006d08:	2302      	movs	r3, #2
  }
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3720      	adds	r7, #32
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}

08006d12 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006d12:	b580      	push	{r7, lr}
 8006d14:	b090      	sub	sp, #64	; 0x40
 8006d16:	af00      	add	r7, sp, #0
 8006d18:	60f8      	str	r0, [r7, #12]
 8006d1a:	60b9      	str	r1, [r7, #8]
 8006d1c:	603b      	str	r3, [r7, #0]
 8006d1e:	4613      	mov	r3, r2
 8006d20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d22:	e050      	b.n	8006dc6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d2a:	d04c      	beq.n	8006dc6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006d2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d007      	beq.n	8006d42 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d32:	f7fd fc0f 	bl	8004554 <HAL_GetTick>
 8006d36:	4602      	mov	r2, r0
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	1ad3      	subs	r3, r2, r3
 8006d3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d241      	bcs.n	8006dc6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	330c      	adds	r3, #12
 8006d48:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d4c:	e853 3f00 	ldrex	r3, [r3]
 8006d50:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d54:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006d58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	330c      	adds	r3, #12
 8006d60:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006d62:	637a      	str	r2, [r7, #52]	; 0x34
 8006d64:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d66:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d68:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d6a:	e841 2300 	strex	r3, r2, [r1]
 8006d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d1e5      	bne.n	8006d42 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	3314      	adds	r3, #20
 8006d7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	e853 3f00 	ldrex	r3, [r3]
 8006d84:	613b      	str	r3, [r7, #16]
   return(result);
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	f023 0301 	bic.w	r3, r3, #1
 8006d8c:	63bb      	str	r3, [r7, #56]	; 0x38
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	3314      	adds	r3, #20
 8006d94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d96:	623a      	str	r2, [r7, #32]
 8006d98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d9a:	69f9      	ldr	r1, [r7, #28]
 8006d9c:	6a3a      	ldr	r2, [r7, #32]
 8006d9e:	e841 2300 	strex	r3, r2, [r1]
 8006da2:	61bb      	str	r3, [r7, #24]
   return(result);
 8006da4:	69bb      	ldr	r3, [r7, #24]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d1e5      	bne.n	8006d76 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2220      	movs	r2, #32
 8006dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2220      	movs	r2, #32
 8006db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e00f      	b.n	8006de6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	4013      	ands	r3, r2
 8006dd0:	68ba      	ldr	r2, [r7, #8]
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	bf0c      	ite	eq
 8006dd6:	2301      	moveq	r3, #1
 8006dd8:	2300      	movne	r3, #0
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	461a      	mov	r2, r3
 8006dde:	79fb      	ldrb	r3, [r7, #7]
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d09f      	beq.n	8006d24 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3740      	adds	r7, #64	; 0x40
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}
	...

08006df0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006df0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006df4:	b0c0      	sub	sp, #256	; 0x100
 8006df6:	af00      	add	r7, sp, #0
 8006df8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	691b      	ldr	r3, [r3, #16]
 8006e04:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e0c:	68d9      	ldr	r1, [r3, #12]
 8006e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	ea40 0301 	orr.w	r3, r0, r1
 8006e18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e1e:	689a      	ldr	r2, [r3, #8]
 8006e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e24:	691b      	ldr	r3, [r3, #16]
 8006e26:	431a      	orrs	r2, r3
 8006e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e2c:	695b      	ldr	r3, [r3, #20]
 8006e2e:	431a      	orrs	r2, r3
 8006e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e34:	69db      	ldr	r3, [r3, #28]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006e48:	f021 010c 	bic.w	r1, r1, #12
 8006e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006e56:	430b      	orrs	r3, r1
 8006e58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e6a:	6999      	ldr	r1, [r3, #24]
 8006e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e70:	681a      	ldr	r2, [r3, #0]
 8006e72:	ea40 0301 	orr.w	r3, r0, r1
 8006e76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	4b8f      	ldr	r3, [pc, #572]	; (80070bc <UART_SetConfig+0x2cc>)
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d005      	beq.n	8006e90 <UART_SetConfig+0xa0>
 8006e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e88:	681a      	ldr	r2, [r3, #0]
 8006e8a:	4b8d      	ldr	r3, [pc, #564]	; (80070c0 <UART_SetConfig+0x2d0>)
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	d104      	bne.n	8006e9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e90:	f7fe fe2e 	bl	8005af0 <HAL_RCC_GetPCLK2Freq>
 8006e94:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006e98:	e003      	b.n	8006ea2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e9a:	f7fe fe15 	bl	8005ac8 <HAL_RCC_GetPCLK1Freq>
 8006e9e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ea6:	69db      	ldr	r3, [r3, #28]
 8006ea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eac:	f040 810c 	bne.w	80070c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006eb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006eba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006ebe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006ec2:	4622      	mov	r2, r4
 8006ec4:	462b      	mov	r3, r5
 8006ec6:	1891      	adds	r1, r2, r2
 8006ec8:	65b9      	str	r1, [r7, #88]	; 0x58
 8006eca:	415b      	adcs	r3, r3
 8006ecc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006ece:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006ed2:	4621      	mov	r1, r4
 8006ed4:	eb12 0801 	adds.w	r8, r2, r1
 8006ed8:	4629      	mov	r1, r5
 8006eda:	eb43 0901 	adc.w	r9, r3, r1
 8006ede:	f04f 0200 	mov.w	r2, #0
 8006ee2:	f04f 0300 	mov.w	r3, #0
 8006ee6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006eea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006eee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ef2:	4690      	mov	r8, r2
 8006ef4:	4699      	mov	r9, r3
 8006ef6:	4623      	mov	r3, r4
 8006ef8:	eb18 0303 	adds.w	r3, r8, r3
 8006efc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006f00:	462b      	mov	r3, r5
 8006f02:	eb49 0303 	adc.w	r3, r9, r3
 8006f06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006f16:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006f1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006f1e:	460b      	mov	r3, r1
 8006f20:	18db      	adds	r3, r3, r3
 8006f22:	653b      	str	r3, [r7, #80]	; 0x50
 8006f24:	4613      	mov	r3, r2
 8006f26:	eb42 0303 	adc.w	r3, r2, r3
 8006f2a:	657b      	str	r3, [r7, #84]	; 0x54
 8006f2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006f30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006f34:	f7f9 feb0 	bl	8000c98 <__aeabi_uldivmod>
 8006f38:	4602      	mov	r2, r0
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4b61      	ldr	r3, [pc, #388]	; (80070c4 <UART_SetConfig+0x2d4>)
 8006f3e:	fba3 2302 	umull	r2, r3, r3, r2
 8006f42:	095b      	lsrs	r3, r3, #5
 8006f44:	011c      	lsls	r4, r3, #4
 8006f46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006f50:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006f54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006f58:	4642      	mov	r2, r8
 8006f5a:	464b      	mov	r3, r9
 8006f5c:	1891      	adds	r1, r2, r2
 8006f5e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006f60:	415b      	adcs	r3, r3
 8006f62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006f68:	4641      	mov	r1, r8
 8006f6a:	eb12 0a01 	adds.w	sl, r2, r1
 8006f6e:	4649      	mov	r1, r9
 8006f70:	eb43 0b01 	adc.w	fp, r3, r1
 8006f74:	f04f 0200 	mov.w	r2, #0
 8006f78:	f04f 0300 	mov.w	r3, #0
 8006f7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006f80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006f84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f88:	4692      	mov	sl, r2
 8006f8a:	469b      	mov	fp, r3
 8006f8c:	4643      	mov	r3, r8
 8006f8e:	eb1a 0303 	adds.w	r3, sl, r3
 8006f92:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006f96:	464b      	mov	r3, r9
 8006f98:	eb4b 0303 	adc.w	r3, fp, r3
 8006f9c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006fac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006fb0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006fb4:	460b      	mov	r3, r1
 8006fb6:	18db      	adds	r3, r3, r3
 8006fb8:	643b      	str	r3, [r7, #64]	; 0x40
 8006fba:	4613      	mov	r3, r2
 8006fbc:	eb42 0303 	adc.w	r3, r2, r3
 8006fc0:	647b      	str	r3, [r7, #68]	; 0x44
 8006fc2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006fc6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006fca:	f7f9 fe65 	bl	8000c98 <__aeabi_uldivmod>
 8006fce:	4602      	mov	r2, r0
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	4611      	mov	r1, r2
 8006fd4:	4b3b      	ldr	r3, [pc, #236]	; (80070c4 <UART_SetConfig+0x2d4>)
 8006fd6:	fba3 2301 	umull	r2, r3, r3, r1
 8006fda:	095b      	lsrs	r3, r3, #5
 8006fdc:	2264      	movs	r2, #100	; 0x64
 8006fde:	fb02 f303 	mul.w	r3, r2, r3
 8006fe2:	1acb      	subs	r3, r1, r3
 8006fe4:	00db      	lsls	r3, r3, #3
 8006fe6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006fea:	4b36      	ldr	r3, [pc, #216]	; (80070c4 <UART_SetConfig+0x2d4>)
 8006fec:	fba3 2302 	umull	r2, r3, r3, r2
 8006ff0:	095b      	lsrs	r3, r3, #5
 8006ff2:	005b      	lsls	r3, r3, #1
 8006ff4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006ff8:	441c      	add	r4, r3
 8006ffa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ffe:	2200      	movs	r2, #0
 8007000:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007004:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007008:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800700c:	4642      	mov	r2, r8
 800700e:	464b      	mov	r3, r9
 8007010:	1891      	adds	r1, r2, r2
 8007012:	63b9      	str	r1, [r7, #56]	; 0x38
 8007014:	415b      	adcs	r3, r3
 8007016:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007018:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800701c:	4641      	mov	r1, r8
 800701e:	1851      	adds	r1, r2, r1
 8007020:	6339      	str	r1, [r7, #48]	; 0x30
 8007022:	4649      	mov	r1, r9
 8007024:	414b      	adcs	r3, r1
 8007026:	637b      	str	r3, [r7, #52]	; 0x34
 8007028:	f04f 0200 	mov.w	r2, #0
 800702c:	f04f 0300 	mov.w	r3, #0
 8007030:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007034:	4659      	mov	r1, fp
 8007036:	00cb      	lsls	r3, r1, #3
 8007038:	4651      	mov	r1, sl
 800703a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800703e:	4651      	mov	r1, sl
 8007040:	00ca      	lsls	r2, r1, #3
 8007042:	4610      	mov	r0, r2
 8007044:	4619      	mov	r1, r3
 8007046:	4603      	mov	r3, r0
 8007048:	4642      	mov	r2, r8
 800704a:	189b      	adds	r3, r3, r2
 800704c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007050:	464b      	mov	r3, r9
 8007052:	460a      	mov	r2, r1
 8007054:	eb42 0303 	adc.w	r3, r2, r3
 8007058:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800705c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	2200      	movs	r2, #0
 8007064:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007068:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800706c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007070:	460b      	mov	r3, r1
 8007072:	18db      	adds	r3, r3, r3
 8007074:	62bb      	str	r3, [r7, #40]	; 0x28
 8007076:	4613      	mov	r3, r2
 8007078:	eb42 0303 	adc.w	r3, r2, r3
 800707c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800707e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007082:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007086:	f7f9 fe07 	bl	8000c98 <__aeabi_uldivmod>
 800708a:	4602      	mov	r2, r0
 800708c:	460b      	mov	r3, r1
 800708e:	4b0d      	ldr	r3, [pc, #52]	; (80070c4 <UART_SetConfig+0x2d4>)
 8007090:	fba3 1302 	umull	r1, r3, r3, r2
 8007094:	095b      	lsrs	r3, r3, #5
 8007096:	2164      	movs	r1, #100	; 0x64
 8007098:	fb01 f303 	mul.w	r3, r1, r3
 800709c:	1ad3      	subs	r3, r2, r3
 800709e:	00db      	lsls	r3, r3, #3
 80070a0:	3332      	adds	r3, #50	; 0x32
 80070a2:	4a08      	ldr	r2, [pc, #32]	; (80070c4 <UART_SetConfig+0x2d4>)
 80070a4:	fba2 2303 	umull	r2, r3, r2, r3
 80070a8:	095b      	lsrs	r3, r3, #5
 80070aa:	f003 0207 	and.w	r2, r3, #7
 80070ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4422      	add	r2, r4
 80070b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80070b8:	e105      	b.n	80072c6 <UART_SetConfig+0x4d6>
 80070ba:	bf00      	nop
 80070bc:	40011000 	.word	0x40011000
 80070c0:	40011400 	.word	0x40011400
 80070c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80070c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80070cc:	2200      	movs	r2, #0
 80070ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80070d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80070d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80070da:	4642      	mov	r2, r8
 80070dc:	464b      	mov	r3, r9
 80070de:	1891      	adds	r1, r2, r2
 80070e0:	6239      	str	r1, [r7, #32]
 80070e2:	415b      	adcs	r3, r3
 80070e4:	627b      	str	r3, [r7, #36]	; 0x24
 80070e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80070ea:	4641      	mov	r1, r8
 80070ec:	1854      	adds	r4, r2, r1
 80070ee:	4649      	mov	r1, r9
 80070f0:	eb43 0501 	adc.w	r5, r3, r1
 80070f4:	f04f 0200 	mov.w	r2, #0
 80070f8:	f04f 0300 	mov.w	r3, #0
 80070fc:	00eb      	lsls	r3, r5, #3
 80070fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007102:	00e2      	lsls	r2, r4, #3
 8007104:	4614      	mov	r4, r2
 8007106:	461d      	mov	r5, r3
 8007108:	4643      	mov	r3, r8
 800710a:	18e3      	adds	r3, r4, r3
 800710c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007110:	464b      	mov	r3, r9
 8007112:	eb45 0303 	adc.w	r3, r5, r3
 8007116:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800711a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007126:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800712a:	f04f 0200 	mov.w	r2, #0
 800712e:	f04f 0300 	mov.w	r3, #0
 8007132:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007136:	4629      	mov	r1, r5
 8007138:	008b      	lsls	r3, r1, #2
 800713a:	4621      	mov	r1, r4
 800713c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007140:	4621      	mov	r1, r4
 8007142:	008a      	lsls	r2, r1, #2
 8007144:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007148:	f7f9 fda6 	bl	8000c98 <__aeabi_uldivmod>
 800714c:	4602      	mov	r2, r0
 800714e:	460b      	mov	r3, r1
 8007150:	4b60      	ldr	r3, [pc, #384]	; (80072d4 <UART_SetConfig+0x4e4>)
 8007152:	fba3 2302 	umull	r2, r3, r3, r2
 8007156:	095b      	lsrs	r3, r3, #5
 8007158:	011c      	lsls	r4, r3, #4
 800715a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800715e:	2200      	movs	r2, #0
 8007160:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007164:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007168:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800716c:	4642      	mov	r2, r8
 800716e:	464b      	mov	r3, r9
 8007170:	1891      	adds	r1, r2, r2
 8007172:	61b9      	str	r1, [r7, #24]
 8007174:	415b      	adcs	r3, r3
 8007176:	61fb      	str	r3, [r7, #28]
 8007178:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800717c:	4641      	mov	r1, r8
 800717e:	1851      	adds	r1, r2, r1
 8007180:	6139      	str	r1, [r7, #16]
 8007182:	4649      	mov	r1, r9
 8007184:	414b      	adcs	r3, r1
 8007186:	617b      	str	r3, [r7, #20]
 8007188:	f04f 0200 	mov.w	r2, #0
 800718c:	f04f 0300 	mov.w	r3, #0
 8007190:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007194:	4659      	mov	r1, fp
 8007196:	00cb      	lsls	r3, r1, #3
 8007198:	4651      	mov	r1, sl
 800719a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800719e:	4651      	mov	r1, sl
 80071a0:	00ca      	lsls	r2, r1, #3
 80071a2:	4610      	mov	r0, r2
 80071a4:	4619      	mov	r1, r3
 80071a6:	4603      	mov	r3, r0
 80071a8:	4642      	mov	r2, r8
 80071aa:	189b      	adds	r3, r3, r2
 80071ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80071b0:	464b      	mov	r3, r9
 80071b2:	460a      	mov	r2, r1
 80071b4:	eb42 0303 	adc.w	r3, r2, r3
 80071b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80071bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80071c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80071c8:	f04f 0200 	mov.w	r2, #0
 80071cc:	f04f 0300 	mov.w	r3, #0
 80071d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80071d4:	4649      	mov	r1, r9
 80071d6:	008b      	lsls	r3, r1, #2
 80071d8:	4641      	mov	r1, r8
 80071da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071de:	4641      	mov	r1, r8
 80071e0:	008a      	lsls	r2, r1, #2
 80071e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80071e6:	f7f9 fd57 	bl	8000c98 <__aeabi_uldivmod>
 80071ea:	4602      	mov	r2, r0
 80071ec:	460b      	mov	r3, r1
 80071ee:	4b39      	ldr	r3, [pc, #228]	; (80072d4 <UART_SetConfig+0x4e4>)
 80071f0:	fba3 1302 	umull	r1, r3, r3, r2
 80071f4:	095b      	lsrs	r3, r3, #5
 80071f6:	2164      	movs	r1, #100	; 0x64
 80071f8:	fb01 f303 	mul.w	r3, r1, r3
 80071fc:	1ad3      	subs	r3, r2, r3
 80071fe:	011b      	lsls	r3, r3, #4
 8007200:	3332      	adds	r3, #50	; 0x32
 8007202:	4a34      	ldr	r2, [pc, #208]	; (80072d4 <UART_SetConfig+0x4e4>)
 8007204:	fba2 2303 	umull	r2, r3, r2, r3
 8007208:	095b      	lsrs	r3, r3, #5
 800720a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800720e:	441c      	add	r4, r3
 8007210:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007214:	2200      	movs	r2, #0
 8007216:	673b      	str	r3, [r7, #112]	; 0x70
 8007218:	677a      	str	r2, [r7, #116]	; 0x74
 800721a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800721e:	4642      	mov	r2, r8
 8007220:	464b      	mov	r3, r9
 8007222:	1891      	adds	r1, r2, r2
 8007224:	60b9      	str	r1, [r7, #8]
 8007226:	415b      	adcs	r3, r3
 8007228:	60fb      	str	r3, [r7, #12]
 800722a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800722e:	4641      	mov	r1, r8
 8007230:	1851      	adds	r1, r2, r1
 8007232:	6039      	str	r1, [r7, #0]
 8007234:	4649      	mov	r1, r9
 8007236:	414b      	adcs	r3, r1
 8007238:	607b      	str	r3, [r7, #4]
 800723a:	f04f 0200 	mov.w	r2, #0
 800723e:	f04f 0300 	mov.w	r3, #0
 8007242:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007246:	4659      	mov	r1, fp
 8007248:	00cb      	lsls	r3, r1, #3
 800724a:	4651      	mov	r1, sl
 800724c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007250:	4651      	mov	r1, sl
 8007252:	00ca      	lsls	r2, r1, #3
 8007254:	4610      	mov	r0, r2
 8007256:	4619      	mov	r1, r3
 8007258:	4603      	mov	r3, r0
 800725a:	4642      	mov	r2, r8
 800725c:	189b      	adds	r3, r3, r2
 800725e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007260:	464b      	mov	r3, r9
 8007262:	460a      	mov	r2, r1
 8007264:	eb42 0303 	adc.w	r3, r2, r3
 8007268:	66fb      	str	r3, [r7, #108]	; 0x6c
 800726a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	663b      	str	r3, [r7, #96]	; 0x60
 8007274:	667a      	str	r2, [r7, #100]	; 0x64
 8007276:	f04f 0200 	mov.w	r2, #0
 800727a:	f04f 0300 	mov.w	r3, #0
 800727e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007282:	4649      	mov	r1, r9
 8007284:	008b      	lsls	r3, r1, #2
 8007286:	4641      	mov	r1, r8
 8007288:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800728c:	4641      	mov	r1, r8
 800728e:	008a      	lsls	r2, r1, #2
 8007290:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007294:	f7f9 fd00 	bl	8000c98 <__aeabi_uldivmod>
 8007298:	4602      	mov	r2, r0
 800729a:	460b      	mov	r3, r1
 800729c:	4b0d      	ldr	r3, [pc, #52]	; (80072d4 <UART_SetConfig+0x4e4>)
 800729e:	fba3 1302 	umull	r1, r3, r3, r2
 80072a2:	095b      	lsrs	r3, r3, #5
 80072a4:	2164      	movs	r1, #100	; 0x64
 80072a6:	fb01 f303 	mul.w	r3, r1, r3
 80072aa:	1ad3      	subs	r3, r2, r3
 80072ac:	011b      	lsls	r3, r3, #4
 80072ae:	3332      	adds	r3, #50	; 0x32
 80072b0:	4a08      	ldr	r2, [pc, #32]	; (80072d4 <UART_SetConfig+0x4e4>)
 80072b2:	fba2 2303 	umull	r2, r3, r2, r3
 80072b6:	095b      	lsrs	r3, r3, #5
 80072b8:	f003 020f 	and.w	r2, r3, #15
 80072bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4422      	add	r2, r4
 80072c4:	609a      	str	r2, [r3, #8]
}
 80072c6:	bf00      	nop
 80072c8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80072cc:	46bd      	mov	sp, r7
 80072ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80072d2:	bf00      	nop
 80072d4:	51eb851f 	.word	0x51eb851f

080072d8 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 80072e0:	4b22      	ldr	r3, [pc, #136]	; (800736c <WIZCHIP_READ+0x94>)
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	4798      	blx	r3
   WIZCHIP.CS._select();
 80072e6:	4b21      	ldr	r3, [pc, #132]	; (800736c <WIZCHIP_READ+0x94>)
 80072e8:	695b      	ldr	r3, [r3, #20]
 80072ea:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80072ec:	4b1f      	ldr	r3, [pc, #124]	; (800736c <WIZCHIP_READ+0x94>)
 80072ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d003      	beq.n	80072fc <WIZCHIP_READ+0x24>
 80072f4:	4b1d      	ldr	r3, [pc, #116]	; (800736c <WIZCHIP_READ+0x94>)
 80072f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d114      	bne.n	8007326 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80072fc:	4b1b      	ldr	r3, [pc, #108]	; (800736c <WIZCHIP_READ+0x94>)
 80072fe:	6a1b      	ldr	r3, [r3, #32]
 8007300:	687a      	ldr	r2, [r7, #4]
 8007302:	0c12      	lsrs	r2, r2, #16
 8007304:	b2d2      	uxtb	r2, r2
 8007306:	4610      	mov	r0, r2
 8007308:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800730a:	4b18      	ldr	r3, [pc, #96]	; (800736c <WIZCHIP_READ+0x94>)
 800730c:	6a1b      	ldr	r3, [r3, #32]
 800730e:	687a      	ldr	r2, [r7, #4]
 8007310:	0a12      	lsrs	r2, r2, #8
 8007312:	b2d2      	uxtb	r2, r2
 8007314:	4610      	mov	r0, r2
 8007316:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8007318:	4b14      	ldr	r3, [pc, #80]	; (800736c <WIZCHIP_READ+0x94>)
 800731a:	6a1b      	ldr	r3, [r3, #32]
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	b2d2      	uxtb	r2, r2
 8007320:	4610      	mov	r0, r2
 8007322:	4798      	blx	r3
 8007324:	e011      	b.n	800734a <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	0c1b      	lsrs	r3, r3, #16
 800732a:	b2db      	uxtb	r3, r3
 800732c:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	0a1b      	lsrs	r3, r3, #8
 8007332:	b2db      	uxtb	r3, r3
 8007334:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	b2db      	uxtb	r3, r3
 800733a:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800733c:	4b0b      	ldr	r3, [pc, #44]	; (800736c <WIZCHIP_READ+0x94>)
 800733e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007340:	f107 020c 	add.w	r2, r7, #12
 8007344:	2103      	movs	r1, #3
 8007346:	4610      	mov	r0, r2
 8007348:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 800734a:	4b08      	ldr	r3, [pc, #32]	; (800736c <WIZCHIP_READ+0x94>)
 800734c:	69db      	ldr	r3, [r3, #28]
 800734e:	4798      	blx	r3
 8007350:	4603      	mov	r3, r0
 8007352:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8007354:	4b05      	ldr	r3, [pc, #20]	; (800736c <WIZCHIP_READ+0x94>)
 8007356:	699b      	ldr	r3, [r3, #24]
 8007358:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800735a:	4b04      	ldr	r3, [pc, #16]	; (800736c <WIZCHIP_READ+0x94>)
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	4798      	blx	r3
   return ret;
 8007360:	7bfb      	ldrb	r3, [r7, #15]
}
 8007362:	4618      	mov	r0, r3
 8007364:	3710      	adds	r7, #16
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
 800736a:	bf00      	nop
 800736c:	20000084 	.word	0x20000084

08007370 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	460b      	mov	r3, r1
 800737a:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 800737c:	4b22      	ldr	r3, [pc, #136]	; (8007408 <WIZCHIP_WRITE+0x98>)
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	4798      	blx	r3
   WIZCHIP.CS._select();
 8007382:	4b21      	ldr	r3, [pc, #132]	; (8007408 <WIZCHIP_WRITE+0x98>)
 8007384:	695b      	ldr	r3, [r3, #20]
 8007386:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f043 0304 	orr.w	r3, r3, #4
 800738e:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8007390:	4b1d      	ldr	r3, [pc, #116]	; (8007408 <WIZCHIP_WRITE+0x98>)
 8007392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007394:	2b00      	cmp	r3, #0
 8007396:	d119      	bne.n	80073cc <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8007398:	4b1b      	ldr	r3, [pc, #108]	; (8007408 <WIZCHIP_WRITE+0x98>)
 800739a:	6a1b      	ldr	r3, [r3, #32]
 800739c:	687a      	ldr	r2, [r7, #4]
 800739e:	0c12      	lsrs	r2, r2, #16
 80073a0:	b2d2      	uxtb	r2, r2
 80073a2:	4610      	mov	r0, r2
 80073a4:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80073a6:	4b18      	ldr	r3, [pc, #96]	; (8007408 <WIZCHIP_WRITE+0x98>)
 80073a8:	6a1b      	ldr	r3, [r3, #32]
 80073aa:	687a      	ldr	r2, [r7, #4]
 80073ac:	0a12      	lsrs	r2, r2, #8
 80073ae:	b2d2      	uxtb	r2, r2
 80073b0:	4610      	mov	r0, r2
 80073b2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80073b4:	4b14      	ldr	r3, [pc, #80]	; (8007408 <WIZCHIP_WRITE+0x98>)
 80073b6:	6a1b      	ldr	r3, [r3, #32]
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	b2d2      	uxtb	r2, r2
 80073bc:	4610      	mov	r0, r2
 80073be:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 80073c0:	4b11      	ldr	r3, [pc, #68]	; (8007408 <WIZCHIP_WRITE+0x98>)
 80073c2:	6a1b      	ldr	r3, [r3, #32]
 80073c4:	78fa      	ldrb	r2, [r7, #3]
 80073c6:	4610      	mov	r0, r2
 80073c8:	4798      	blx	r3
 80073ca:	e013      	b.n	80073f4 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	0c1b      	lsrs	r3, r3, #16
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	0a1b      	lsrs	r3, r3, #8
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 80073e2:	78fb      	ldrb	r3, [r7, #3]
 80073e4:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 80073e6:	4b08      	ldr	r3, [pc, #32]	; (8007408 <WIZCHIP_WRITE+0x98>)
 80073e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073ea:	f107 020c 	add.w	r2, r7, #12
 80073ee:	2104      	movs	r1, #4
 80073f0:	4610      	mov	r0, r2
 80073f2:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80073f4:	4b04      	ldr	r3, [pc, #16]	; (8007408 <WIZCHIP_WRITE+0x98>)
 80073f6:	699b      	ldr	r3, [r3, #24]
 80073f8:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80073fa:	4b03      	ldr	r3, [pc, #12]	; (8007408 <WIZCHIP_WRITE+0x98>)
 80073fc:	691b      	ldr	r3, [r3, #16]
 80073fe:	4798      	blx	r3
}
 8007400:	bf00      	nop
 8007402:	3710      	adds	r7, #16
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}
 8007408:	20000084 	.word	0x20000084

0800740c <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 800740c:	b590      	push	{r4, r7, lr}
 800740e:	b087      	sub	sp, #28
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	4613      	mov	r3, r2
 8007418:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800741a:	4b2b      	ldr	r3, [pc, #172]	; (80074c8 <WIZCHIP_READ_BUF+0xbc>)
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	4798      	blx	r3
   WIZCHIP.CS._select();
 8007420:	4b29      	ldr	r3, [pc, #164]	; (80074c8 <WIZCHIP_READ_BUF+0xbc>)
 8007422:	695b      	ldr	r3, [r3, #20]
 8007424:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8007426:	4b28      	ldr	r3, [pc, #160]	; (80074c8 <WIZCHIP_READ_BUF+0xbc>)
 8007428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800742a:	2b00      	cmp	r3, #0
 800742c:	d003      	beq.n	8007436 <WIZCHIP_READ_BUF+0x2a>
 800742e:	4b26      	ldr	r3, [pc, #152]	; (80074c8 <WIZCHIP_READ_BUF+0xbc>)
 8007430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007432:	2b00      	cmp	r3, #0
 8007434:	d126      	bne.n	8007484 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8007436:	4b24      	ldr	r3, [pc, #144]	; (80074c8 <WIZCHIP_READ_BUF+0xbc>)
 8007438:	6a1b      	ldr	r3, [r3, #32]
 800743a:	68fa      	ldr	r2, [r7, #12]
 800743c:	0c12      	lsrs	r2, r2, #16
 800743e:	b2d2      	uxtb	r2, r2
 8007440:	4610      	mov	r0, r2
 8007442:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8007444:	4b20      	ldr	r3, [pc, #128]	; (80074c8 <WIZCHIP_READ_BUF+0xbc>)
 8007446:	6a1b      	ldr	r3, [r3, #32]
 8007448:	68fa      	ldr	r2, [r7, #12]
 800744a:	0a12      	lsrs	r2, r2, #8
 800744c:	b2d2      	uxtb	r2, r2
 800744e:	4610      	mov	r0, r2
 8007450:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8007452:	4b1d      	ldr	r3, [pc, #116]	; (80074c8 <WIZCHIP_READ_BUF+0xbc>)
 8007454:	6a1b      	ldr	r3, [r3, #32]
 8007456:	68fa      	ldr	r2, [r7, #12]
 8007458:	b2d2      	uxtb	r2, r2
 800745a:	4610      	mov	r0, r2
 800745c:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800745e:	2300      	movs	r3, #0
 8007460:	82fb      	strh	r3, [r7, #22]
 8007462:	e00a      	b.n	800747a <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8007464:	4b18      	ldr	r3, [pc, #96]	; (80074c8 <WIZCHIP_READ_BUF+0xbc>)
 8007466:	69db      	ldr	r3, [r3, #28]
 8007468:	8afa      	ldrh	r2, [r7, #22]
 800746a:	68b9      	ldr	r1, [r7, #8]
 800746c:	188c      	adds	r4, r1, r2
 800746e:	4798      	blx	r3
 8007470:	4603      	mov	r3, r0
 8007472:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8007474:	8afb      	ldrh	r3, [r7, #22]
 8007476:	3301      	adds	r3, #1
 8007478:	82fb      	strh	r3, [r7, #22]
 800747a:	8afa      	ldrh	r2, [r7, #22]
 800747c:	88fb      	ldrh	r3, [r7, #6]
 800747e:	429a      	cmp	r2, r3
 8007480:	d3f0      	bcc.n	8007464 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8007482:	e017      	b.n	80074b4 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	0c1b      	lsrs	r3, r3, #16
 8007488:	b2db      	uxtb	r3, r3
 800748a:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	0a1b      	lsrs	r3, r3, #8
 8007490:	b2db      	uxtb	r3, r3
 8007492:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	b2db      	uxtb	r3, r3
 8007498:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800749a:	4b0b      	ldr	r3, [pc, #44]	; (80074c8 <WIZCHIP_READ_BUF+0xbc>)
 800749c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800749e:	f107 0210 	add.w	r2, r7, #16
 80074a2:	2103      	movs	r1, #3
 80074a4:	4610      	mov	r0, r2
 80074a6:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 80074a8:	4b07      	ldr	r3, [pc, #28]	; (80074c8 <WIZCHIP_READ_BUF+0xbc>)
 80074aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ac:	88fa      	ldrh	r2, [r7, #6]
 80074ae:	4611      	mov	r1, r2
 80074b0:	68b8      	ldr	r0, [r7, #8]
 80074b2:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80074b4:	4b04      	ldr	r3, [pc, #16]	; (80074c8 <WIZCHIP_READ_BUF+0xbc>)
 80074b6:	699b      	ldr	r3, [r3, #24]
 80074b8:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80074ba:	4b03      	ldr	r3, [pc, #12]	; (80074c8 <WIZCHIP_READ_BUF+0xbc>)
 80074bc:	691b      	ldr	r3, [r3, #16]
 80074be:	4798      	blx	r3
}
 80074c0:	bf00      	nop
 80074c2:	371c      	adds	r7, #28
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd90      	pop	{r4, r7, pc}
 80074c8:	20000084 	.word	0x20000084

080074cc <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b086      	sub	sp, #24
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	60b9      	str	r1, [r7, #8]
 80074d6:	4613      	mov	r3, r2
 80074d8:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80074da:	4b2b      	ldr	r3, [pc, #172]	; (8007588 <WIZCHIP_WRITE_BUF+0xbc>)
 80074dc:	68db      	ldr	r3, [r3, #12]
 80074de:	4798      	blx	r3
   WIZCHIP.CS._select();
 80074e0:	4b29      	ldr	r3, [pc, #164]	; (8007588 <WIZCHIP_WRITE_BUF+0xbc>)
 80074e2:	695b      	ldr	r3, [r3, #20]
 80074e4:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	f043 0304 	orr.w	r3, r3, #4
 80074ec:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80074ee:	4b26      	ldr	r3, [pc, #152]	; (8007588 <WIZCHIP_WRITE_BUF+0xbc>)
 80074f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d126      	bne.n	8007544 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80074f6:	4b24      	ldr	r3, [pc, #144]	; (8007588 <WIZCHIP_WRITE_BUF+0xbc>)
 80074f8:	6a1b      	ldr	r3, [r3, #32]
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	0c12      	lsrs	r2, r2, #16
 80074fe:	b2d2      	uxtb	r2, r2
 8007500:	4610      	mov	r0, r2
 8007502:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8007504:	4b20      	ldr	r3, [pc, #128]	; (8007588 <WIZCHIP_WRITE_BUF+0xbc>)
 8007506:	6a1b      	ldr	r3, [r3, #32]
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	0a12      	lsrs	r2, r2, #8
 800750c:	b2d2      	uxtb	r2, r2
 800750e:	4610      	mov	r0, r2
 8007510:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8007512:	4b1d      	ldr	r3, [pc, #116]	; (8007588 <WIZCHIP_WRITE_BUF+0xbc>)
 8007514:	6a1b      	ldr	r3, [r3, #32]
 8007516:	68fa      	ldr	r2, [r7, #12]
 8007518:	b2d2      	uxtb	r2, r2
 800751a:	4610      	mov	r0, r2
 800751c:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800751e:	2300      	movs	r3, #0
 8007520:	82fb      	strh	r3, [r7, #22]
 8007522:	e00a      	b.n	800753a <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8007524:	4b18      	ldr	r3, [pc, #96]	; (8007588 <WIZCHIP_WRITE_BUF+0xbc>)
 8007526:	6a1b      	ldr	r3, [r3, #32]
 8007528:	8afa      	ldrh	r2, [r7, #22]
 800752a:	68b9      	ldr	r1, [r7, #8]
 800752c:	440a      	add	r2, r1
 800752e:	7812      	ldrb	r2, [r2, #0]
 8007530:	4610      	mov	r0, r2
 8007532:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8007534:	8afb      	ldrh	r3, [r7, #22]
 8007536:	3301      	adds	r3, #1
 8007538:	82fb      	strh	r3, [r7, #22]
 800753a:	8afa      	ldrh	r2, [r7, #22]
 800753c:	88fb      	ldrh	r3, [r7, #6]
 800753e:	429a      	cmp	r2, r3
 8007540:	d3f0      	bcc.n	8007524 <WIZCHIP_WRITE_BUF+0x58>
 8007542:	e017      	b.n	8007574 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	0c1b      	lsrs	r3, r3, #16
 8007548:	b2db      	uxtb	r3, r3
 800754a:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	0a1b      	lsrs	r3, r3, #8
 8007550:	b2db      	uxtb	r3, r3
 8007552:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	b2db      	uxtb	r3, r3
 8007558:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800755a:	4b0b      	ldr	r3, [pc, #44]	; (8007588 <WIZCHIP_WRITE_BUF+0xbc>)
 800755c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800755e:	f107 0210 	add.w	r2, r7, #16
 8007562:	2103      	movs	r1, #3
 8007564:	4610      	mov	r0, r2
 8007566:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8007568:	4b07      	ldr	r3, [pc, #28]	; (8007588 <WIZCHIP_WRITE_BUF+0xbc>)
 800756a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800756c:	88fa      	ldrh	r2, [r7, #6]
 800756e:	4611      	mov	r1, r2
 8007570:	68b8      	ldr	r0, [r7, #8]
 8007572:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8007574:	4b04      	ldr	r3, [pc, #16]	; (8007588 <WIZCHIP_WRITE_BUF+0xbc>)
 8007576:	699b      	ldr	r3, [r3, #24]
 8007578:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800757a:	4b03      	ldr	r3, [pc, #12]	; (8007588 <WIZCHIP_WRITE_BUF+0xbc>)
 800757c:	691b      	ldr	r3, [r3, #16]
 800757e:	4798      	blx	r3
}
 8007580:	bf00      	nop
 8007582:	3718      	adds	r7, #24
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}
 8007588:	20000084 	.word	0x20000084

0800758c <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 800758c:	b590      	push	{r4, r7, lr}
 800758e:	b085      	sub	sp, #20
 8007590:	af00      	add	r7, sp, #0
 8007592:	4603      	mov	r3, r0
 8007594:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8007596:	2300      	movs	r3, #0
 8007598:	81fb      	strh	r3, [r7, #14]
 800759a:	2300      	movs	r3, #0
 800759c:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800759e:	79fb      	ldrb	r3, [r7, #7]
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	3301      	adds	r3, #1
 80075a4:	00db      	lsls	r3, r3, #3
 80075a6:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80075aa:	4618      	mov	r0, r3
 80075ac:	f7ff fe94 	bl	80072d8 <WIZCHIP_READ>
 80075b0:	4603      	mov	r3, r0
 80075b2:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80075b4:	89bb      	ldrh	r3, [r7, #12]
 80075b6:	021b      	lsls	r3, r3, #8
 80075b8:	b29c      	uxth	r4, r3
 80075ba:	79fb      	ldrb	r3, [r7, #7]
 80075bc:	009b      	lsls	r3, r3, #2
 80075be:	3301      	adds	r3, #1
 80075c0:	00db      	lsls	r3, r3, #3
 80075c2:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 80075c6:	4618      	mov	r0, r3
 80075c8:	f7ff fe86 	bl	80072d8 <WIZCHIP_READ>
 80075cc:	4603      	mov	r3, r0
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	4423      	add	r3, r4
 80075d2:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80075d4:	89bb      	ldrh	r3, [r7, #12]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d01a      	beq.n	8007610 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 80075da:	79fb      	ldrb	r3, [r7, #7]
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	3301      	adds	r3, #1
 80075e0:	00db      	lsls	r3, r3, #3
 80075e2:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80075e6:	4618      	mov	r0, r3
 80075e8:	f7ff fe76 	bl	80072d8 <WIZCHIP_READ>
 80075ec:	4603      	mov	r3, r0
 80075ee:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80075f0:	89fb      	ldrh	r3, [r7, #14]
 80075f2:	021b      	lsls	r3, r3, #8
 80075f4:	b29c      	uxth	r4, r3
 80075f6:	79fb      	ldrb	r3, [r7, #7]
 80075f8:	009b      	lsls	r3, r3, #2
 80075fa:	3301      	adds	r3, #1
 80075fc:	00db      	lsls	r3, r3, #3
 80075fe:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8007602:	4618      	mov	r0, r3
 8007604:	f7ff fe68 	bl	80072d8 <WIZCHIP_READ>
 8007608:	4603      	mov	r3, r0
 800760a:	b29b      	uxth	r3, r3
 800760c:	4423      	add	r3, r4
 800760e:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8007610:	89fa      	ldrh	r2, [r7, #14]
 8007612:	89bb      	ldrh	r3, [r7, #12]
 8007614:	429a      	cmp	r2, r3
 8007616:	d1c2      	bne.n	800759e <getSn_TX_FSR+0x12>
   return val;
 8007618:	89fb      	ldrh	r3, [r7, #14]
}
 800761a:	4618      	mov	r0, r3
 800761c:	3714      	adds	r7, #20
 800761e:	46bd      	mov	sp, r7
 8007620:	bd90      	pop	{r4, r7, pc}

08007622 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8007622:	b590      	push	{r4, r7, lr}
 8007624:	b085      	sub	sp, #20
 8007626:	af00      	add	r7, sp, #0
 8007628:	4603      	mov	r3, r0
 800762a:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 800762c:	2300      	movs	r3, #0
 800762e:	81fb      	strh	r3, [r7, #14]
 8007630:	2300      	movs	r3, #0
 8007632:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8007634:	79fb      	ldrb	r3, [r7, #7]
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	3301      	adds	r3, #1
 800763a:	00db      	lsls	r3, r3, #3
 800763c:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8007640:	4618      	mov	r0, r3
 8007642:	f7ff fe49 	bl	80072d8 <WIZCHIP_READ>
 8007646:	4603      	mov	r3, r0
 8007648:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 800764a:	89bb      	ldrh	r3, [r7, #12]
 800764c:	021b      	lsls	r3, r3, #8
 800764e:	b29c      	uxth	r4, r3
 8007650:	79fb      	ldrb	r3, [r7, #7]
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	3301      	adds	r3, #1
 8007656:	00db      	lsls	r3, r3, #3
 8007658:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 800765c:	4618      	mov	r0, r3
 800765e:	f7ff fe3b 	bl	80072d8 <WIZCHIP_READ>
 8007662:	4603      	mov	r3, r0
 8007664:	b29b      	uxth	r3, r3
 8007666:	4423      	add	r3, r4
 8007668:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 800766a:	89bb      	ldrh	r3, [r7, #12]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d01a      	beq.n	80076a6 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8007670:	79fb      	ldrb	r3, [r7, #7]
 8007672:	009b      	lsls	r3, r3, #2
 8007674:	3301      	adds	r3, #1
 8007676:	00db      	lsls	r3, r3, #3
 8007678:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 800767c:	4618      	mov	r0, r3
 800767e:	f7ff fe2b 	bl	80072d8 <WIZCHIP_READ>
 8007682:	4603      	mov	r3, r0
 8007684:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8007686:	89fb      	ldrh	r3, [r7, #14]
 8007688:	021b      	lsls	r3, r3, #8
 800768a:	b29c      	uxth	r4, r3
 800768c:	79fb      	ldrb	r3, [r7, #7]
 800768e:	009b      	lsls	r3, r3, #2
 8007690:	3301      	adds	r3, #1
 8007692:	00db      	lsls	r3, r3, #3
 8007694:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8007698:	4618      	mov	r0, r3
 800769a:	f7ff fe1d 	bl	80072d8 <WIZCHIP_READ>
 800769e:	4603      	mov	r3, r0
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	4423      	add	r3, r4
 80076a4:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80076a6:	89fa      	ldrh	r2, [r7, #14]
 80076a8:	89bb      	ldrh	r3, [r7, #12]
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d1c2      	bne.n	8007634 <getSn_RX_RSR+0x12>
   return val;
 80076ae:	89fb      	ldrh	r3, [r7, #14]
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3714      	adds	r7, #20
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd90      	pop	{r4, r7, pc}

080076b8 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80076b8:	b590      	push	{r4, r7, lr}
 80076ba:	b085      	sub	sp, #20
 80076bc:	af00      	add	r7, sp, #0
 80076be:	4603      	mov	r3, r0
 80076c0:	6039      	str	r1, [r7, #0]
 80076c2:	71fb      	strb	r3, [r7, #7]
 80076c4:	4613      	mov	r3, r2
 80076c6:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80076c8:	2300      	movs	r3, #0
 80076ca:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80076cc:	2300      	movs	r3, #0
 80076ce:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 80076d0:	88bb      	ldrh	r3, [r7, #4]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d048      	beq.n	8007768 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 80076d6:	79fb      	ldrb	r3, [r7, #7]
 80076d8:	009b      	lsls	r3, r3, #2
 80076da:	3301      	adds	r3, #1
 80076dc:	00db      	lsls	r3, r3, #3
 80076de:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80076e2:	4618      	mov	r0, r3
 80076e4:	f7ff fdf8 	bl	80072d8 <WIZCHIP_READ>
 80076e8:	4603      	mov	r3, r0
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	021b      	lsls	r3, r3, #8
 80076ee:	b29c      	uxth	r4, r3
 80076f0:	79fb      	ldrb	r3, [r7, #7]
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	3301      	adds	r3, #1
 80076f6:	00db      	lsls	r3, r3, #3
 80076f8:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80076fc:	4618      	mov	r0, r3
 80076fe:	f7ff fdeb 	bl	80072d8 <WIZCHIP_READ>
 8007702:	4603      	mov	r3, r0
 8007704:	b29b      	uxth	r3, r3
 8007706:	4423      	add	r3, r4
 8007708:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 800770a:	89fb      	ldrh	r3, [r7, #14]
 800770c:	021b      	lsls	r3, r3, #8
 800770e:	79fa      	ldrb	r2, [r7, #7]
 8007710:	0092      	lsls	r2, r2, #2
 8007712:	3202      	adds	r2, #2
 8007714:	00d2      	lsls	r2, r2, #3
 8007716:	4413      	add	r3, r2
 8007718:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 800771a:	88bb      	ldrh	r3, [r7, #4]
 800771c:	461a      	mov	r2, r3
 800771e:	6839      	ldr	r1, [r7, #0]
 8007720:	68b8      	ldr	r0, [r7, #8]
 8007722:	f7ff fed3 	bl	80074cc <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8007726:	89fa      	ldrh	r2, [r7, #14]
 8007728:	88bb      	ldrh	r3, [r7, #4]
 800772a:	4413      	add	r3, r2
 800772c:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 800772e:	79fb      	ldrb	r3, [r7, #7]
 8007730:	009b      	lsls	r3, r3, #2
 8007732:	3301      	adds	r3, #1
 8007734:	00db      	lsls	r3, r3, #3
 8007736:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800773a:	461a      	mov	r2, r3
 800773c:	89fb      	ldrh	r3, [r7, #14]
 800773e:	0a1b      	lsrs	r3, r3, #8
 8007740:	b29b      	uxth	r3, r3
 8007742:	b2db      	uxtb	r3, r3
 8007744:	4619      	mov	r1, r3
 8007746:	4610      	mov	r0, r2
 8007748:	f7ff fe12 	bl	8007370 <WIZCHIP_WRITE>
 800774c:	79fb      	ldrb	r3, [r7, #7]
 800774e:	009b      	lsls	r3, r3, #2
 8007750:	3301      	adds	r3, #1
 8007752:	00db      	lsls	r3, r3, #3
 8007754:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8007758:	461a      	mov	r2, r3
 800775a:	89fb      	ldrh	r3, [r7, #14]
 800775c:	b2db      	uxtb	r3, r3
 800775e:	4619      	mov	r1, r3
 8007760:	4610      	mov	r0, r2
 8007762:	f7ff fe05 	bl	8007370 <WIZCHIP_WRITE>
 8007766:	e000      	b.n	800776a <wiz_send_data+0xb2>
   if(len == 0)  return;
 8007768:	bf00      	nop
}
 800776a:	3714      	adds	r7, #20
 800776c:	46bd      	mov	sp, r7
 800776e:	bd90      	pop	{r4, r7, pc}

08007770 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8007770:	b590      	push	{r4, r7, lr}
 8007772:	b085      	sub	sp, #20
 8007774:	af00      	add	r7, sp, #0
 8007776:	4603      	mov	r3, r0
 8007778:	6039      	str	r1, [r7, #0]
 800777a:	71fb      	strb	r3, [r7, #7]
 800777c:	4613      	mov	r3, r2
 800777e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8007780:	2300      	movs	r3, #0
 8007782:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8007784:	2300      	movs	r3, #0
 8007786:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8007788:	88bb      	ldrh	r3, [r7, #4]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d048      	beq.n	8007820 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 800778e:	79fb      	ldrb	r3, [r7, #7]
 8007790:	009b      	lsls	r3, r3, #2
 8007792:	3301      	adds	r3, #1
 8007794:	00db      	lsls	r3, r3, #3
 8007796:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800779a:	4618      	mov	r0, r3
 800779c:	f7ff fd9c 	bl	80072d8 <WIZCHIP_READ>
 80077a0:	4603      	mov	r3, r0
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	021b      	lsls	r3, r3, #8
 80077a6:	b29c      	uxth	r4, r3
 80077a8:	79fb      	ldrb	r3, [r7, #7]
 80077aa:	009b      	lsls	r3, r3, #2
 80077ac:	3301      	adds	r3, #1
 80077ae:	00db      	lsls	r3, r3, #3
 80077b0:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 80077b4:	4618      	mov	r0, r3
 80077b6:	f7ff fd8f 	bl	80072d8 <WIZCHIP_READ>
 80077ba:	4603      	mov	r3, r0
 80077bc:	b29b      	uxth	r3, r3
 80077be:	4423      	add	r3, r4
 80077c0:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 80077c2:	89fb      	ldrh	r3, [r7, #14]
 80077c4:	021b      	lsls	r3, r3, #8
 80077c6:	79fa      	ldrb	r2, [r7, #7]
 80077c8:	0092      	lsls	r2, r2, #2
 80077ca:	3203      	adds	r2, #3
 80077cc:	00d2      	lsls	r2, r2, #3
 80077ce:	4413      	add	r3, r2
 80077d0:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 80077d2:	88bb      	ldrh	r3, [r7, #4]
 80077d4:	461a      	mov	r2, r3
 80077d6:	6839      	ldr	r1, [r7, #0]
 80077d8:	68b8      	ldr	r0, [r7, #8]
 80077da:	f7ff fe17 	bl	800740c <WIZCHIP_READ_BUF>
   ptr += len;
 80077de:	89fa      	ldrh	r2, [r7, #14]
 80077e0:	88bb      	ldrh	r3, [r7, #4]
 80077e2:	4413      	add	r3, r2
 80077e4:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 80077e6:	79fb      	ldrb	r3, [r7, #7]
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	3301      	adds	r3, #1
 80077ec:	00db      	lsls	r3, r3, #3
 80077ee:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80077f2:	461a      	mov	r2, r3
 80077f4:	89fb      	ldrh	r3, [r7, #14]
 80077f6:	0a1b      	lsrs	r3, r3, #8
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	b2db      	uxtb	r3, r3
 80077fc:	4619      	mov	r1, r3
 80077fe:	4610      	mov	r0, r2
 8007800:	f7ff fdb6 	bl	8007370 <WIZCHIP_WRITE>
 8007804:	79fb      	ldrb	r3, [r7, #7]
 8007806:	009b      	lsls	r3, r3, #2
 8007808:	3301      	adds	r3, #1
 800780a:	00db      	lsls	r3, r3, #3
 800780c:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8007810:	461a      	mov	r2, r3
 8007812:	89fb      	ldrh	r3, [r7, #14]
 8007814:	b2db      	uxtb	r3, r3
 8007816:	4619      	mov	r1, r3
 8007818:	4610      	mov	r0, r2
 800781a:	f7ff fda9 	bl	8007370 <WIZCHIP_WRITE>
 800781e:	e000      	b.n	8007822 <wiz_recv_data+0xb2>
   if(len == 0) return;
 8007820:	bf00      	nop
}
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	bd90      	pop	{r4, r7, pc}

08007828 <wiz_recv_ignore>:


void wiz_recv_ignore(uint8_t sn, uint16_t len)
{
 8007828:	b590      	push	{r4, r7, lr}
 800782a:	b085      	sub	sp, #20
 800782c:	af00      	add	r7, sp, #0
 800782e:	4603      	mov	r3, r0
 8007830:	460a      	mov	r2, r1
 8007832:	71fb      	strb	r3, [r7, #7]
 8007834:	4613      	mov	r3, r2
 8007836:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8007838:	2300      	movs	r3, #0
 800783a:	81fb      	strh	r3, [r7, #14]

   ptr = getSn_RX_RD(sn);
 800783c:	79fb      	ldrb	r3, [r7, #7]
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	3301      	adds	r3, #1
 8007842:	00db      	lsls	r3, r3, #3
 8007844:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8007848:	4618      	mov	r0, r3
 800784a:	f7ff fd45 	bl	80072d8 <WIZCHIP_READ>
 800784e:	4603      	mov	r3, r0
 8007850:	b29b      	uxth	r3, r3
 8007852:	021b      	lsls	r3, r3, #8
 8007854:	b29c      	uxth	r4, r3
 8007856:	79fb      	ldrb	r3, [r7, #7]
 8007858:	009b      	lsls	r3, r3, #2
 800785a:	3301      	adds	r3, #1
 800785c:	00db      	lsls	r3, r3, #3
 800785e:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8007862:	4618      	mov	r0, r3
 8007864:	f7ff fd38 	bl	80072d8 <WIZCHIP_READ>
 8007868:	4603      	mov	r3, r0
 800786a:	b29b      	uxth	r3, r3
 800786c:	4423      	add	r3, r4
 800786e:	81fb      	strh	r3, [r7, #14]
   ptr += len;
 8007870:	89fa      	ldrh	r2, [r7, #14]
 8007872:	88bb      	ldrh	r3, [r7, #4]
 8007874:	4413      	add	r3, r2
 8007876:	81fb      	strh	r3, [r7, #14]
   setSn_RX_RD(sn,ptr);
 8007878:	79fb      	ldrb	r3, [r7, #7]
 800787a:	009b      	lsls	r3, r3, #2
 800787c:	3301      	adds	r3, #1
 800787e:	00db      	lsls	r3, r3, #3
 8007880:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8007884:	461a      	mov	r2, r3
 8007886:	89fb      	ldrh	r3, [r7, #14]
 8007888:	0a1b      	lsrs	r3, r3, #8
 800788a:	b29b      	uxth	r3, r3
 800788c:	b2db      	uxtb	r3, r3
 800788e:	4619      	mov	r1, r3
 8007890:	4610      	mov	r0, r2
 8007892:	f7ff fd6d 	bl	8007370 <WIZCHIP_WRITE>
 8007896:	79fb      	ldrb	r3, [r7, #7]
 8007898:	009b      	lsls	r3, r3, #2
 800789a:	3301      	adds	r3, #1
 800789c:	00db      	lsls	r3, r3, #3
 800789e:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 80078a2:	461a      	mov	r2, r3
 80078a4:	89fb      	ldrh	r3, [r7, #14]
 80078a6:	b2db      	uxtb	r3, r3
 80078a8:	4619      	mov	r1, r3
 80078aa:	4610      	mov	r0, r2
 80078ac:	f7ff fd60 	bl	8007370 <WIZCHIP_WRITE>
}
 80078b0:	bf00      	nop
 80078b2:	3714      	adds	r7, #20
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd90      	pop	{r4, r7, pc}

080078b8 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 80078b8:	b590      	push	{r4, r7, lr}
 80078ba:	b085      	sub	sp, #20
 80078bc:	af00      	add	r7, sp, #0
 80078be:	4604      	mov	r4, r0
 80078c0:	4608      	mov	r0, r1
 80078c2:	4611      	mov	r1, r2
 80078c4:	461a      	mov	r2, r3
 80078c6:	4623      	mov	r3, r4
 80078c8:	71fb      	strb	r3, [r7, #7]
 80078ca:	4603      	mov	r3, r0
 80078cc:	71bb      	strb	r3, [r7, #6]
 80078ce:	460b      	mov	r3, r1
 80078d0:	80bb      	strh	r3, [r7, #4]
 80078d2:	4613      	mov	r3, r2
 80078d4:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 80078d6:	79fb      	ldrb	r3, [r7, #7]
 80078d8:	2b08      	cmp	r3, #8
 80078da:	d902      	bls.n	80078e2 <socket+0x2a>
 80078dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80078e0:	e0f2      	b.n	8007ac8 <socket+0x210>
	switch(protocol)
 80078e2:	79bb      	ldrb	r3, [r7, #6]
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d005      	beq.n	80078f4 <socket+0x3c>
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	dd11      	ble.n	8007910 <socket+0x58>
 80078ec:	3b02      	subs	r3, #2
 80078ee:	2b02      	cmp	r3, #2
 80078f0:	d80e      	bhi.n	8007910 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 80078f2:	e011      	b.n	8007918 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 80078f4:	f107 030c 	add.w	r3, r7, #12
 80078f8:	2204      	movs	r2, #4
 80078fa:	4619      	mov	r1, r3
 80078fc:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8007900:	f7ff fd84 	bl	800740c <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d105      	bne.n	8007916 <socket+0x5e>
 800790a:	f06f 0302 	mvn.w	r3, #2
 800790e:	e0db      	b.n	8007ac8 <socket+0x210>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8007910:	f06f 0304 	mvn.w	r3, #4
 8007914:	e0d8      	b.n	8007ac8 <socket+0x210>
	    break;
 8007916:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8007918:	78fb      	ldrb	r3, [r7, #3]
 800791a:	f003 0304 	and.w	r3, r3, #4
 800791e:	2b00      	cmp	r3, #0
 8007920:	d002      	beq.n	8007928 <socket+0x70>
 8007922:	f06f 0305 	mvn.w	r3, #5
 8007926:	e0cf      	b.n	8007ac8 <socket+0x210>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8007928:	78fb      	ldrb	r3, [r7, #3]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d025      	beq.n	800797a <socket+0xc2>
	{
   	switch(protocol)
 800792e:	79bb      	ldrb	r3, [r7, #6]
 8007930:	2b01      	cmp	r3, #1
 8007932:	d002      	beq.n	800793a <socket+0x82>
 8007934:	2b02      	cmp	r3, #2
 8007936:	d008      	beq.n	800794a <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8007938:	e024      	b.n	8007984 <socket+0xcc>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 800793a:	78fb      	ldrb	r3, [r7, #3]
 800793c:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8007940:	2b00      	cmp	r3, #0
 8007942:	d11c      	bne.n	800797e <socket+0xc6>
 8007944:	f06f 0305 	mvn.w	r3, #5
 8007948:	e0be      	b.n	8007ac8 <socket+0x210>
   	      if(flag & SF_IGMP_VER2)
 800794a:	78fb      	ldrb	r3, [r7, #3]
 800794c:	f003 0320 	and.w	r3, r3, #32
 8007950:	2b00      	cmp	r3, #0
 8007952:	d006      	beq.n	8007962 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8007954:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007958:	2b00      	cmp	r3, #0
 800795a:	db02      	blt.n	8007962 <socket+0xaa>
 800795c:	f06f 0305 	mvn.w	r3, #5
 8007960:	e0b2      	b.n	8007ac8 <socket+0x210>
      	      if(flag & SF_UNI_BLOCK)
 8007962:	78fb      	ldrb	r3, [r7, #3]
 8007964:	f003 0310 	and.w	r3, r3, #16
 8007968:	2b00      	cmp	r3, #0
 800796a:	d00a      	beq.n	8007982 <socket+0xca>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 800796c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007970:	2b00      	cmp	r3, #0
 8007972:	db06      	blt.n	8007982 <socket+0xca>
 8007974:	f06f 0305 	mvn.w	r3, #5
 8007978:	e0a6      	b.n	8007ac8 <socket+0x210>
   	}
   }
 800797a:	bf00      	nop
 800797c:	e002      	b.n	8007984 <socket+0xcc>
   	      break;
 800797e:	bf00      	nop
 8007980:	e000      	b.n	8007984 <socket+0xcc>
   	      break;
 8007982:	bf00      	nop
	close(sn);
 8007984:	79fb      	ldrb	r3, [r7, #7]
 8007986:	4618      	mov	r0, r3
 8007988:	f000 f8ac 	bl	8007ae4 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 800798c:	79fb      	ldrb	r3, [r7, #7]
 800798e:	009b      	lsls	r3, r3, #2
 8007990:	3301      	adds	r3, #1
 8007992:	00db      	lsls	r3, r3, #3
 8007994:	4618      	mov	r0, r3
 8007996:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800799a:	f023 030f 	bic.w	r3, r3, #15
 800799e:	b25a      	sxtb	r2, r3
 80079a0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80079a4:	4313      	orrs	r3, r2
 80079a6:	b25b      	sxtb	r3, r3
 80079a8:	b2db      	uxtb	r3, r3
 80079aa:	4619      	mov	r1, r3
 80079ac:	f7ff fce0 	bl	8007370 <WIZCHIP_WRITE>
    #endif
	if(!port)
 80079b0:	88bb      	ldrh	r3, [r7, #4]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d110      	bne.n	80079d8 <socket+0x120>
	{
	   port = sock_any_port++;
 80079b6:	4b46      	ldr	r3, [pc, #280]	; (8007ad0 <socket+0x218>)
 80079b8:	881b      	ldrh	r3, [r3, #0]
 80079ba:	1c5a      	adds	r2, r3, #1
 80079bc:	b291      	uxth	r1, r2
 80079be:	4a44      	ldr	r2, [pc, #272]	; (8007ad0 <socket+0x218>)
 80079c0:	8011      	strh	r1, [r2, #0]
 80079c2:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 80079c4:	4b42      	ldr	r3, [pc, #264]	; (8007ad0 <socket+0x218>)
 80079c6:	881b      	ldrh	r3, [r3, #0]
 80079c8:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d103      	bne.n	80079d8 <socket+0x120>
 80079d0:	4b3f      	ldr	r3, [pc, #252]	; (8007ad0 <socket+0x218>)
 80079d2:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80079d6:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 80079d8:	79fb      	ldrb	r3, [r7, #7]
 80079da:	009b      	lsls	r3, r3, #2
 80079dc:	3301      	adds	r3, #1
 80079de:	00db      	lsls	r3, r3, #3
 80079e0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80079e4:	461a      	mov	r2, r3
 80079e6:	88bb      	ldrh	r3, [r7, #4]
 80079e8:	0a1b      	lsrs	r3, r3, #8
 80079ea:	b29b      	uxth	r3, r3
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	4619      	mov	r1, r3
 80079f0:	4610      	mov	r0, r2
 80079f2:	f7ff fcbd 	bl	8007370 <WIZCHIP_WRITE>
 80079f6:	79fb      	ldrb	r3, [r7, #7]
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	3301      	adds	r3, #1
 80079fc:	00db      	lsls	r3, r3, #3
 80079fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a02:	461a      	mov	r2, r3
 8007a04:	88bb      	ldrh	r3, [r7, #4]
 8007a06:	b2db      	uxtb	r3, r3
 8007a08:	4619      	mov	r1, r3
 8007a0a:	4610      	mov	r0, r2
 8007a0c:	f7ff fcb0 	bl	8007370 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8007a10:	79fb      	ldrb	r3, [r7, #7]
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	3301      	adds	r3, #1
 8007a16:	00db      	lsls	r3, r3, #3
 8007a18:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007a1c:	2101      	movs	r1, #1
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f7ff fca6 	bl	8007370 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8007a24:	bf00      	nop
 8007a26:	79fb      	ldrb	r3, [r7, #7]
 8007a28:	009b      	lsls	r3, r3, #2
 8007a2a:	3301      	adds	r3, #1
 8007a2c:	00db      	lsls	r3, r3, #3
 8007a2e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007a32:	4618      	mov	r0, r3
 8007a34:	f7ff fc50 	bl	80072d8 <WIZCHIP_READ>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1f3      	bne.n	8007a26 <socket+0x16e>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8007a3e:	79fb      	ldrb	r3, [r7, #7]
 8007a40:	2201      	movs	r2, #1
 8007a42:	fa02 f303 	lsl.w	r3, r2, r3
 8007a46:	b21b      	sxth	r3, r3
 8007a48:	43db      	mvns	r3, r3
 8007a4a:	b21a      	sxth	r2, r3
 8007a4c:	4b21      	ldr	r3, [pc, #132]	; (8007ad4 <socket+0x21c>)
 8007a4e:	881b      	ldrh	r3, [r3, #0]
 8007a50:	b21b      	sxth	r3, r3
 8007a52:	4013      	ands	r3, r2
 8007a54:	b21b      	sxth	r3, r3
 8007a56:	b29a      	uxth	r2, r3
 8007a58:	4b1e      	ldr	r3, [pc, #120]	; (8007ad4 <socket+0x21c>)
 8007a5a:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8007a5c:	78fb      	ldrb	r3, [r7, #3]
 8007a5e:	f003 0201 	and.w	r2, r3, #1
 8007a62:	79fb      	ldrb	r3, [r7, #7]
 8007a64:	fa02 f303 	lsl.w	r3, r2, r3
 8007a68:	b21a      	sxth	r2, r3
 8007a6a:	4b1a      	ldr	r3, [pc, #104]	; (8007ad4 <socket+0x21c>)
 8007a6c:	881b      	ldrh	r3, [r3, #0]
 8007a6e:	b21b      	sxth	r3, r3
 8007a70:	4313      	orrs	r3, r2
 8007a72:	b21b      	sxth	r3, r3
 8007a74:	b29a      	uxth	r2, r3
 8007a76:	4b17      	ldr	r3, [pc, #92]	; (8007ad4 <socket+0x21c>)
 8007a78:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8007a7a:	79fb      	ldrb	r3, [r7, #7]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8007a82:	b21b      	sxth	r3, r3
 8007a84:	43db      	mvns	r3, r3
 8007a86:	b21a      	sxth	r2, r3
 8007a88:	4b13      	ldr	r3, [pc, #76]	; (8007ad8 <socket+0x220>)
 8007a8a:	881b      	ldrh	r3, [r3, #0]
 8007a8c:	b21b      	sxth	r3, r3
 8007a8e:	4013      	ands	r3, r2
 8007a90:	b21b      	sxth	r3, r3
 8007a92:	b29a      	uxth	r2, r3
 8007a94:	4b10      	ldr	r3, [pc, #64]	; (8007ad8 <socket+0x220>)
 8007a96:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8007a98:	79fb      	ldrb	r3, [r7, #7]
 8007a9a:	4a10      	ldr	r2, [pc, #64]	; (8007adc <socket+0x224>)
 8007a9c:	2100      	movs	r1, #0
 8007a9e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8007aa2:	79fb      	ldrb	r3, [r7, #7]
 8007aa4:	4a0e      	ldr	r2, [pc, #56]	; (8007ae0 <socket+0x228>)
 8007aa6:	2100      	movs	r1, #0
 8007aa8:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8007aaa:	bf00      	nop
 8007aac:	79fb      	ldrb	r3, [r7, #7]
 8007aae:	009b      	lsls	r3, r3, #2
 8007ab0:	3301      	adds	r3, #1
 8007ab2:	00db      	lsls	r3, r3, #3
 8007ab4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8007ab8:	4618      	mov	r0, r3
 8007aba:	f7ff fc0d 	bl	80072d8 <WIZCHIP_READ>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d0f3      	beq.n	8007aac <socket+0x1f4>
   return (int8_t)sn;
 8007ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3714      	adds	r7, #20
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd90      	pop	{r4, r7, pc}
 8007ad0:	20000082 	.word	0x20000082
 8007ad4:	20000ed4 	.word	0x20000ed4
 8007ad8:	20000ed6 	.word	0x20000ed6
 8007adc:	20000ed8 	.word	0x20000ed8
 8007ae0:	20000ee8 	.word	0x20000ee8

08007ae4 <close>:

int8_t close(uint8_t sn)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b082      	sub	sp, #8
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	4603      	mov	r3, r0
 8007aec:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8007aee:	79fb      	ldrb	r3, [r7, #7]
 8007af0:	2b08      	cmp	r3, #8
 8007af2:	d902      	bls.n	8007afa <close+0x16>
 8007af4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007af8:	e055      	b.n	8007ba6 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8007afa:	79fb      	ldrb	r3, [r7, #7]
 8007afc:	009b      	lsls	r3, r3, #2
 8007afe:	3301      	adds	r3, #1
 8007b00:	00db      	lsls	r3, r3, #3
 8007b02:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007b06:	2110      	movs	r1, #16
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f7ff fc31 	bl	8007370 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8007b0e:	bf00      	nop
 8007b10:	79fb      	ldrb	r3, [r7, #7]
 8007b12:	009b      	lsls	r3, r3, #2
 8007b14:	3301      	adds	r3, #1
 8007b16:	00db      	lsls	r3, r3, #3
 8007b18:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f7ff fbdb 	bl	80072d8 <WIZCHIP_READ>
 8007b22:	4603      	mov	r3, r0
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d1f3      	bne.n	8007b10 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8007b28:	79fb      	ldrb	r3, [r7, #7]
 8007b2a:	009b      	lsls	r3, r3, #2
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	00db      	lsls	r3, r3, #3
 8007b30:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007b34:	211f      	movs	r1, #31
 8007b36:	4618      	mov	r0, r3
 8007b38:	f7ff fc1a 	bl	8007370 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8007b3c:	79fb      	ldrb	r3, [r7, #7]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	fa02 f303 	lsl.w	r3, r2, r3
 8007b44:	b21b      	sxth	r3, r3
 8007b46:	43db      	mvns	r3, r3
 8007b48:	b21a      	sxth	r2, r3
 8007b4a:	4b19      	ldr	r3, [pc, #100]	; (8007bb0 <close+0xcc>)
 8007b4c:	881b      	ldrh	r3, [r3, #0]
 8007b4e:	b21b      	sxth	r3, r3
 8007b50:	4013      	ands	r3, r2
 8007b52:	b21b      	sxth	r3, r3
 8007b54:	b29a      	uxth	r2, r3
 8007b56:	4b16      	ldr	r3, [pc, #88]	; (8007bb0 <close+0xcc>)
 8007b58:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8007b5a:	79fb      	ldrb	r3, [r7, #7]
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b62:	b21b      	sxth	r3, r3
 8007b64:	43db      	mvns	r3, r3
 8007b66:	b21a      	sxth	r2, r3
 8007b68:	4b12      	ldr	r3, [pc, #72]	; (8007bb4 <close+0xd0>)
 8007b6a:	881b      	ldrh	r3, [r3, #0]
 8007b6c:	b21b      	sxth	r3, r3
 8007b6e:	4013      	ands	r3, r2
 8007b70:	b21b      	sxth	r3, r3
 8007b72:	b29a      	uxth	r2, r3
 8007b74:	4b0f      	ldr	r3, [pc, #60]	; (8007bb4 <close+0xd0>)
 8007b76:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8007b78:	79fb      	ldrb	r3, [r7, #7]
 8007b7a:	4a0f      	ldr	r2, [pc, #60]	; (8007bb8 <close+0xd4>)
 8007b7c:	2100      	movs	r1, #0
 8007b7e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8007b82:	79fb      	ldrb	r3, [r7, #7]
 8007b84:	4a0d      	ldr	r2, [pc, #52]	; (8007bbc <close+0xd8>)
 8007b86:	2100      	movs	r1, #0
 8007b88:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8007b8a:	bf00      	nop
 8007b8c:	79fb      	ldrb	r3, [r7, #7]
 8007b8e:	009b      	lsls	r3, r3, #2
 8007b90:	3301      	adds	r3, #1
 8007b92:	00db      	lsls	r3, r3, #3
 8007b94:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f7ff fb9d 	bl	80072d8 <WIZCHIP_READ>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d1f3      	bne.n	8007b8c <close+0xa8>
	return SOCK_OK;
 8007ba4:	2301      	movs	r3, #1
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3708      	adds	r7, #8
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
 8007bae:	bf00      	nop
 8007bb0:	20000ed4 	.word	0x20000ed4
 8007bb4:	20000ed6 	.word	0x20000ed6
 8007bb8:	20000ed8 	.word	0x20000ed8
 8007bbc:	20000ee8 	.word	0x20000ee8

08007bc0 <sendto>:
   //return len;
   return (int32_t)len;
}

int32_t sendto(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b086      	sub	sp, #24
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	60b9      	str	r1, [r7, #8]
 8007bc8:	607b      	str	r3, [r7, #4]
 8007bca:	4603      	mov	r3, r0
 8007bcc:	73fb      	strb	r3, [r7, #15]
 8007bce:	4613      	mov	r3, r2
 8007bd0:	81bb      	strh	r3, [r7, #12]
   uint8_t tmp = 0;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	75fb      	strb	r3, [r7, #23]
   uint16_t freesize = 0;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	82bb      	strh	r3, [r7, #20]
   uint32_t taddr;

   CHECK_SOCKNUM();
 8007bda:	7bfb      	ldrb	r3, [r7, #15]
 8007bdc:	2b08      	cmp	r3, #8
 8007bde:	d902      	bls.n	8007be6 <sendto+0x26>
 8007be0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007be4:	e11b      	b.n	8007e1e <sendto+0x25e>
   switch(getSn_MR(sn) & 0x0F)
 8007be6:	7bfb      	ldrb	r3, [r7, #15]
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	3301      	adds	r3, #1
 8007bec:	00db      	lsls	r3, r3, #3
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f7ff fb72 	bl	80072d8 <WIZCHIP_READ>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	f003 030f 	and.w	r3, r3, #15
 8007bfa:	3b02      	subs	r3, #2
 8007bfc:	2b02      	cmp	r3, #2
 8007bfe:	d902      	bls.n	8007c06 <sendto+0x46>
//   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_IPRAW:
         break;
//   #endif
      default:
         return SOCKERR_SOCKMODE;
 8007c00:	f06f 0304 	mvn.w	r3, #4
 8007c04:	e10b      	b.n	8007e1e <sendto+0x25e>
         break;
 8007c06:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8007c08:	89bb      	ldrh	r3, [r7, #12]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d102      	bne.n	8007c14 <sendto+0x54>
 8007c0e:	f06f 030d 	mvn.w	r3, #13
 8007c12:	e104      	b.n	8007e1e <sendto+0x25e>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	781b      	ldrb	r3, [r3, #0]
 8007c18:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	021b      	lsls	r3, r3, #8
 8007c1e:	687a      	ldr	r2, [r7, #4]
 8007c20:	3201      	adds	r2, #1
 8007c22:	7812      	ldrb	r2, [r2, #0]
 8007c24:	4413      	add	r3, r2
 8007c26:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	021b      	lsls	r3, r3, #8
 8007c2c:	687a      	ldr	r2, [r7, #4]
 8007c2e:	3202      	adds	r2, #2
 8007c30:	7812      	ldrb	r2, [r2, #0]
 8007c32:	4413      	add	r3, r2
 8007c34:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	021b      	lsls	r3, r3, #8
 8007c3a:	687a      	ldr	r2, [r7, #4]
 8007c3c:	3203      	adds	r2, #3
 8007c3e:	7812      	ldrb	r2, [r2, #0]
 8007c40:	4413      	add	r3, r2
 8007c42:	613b      	str	r3, [r7, #16]
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_IPINVALID;
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d10e      	bne.n	8007c68 <sendto+0xa8>
 8007c4a:	7bfb      	ldrb	r3, [r7, #15]
 8007c4c:	009b      	lsls	r3, r3, #2
 8007c4e:	3301      	adds	r3, #1
 8007c50:	00db      	lsls	r3, r3, #3
 8007c52:	4618      	mov	r0, r3
 8007c54:	f7ff fb40 	bl	80072d8 <WIZCHIP_READ>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	f003 0304 	and.w	r3, r3, #4
 8007c5e:	2b04      	cmp	r3, #4
 8007c60:	d002      	beq.n	8007c68 <sendto+0xa8>
 8007c62:	f06f 030b 	mvn.w	r3, #11
 8007c66:	e0da      	b.n	8007e1e <sendto+0x25e>
   if((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_PORTZERO;
 8007c68:	8c3b      	ldrh	r3, [r7, #32]
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d10e      	bne.n	8007c8c <sendto+0xcc>
 8007c6e:	7bfb      	ldrb	r3, [r7, #15]
 8007c70:	009b      	lsls	r3, r3, #2
 8007c72:	3301      	adds	r3, #1
 8007c74:	00db      	lsls	r3, r3, #3
 8007c76:	4618      	mov	r0, r3
 8007c78:	f7ff fb2e 	bl	80072d8 <WIZCHIP_READ>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	f003 0304 	and.w	r3, r3, #4
 8007c82:	2b04      	cmp	r3, #4
 8007c84:	d002      	beq.n	8007c8c <sendto+0xcc>
 8007c86:	f06f 030a 	mvn.w	r3, #10
 8007c8a:	e0c8      	b.n	8007e1e <sendto+0x25e>
   tmp = getSn_SR(sn);
 8007c8c:	7bfb      	ldrb	r3, [r7, #15]
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	3301      	adds	r3, #1
 8007c92:	00db      	lsls	r3, r3, #3
 8007c94:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8007c98:	4618      	mov	r0, r3
 8007c9a:	f7ff fb1d 	bl	80072d8 <WIZCHIP_READ>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	75fb      	strb	r3, [r7, #23]
//#if ( _WIZCHIP_ < 5200 )
   if((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) return SOCKERR_SOCKSTATUS;
 8007ca2:	7dfb      	ldrb	r3, [r7, #23]
 8007ca4:	2b42      	cmp	r3, #66	; 0x42
 8007ca6:	d008      	beq.n	8007cba <sendto+0xfa>
 8007ca8:	7dfb      	ldrb	r3, [r7, #23]
 8007caa:	2b22      	cmp	r3, #34	; 0x22
 8007cac:	d005      	beq.n	8007cba <sendto+0xfa>
 8007cae:	7dfb      	ldrb	r3, [r7, #23]
 8007cb0:	2b32      	cmp	r3, #50	; 0x32
 8007cb2:	d002      	beq.n	8007cba <sendto+0xfa>
 8007cb4:	f06f 0306 	mvn.w	r3, #6
 8007cb8:	e0b1      	b.n	8007e1e <sendto+0x25e>
//#else
//   if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS;
//#endif
      
   setSn_DIPR(sn,addr);
 8007cba:	7bfb      	ldrb	r3, [r7, #15]
 8007cbc:	009b      	lsls	r3, r3, #2
 8007cbe:	3301      	adds	r3, #1
 8007cc0:	00db      	lsls	r3, r3, #3
 8007cc2:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8007cc6:	2204      	movs	r2, #4
 8007cc8:	6879      	ldr	r1, [r7, #4]
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f7ff fbfe 	bl	80074cc <WIZCHIP_WRITE_BUF>
   setSn_DPORT(sn,port);      
 8007cd0:	7bfb      	ldrb	r3, [r7, #15]
 8007cd2:	009b      	lsls	r3, r3, #2
 8007cd4:	3301      	adds	r3, #1
 8007cd6:	00db      	lsls	r3, r3, #3
 8007cd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007cdc:	461a      	mov	r2, r3
 8007cde:	8c3b      	ldrh	r3, [r7, #32]
 8007ce0:	0a1b      	lsrs	r3, r3, #8
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	b2db      	uxtb	r3, r3
 8007ce6:	4619      	mov	r1, r3
 8007ce8:	4610      	mov	r0, r2
 8007cea:	f7ff fb41 	bl	8007370 <WIZCHIP_WRITE>
 8007cee:	7bfb      	ldrb	r3, [r7, #15]
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	00db      	lsls	r3, r3, #3
 8007cf6:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	8c3b      	ldrh	r3, [r7, #32]
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	4619      	mov	r1, r3
 8007d02:	4610      	mov	r0, r2
 8007d04:	f7ff fb34 	bl	8007370 <WIZCHIP_WRITE>
   freesize = getSn_TxMAX(sn);
 8007d08:	7bfb      	ldrb	r3, [r7, #15]
 8007d0a:	009b      	lsls	r3, r3, #2
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	00db      	lsls	r3, r3, #3
 8007d10:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8007d14:	4618      	mov	r0, r3
 8007d16:	f7ff fadf 	bl	80072d8 <WIZCHIP_READ>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	b29b      	uxth	r3, r3
 8007d1e:	029b      	lsls	r3, r3, #10
 8007d20:	82bb      	strh	r3, [r7, #20]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8007d22:	89ba      	ldrh	r2, [r7, #12]
 8007d24:	8abb      	ldrh	r3, [r7, #20]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d901      	bls.n	8007d2e <sendto+0x16e>
 8007d2a:	8abb      	ldrh	r3, [r7, #20]
 8007d2c:	81bb      	strh	r3, [r7, #12]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8007d2e:	7bfb      	ldrb	r3, [r7, #15]
 8007d30:	4618      	mov	r0, r3
 8007d32:	f7ff fc2b 	bl	800758c <getSn_TX_FSR>
 8007d36:	4603      	mov	r3, r0
 8007d38:	82bb      	strh	r3, [r7, #20]
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8007d3a:	7bfb      	ldrb	r3, [r7, #15]
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	3301      	adds	r3, #1
 8007d40:	00db      	lsls	r3, r3, #3
 8007d42:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8007d46:	4618      	mov	r0, r3
 8007d48:	f7ff fac6 	bl	80072d8 <WIZCHIP_READ>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d102      	bne.n	8007d58 <sendto+0x198>
 8007d52:	f06f 0303 	mvn.w	r3, #3
 8007d56:	e062      	b.n	8007e1e <sendto+0x25e>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8007d58:	4b33      	ldr	r3, [pc, #204]	; (8007e28 <sendto+0x268>)
 8007d5a:	881b      	ldrh	r3, [r3, #0]
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	7bfb      	ldrb	r3, [r7, #15]
 8007d60:	fa42 f303 	asr.w	r3, r2, r3
 8007d64:	f003 0301 	and.w	r3, r3, #1
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d005      	beq.n	8007d78 <sendto+0x1b8>
 8007d6c:	89ba      	ldrh	r2, [r7, #12]
 8007d6e:	8abb      	ldrh	r3, [r7, #20]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d901      	bls.n	8007d78 <sendto+0x1b8>
 8007d74:	2300      	movs	r3, #0
 8007d76:	e052      	b.n	8007e1e <sendto+0x25e>
      if(len <= freesize) break;
 8007d78:	89ba      	ldrh	r2, [r7, #12]
 8007d7a:	8abb      	ldrh	r3, [r7, #20]
 8007d7c:	429a      	cmp	r2, r3
 8007d7e:	d900      	bls.n	8007d82 <sendto+0x1c2>
      freesize = getSn_TX_FSR(sn);
 8007d80:	e7d5      	b.n	8007d2e <sendto+0x16e>
      if(len <= freesize) break;
 8007d82:	bf00      	nop
   };
	wiz_send_data(sn, buf, len);
 8007d84:	89ba      	ldrh	r2, [r7, #12]
 8007d86:	7bfb      	ldrb	r3, [r7, #15]
 8007d88:	68b9      	ldr	r1, [r7, #8]
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f7ff fc94 	bl	80076b8 <wiz_send_data>
#if _WIZCHIP_ == 5300
   setSn_TX_WRSR(sn, len);
#endif
//   

   setSn_CR(sn,Sn_CR_SEND);
 8007d90:	7bfb      	ldrb	r3, [r7, #15]
 8007d92:	009b      	lsls	r3, r3, #2
 8007d94:	3301      	adds	r3, #1
 8007d96:	00db      	lsls	r3, r3, #3
 8007d98:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007d9c:	2120      	movs	r1, #32
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f7ff fae6 	bl	8007370 <WIZCHIP_WRITE>


	/* wait to process the command... */
	while(getSn_CR(sn));
 8007da4:	bf00      	nop
 8007da6:	7bfb      	ldrb	r3, [r7, #15]
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	3301      	adds	r3, #1
 8007dac:	00db      	lsls	r3, r3, #3
 8007dae:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007db2:	4618      	mov	r0, r3
 8007db4:	f7ff fa90 	bl	80072d8 <WIZCHIP_READ>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d1f3      	bne.n	8007da6 <sendto+0x1e6>
   while(1)
   {
      tmp = getSn_IR(sn);
 8007dbe:	7bfb      	ldrb	r3, [r7, #15]
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	00db      	lsls	r3, r3, #3
 8007dc6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f7ff fa84 	bl	80072d8 <WIZCHIP_READ>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	f003 031f 	and.w	r3, r3, #31
 8007dd6:	75fb      	strb	r3, [r7, #23]
      if(tmp & Sn_IR_SENDOK)
 8007dd8:	7dfb      	ldrb	r3, [r7, #23]
 8007dda:	f003 0310 	and.w	r3, r3, #16
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d00c      	beq.n	8007dfc <sendto+0x23c>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8007de2:	7bfb      	ldrb	r3, [r7, #15]
 8007de4:	009b      	lsls	r3, r3, #2
 8007de6:	3301      	adds	r3, #1
 8007de8:	00db      	lsls	r3, r3, #3
 8007dea:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007dee:	2110      	movs	r1, #16
 8007df0:	4618      	mov	r0, r3
 8007df2:	f7ff fabd 	bl	8007370 <WIZCHIP_WRITE>
         break;
 8007df6:	bf00      	nop
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
   #endif
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8007df8:	89bb      	ldrh	r3, [r7, #12]
 8007dfa:	e010      	b.n	8007e1e <sendto+0x25e>
      else if(tmp & Sn_IR_TIMEOUT)
 8007dfc:	7dfb      	ldrb	r3, [r7, #23]
 8007dfe:	f003 0308 	and.w	r3, r3, #8
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d0db      	beq.n	8007dbe <sendto+0x1fe>
         setSn_IR(sn, Sn_IR_TIMEOUT);
 8007e06:	7bfb      	ldrb	r3, [r7, #15]
 8007e08:	009b      	lsls	r3, r3, #2
 8007e0a:	3301      	adds	r3, #1
 8007e0c:	00db      	lsls	r3, r3, #3
 8007e0e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007e12:	2108      	movs	r1, #8
 8007e14:	4618      	mov	r0, r3
 8007e16:	f7ff faab 	bl	8007370 <WIZCHIP_WRITE>
         return SOCKERR_TIMEOUT;
 8007e1a:	f06f 030c 	mvn.w	r3, #12
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3718      	adds	r7, #24
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop
 8007e28:	20000ed4 	.word	0x20000ed4

08007e2c <recvfrom>:



int32_t recvfrom(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b088      	sub	sp, #32
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	60b9      	str	r1, [r7, #8]
 8007e34:	607b      	str	r3, [r7, #4]
 8007e36:	4603      	mov	r3, r0
 8007e38:	73fb      	strb	r3, [r7, #15]
 8007e3a:	4613      	mov	r3, r2
 8007e3c:	81bb      	strh	r3, [r7, #12]
#else   
   uint8_t  mr;
#endif
//   
   uint8_t  head[8];
	uint16_t pack_len=0;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	83fb      	strh	r3, [r7, #30]

   CHECK_SOCKNUM();
 8007e42:	7bfb      	ldrb	r3, [r7, #15]
 8007e44:	2b08      	cmp	r3, #8
 8007e46:	d902      	bls.n	8007e4e <recvfrom+0x22>
 8007e48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007e4c:	e1d4      	b.n	80081f8 <recvfrom+0x3cc>
//A20150601
#if _WIZCHIP_ == 5300
   mr1 = getMR();
#endif   

   switch((mr=getSn_MR(sn)) & 0x0F)
 8007e4e:	7bfb      	ldrb	r3, [r7, #15]
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	3301      	adds	r3, #1
 8007e54:	00db      	lsls	r3, r3, #3
 8007e56:	4618      	mov	r0, r3
 8007e58:	f7ff fa3e 	bl	80072d8 <WIZCHIP_READ>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	777b      	strb	r3, [r7, #29]
 8007e60:	7f7b      	ldrb	r3, [r7, #29]
 8007e62:	f003 030f 	and.w	r3, r3, #15
 8007e66:	3b02      	subs	r3, #2
 8007e68:	2b02      	cmp	r3, #2
 8007e6a:	d902      	bls.n	8007e72 <recvfrom+0x46>
   #if ( _WIZCHIP_ < 5200 )         
      case Sn_MR_PPPoE:
         break;
   #endif
      default:
         return SOCKERR_SOCKMODE;
 8007e6c:	f06f 0304 	mvn.w	r3, #4
 8007e70:	e1c2      	b.n	80081f8 <recvfrom+0x3cc>
         break;
 8007e72:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8007e74:	89bb      	ldrh	r3, [r7, #12]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d102      	bne.n	8007e80 <recvfrom+0x54>
 8007e7a:	f06f 030d 	mvn.w	r3, #13
 8007e7e:	e1bb      	b.n	80081f8 <recvfrom+0x3cc>
   if(sock_remained_size[sn] == 0)
 8007e80:	7bfb      	ldrb	r3, [r7, #15]
 8007e82:	4a88      	ldr	r2, [pc, #544]	; (80080a4 <recvfrom+0x278>)
 8007e84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d128      	bne.n	8007ede <recvfrom+0xb2>
   {
      while(1)
      {
         pack_len = getSn_RX_RSR(sn);
 8007e8c:	7bfb      	ldrb	r3, [r7, #15]
 8007e8e:	4618      	mov	r0, r3
 8007e90:	f7ff fbc7 	bl	8007622 <getSn_RX_RSR>
 8007e94:	4603      	mov	r3, r0
 8007e96:	83fb      	strh	r3, [r7, #30]
         if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8007e98:	7bfb      	ldrb	r3, [r7, #15]
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	00db      	lsls	r3, r3, #3
 8007ea0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f7ff fa17 	bl	80072d8 <WIZCHIP_READ>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d102      	bne.n	8007eb6 <recvfrom+0x8a>
 8007eb0:	f06f 0303 	mvn.w	r3, #3
 8007eb4:	e1a0      	b.n	80081f8 <recvfrom+0x3cc>
         if( (sock_io_mode & (1<<sn)) && (pack_len == 0) ) return SOCK_BUSY;
 8007eb6:	4b7c      	ldr	r3, [pc, #496]	; (80080a8 <recvfrom+0x27c>)
 8007eb8:	881b      	ldrh	r3, [r3, #0]
 8007eba:	461a      	mov	r2, r3
 8007ebc:	7bfb      	ldrb	r3, [r7, #15]
 8007ebe:	fa42 f303 	asr.w	r3, r2, r3
 8007ec2:	f003 0301 	and.w	r3, r3, #1
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d004      	beq.n	8007ed4 <recvfrom+0xa8>
 8007eca:	8bfb      	ldrh	r3, [r7, #30]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d101      	bne.n	8007ed4 <recvfrom+0xa8>
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	e191      	b.n	80081f8 <recvfrom+0x3cc>
         if(pack_len != 0) break;
 8007ed4:	8bfb      	ldrh	r3, [r7, #30]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d100      	bne.n	8007edc <recvfrom+0xb0>
         pack_len = getSn_RX_RSR(sn);
 8007eda:	e7d7      	b.n	8007e8c <recvfrom+0x60>
         if(pack_len != 0) break;
 8007edc:	bf00      	nop
      };
   }
//D20150601 : Move it to bottom
// sock_pack_info[sn] = PACK_COMPLETED;
	switch (mr & 0x07)
 8007ede:	7f7b      	ldrb	r3, [r7, #29]
 8007ee0:	f003 0307 	and.w	r3, r3, #7
 8007ee4:	2b04      	cmp	r3, #4
 8007ee6:	d079      	beq.n	8007fdc <recvfrom+0x1b0>
 8007ee8:	2b04      	cmp	r3, #4
 8007eea:	f300 8142 	bgt.w	8008172 <recvfrom+0x346>
 8007eee:	2b02      	cmp	r3, #2
 8007ef0:	d003      	beq.n	8007efa <recvfrom+0xce>
 8007ef2:	2b03      	cmp	r3, #3
 8007ef4:	f000 80dc 	beq.w	80080b0 <recvfrom+0x284>
 8007ef8:	e13b      	b.n	8008172 <recvfrom+0x346>
	{
	   case Sn_MR_UDP :
	      if(sock_remained_size[sn] == 0)
 8007efa:	7bfb      	ldrb	r3, [r7, #15]
 8007efc:	4a69      	ldr	r2, [pc, #420]	; (80080a4 <recvfrom+0x278>)
 8007efe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d152      	bne.n	8007fac <recvfrom+0x180>
	      {
   			wiz_recv_data(sn, head, 8);
 8007f06:	f107 0114 	add.w	r1, r7, #20
 8007f0a:	7bfb      	ldrb	r3, [r7, #15]
 8007f0c:	2208      	movs	r2, #8
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7ff fc2e 	bl	8007770 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 8007f14:	7bfb      	ldrb	r3, [r7, #15]
 8007f16:	009b      	lsls	r3, r3, #2
 8007f18:	3301      	adds	r3, #1
 8007f1a:	00db      	lsls	r3, r3, #3
 8007f1c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007f20:	2140      	movs	r1, #64	; 0x40
 8007f22:	4618      	mov	r0, r3
 8007f24:	f7ff fa24 	bl	8007370 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 8007f28:	bf00      	nop
 8007f2a:	7bfb      	ldrb	r3, [r7, #15]
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	3301      	adds	r3, #1
 8007f30:	00db      	lsls	r3, r3, #3
 8007f32:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007f36:	4618      	mov	r0, r3
 8007f38:	f7ff f9ce 	bl	80072d8 <WIZCHIP_READ>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d1f3      	bne.n	8007f2a <recvfrom+0xfe>
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6];
   		   }
            else
            {
         #endif
               addr[0] = head[0];
 8007f42:	7d3a      	ldrb	r2, [r7, #20]
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	701a      	strb	r2, [r3, #0]
      			addr[1] = head[1];
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	3301      	adds	r3, #1
 8007f4c:	7d7a      	ldrb	r2, [r7, #21]
 8007f4e:	701a      	strb	r2, [r3, #0]
      			addr[2] = head[2];
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	3302      	adds	r3, #2
 8007f54:	7dba      	ldrb	r2, [r7, #22]
 8007f56:	701a      	strb	r2, [r3, #0]
      			addr[3] = head[3];
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	3303      	adds	r3, #3
 8007f5c:	7dfa      	ldrb	r2, [r7, #23]
 8007f5e:	701a      	strb	r2, [r3, #0]
      			*port = head[4];
 8007f60:	7e3b      	ldrb	r3, [r7, #24]
 8007f62:	b29a      	uxth	r2, r3
 8007f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f66:	801a      	strh	r2, [r3, #0]
      			*port = (*port << 8) + head[5];
 8007f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f6a:	881b      	ldrh	r3, [r3, #0]
 8007f6c:	021b      	lsls	r3, r3, #8
 8007f6e:	b29a      	uxth	r2, r3
 8007f70:	7e7b      	ldrb	r3, [r7, #25]
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	4413      	add	r3, r2
 8007f76:	b29a      	uxth	r2, r3
 8007f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f7a:	801a      	strh	r2, [r3, #0]
      			sock_remained_size[sn] = head[6];
 8007f7c:	7eba      	ldrb	r2, [r7, #26]
 8007f7e:	7bfb      	ldrb	r3, [r7, #15]
 8007f80:	b291      	uxth	r1, r2
 8007f82:	4a48      	ldr	r2, [pc, #288]	; (80080a4 <recvfrom+0x278>)
 8007f84:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 8007f88:	7bfb      	ldrb	r3, [r7, #15]
 8007f8a:	4a46      	ldr	r2, [pc, #280]	; (80080a4 <recvfrom+0x278>)
 8007f8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f90:	021b      	lsls	r3, r3, #8
 8007f92:	b299      	uxth	r1, r3
 8007f94:	7efb      	ldrb	r3, [r7, #27]
 8007f96:	b29a      	uxth	r2, r3
 8007f98:	7bfb      	ldrb	r3, [r7, #15]
 8007f9a:	440a      	add	r2, r1
 8007f9c:	b291      	uxth	r1, r2
 8007f9e:	4a41      	ldr	r2, [pc, #260]	; (80080a4 <recvfrom+0x278>)
 8007fa0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
         #if _WIZCHIP_ == 5300
            }
         #endif
   			sock_pack_info[sn] = PACK_FIRST;
 8007fa4:	7bfb      	ldrb	r3, [r7, #15]
 8007fa6:	4a41      	ldr	r2, [pc, #260]	; (80080ac <recvfrom+0x280>)
 8007fa8:	2180      	movs	r1, #128	; 0x80
 8007faa:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 8007fac:	7bfb      	ldrb	r3, [r7, #15]
 8007fae:	4a3d      	ldr	r2, [pc, #244]	; (80080a4 <recvfrom+0x278>)
 8007fb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fb4:	89ba      	ldrh	r2, [r7, #12]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	d202      	bcs.n	8007fc0 <recvfrom+0x194>
 8007fba:	89bb      	ldrh	r3, [r7, #12]
 8007fbc:	83fb      	strh	r3, [r7, #30]
 8007fbe:	e004      	b.n	8007fca <recvfrom+0x19e>
			else pack_len = sock_remained_size[sn];
 8007fc0:	7bfb      	ldrb	r3, [r7, #15]
 8007fc2:	4a38      	ldr	r2, [pc, #224]	; (80080a4 <recvfrom+0x278>)
 8007fc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fc8:	83fb      	strh	r3, [r7, #30]
			//A20150601 : For W5300
			len = pack_len;
 8007fca:	8bfb      	ldrh	r3, [r7, #30]
 8007fcc:	81bb      	strh	r3, [r7, #12]
			   }
			#endif
			//
			// Need to packet length check (default 1472)
			//
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 8007fce:	8bfa      	ldrh	r2, [r7, #30]
 8007fd0:	7bfb      	ldrb	r3, [r7, #15]
 8007fd2:	68b9      	ldr	r1, [r7, #8]
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f7ff fbcb 	bl	8007770 <wiz_recv_data>
			break;
 8007fda:	e0d6      	b.n	800818a <recvfrom+0x35e>
	   case Sn_MR_MACRAW :
	      if(sock_remained_size[sn] == 0)
 8007fdc:	7bfb      	ldrb	r3, [r7, #15]
 8007fde:	4a31      	ldr	r2, [pc, #196]	; (80080a4 <recvfrom+0x278>)
 8007fe0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d146      	bne.n	8008076 <recvfrom+0x24a>
	      {
   			wiz_recv_data(sn, head, 2);
 8007fe8:	f107 0114 	add.w	r1, r7, #20
 8007fec:	7bfb      	ldrb	r3, [r7, #15]
 8007fee:	2202      	movs	r2, #2
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f7ff fbbd 	bl	8007770 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 8007ff6:	7bfb      	ldrb	r3, [r7, #15]
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	3301      	adds	r3, #1
 8007ffc:	00db      	lsls	r3, r3, #3
 8007ffe:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8008002:	2140      	movs	r1, #64	; 0x40
 8008004:	4618      	mov	r0, r3
 8008006:	f7ff f9b3 	bl	8007370 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 800800a:	bf00      	nop
 800800c:	7bfb      	ldrb	r3, [r7, #15]
 800800e:	009b      	lsls	r3, r3, #2
 8008010:	3301      	adds	r3, #1
 8008012:	00db      	lsls	r3, r3, #3
 8008014:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8008018:	4618      	mov	r0, r3
 800801a:	f7ff f95d 	bl	80072d8 <WIZCHIP_READ>
 800801e:	4603      	mov	r3, r0
 8008020:	2b00      	cmp	r3, #0
 8008022:	d1f3      	bne.n	800800c <recvfrom+0x1e0>
   			// read peer's IP address, port number & packet length
    			sock_remained_size[sn] = head[0];
 8008024:	7d3a      	ldrb	r2, [r7, #20]
 8008026:	7bfb      	ldrb	r3, [r7, #15]
 8008028:	b291      	uxth	r1, r2
 800802a:	4a1e      	ldr	r2, [pc, #120]	; (80080a4 <recvfrom+0x278>)
 800802c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_remained_size[sn] = (sock_remained_size[sn] <<8) + head[1] -2;
 8008030:	7bfb      	ldrb	r3, [r7, #15]
 8008032:	4a1c      	ldr	r2, [pc, #112]	; (80080a4 <recvfrom+0x278>)
 8008034:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008038:	021b      	lsls	r3, r3, #8
 800803a:	b29a      	uxth	r2, r3
 800803c:	7d7b      	ldrb	r3, [r7, #21]
 800803e:	b29b      	uxth	r3, r3
 8008040:	4413      	add	r3, r2
 8008042:	b29a      	uxth	r2, r3
 8008044:	7bfb      	ldrb	r3, [r7, #15]
 8008046:	3a02      	subs	r2, #2
 8008048:	b291      	uxth	r1, r2
 800804a:	4a16      	ldr	r2, [pc, #88]	; (80080a4 <recvfrom+0x278>)
 800804c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			if(sock_remained_size[sn] & 0x01)
   				sock_remained_size[sn] = sock_remained_size[sn] + 1 - 4;
   			else
   				sock_remained_size[sn] -= 4;
			#endif
   			if(sock_remained_size[sn] > 1514) 
 8008050:	7bfb      	ldrb	r3, [r7, #15]
 8008052:	4a14      	ldr	r2, [pc, #80]	; (80080a4 <recvfrom+0x278>)
 8008054:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008058:	f240 52ea 	movw	r2, #1514	; 0x5ea
 800805c:	4293      	cmp	r3, r2
 800805e:	d906      	bls.n	800806e <recvfrom+0x242>
   			{
   			   close(sn);
 8008060:	7bfb      	ldrb	r3, [r7, #15]
 8008062:	4618      	mov	r0, r3
 8008064:	f7ff fd3e 	bl	8007ae4 <close>
   			   return SOCKFATAL_PACKLEN;
 8008068:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 800806c:	e0c4      	b.n	80081f8 <recvfrom+0x3cc>
   			}
   			sock_pack_info[sn] = PACK_FIRST;
 800806e:	7bfb      	ldrb	r3, [r7, #15]
 8008070:	4a0e      	ldr	r2, [pc, #56]	; (80080ac <recvfrom+0x280>)
 8008072:	2180      	movs	r1, #128	; 0x80
 8008074:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 8008076:	7bfb      	ldrb	r3, [r7, #15]
 8008078:	4a0a      	ldr	r2, [pc, #40]	; (80080a4 <recvfrom+0x278>)
 800807a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800807e:	89ba      	ldrh	r2, [r7, #12]
 8008080:	429a      	cmp	r2, r3
 8008082:	d202      	bcs.n	800808a <recvfrom+0x25e>
 8008084:	89bb      	ldrh	r3, [r7, #12]
 8008086:	83fb      	strh	r3, [r7, #30]
 8008088:	e004      	b.n	8008094 <recvfrom+0x268>
			else pack_len = sock_remained_size[sn];
 800808a:	7bfb      	ldrb	r3, [r7, #15]
 800808c:	4a05      	ldr	r2, [pc, #20]	; (80080a4 <recvfrom+0x278>)
 800808e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008092:	83fb      	strh	r3, [r7, #30]
			wiz_recv_data(sn,buf,pack_len);
 8008094:	8bfa      	ldrh	r2, [r7, #30]
 8008096:	7bfb      	ldrb	r3, [r7, #15]
 8008098:	68b9      	ldr	r1, [r7, #8]
 800809a:	4618      	mov	r0, r3
 800809c:	f7ff fb68 	bl	8007770 <wiz_recv_data>
		   break;
 80080a0:	e073      	b.n	800818a <recvfrom+0x35e>
 80080a2:	bf00      	nop
 80080a4:	20000ed8 	.word	0x20000ed8
 80080a8:	20000ed4 	.word	0x20000ed4
 80080ac:	20000ee8 	.word	0x20000ee8
   //#if ( _WIZCHIP_ < 5200 )
		case Sn_MR_IPRAW:
		   if(sock_remained_size[sn] == 0)
 80080b0:	7bfb      	ldrb	r3, [r7, #15]
 80080b2:	4a53      	ldr	r2, [pc, #332]	; (8008200 <recvfrom+0x3d4>)
 80080b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d144      	bne.n	8008146 <recvfrom+0x31a>
		   {
   			wiz_recv_data(sn, head, 6);
 80080bc:	f107 0114 	add.w	r1, r7, #20
 80080c0:	7bfb      	ldrb	r3, [r7, #15]
 80080c2:	2206      	movs	r2, #6
 80080c4:	4618      	mov	r0, r3
 80080c6:	f7ff fb53 	bl	8007770 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 80080ca:	7bfb      	ldrb	r3, [r7, #15]
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	3301      	adds	r3, #1
 80080d0:	00db      	lsls	r3, r3, #3
 80080d2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80080d6:	2140      	movs	r1, #64	; 0x40
 80080d8:	4618      	mov	r0, r3
 80080da:	f7ff f949 	bl	8007370 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 80080de:	bf00      	nop
 80080e0:	7bfb      	ldrb	r3, [r7, #15]
 80080e2:	009b      	lsls	r3, r3, #2
 80080e4:	3301      	adds	r3, #1
 80080e6:	00db      	lsls	r3, r3, #3
 80080e8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80080ec:	4618      	mov	r0, r3
 80080ee:	f7ff f8f3 	bl	80072d8 <WIZCHIP_READ>
 80080f2:	4603      	mov	r3, r0
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d1f3      	bne.n	80080e0 <recvfrom+0x2b4>
   			addr[0] = head[0];
 80080f8:	7d3a      	ldrb	r2, [r7, #20]
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	701a      	strb	r2, [r3, #0]
   			addr[1] = head[1];
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	3301      	adds	r3, #1
 8008102:	7d7a      	ldrb	r2, [r7, #21]
 8008104:	701a      	strb	r2, [r3, #0]
   			addr[2] = head[2];
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	3302      	adds	r3, #2
 800810a:	7dba      	ldrb	r2, [r7, #22]
 800810c:	701a      	strb	r2, [r3, #0]
   			addr[3] = head[3];
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	3303      	adds	r3, #3
 8008112:	7dfa      	ldrb	r2, [r7, #23]
 8008114:	701a      	strb	r2, [r3, #0]
   			sock_remained_size[sn] = head[4];
 8008116:	7e3a      	ldrb	r2, [r7, #24]
 8008118:	7bfb      	ldrb	r3, [r7, #15]
 800811a:	b291      	uxth	r1, r2
 800811c:	4a38      	ldr	r2, [pc, #224]	; (8008200 <recvfrom+0x3d4>)
 800811e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			//M20150401 : For Typing Error
   			//sock_remaiend_size[sn] = (sock_remained_size[sn] << 8) + head[5];
   			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5];
 8008122:	7bfb      	ldrb	r3, [r7, #15]
 8008124:	4a36      	ldr	r2, [pc, #216]	; (8008200 <recvfrom+0x3d4>)
 8008126:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800812a:	021b      	lsls	r3, r3, #8
 800812c:	b299      	uxth	r1, r3
 800812e:	7e7b      	ldrb	r3, [r7, #25]
 8008130:	b29a      	uxth	r2, r3
 8008132:	7bfb      	ldrb	r3, [r7, #15]
 8008134:	440a      	add	r2, r1
 8008136:	b291      	uxth	r1, r2
 8008138:	4a31      	ldr	r2, [pc, #196]	; (8008200 <recvfrom+0x3d4>)
 800813a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_pack_info[sn] = PACK_FIRST;
 800813e:	7bfb      	ldrb	r3, [r7, #15]
 8008140:	4a30      	ldr	r2, [pc, #192]	; (8008204 <recvfrom+0x3d8>)
 8008142:	2180      	movs	r1, #128	; 0x80
 8008144:	54d1      	strb	r1, [r2, r3]
         }
			//
			// Need to packet length check
			//
			if(len < sock_remained_size[sn]) pack_len = len;
 8008146:	7bfb      	ldrb	r3, [r7, #15]
 8008148:	4a2d      	ldr	r2, [pc, #180]	; (8008200 <recvfrom+0x3d4>)
 800814a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800814e:	89ba      	ldrh	r2, [r7, #12]
 8008150:	429a      	cmp	r2, r3
 8008152:	d202      	bcs.n	800815a <recvfrom+0x32e>
 8008154:	89bb      	ldrh	r3, [r7, #12]
 8008156:	83fb      	strh	r3, [r7, #30]
 8008158:	e004      	b.n	8008164 <recvfrom+0x338>
			else pack_len = sock_remained_size[sn];
 800815a:	7bfb      	ldrb	r3, [r7, #15]
 800815c:	4a28      	ldr	r2, [pc, #160]	; (8008200 <recvfrom+0x3d4>)
 800815e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008162:	83fb      	strh	r3, [r7, #30]
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 8008164:	8bfa      	ldrh	r2, [r7, #30]
 8008166:	7bfb      	ldrb	r3, [r7, #15]
 8008168:	68b9      	ldr	r1, [r7, #8]
 800816a:	4618      	mov	r0, r3
 800816c:	f7ff fb00 	bl	8007770 <wiz_recv_data>
			break;
 8008170:	e00b      	b.n	800818a <recvfrom+0x35e>
   //#endif
      default:
         wiz_recv_ignore(sn, pack_len); // data copy.
 8008172:	8bfa      	ldrh	r2, [r7, #30]
 8008174:	7bfb      	ldrb	r3, [r7, #15]
 8008176:	4611      	mov	r1, r2
 8008178:	4618      	mov	r0, r3
 800817a:	f7ff fb55 	bl	8007828 <wiz_recv_ignore>
         sock_remained_size[sn] = pack_len;
 800817e:	7bfb      	ldrb	r3, [r7, #15]
 8008180:	491f      	ldr	r1, [pc, #124]	; (8008200 <recvfrom+0x3d4>)
 8008182:	8bfa      	ldrh	r2, [r7, #30]
 8008184:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
         break;
 8008188:	bf00      	nop
   }
	setSn_CR(sn,Sn_CR_RECV);
 800818a:	7bfb      	ldrb	r3, [r7, #15]
 800818c:	009b      	lsls	r3, r3, #2
 800818e:	3301      	adds	r3, #1
 8008190:	00db      	lsls	r3, r3, #3
 8008192:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8008196:	2140      	movs	r1, #64	; 0x40
 8008198:	4618      	mov	r0, r3
 800819a:	f7ff f8e9 	bl	8007370 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn)) ;
 800819e:	bf00      	nop
 80081a0:	7bfb      	ldrb	r3, [r7, #15]
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	3301      	adds	r3, #1
 80081a6:	00db      	lsls	r3, r3, #3
 80081a8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80081ac:	4618      	mov	r0, r3
 80081ae:	f7ff f893 	bl	80072d8 <WIZCHIP_READ>
 80081b2:	4603      	mov	r3, r0
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d1f3      	bne.n	80081a0 <recvfrom+0x374>
	sock_remained_size[sn] -= pack_len;
 80081b8:	7bfb      	ldrb	r3, [r7, #15]
 80081ba:	4a11      	ldr	r2, [pc, #68]	; (8008200 <recvfrom+0x3d4>)
 80081bc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80081c0:	7bfb      	ldrb	r3, [r7, #15]
 80081c2:	8bfa      	ldrh	r2, [r7, #30]
 80081c4:	1a8a      	subs	r2, r1, r2
 80081c6:	b291      	uxth	r1, r2
 80081c8:	4a0d      	ldr	r2, [pc, #52]	; (8008200 <recvfrom+0x3d4>)
 80081ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	//M20150601 : 
	//if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= 0x01;
	if(sock_remained_size[sn] != 0)
 80081ce:	7bfb      	ldrb	r3, [r7, #15]
 80081d0:	4a0b      	ldr	r2, [pc, #44]	; (8008200 <recvfrom+0x3d4>)
 80081d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d009      	beq.n	80081ee <recvfrom+0x3c2>
	{
	   sock_pack_info[sn] |= PACK_REMAINED;
 80081da:	7bfb      	ldrb	r3, [r7, #15]
 80081dc:	4a09      	ldr	r2, [pc, #36]	; (8008204 <recvfrom+0x3d8>)
 80081de:	5cd2      	ldrb	r2, [r2, r3]
 80081e0:	7bfb      	ldrb	r3, [r7, #15]
 80081e2:	f042 0201 	orr.w	r2, r2, #1
 80081e6:	b2d1      	uxtb	r1, r2
 80081e8:	4a06      	ldr	r2, [pc, #24]	; (8008204 <recvfrom+0x3d8>)
 80081ea:	54d1      	strb	r1, [r2, r3]
 80081ec:	e003      	b.n	80081f6 <recvfrom+0x3ca>
   #if _WIZCHIP_ == 5300	   
	   if(pack_len & 0x01) sock_pack_info[sn] |= PACK_FIFOBYTE;
   #endif	      
	}
	else sock_pack_info[sn] = PACK_COMPLETED;
 80081ee:	7bfb      	ldrb	r3, [r7, #15]
 80081f0:	4a04      	ldr	r2, [pc, #16]	; (8008204 <recvfrom+0x3d8>)
 80081f2:	2100      	movs	r1, #0
 80081f4:	54d1      	strb	r1, [r2, r3]
   pack_len = len;
#endif
   //
   //M20150409 : Explicit Type Casting
   //return pack_len;
   return (int32_t)pack_len;
 80081f6:	8bfb      	ldrh	r3, [r7, #30]
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	3720      	adds	r7, #32
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bd80      	pop	{r7, pc}
 8008200:	20000ed8 	.word	0x20000ed8
 8008204:	20000ee8 	.word	0x20000ee8

08008208 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8008208:	b480      	push	{r7}
 800820a:	af00      	add	r7, sp, #0
 800820c:	bf00      	nop
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr

08008216 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8008216:	b480      	push	{r7}
 8008218:	af00      	add	r7, sp, #0
 800821a:	bf00      	nop
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr

08008224 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8008224:	b480      	push	{r7}
 8008226:	af00      	add	r7, sp, #0
 8008228:	bf00      	nop
 800822a:	46bd      	mov	sp, r7
 800822c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008230:	4770      	bx	lr

08008232 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8008232:	b480      	push	{r7}
 8008234:	af00      	add	r7, sp, #0
 8008236:	bf00      	nop
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr

08008240 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8008240:	b480      	push	{r7}
 8008242:	b083      	sub	sp, #12
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	781b      	ldrb	r3, [r3, #0]
 800824c:	b2db      	uxtb	r3, r3
 800824e:	4618      	mov	r0, r3
 8008250:	370c      	adds	r7, #12
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr

0800825a <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 800825a:	b480      	push	{r7}
 800825c:	b083      	sub	sp, #12
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
 8008262:	460b      	mov	r3, r1
 8008264:	70fb      	strb	r3, [r7, #3]
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	78fa      	ldrb	r2, [r7, #3]
 800826a:	701a      	strb	r2, [r3, #0]
 800826c:	bf00      	nop
 800826e:	370c      	adds	r7, #12
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8008278:	b480      	push	{r7}
 800827a:	af00      	add	r7, sp, #0
 800827c:	2300      	movs	r3, #0
 800827e:	4618      	mov	r0, r3
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr

08008288 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8008288:	b480      	push	{r7}
 800828a:	b083      	sub	sp, #12
 800828c:	af00      	add	r7, sp, #0
 800828e:	4603      	mov	r3, r0
 8008290:	71fb      	strb	r3, [r7, #7]
 8008292:	bf00      	nop
 8008294:	370c      	adds	r7, #12
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr

0800829e <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 800829e:	b480      	push	{r7}
 80082a0:	b083      	sub	sp, #12
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	6078      	str	r0, [r7, #4]
 80082a6:	460b      	mov	r3, r1
 80082a8:	807b      	strh	r3, [r7, #2]
 80082aa:	bf00      	nop
 80082ac:	370c      	adds	r7, #12
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr

080082b6 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 80082b6:	b480      	push	{r7}
 80082b8:	b083      	sub	sp, #12
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	6078      	str	r0, [r7, #4]
 80082be:	460b      	mov	r3, r1
 80082c0:	807b      	strh	r3, [r7, #2]
 80082c2:	bf00      	nop
 80082c4:	370c      	adds	r7, #12
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr
	...

080082d0 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80082d0:	b480      	push	{r7}
 80082d2:	b083      	sub	sp, #12
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
 80082d8:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d002      	beq.n	80082e6 <reg_wizchip_cs_cbfunc+0x16>
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d106      	bne.n	80082f4 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 80082e6:	4b0a      	ldr	r3, [pc, #40]	; (8008310 <reg_wizchip_cs_cbfunc+0x40>)
 80082e8:	4a0a      	ldr	r2, [pc, #40]	; (8008314 <reg_wizchip_cs_cbfunc+0x44>)
 80082ea:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80082ec:	4b08      	ldr	r3, [pc, #32]	; (8008310 <reg_wizchip_cs_cbfunc+0x40>)
 80082ee:	4a0a      	ldr	r2, [pc, #40]	; (8008318 <reg_wizchip_cs_cbfunc+0x48>)
 80082f0:	619a      	str	r2, [r3, #24]
 80082f2:	e006      	b.n	8008302 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 80082f4:	4a06      	ldr	r2, [pc, #24]	; (8008310 <reg_wizchip_cs_cbfunc+0x40>)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 80082fa:	4a05      	ldr	r2, [pc, #20]	; (8008310 <reg_wizchip_cs_cbfunc+0x40>)
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	6193      	str	r3, [r2, #24]
   }
}
 8008300:	bf00      	nop
 8008302:	bf00      	nop
 8008304:	370c      	adds	r7, #12
 8008306:	46bd      	mov	sp, r7
 8008308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830c:	4770      	bx	lr
 800830e:	bf00      	nop
 8008310:	20000084 	.word	0x20000084
 8008314:	08008225 	.word	0x08008225
 8008318:	08008233 	.word	0x08008233

0800831c <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
 8008324:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8008326:	bf00      	nop
 8008328:	4b0f      	ldr	r3, [pc, #60]	; (8008368 <reg_wizchip_spi_cbfunc+0x4c>)
 800832a:	881b      	ldrh	r3, [r3, #0]
 800832c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008330:	2b00      	cmp	r3, #0
 8008332:	d0f9      	beq.n	8008328 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d002      	beq.n	8008340 <reg_wizchip_spi_cbfunc+0x24>
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d106      	bne.n	800834e <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8008340:	4b09      	ldr	r3, [pc, #36]	; (8008368 <reg_wizchip_spi_cbfunc+0x4c>)
 8008342:	4a0a      	ldr	r2, [pc, #40]	; (800836c <reg_wizchip_spi_cbfunc+0x50>)
 8008344:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8008346:	4b08      	ldr	r3, [pc, #32]	; (8008368 <reg_wizchip_spi_cbfunc+0x4c>)
 8008348:	4a09      	ldr	r2, [pc, #36]	; (8008370 <reg_wizchip_spi_cbfunc+0x54>)
 800834a:	621a      	str	r2, [r3, #32]
 800834c:	e006      	b.n	800835c <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 800834e:	4a06      	ldr	r2, [pc, #24]	; (8008368 <reg_wizchip_spi_cbfunc+0x4c>)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8008354:	4a04      	ldr	r2, [pc, #16]	; (8008368 <reg_wizchip_spi_cbfunc+0x4c>)
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	6213      	str	r3, [r2, #32]
   }
}
 800835a:	bf00      	nop
 800835c:	bf00      	nop
 800835e:	370c      	adds	r7, #12
 8008360:	46bd      	mov	sp, r7
 8008362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008366:	4770      	bx	lr
 8008368:	20000084 	.word	0x20000084
 800836c:	08008279 	.word	0x08008279
 8008370:	08008289 	.word	0x08008289

08008374 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 8008374:	b480      	push	{r7}
 8008376:	b083      	sub	sp, #12
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800837e:	bf00      	nop
 8008380:	4b0f      	ldr	r3, [pc, #60]	; (80083c0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8008382:	881b      	ldrh	r3, [r3, #0]
 8008384:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008388:	2b00      	cmp	r3, #0
 800838a:	d0f9      	beq.n	8008380 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d002      	beq.n	8008398 <reg_wizchip_spiburst_cbfunc+0x24>
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d106      	bne.n	80083a6 <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8008398:	4b09      	ldr	r3, [pc, #36]	; (80083c0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800839a:	4a0a      	ldr	r2, [pc, #40]	; (80083c4 <reg_wizchip_spiburst_cbfunc+0x50>)
 800839c:	625a      	str	r2, [r3, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 800839e:	4b08      	ldr	r3, [pc, #32]	; (80083c0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80083a0:	4a09      	ldr	r2, [pc, #36]	; (80083c8 <reg_wizchip_spiburst_cbfunc+0x54>)
 80083a2:	629a      	str	r2, [r3, #40]	; 0x28
 80083a4:	e006      	b.n	80083b4 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 80083a6:	4a06      	ldr	r2, [pc, #24]	; (80083c0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6253      	str	r3, [r2, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 80083ac:	4a04      	ldr	r2, [pc, #16]	; (80083c0 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80083ae:	683b      	ldr	r3, [r7, #0]
 80083b0:	6293      	str	r3, [r2, #40]	; 0x28
   }
}
 80083b2:	bf00      	nop
 80083b4:	bf00      	nop
 80083b6:	370c      	adds	r7, #12
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr
 80083c0:	20000084 	.word	0x20000084
 80083c4:	0800829f 	.word	0x0800829f
 80083c8:	080082b7 	.word	0x080082b7

080083cc <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b086      	sub	sp, #24
 80083d0:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80083d2:	1d3b      	adds	r3, r7, #4
 80083d4:	2206      	movs	r2, #6
 80083d6:	4619      	mov	r1, r3
 80083d8:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80083dc:	f7ff f816 	bl	800740c <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80083e0:	f107 0314 	add.w	r3, r7, #20
 80083e4:	2204      	movs	r2, #4
 80083e6:	4619      	mov	r1, r3
 80083e8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80083ec:	f7ff f80e 	bl	800740c <WIZCHIP_READ_BUF>
 80083f0:	f107 0310 	add.w	r3, r7, #16
 80083f4:	2204      	movs	r2, #4
 80083f6:	4619      	mov	r1, r3
 80083f8:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80083fc:	f7ff f806 	bl	800740c <WIZCHIP_READ_BUF>
 8008400:	f107 030c 	add.w	r3, r7, #12
 8008404:	2204      	movs	r2, #4
 8008406:	4619      	mov	r1, r3
 8008408:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800840c:	f7fe fffe 	bl	800740c <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8008410:	2180      	movs	r1, #128	; 0x80
 8008412:	2000      	movs	r0, #0
 8008414:	f7fe ffac 	bl	8007370 <WIZCHIP_WRITE>
   getMR(); // for delay
 8008418:	2000      	movs	r0, #0
 800841a:	f7fe ff5d 	bl	80072d8 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 800841e:	1d3b      	adds	r3, r7, #4
 8008420:	2206      	movs	r2, #6
 8008422:	4619      	mov	r1, r3
 8008424:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8008428:	f7ff f850 	bl	80074cc <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 800842c:	f107 0314 	add.w	r3, r7, #20
 8008430:	2204      	movs	r2, #4
 8008432:	4619      	mov	r1, r3
 8008434:	f44f 7080 	mov.w	r0, #256	; 0x100
 8008438:	f7ff f848 	bl	80074cc <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 800843c:	f107 0310 	add.w	r3, r7, #16
 8008440:	2204      	movs	r2, #4
 8008442:	4619      	mov	r1, r3
 8008444:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8008448:	f7ff f840 	bl	80074cc <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 800844c:	f107 030c 	add.w	r3, r7, #12
 8008450:	2204      	movs	r2, #4
 8008452:	4619      	mov	r1, r3
 8008454:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8008458:	f7ff f838 	bl	80074cc <WIZCHIP_WRITE_BUF>
}
 800845c:	bf00      	nop
 800845e:	3718      	adds	r7, #24
 8008460:	46bd      	mov	sp, r7
 8008462:	bd80      	pop	{r7, pc}

08008464 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b084      	sub	sp, #16
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
 800846c:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 800846e:	2300      	movs	r3, #0
 8008470:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8008472:	f7ff ffab 	bl	80083cc <wizchip_sw_reset>
   if(txsize)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d03b      	beq.n	80084f4 <wizchip_init+0x90>
   {
      tmp = 0;
 800847c:	2300      	movs	r3, #0
 800847e:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8008480:	2300      	movs	r3, #0
 8008482:	73fb      	strb	r3, [r7, #15]
 8008484:	e015      	b.n	80084b2 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8008486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	4413      	add	r3, r2
 800848e:	781a      	ldrb	r2, [r3, #0]
 8008490:	7bbb      	ldrb	r3, [r7, #14]
 8008492:	4413      	add	r3, r2
 8008494:	b2db      	uxtb	r3, r3
 8008496:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8008498:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800849c:	2b10      	cmp	r3, #16
 800849e:	dd02      	ble.n	80084a6 <wizchip_init+0x42>
 80084a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80084a4:	e066      	b.n	8008574 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80084a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	3301      	adds	r3, #1
 80084ae:	b2db      	uxtb	r3, r3
 80084b0:	73fb      	strb	r3, [r7, #15]
 80084b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084b6:	2b07      	cmp	r3, #7
 80084b8:	dde5      	ble.n	8008486 <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80084ba:	2300      	movs	r3, #0
 80084bc:	73fb      	strb	r3, [r7, #15]
 80084be:	e015      	b.n	80084ec <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 80084c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084c4:	009b      	lsls	r3, r3, #2
 80084c6:	3301      	adds	r3, #1
 80084c8:	00db      	lsls	r3, r3, #3
 80084ca:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80084ce:	4618      	mov	r0, r3
 80084d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084d4:	687a      	ldr	r2, [r7, #4]
 80084d6:	4413      	add	r3, r2
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	4619      	mov	r1, r3
 80084dc:	f7fe ff48 	bl	8007370 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80084e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084e4:	b2db      	uxtb	r3, r3
 80084e6:	3301      	adds	r3, #1
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	73fb      	strb	r3, [r7, #15]
 80084ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084f0:	2b07      	cmp	r3, #7
 80084f2:	dde5      	ble.n	80084c0 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d03b      	beq.n	8008572 <wizchip_init+0x10e>
   {
      tmp = 0;
 80084fa:	2300      	movs	r3, #0
 80084fc:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80084fe:	2300      	movs	r3, #0
 8008500:	73fb      	strb	r3, [r7, #15]
 8008502:	e015      	b.n	8008530 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8008504:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008508:	683a      	ldr	r2, [r7, #0]
 800850a:	4413      	add	r3, r2
 800850c:	781a      	ldrb	r2, [r3, #0]
 800850e:	7bbb      	ldrb	r3, [r7, #14]
 8008510:	4413      	add	r3, r2
 8008512:	b2db      	uxtb	r3, r3
 8008514:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8008516:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800851a:	2b10      	cmp	r3, #16
 800851c:	dd02      	ble.n	8008524 <wizchip_init+0xc0>
 800851e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008522:	e027      	b.n	8008574 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8008524:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008528:	b2db      	uxtb	r3, r3
 800852a:	3301      	adds	r3, #1
 800852c:	b2db      	uxtb	r3, r3
 800852e:	73fb      	strb	r3, [r7, #15]
 8008530:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008534:	2b07      	cmp	r3, #7
 8008536:	dde5      	ble.n	8008504 <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8008538:	2300      	movs	r3, #0
 800853a:	73fb      	strb	r3, [r7, #15]
 800853c:	e015      	b.n	800856a <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 800853e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008542:	009b      	lsls	r3, r3, #2
 8008544:	3301      	adds	r3, #1
 8008546:	00db      	lsls	r3, r3, #3
 8008548:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 800854c:	4618      	mov	r0, r3
 800854e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008552:	683a      	ldr	r2, [r7, #0]
 8008554:	4413      	add	r3, r2
 8008556:	781b      	ldrb	r3, [r3, #0]
 8008558:	4619      	mov	r1, r3
 800855a:	f7fe ff09 	bl	8007370 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800855e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008562:	b2db      	uxtb	r3, r3
 8008564:	3301      	adds	r3, #1
 8008566:	b2db      	uxtb	r3, r3
 8008568:	73fb      	strb	r3, [r7, #15]
 800856a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800856e:	2b07      	cmp	r3, #7
 8008570:	dde5      	ble.n	800853e <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 8008572:	2300      	movs	r3, #0
}
 8008574:	4618      	mov	r0, r3
 8008576:	3710      	adds	r7, #16
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b082      	sub	sp, #8
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2206      	movs	r2, #6
 8008588:	4619      	mov	r1, r3
 800858a:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800858e:	f7fe ff9d 	bl	80074cc <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	330e      	adds	r3, #14
 8008596:	2204      	movs	r2, #4
 8008598:	4619      	mov	r1, r3
 800859a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800859e:	f7fe ff95 	bl	80074cc <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	330a      	adds	r3, #10
 80085a6:	2204      	movs	r2, #4
 80085a8:	4619      	mov	r1, r3
 80085aa:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80085ae:	f7fe ff8d 	bl	80074cc <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	3306      	adds	r3, #6
 80085b6:	2204      	movs	r2, #4
 80085b8:	4619      	mov	r1, r3
 80085ba:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80085be:	f7fe ff85 	bl	80074cc <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	7c9a      	ldrb	r2, [r3, #18]
 80085c6:	4b0b      	ldr	r3, [pc, #44]	; (80085f4 <wizchip_setnetinfo+0x78>)
 80085c8:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	7cda      	ldrb	r2, [r3, #19]
 80085ce:	4b09      	ldr	r3, [pc, #36]	; (80085f4 <wizchip_setnetinfo+0x78>)
 80085d0:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	7d1a      	ldrb	r2, [r3, #20]
 80085d6:	4b07      	ldr	r3, [pc, #28]	; (80085f4 <wizchip_setnetinfo+0x78>)
 80085d8:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	7d5a      	ldrb	r2, [r3, #21]
 80085de:	4b05      	ldr	r3, [pc, #20]	; (80085f4 <wizchip_setnetinfo+0x78>)
 80085e0:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	7d9a      	ldrb	r2, [r3, #22]
 80085e6:	4b04      	ldr	r3, [pc, #16]	; (80085f8 <wizchip_setnetinfo+0x7c>)
 80085e8:	701a      	strb	r2, [r3, #0]
}
 80085ea:	bf00      	nop
 80085ec:	3708      	adds	r7, #8
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
 80085f2:	bf00      	nop
 80085f4:	20000ef0 	.word	0x20000ef0
 80085f8:	20000ef4 	.word	0x20000ef4

080085fc <atoff>:
 80085fc:	2100      	movs	r1, #0
 80085fe:	f001 bc45 	b.w	8009e8c <strtof>

08008602 <atoi>:
 8008602:	220a      	movs	r2, #10
 8008604:	2100      	movs	r1, #0
 8008606:	f001 bd1f 	b.w	800a048 <strtol>

0800860a <atoll>:
 800860a:	220a      	movs	r2, #10
 800860c:	2100      	movs	r1, #0
 800860e:	f001 bdbb 	b.w	800a188 <strtoll>
	...

08008614 <__errno>:
 8008614:	4b01      	ldr	r3, [pc, #4]	; (800861c <__errno+0x8>)
 8008616:	6818      	ldr	r0, [r3, #0]
 8008618:	4770      	bx	lr
 800861a:	bf00      	nop
 800861c:	200000b0 	.word	0x200000b0

08008620 <__libc_init_array>:
 8008620:	b570      	push	{r4, r5, r6, lr}
 8008622:	4d0d      	ldr	r5, [pc, #52]	; (8008658 <__libc_init_array+0x38>)
 8008624:	4c0d      	ldr	r4, [pc, #52]	; (800865c <__libc_init_array+0x3c>)
 8008626:	1b64      	subs	r4, r4, r5
 8008628:	10a4      	asrs	r4, r4, #2
 800862a:	2600      	movs	r6, #0
 800862c:	42a6      	cmp	r6, r4
 800862e:	d109      	bne.n	8008644 <__libc_init_array+0x24>
 8008630:	4d0b      	ldr	r5, [pc, #44]	; (8008660 <__libc_init_array+0x40>)
 8008632:	4c0c      	ldr	r4, [pc, #48]	; (8008664 <__libc_init_array+0x44>)
 8008634:	f004 fb7e 	bl	800cd34 <_init>
 8008638:	1b64      	subs	r4, r4, r5
 800863a:	10a4      	asrs	r4, r4, #2
 800863c:	2600      	movs	r6, #0
 800863e:	42a6      	cmp	r6, r4
 8008640:	d105      	bne.n	800864e <__libc_init_array+0x2e>
 8008642:	bd70      	pop	{r4, r5, r6, pc}
 8008644:	f855 3b04 	ldr.w	r3, [r5], #4
 8008648:	4798      	blx	r3
 800864a:	3601      	adds	r6, #1
 800864c:	e7ee      	b.n	800862c <__libc_init_array+0xc>
 800864e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008652:	4798      	blx	r3
 8008654:	3601      	adds	r6, #1
 8008656:	e7f2      	b.n	800863e <__libc_init_array+0x1e>
 8008658:	0800d8a8 	.word	0x0800d8a8
 800865c:	0800d8a8 	.word	0x0800d8a8
 8008660:	0800d8a8 	.word	0x0800d8a8
 8008664:	0800d8ac 	.word	0x0800d8ac

08008668 <malloc>:
 8008668:	4b02      	ldr	r3, [pc, #8]	; (8008674 <malloc+0xc>)
 800866a:	4601      	mov	r1, r0
 800866c:	6818      	ldr	r0, [r3, #0]
 800866e:	f000 b885 	b.w	800877c <_malloc_r>
 8008672:	bf00      	nop
 8008674:	200000b0 	.word	0x200000b0

08008678 <memcpy>:
 8008678:	440a      	add	r2, r1
 800867a:	4291      	cmp	r1, r2
 800867c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008680:	d100      	bne.n	8008684 <memcpy+0xc>
 8008682:	4770      	bx	lr
 8008684:	b510      	push	{r4, lr}
 8008686:	f811 4b01 	ldrb.w	r4, [r1], #1
 800868a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800868e:	4291      	cmp	r1, r2
 8008690:	d1f9      	bne.n	8008686 <memcpy+0xe>
 8008692:	bd10      	pop	{r4, pc}

08008694 <memset>:
 8008694:	4402      	add	r2, r0
 8008696:	4603      	mov	r3, r0
 8008698:	4293      	cmp	r3, r2
 800869a:	d100      	bne.n	800869e <memset+0xa>
 800869c:	4770      	bx	lr
 800869e:	f803 1b01 	strb.w	r1, [r3], #1
 80086a2:	e7f9      	b.n	8008698 <memset+0x4>

080086a4 <_free_r>:
 80086a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80086a6:	2900      	cmp	r1, #0
 80086a8:	d044      	beq.n	8008734 <_free_r+0x90>
 80086aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086ae:	9001      	str	r0, [sp, #4]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	f1a1 0404 	sub.w	r4, r1, #4
 80086b6:	bfb8      	it	lt
 80086b8:	18e4      	addlt	r4, r4, r3
 80086ba:	f003 fab5 	bl	800bc28 <__malloc_lock>
 80086be:	4a1e      	ldr	r2, [pc, #120]	; (8008738 <_free_r+0x94>)
 80086c0:	9801      	ldr	r0, [sp, #4]
 80086c2:	6813      	ldr	r3, [r2, #0]
 80086c4:	b933      	cbnz	r3, 80086d4 <_free_r+0x30>
 80086c6:	6063      	str	r3, [r4, #4]
 80086c8:	6014      	str	r4, [r2, #0]
 80086ca:	b003      	add	sp, #12
 80086cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80086d0:	f003 bab0 	b.w	800bc34 <__malloc_unlock>
 80086d4:	42a3      	cmp	r3, r4
 80086d6:	d908      	bls.n	80086ea <_free_r+0x46>
 80086d8:	6825      	ldr	r5, [r4, #0]
 80086da:	1961      	adds	r1, r4, r5
 80086dc:	428b      	cmp	r3, r1
 80086de:	bf01      	itttt	eq
 80086e0:	6819      	ldreq	r1, [r3, #0]
 80086e2:	685b      	ldreq	r3, [r3, #4]
 80086e4:	1949      	addeq	r1, r1, r5
 80086e6:	6021      	streq	r1, [r4, #0]
 80086e8:	e7ed      	b.n	80086c6 <_free_r+0x22>
 80086ea:	461a      	mov	r2, r3
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	b10b      	cbz	r3, 80086f4 <_free_r+0x50>
 80086f0:	42a3      	cmp	r3, r4
 80086f2:	d9fa      	bls.n	80086ea <_free_r+0x46>
 80086f4:	6811      	ldr	r1, [r2, #0]
 80086f6:	1855      	adds	r5, r2, r1
 80086f8:	42a5      	cmp	r5, r4
 80086fa:	d10b      	bne.n	8008714 <_free_r+0x70>
 80086fc:	6824      	ldr	r4, [r4, #0]
 80086fe:	4421      	add	r1, r4
 8008700:	1854      	adds	r4, r2, r1
 8008702:	42a3      	cmp	r3, r4
 8008704:	6011      	str	r1, [r2, #0]
 8008706:	d1e0      	bne.n	80086ca <_free_r+0x26>
 8008708:	681c      	ldr	r4, [r3, #0]
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	6053      	str	r3, [r2, #4]
 800870e:	4421      	add	r1, r4
 8008710:	6011      	str	r1, [r2, #0]
 8008712:	e7da      	b.n	80086ca <_free_r+0x26>
 8008714:	d902      	bls.n	800871c <_free_r+0x78>
 8008716:	230c      	movs	r3, #12
 8008718:	6003      	str	r3, [r0, #0]
 800871a:	e7d6      	b.n	80086ca <_free_r+0x26>
 800871c:	6825      	ldr	r5, [r4, #0]
 800871e:	1961      	adds	r1, r4, r5
 8008720:	428b      	cmp	r3, r1
 8008722:	bf04      	itt	eq
 8008724:	6819      	ldreq	r1, [r3, #0]
 8008726:	685b      	ldreq	r3, [r3, #4]
 8008728:	6063      	str	r3, [r4, #4]
 800872a:	bf04      	itt	eq
 800872c:	1949      	addeq	r1, r1, r5
 800872e:	6021      	streq	r1, [r4, #0]
 8008730:	6054      	str	r4, [r2, #4]
 8008732:	e7ca      	b.n	80086ca <_free_r+0x26>
 8008734:	b003      	add	sp, #12
 8008736:	bd30      	pop	{r4, r5, pc}
 8008738:	20000ef8 	.word	0x20000ef8

0800873c <sbrk_aligned>:
 800873c:	b570      	push	{r4, r5, r6, lr}
 800873e:	4e0e      	ldr	r6, [pc, #56]	; (8008778 <sbrk_aligned+0x3c>)
 8008740:	460c      	mov	r4, r1
 8008742:	6831      	ldr	r1, [r6, #0]
 8008744:	4605      	mov	r5, r0
 8008746:	b911      	cbnz	r1, 800874e <sbrk_aligned+0x12>
 8008748:	f000 fcf6 	bl	8009138 <_sbrk_r>
 800874c:	6030      	str	r0, [r6, #0]
 800874e:	4621      	mov	r1, r4
 8008750:	4628      	mov	r0, r5
 8008752:	f000 fcf1 	bl	8009138 <_sbrk_r>
 8008756:	1c43      	adds	r3, r0, #1
 8008758:	d00a      	beq.n	8008770 <sbrk_aligned+0x34>
 800875a:	1cc4      	adds	r4, r0, #3
 800875c:	f024 0403 	bic.w	r4, r4, #3
 8008760:	42a0      	cmp	r0, r4
 8008762:	d007      	beq.n	8008774 <sbrk_aligned+0x38>
 8008764:	1a21      	subs	r1, r4, r0
 8008766:	4628      	mov	r0, r5
 8008768:	f000 fce6 	bl	8009138 <_sbrk_r>
 800876c:	3001      	adds	r0, #1
 800876e:	d101      	bne.n	8008774 <sbrk_aligned+0x38>
 8008770:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008774:	4620      	mov	r0, r4
 8008776:	bd70      	pop	{r4, r5, r6, pc}
 8008778:	20000efc 	.word	0x20000efc

0800877c <_malloc_r>:
 800877c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008780:	1ccd      	adds	r5, r1, #3
 8008782:	f025 0503 	bic.w	r5, r5, #3
 8008786:	3508      	adds	r5, #8
 8008788:	2d0c      	cmp	r5, #12
 800878a:	bf38      	it	cc
 800878c:	250c      	movcc	r5, #12
 800878e:	2d00      	cmp	r5, #0
 8008790:	4607      	mov	r7, r0
 8008792:	db01      	blt.n	8008798 <_malloc_r+0x1c>
 8008794:	42a9      	cmp	r1, r5
 8008796:	d905      	bls.n	80087a4 <_malloc_r+0x28>
 8008798:	230c      	movs	r3, #12
 800879a:	603b      	str	r3, [r7, #0]
 800879c:	2600      	movs	r6, #0
 800879e:	4630      	mov	r0, r6
 80087a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087a4:	4e2e      	ldr	r6, [pc, #184]	; (8008860 <_malloc_r+0xe4>)
 80087a6:	f003 fa3f 	bl	800bc28 <__malloc_lock>
 80087aa:	6833      	ldr	r3, [r6, #0]
 80087ac:	461c      	mov	r4, r3
 80087ae:	bb34      	cbnz	r4, 80087fe <_malloc_r+0x82>
 80087b0:	4629      	mov	r1, r5
 80087b2:	4638      	mov	r0, r7
 80087b4:	f7ff ffc2 	bl	800873c <sbrk_aligned>
 80087b8:	1c43      	adds	r3, r0, #1
 80087ba:	4604      	mov	r4, r0
 80087bc:	d14d      	bne.n	800885a <_malloc_r+0xde>
 80087be:	6834      	ldr	r4, [r6, #0]
 80087c0:	4626      	mov	r6, r4
 80087c2:	2e00      	cmp	r6, #0
 80087c4:	d140      	bne.n	8008848 <_malloc_r+0xcc>
 80087c6:	6823      	ldr	r3, [r4, #0]
 80087c8:	4631      	mov	r1, r6
 80087ca:	4638      	mov	r0, r7
 80087cc:	eb04 0803 	add.w	r8, r4, r3
 80087d0:	f000 fcb2 	bl	8009138 <_sbrk_r>
 80087d4:	4580      	cmp	r8, r0
 80087d6:	d13a      	bne.n	800884e <_malloc_r+0xd2>
 80087d8:	6821      	ldr	r1, [r4, #0]
 80087da:	3503      	adds	r5, #3
 80087dc:	1a6d      	subs	r5, r5, r1
 80087de:	f025 0503 	bic.w	r5, r5, #3
 80087e2:	3508      	adds	r5, #8
 80087e4:	2d0c      	cmp	r5, #12
 80087e6:	bf38      	it	cc
 80087e8:	250c      	movcc	r5, #12
 80087ea:	4629      	mov	r1, r5
 80087ec:	4638      	mov	r0, r7
 80087ee:	f7ff ffa5 	bl	800873c <sbrk_aligned>
 80087f2:	3001      	adds	r0, #1
 80087f4:	d02b      	beq.n	800884e <_malloc_r+0xd2>
 80087f6:	6823      	ldr	r3, [r4, #0]
 80087f8:	442b      	add	r3, r5
 80087fa:	6023      	str	r3, [r4, #0]
 80087fc:	e00e      	b.n	800881c <_malloc_r+0xa0>
 80087fe:	6822      	ldr	r2, [r4, #0]
 8008800:	1b52      	subs	r2, r2, r5
 8008802:	d41e      	bmi.n	8008842 <_malloc_r+0xc6>
 8008804:	2a0b      	cmp	r2, #11
 8008806:	d916      	bls.n	8008836 <_malloc_r+0xba>
 8008808:	1961      	adds	r1, r4, r5
 800880a:	42a3      	cmp	r3, r4
 800880c:	6025      	str	r5, [r4, #0]
 800880e:	bf18      	it	ne
 8008810:	6059      	strne	r1, [r3, #4]
 8008812:	6863      	ldr	r3, [r4, #4]
 8008814:	bf08      	it	eq
 8008816:	6031      	streq	r1, [r6, #0]
 8008818:	5162      	str	r2, [r4, r5]
 800881a:	604b      	str	r3, [r1, #4]
 800881c:	4638      	mov	r0, r7
 800881e:	f104 060b 	add.w	r6, r4, #11
 8008822:	f003 fa07 	bl	800bc34 <__malloc_unlock>
 8008826:	f026 0607 	bic.w	r6, r6, #7
 800882a:	1d23      	adds	r3, r4, #4
 800882c:	1af2      	subs	r2, r6, r3
 800882e:	d0b6      	beq.n	800879e <_malloc_r+0x22>
 8008830:	1b9b      	subs	r3, r3, r6
 8008832:	50a3      	str	r3, [r4, r2]
 8008834:	e7b3      	b.n	800879e <_malloc_r+0x22>
 8008836:	6862      	ldr	r2, [r4, #4]
 8008838:	42a3      	cmp	r3, r4
 800883a:	bf0c      	ite	eq
 800883c:	6032      	streq	r2, [r6, #0]
 800883e:	605a      	strne	r2, [r3, #4]
 8008840:	e7ec      	b.n	800881c <_malloc_r+0xa0>
 8008842:	4623      	mov	r3, r4
 8008844:	6864      	ldr	r4, [r4, #4]
 8008846:	e7b2      	b.n	80087ae <_malloc_r+0x32>
 8008848:	4634      	mov	r4, r6
 800884a:	6876      	ldr	r6, [r6, #4]
 800884c:	e7b9      	b.n	80087c2 <_malloc_r+0x46>
 800884e:	230c      	movs	r3, #12
 8008850:	603b      	str	r3, [r7, #0]
 8008852:	4638      	mov	r0, r7
 8008854:	f003 f9ee 	bl	800bc34 <__malloc_unlock>
 8008858:	e7a1      	b.n	800879e <_malloc_r+0x22>
 800885a:	6025      	str	r5, [r4, #0]
 800885c:	e7de      	b.n	800881c <_malloc_r+0xa0>
 800885e:	bf00      	nop
 8008860:	20000ef8 	.word	0x20000ef8

08008864 <__cvt>:
 8008864:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008868:	ec55 4b10 	vmov	r4, r5, d0
 800886c:	2d00      	cmp	r5, #0
 800886e:	460e      	mov	r6, r1
 8008870:	4619      	mov	r1, r3
 8008872:	462b      	mov	r3, r5
 8008874:	bfbb      	ittet	lt
 8008876:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800887a:	461d      	movlt	r5, r3
 800887c:	2300      	movge	r3, #0
 800887e:	232d      	movlt	r3, #45	; 0x2d
 8008880:	700b      	strb	r3, [r1, #0]
 8008882:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008884:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008888:	4691      	mov	r9, r2
 800888a:	f023 0820 	bic.w	r8, r3, #32
 800888e:	bfbc      	itt	lt
 8008890:	4622      	movlt	r2, r4
 8008892:	4614      	movlt	r4, r2
 8008894:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008898:	d005      	beq.n	80088a6 <__cvt+0x42>
 800889a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800889e:	d100      	bne.n	80088a2 <__cvt+0x3e>
 80088a0:	3601      	adds	r6, #1
 80088a2:	2102      	movs	r1, #2
 80088a4:	e000      	b.n	80088a8 <__cvt+0x44>
 80088a6:	2103      	movs	r1, #3
 80088a8:	ab03      	add	r3, sp, #12
 80088aa:	9301      	str	r3, [sp, #4]
 80088ac:	ab02      	add	r3, sp, #8
 80088ae:	9300      	str	r3, [sp, #0]
 80088b0:	ec45 4b10 	vmov	d0, r4, r5
 80088b4:	4653      	mov	r3, sl
 80088b6:	4632      	mov	r2, r6
 80088b8:	f001 fdfe 	bl	800a4b8 <_dtoa_r>
 80088bc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80088c0:	4607      	mov	r7, r0
 80088c2:	d102      	bne.n	80088ca <__cvt+0x66>
 80088c4:	f019 0f01 	tst.w	r9, #1
 80088c8:	d022      	beq.n	8008910 <__cvt+0xac>
 80088ca:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80088ce:	eb07 0906 	add.w	r9, r7, r6
 80088d2:	d110      	bne.n	80088f6 <__cvt+0x92>
 80088d4:	783b      	ldrb	r3, [r7, #0]
 80088d6:	2b30      	cmp	r3, #48	; 0x30
 80088d8:	d10a      	bne.n	80088f0 <__cvt+0x8c>
 80088da:	2200      	movs	r2, #0
 80088dc:	2300      	movs	r3, #0
 80088de:	4620      	mov	r0, r4
 80088e0:	4629      	mov	r1, r5
 80088e2:	f7f8 f8f9 	bl	8000ad8 <__aeabi_dcmpeq>
 80088e6:	b918      	cbnz	r0, 80088f0 <__cvt+0x8c>
 80088e8:	f1c6 0601 	rsb	r6, r6, #1
 80088ec:	f8ca 6000 	str.w	r6, [sl]
 80088f0:	f8da 3000 	ldr.w	r3, [sl]
 80088f4:	4499      	add	r9, r3
 80088f6:	2200      	movs	r2, #0
 80088f8:	2300      	movs	r3, #0
 80088fa:	4620      	mov	r0, r4
 80088fc:	4629      	mov	r1, r5
 80088fe:	f7f8 f8eb 	bl	8000ad8 <__aeabi_dcmpeq>
 8008902:	b108      	cbz	r0, 8008908 <__cvt+0xa4>
 8008904:	f8cd 900c 	str.w	r9, [sp, #12]
 8008908:	2230      	movs	r2, #48	; 0x30
 800890a:	9b03      	ldr	r3, [sp, #12]
 800890c:	454b      	cmp	r3, r9
 800890e:	d307      	bcc.n	8008920 <__cvt+0xbc>
 8008910:	9b03      	ldr	r3, [sp, #12]
 8008912:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008914:	1bdb      	subs	r3, r3, r7
 8008916:	4638      	mov	r0, r7
 8008918:	6013      	str	r3, [r2, #0]
 800891a:	b004      	add	sp, #16
 800891c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008920:	1c59      	adds	r1, r3, #1
 8008922:	9103      	str	r1, [sp, #12]
 8008924:	701a      	strb	r2, [r3, #0]
 8008926:	e7f0      	b.n	800890a <__cvt+0xa6>

08008928 <__exponent>:
 8008928:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800892a:	4603      	mov	r3, r0
 800892c:	2900      	cmp	r1, #0
 800892e:	bfb8      	it	lt
 8008930:	4249      	neglt	r1, r1
 8008932:	f803 2b02 	strb.w	r2, [r3], #2
 8008936:	bfb4      	ite	lt
 8008938:	222d      	movlt	r2, #45	; 0x2d
 800893a:	222b      	movge	r2, #43	; 0x2b
 800893c:	2909      	cmp	r1, #9
 800893e:	7042      	strb	r2, [r0, #1]
 8008940:	dd2a      	ble.n	8008998 <__exponent+0x70>
 8008942:	f10d 0407 	add.w	r4, sp, #7
 8008946:	46a4      	mov	ip, r4
 8008948:	270a      	movs	r7, #10
 800894a:	46a6      	mov	lr, r4
 800894c:	460a      	mov	r2, r1
 800894e:	fb91 f6f7 	sdiv	r6, r1, r7
 8008952:	fb07 1516 	mls	r5, r7, r6, r1
 8008956:	3530      	adds	r5, #48	; 0x30
 8008958:	2a63      	cmp	r2, #99	; 0x63
 800895a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800895e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008962:	4631      	mov	r1, r6
 8008964:	dcf1      	bgt.n	800894a <__exponent+0x22>
 8008966:	3130      	adds	r1, #48	; 0x30
 8008968:	f1ae 0502 	sub.w	r5, lr, #2
 800896c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008970:	1c44      	adds	r4, r0, #1
 8008972:	4629      	mov	r1, r5
 8008974:	4561      	cmp	r1, ip
 8008976:	d30a      	bcc.n	800898e <__exponent+0x66>
 8008978:	f10d 0209 	add.w	r2, sp, #9
 800897c:	eba2 020e 	sub.w	r2, r2, lr
 8008980:	4565      	cmp	r5, ip
 8008982:	bf88      	it	hi
 8008984:	2200      	movhi	r2, #0
 8008986:	4413      	add	r3, r2
 8008988:	1a18      	subs	r0, r3, r0
 800898a:	b003      	add	sp, #12
 800898c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800898e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008992:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008996:	e7ed      	b.n	8008974 <__exponent+0x4c>
 8008998:	2330      	movs	r3, #48	; 0x30
 800899a:	3130      	adds	r1, #48	; 0x30
 800899c:	7083      	strb	r3, [r0, #2]
 800899e:	70c1      	strb	r1, [r0, #3]
 80089a0:	1d03      	adds	r3, r0, #4
 80089a2:	e7f1      	b.n	8008988 <__exponent+0x60>

080089a4 <_printf_float>:
 80089a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089a8:	ed2d 8b02 	vpush	{d8}
 80089ac:	b08d      	sub	sp, #52	; 0x34
 80089ae:	460c      	mov	r4, r1
 80089b0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80089b4:	4616      	mov	r6, r2
 80089b6:	461f      	mov	r7, r3
 80089b8:	4605      	mov	r5, r0
 80089ba:	f003 f8a3 	bl	800bb04 <_localeconv_r>
 80089be:	f8d0 a000 	ldr.w	sl, [r0]
 80089c2:	4650      	mov	r0, sl
 80089c4:	f7f7 fc0c 	bl	80001e0 <strlen>
 80089c8:	2300      	movs	r3, #0
 80089ca:	930a      	str	r3, [sp, #40]	; 0x28
 80089cc:	6823      	ldr	r3, [r4, #0]
 80089ce:	9305      	str	r3, [sp, #20]
 80089d0:	f8d8 3000 	ldr.w	r3, [r8]
 80089d4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80089d8:	3307      	adds	r3, #7
 80089da:	f023 0307 	bic.w	r3, r3, #7
 80089de:	f103 0208 	add.w	r2, r3, #8
 80089e2:	f8c8 2000 	str.w	r2, [r8]
 80089e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ea:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80089ee:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80089f2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80089f6:	9307      	str	r3, [sp, #28]
 80089f8:	f8cd 8018 	str.w	r8, [sp, #24]
 80089fc:	ee08 0a10 	vmov	s16, r0
 8008a00:	4b9f      	ldr	r3, [pc, #636]	; (8008c80 <_printf_float+0x2dc>)
 8008a02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008a0a:	f7f8 f897 	bl	8000b3c <__aeabi_dcmpun>
 8008a0e:	bb88      	cbnz	r0, 8008a74 <_printf_float+0xd0>
 8008a10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a14:	4b9a      	ldr	r3, [pc, #616]	; (8008c80 <_printf_float+0x2dc>)
 8008a16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008a1a:	f7f8 f871 	bl	8000b00 <__aeabi_dcmple>
 8008a1e:	bb48      	cbnz	r0, 8008a74 <_printf_float+0xd0>
 8008a20:	2200      	movs	r2, #0
 8008a22:	2300      	movs	r3, #0
 8008a24:	4640      	mov	r0, r8
 8008a26:	4649      	mov	r1, r9
 8008a28:	f7f8 f860 	bl	8000aec <__aeabi_dcmplt>
 8008a2c:	b110      	cbz	r0, 8008a34 <_printf_float+0x90>
 8008a2e:	232d      	movs	r3, #45	; 0x2d
 8008a30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a34:	4b93      	ldr	r3, [pc, #588]	; (8008c84 <_printf_float+0x2e0>)
 8008a36:	4894      	ldr	r0, [pc, #592]	; (8008c88 <_printf_float+0x2e4>)
 8008a38:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008a3c:	bf94      	ite	ls
 8008a3e:	4698      	movls	r8, r3
 8008a40:	4680      	movhi	r8, r0
 8008a42:	2303      	movs	r3, #3
 8008a44:	6123      	str	r3, [r4, #16]
 8008a46:	9b05      	ldr	r3, [sp, #20]
 8008a48:	f023 0204 	bic.w	r2, r3, #4
 8008a4c:	6022      	str	r2, [r4, #0]
 8008a4e:	f04f 0900 	mov.w	r9, #0
 8008a52:	9700      	str	r7, [sp, #0]
 8008a54:	4633      	mov	r3, r6
 8008a56:	aa0b      	add	r2, sp, #44	; 0x2c
 8008a58:	4621      	mov	r1, r4
 8008a5a:	4628      	mov	r0, r5
 8008a5c:	f000 f9d8 	bl	8008e10 <_printf_common>
 8008a60:	3001      	adds	r0, #1
 8008a62:	f040 8090 	bne.w	8008b86 <_printf_float+0x1e2>
 8008a66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a6a:	b00d      	add	sp, #52	; 0x34
 8008a6c:	ecbd 8b02 	vpop	{d8}
 8008a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a74:	4642      	mov	r2, r8
 8008a76:	464b      	mov	r3, r9
 8008a78:	4640      	mov	r0, r8
 8008a7a:	4649      	mov	r1, r9
 8008a7c:	f7f8 f85e 	bl	8000b3c <__aeabi_dcmpun>
 8008a80:	b140      	cbz	r0, 8008a94 <_printf_float+0xf0>
 8008a82:	464b      	mov	r3, r9
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	bfbc      	itt	lt
 8008a88:	232d      	movlt	r3, #45	; 0x2d
 8008a8a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008a8e:	487f      	ldr	r0, [pc, #508]	; (8008c8c <_printf_float+0x2e8>)
 8008a90:	4b7f      	ldr	r3, [pc, #508]	; (8008c90 <_printf_float+0x2ec>)
 8008a92:	e7d1      	b.n	8008a38 <_printf_float+0x94>
 8008a94:	6863      	ldr	r3, [r4, #4]
 8008a96:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008a9a:	9206      	str	r2, [sp, #24]
 8008a9c:	1c5a      	adds	r2, r3, #1
 8008a9e:	d13f      	bne.n	8008b20 <_printf_float+0x17c>
 8008aa0:	2306      	movs	r3, #6
 8008aa2:	6063      	str	r3, [r4, #4]
 8008aa4:	9b05      	ldr	r3, [sp, #20]
 8008aa6:	6861      	ldr	r1, [r4, #4]
 8008aa8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008aac:	2300      	movs	r3, #0
 8008aae:	9303      	str	r3, [sp, #12]
 8008ab0:	ab0a      	add	r3, sp, #40	; 0x28
 8008ab2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008ab6:	ab09      	add	r3, sp, #36	; 0x24
 8008ab8:	ec49 8b10 	vmov	d0, r8, r9
 8008abc:	9300      	str	r3, [sp, #0]
 8008abe:	6022      	str	r2, [r4, #0]
 8008ac0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008ac4:	4628      	mov	r0, r5
 8008ac6:	f7ff fecd 	bl	8008864 <__cvt>
 8008aca:	9b06      	ldr	r3, [sp, #24]
 8008acc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ace:	2b47      	cmp	r3, #71	; 0x47
 8008ad0:	4680      	mov	r8, r0
 8008ad2:	d108      	bne.n	8008ae6 <_printf_float+0x142>
 8008ad4:	1cc8      	adds	r0, r1, #3
 8008ad6:	db02      	blt.n	8008ade <_printf_float+0x13a>
 8008ad8:	6863      	ldr	r3, [r4, #4]
 8008ada:	4299      	cmp	r1, r3
 8008adc:	dd41      	ble.n	8008b62 <_printf_float+0x1be>
 8008ade:	f1ab 0b02 	sub.w	fp, fp, #2
 8008ae2:	fa5f fb8b 	uxtb.w	fp, fp
 8008ae6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008aea:	d820      	bhi.n	8008b2e <_printf_float+0x18a>
 8008aec:	3901      	subs	r1, #1
 8008aee:	465a      	mov	r2, fp
 8008af0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008af4:	9109      	str	r1, [sp, #36]	; 0x24
 8008af6:	f7ff ff17 	bl	8008928 <__exponent>
 8008afa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008afc:	1813      	adds	r3, r2, r0
 8008afe:	2a01      	cmp	r2, #1
 8008b00:	4681      	mov	r9, r0
 8008b02:	6123      	str	r3, [r4, #16]
 8008b04:	dc02      	bgt.n	8008b0c <_printf_float+0x168>
 8008b06:	6822      	ldr	r2, [r4, #0]
 8008b08:	07d2      	lsls	r2, r2, #31
 8008b0a:	d501      	bpl.n	8008b10 <_printf_float+0x16c>
 8008b0c:	3301      	adds	r3, #1
 8008b0e:	6123      	str	r3, [r4, #16]
 8008b10:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d09c      	beq.n	8008a52 <_printf_float+0xae>
 8008b18:	232d      	movs	r3, #45	; 0x2d
 8008b1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b1e:	e798      	b.n	8008a52 <_printf_float+0xae>
 8008b20:	9a06      	ldr	r2, [sp, #24]
 8008b22:	2a47      	cmp	r2, #71	; 0x47
 8008b24:	d1be      	bne.n	8008aa4 <_printf_float+0x100>
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1bc      	bne.n	8008aa4 <_printf_float+0x100>
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	e7b9      	b.n	8008aa2 <_printf_float+0xfe>
 8008b2e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008b32:	d118      	bne.n	8008b66 <_printf_float+0x1c2>
 8008b34:	2900      	cmp	r1, #0
 8008b36:	6863      	ldr	r3, [r4, #4]
 8008b38:	dd0b      	ble.n	8008b52 <_printf_float+0x1ae>
 8008b3a:	6121      	str	r1, [r4, #16]
 8008b3c:	b913      	cbnz	r3, 8008b44 <_printf_float+0x1a0>
 8008b3e:	6822      	ldr	r2, [r4, #0]
 8008b40:	07d0      	lsls	r0, r2, #31
 8008b42:	d502      	bpl.n	8008b4a <_printf_float+0x1a6>
 8008b44:	3301      	adds	r3, #1
 8008b46:	440b      	add	r3, r1
 8008b48:	6123      	str	r3, [r4, #16]
 8008b4a:	65a1      	str	r1, [r4, #88]	; 0x58
 8008b4c:	f04f 0900 	mov.w	r9, #0
 8008b50:	e7de      	b.n	8008b10 <_printf_float+0x16c>
 8008b52:	b913      	cbnz	r3, 8008b5a <_printf_float+0x1b6>
 8008b54:	6822      	ldr	r2, [r4, #0]
 8008b56:	07d2      	lsls	r2, r2, #31
 8008b58:	d501      	bpl.n	8008b5e <_printf_float+0x1ba>
 8008b5a:	3302      	adds	r3, #2
 8008b5c:	e7f4      	b.n	8008b48 <_printf_float+0x1a4>
 8008b5e:	2301      	movs	r3, #1
 8008b60:	e7f2      	b.n	8008b48 <_printf_float+0x1a4>
 8008b62:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b68:	4299      	cmp	r1, r3
 8008b6a:	db05      	blt.n	8008b78 <_printf_float+0x1d4>
 8008b6c:	6823      	ldr	r3, [r4, #0]
 8008b6e:	6121      	str	r1, [r4, #16]
 8008b70:	07d8      	lsls	r0, r3, #31
 8008b72:	d5ea      	bpl.n	8008b4a <_printf_float+0x1a6>
 8008b74:	1c4b      	adds	r3, r1, #1
 8008b76:	e7e7      	b.n	8008b48 <_printf_float+0x1a4>
 8008b78:	2900      	cmp	r1, #0
 8008b7a:	bfd4      	ite	le
 8008b7c:	f1c1 0202 	rsble	r2, r1, #2
 8008b80:	2201      	movgt	r2, #1
 8008b82:	4413      	add	r3, r2
 8008b84:	e7e0      	b.n	8008b48 <_printf_float+0x1a4>
 8008b86:	6823      	ldr	r3, [r4, #0]
 8008b88:	055a      	lsls	r2, r3, #21
 8008b8a:	d407      	bmi.n	8008b9c <_printf_float+0x1f8>
 8008b8c:	6923      	ldr	r3, [r4, #16]
 8008b8e:	4642      	mov	r2, r8
 8008b90:	4631      	mov	r1, r6
 8008b92:	4628      	mov	r0, r5
 8008b94:	47b8      	blx	r7
 8008b96:	3001      	adds	r0, #1
 8008b98:	d12c      	bne.n	8008bf4 <_printf_float+0x250>
 8008b9a:	e764      	b.n	8008a66 <_printf_float+0xc2>
 8008b9c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008ba0:	f240 80e0 	bls.w	8008d64 <_printf_float+0x3c0>
 8008ba4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008ba8:	2200      	movs	r2, #0
 8008baa:	2300      	movs	r3, #0
 8008bac:	f7f7 ff94 	bl	8000ad8 <__aeabi_dcmpeq>
 8008bb0:	2800      	cmp	r0, #0
 8008bb2:	d034      	beq.n	8008c1e <_printf_float+0x27a>
 8008bb4:	4a37      	ldr	r2, [pc, #220]	; (8008c94 <_printf_float+0x2f0>)
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	4631      	mov	r1, r6
 8008bba:	4628      	mov	r0, r5
 8008bbc:	47b8      	blx	r7
 8008bbe:	3001      	adds	r0, #1
 8008bc0:	f43f af51 	beq.w	8008a66 <_printf_float+0xc2>
 8008bc4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	db02      	blt.n	8008bd2 <_printf_float+0x22e>
 8008bcc:	6823      	ldr	r3, [r4, #0]
 8008bce:	07d8      	lsls	r0, r3, #31
 8008bd0:	d510      	bpl.n	8008bf4 <_printf_float+0x250>
 8008bd2:	ee18 3a10 	vmov	r3, s16
 8008bd6:	4652      	mov	r2, sl
 8008bd8:	4631      	mov	r1, r6
 8008bda:	4628      	mov	r0, r5
 8008bdc:	47b8      	blx	r7
 8008bde:	3001      	adds	r0, #1
 8008be0:	f43f af41 	beq.w	8008a66 <_printf_float+0xc2>
 8008be4:	f04f 0800 	mov.w	r8, #0
 8008be8:	f104 091a 	add.w	r9, r4, #26
 8008bec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bee:	3b01      	subs	r3, #1
 8008bf0:	4543      	cmp	r3, r8
 8008bf2:	dc09      	bgt.n	8008c08 <_printf_float+0x264>
 8008bf4:	6823      	ldr	r3, [r4, #0]
 8008bf6:	079b      	lsls	r3, r3, #30
 8008bf8:	f100 8105 	bmi.w	8008e06 <_printf_float+0x462>
 8008bfc:	68e0      	ldr	r0, [r4, #12]
 8008bfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c00:	4298      	cmp	r0, r3
 8008c02:	bfb8      	it	lt
 8008c04:	4618      	movlt	r0, r3
 8008c06:	e730      	b.n	8008a6a <_printf_float+0xc6>
 8008c08:	2301      	movs	r3, #1
 8008c0a:	464a      	mov	r2, r9
 8008c0c:	4631      	mov	r1, r6
 8008c0e:	4628      	mov	r0, r5
 8008c10:	47b8      	blx	r7
 8008c12:	3001      	adds	r0, #1
 8008c14:	f43f af27 	beq.w	8008a66 <_printf_float+0xc2>
 8008c18:	f108 0801 	add.w	r8, r8, #1
 8008c1c:	e7e6      	b.n	8008bec <_printf_float+0x248>
 8008c1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	dc39      	bgt.n	8008c98 <_printf_float+0x2f4>
 8008c24:	4a1b      	ldr	r2, [pc, #108]	; (8008c94 <_printf_float+0x2f0>)
 8008c26:	2301      	movs	r3, #1
 8008c28:	4631      	mov	r1, r6
 8008c2a:	4628      	mov	r0, r5
 8008c2c:	47b8      	blx	r7
 8008c2e:	3001      	adds	r0, #1
 8008c30:	f43f af19 	beq.w	8008a66 <_printf_float+0xc2>
 8008c34:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c38:	4313      	orrs	r3, r2
 8008c3a:	d102      	bne.n	8008c42 <_printf_float+0x29e>
 8008c3c:	6823      	ldr	r3, [r4, #0]
 8008c3e:	07d9      	lsls	r1, r3, #31
 8008c40:	d5d8      	bpl.n	8008bf4 <_printf_float+0x250>
 8008c42:	ee18 3a10 	vmov	r3, s16
 8008c46:	4652      	mov	r2, sl
 8008c48:	4631      	mov	r1, r6
 8008c4a:	4628      	mov	r0, r5
 8008c4c:	47b8      	blx	r7
 8008c4e:	3001      	adds	r0, #1
 8008c50:	f43f af09 	beq.w	8008a66 <_printf_float+0xc2>
 8008c54:	f04f 0900 	mov.w	r9, #0
 8008c58:	f104 0a1a 	add.w	sl, r4, #26
 8008c5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c5e:	425b      	negs	r3, r3
 8008c60:	454b      	cmp	r3, r9
 8008c62:	dc01      	bgt.n	8008c68 <_printf_float+0x2c4>
 8008c64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c66:	e792      	b.n	8008b8e <_printf_float+0x1ea>
 8008c68:	2301      	movs	r3, #1
 8008c6a:	4652      	mov	r2, sl
 8008c6c:	4631      	mov	r1, r6
 8008c6e:	4628      	mov	r0, r5
 8008c70:	47b8      	blx	r7
 8008c72:	3001      	adds	r0, #1
 8008c74:	f43f aef7 	beq.w	8008a66 <_printf_float+0xc2>
 8008c78:	f109 0901 	add.w	r9, r9, #1
 8008c7c:	e7ee      	b.n	8008c5c <_printf_float+0x2b8>
 8008c7e:	bf00      	nop
 8008c80:	7fefffff 	.word	0x7fefffff
 8008c84:	0800d504 	.word	0x0800d504
 8008c88:	0800d508 	.word	0x0800d508
 8008c8c:	0800d510 	.word	0x0800d510
 8008c90:	0800d50c 	.word	0x0800d50c
 8008c94:	0800d514 	.word	0x0800d514
 8008c98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c9a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	bfa8      	it	ge
 8008ca0:	461a      	movge	r2, r3
 8008ca2:	2a00      	cmp	r2, #0
 8008ca4:	4691      	mov	r9, r2
 8008ca6:	dc37      	bgt.n	8008d18 <_printf_float+0x374>
 8008ca8:	f04f 0b00 	mov.w	fp, #0
 8008cac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008cb0:	f104 021a 	add.w	r2, r4, #26
 8008cb4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008cb6:	9305      	str	r3, [sp, #20]
 8008cb8:	eba3 0309 	sub.w	r3, r3, r9
 8008cbc:	455b      	cmp	r3, fp
 8008cbe:	dc33      	bgt.n	8008d28 <_printf_float+0x384>
 8008cc0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008cc4:	429a      	cmp	r2, r3
 8008cc6:	db3b      	blt.n	8008d40 <_printf_float+0x39c>
 8008cc8:	6823      	ldr	r3, [r4, #0]
 8008cca:	07da      	lsls	r2, r3, #31
 8008ccc:	d438      	bmi.n	8008d40 <_printf_float+0x39c>
 8008cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cd0:	9a05      	ldr	r2, [sp, #20]
 8008cd2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008cd4:	1a9a      	subs	r2, r3, r2
 8008cd6:	eba3 0901 	sub.w	r9, r3, r1
 8008cda:	4591      	cmp	r9, r2
 8008cdc:	bfa8      	it	ge
 8008cde:	4691      	movge	r9, r2
 8008ce0:	f1b9 0f00 	cmp.w	r9, #0
 8008ce4:	dc35      	bgt.n	8008d52 <_printf_float+0x3ae>
 8008ce6:	f04f 0800 	mov.w	r8, #0
 8008cea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008cee:	f104 0a1a 	add.w	sl, r4, #26
 8008cf2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008cf6:	1a9b      	subs	r3, r3, r2
 8008cf8:	eba3 0309 	sub.w	r3, r3, r9
 8008cfc:	4543      	cmp	r3, r8
 8008cfe:	f77f af79 	ble.w	8008bf4 <_printf_float+0x250>
 8008d02:	2301      	movs	r3, #1
 8008d04:	4652      	mov	r2, sl
 8008d06:	4631      	mov	r1, r6
 8008d08:	4628      	mov	r0, r5
 8008d0a:	47b8      	blx	r7
 8008d0c:	3001      	adds	r0, #1
 8008d0e:	f43f aeaa 	beq.w	8008a66 <_printf_float+0xc2>
 8008d12:	f108 0801 	add.w	r8, r8, #1
 8008d16:	e7ec      	b.n	8008cf2 <_printf_float+0x34e>
 8008d18:	4613      	mov	r3, r2
 8008d1a:	4631      	mov	r1, r6
 8008d1c:	4642      	mov	r2, r8
 8008d1e:	4628      	mov	r0, r5
 8008d20:	47b8      	blx	r7
 8008d22:	3001      	adds	r0, #1
 8008d24:	d1c0      	bne.n	8008ca8 <_printf_float+0x304>
 8008d26:	e69e      	b.n	8008a66 <_printf_float+0xc2>
 8008d28:	2301      	movs	r3, #1
 8008d2a:	4631      	mov	r1, r6
 8008d2c:	4628      	mov	r0, r5
 8008d2e:	9205      	str	r2, [sp, #20]
 8008d30:	47b8      	blx	r7
 8008d32:	3001      	adds	r0, #1
 8008d34:	f43f ae97 	beq.w	8008a66 <_printf_float+0xc2>
 8008d38:	9a05      	ldr	r2, [sp, #20]
 8008d3a:	f10b 0b01 	add.w	fp, fp, #1
 8008d3e:	e7b9      	b.n	8008cb4 <_printf_float+0x310>
 8008d40:	ee18 3a10 	vmov	r3, s16
 8008d44:	4652      	mov	r2, sl
 8008d46:	4631      	mov	r1, r6
 8008d48:	4628      	mov	r0, r5
 8008d4a:	47b8      	blx	r7
 8008d4c:	3001      	adds	r0, #1
 8008d4e:	d1be      	bne.n	8008cce <_printf_float+0x32a>
 8008d50:	e689      	b.n	8008a66 <_printf_float+0xc2>
 8008d52:	9a05      	ldr	r2, [sp, #20]
 8008d54:	464b      	mov	r3, r9
 8008d56:	4442      	add	r2, r8
 8008d58:	4631      	mov	r1, r6
 8008d5a:	4628      	mov	r0, r5
 8008d5c:	47b8      	blx	r7
 8008d5e:	3001      	adds	r0, #1
 8008d60:	d1c1      	bne.n	8008ce6 <_printf_float+0x342>
 8008d62:	e680      	b.n	8008a66 <_printf_float+0xc2>
 8008d64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d66:	2a01      	cmp	r2, #1
 8008d68:	dc01      	bgt.n	8008d6e <_printf_float+0x3ca>
 8008d6a:	07db      	lsls	r3, r3, #31
 8008d6c:	d538      	bpl.n	8008de0 <_printf_float+0x43c>
 8008d6e:	2301      	movs	r3, #1
 8008d70:	4642      	mov	r2, r8
 8008d72:	4631      	mov	r1, r6
 8008d74:	4628      	mov	r0, r5
 8008d76:	47b8      	blx	r7
 8008d78:	3001      	adds	r0, #1
 8008d7a:	f43f ae74 	beq.w	8008a66 <_printf_float+0xc2>
 8008d7e:	ee18 3a10 	vmov	r3, s16
 8008d82:	4652      	mov	r2, sl
 8008d84:	4631      	mov	r1, r6
 8008d86:	4628      	mov	r0, r5
 8008d88:	47b8      	blx	r7
 8008d8a:	3001      	adds	r0, #1
 8008d8c:	f43f ae6b 	beq.w	8008a66 <_printf_float+0xc2>
 8008d90:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008d94:	2200      	movs	r2, #0
 8008d96:	2300      	movs	r3, #0
 8008d98:	f7f7 fe9e 	bl	8000ad8 <__aeabi_dcmpeq>
 8008d9c:	b9d8      	cbnz	r0, 8008dd6 <_printf_float+0x432>
 8008d9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008da0:	f108 0201 	add.w	r2, r8, #1
 8008da4:	3b01      	subs	r3, #1
 8008da6:	4631      	mov	r1, r6
 8008da8:	4628      	mov	r0, r5
 8008daa:	47b8      	blx	r7
 8008dac:	3001      	adds	r0, #1
 8008dae:	d10e      	bne.n	8008dce <_printf_float+0x42a>
 8008db0:	e659      	b.n	8008a66 <_printf_float+0xc2>
 8008db2:	2301      	movs	r3, #1
 8008db4:	4652      	mov	r2, sl
 8008db6:	4631      	mov	r1, r6
 8008db8:	4628      	mov	r0, r5
 8008dba:	47b8      	blx	r7
 8008dbc:	3001      	adds	r0, #1
 8008dbe:	f43f ae52 	beq.w	8008a66 <_printf_float+0xc2>
 8008dc2:	f108 0801 	add.w	r8, r8, #1
 8008dc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dc8:	3b01      	subs	r3, #1
 8008dca:	4543      	cmp	r3, r8
 8008dcc:	dcf1      	bgt.n	8008db2 <_printf_float+0x40e>
 8008dce:	464b      	mov	r3, r9
 8008dd0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008dd4:	e6dc      	b.n	8008b90 <_printf_float+0x1ec>
 8008dd6:	f04f 0800 	mov.w	r8, #0
 8008dda:	f104 0a1a 	add.w	sl, r4, #26
 8008dde:	e7f2      	b.n	8008dc6 <_printf_float+0x422>
 8008de0:	2301      	movs	r3, #1
 8008de2:	4642      	mov	r2, r8
 8008de4:	e7df      	b.n	8008da6 <_printf_float+0x402>
 8008de6:	2301      	movs	r3, #1
 8008de8:	464a      	mov	r2, r9
 8008dea:	4631      	mov	r1, r6
 8008dec:	4628      	mov	r0, r5
 8008dee:	47b8      	blx	r7
 8008df0:	3001      	adds	r0, #1
 8008df2:	f43f ae38 	beq.w	8008a66 <_printf_float+0xc2>
 8008df6:	f108 0801 	add.w	r8, r8, #1
 8008dfa:	68e3      	ldr	r3, [r4, #12]
 8008dfc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008dfe:	1a5b      	subs	r3, r3, r1
 8008e00:	4543      	cmp	r3, r8
 8008e02:	dcf0      	bgt.n	8008de6 <_printf_float+0x442>
 8008e04:	e6fa      	b.n	8008bfc <_printf_float+0x258>
 8008e06:	f04f 0800 	mov.w	r8, #0
 8008e0a:	f104 0919 	add.w	r9, r4, #25
 8008e0e:	e7f4      	b.n	8008dfa <_printf_float+0x456>

08008e10 <_printf_common>:
 8008e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e14:	4616      	mov	r6, r2
 8008e16:	4699      	mov	r9, r3
 8008e18:	688a      	ldr	r2, [r1, #8]
 8008e1a:	690b      	ldr	r3, [r1, #16]
 8008e1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008e20:	4293      	cmp	r3, r2
 8008e22:	bfb8      	it	lt
 8008e24:	4613      	movlt	r3, r2
 8008e26:	6033      	str	r3, [r6, #0]
 8008e28:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008e2c:	4607      	mov	r7, r0
 8008e2e:	460c      	mov	r4, r1
 8008e30:	b10a      	cbz	r2, 8008e36 <_printf_common+0x26>
 8008e32:	3301      	adds	r3, #1
 8008e34:	6033      	str	r3, [r6, #0]
 8008e36:	6823      	ldr	r3, [r4, #0]
 8008e38:	0699      	lsls	r1, r3, #26
 8008e3a:	bf42      	ittt	mi
 8008e3c:	6833      	ldrmi	r3, [r6, #0]
 8008e3e:	3302      	addmi	r3, #2
 8008e40:	6033      	strmi	r3, [r6, #0]
 8008e42:	6825      	ldr	r5, [r4, #0]
 8008e44:	f015 0506 	ands.w	r5, r5, #6
 8008e48:	d106      	bne.n	8008e58 <_printf_common+0x48>
 8008e4a:	f104 0a19 	add.w	sl, r4, #25
 8008e4e:	68e3      	ldr	r3, [r4, #12]
 8008e50:	6832      	ldr	r2, [r6, #0]
 8008e52:	1a9b      	subs	r3, r3, r2
 8008e54:	42ab      	cmp	r3, r5
 8008e56:	dc26      	bgt.n	8008ea6 <_printf_common+0x96>
 8008e58:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008e5c:	1e13      	subs	r3, r2, #0
 8008e5e:	6822      	ldr	r2, [r4, #0]
 8008e60:	bf18      	it	ne
 8008e62:	2301      	movne	r3, #1
 8008e64:	0692      	lsls	r2, r2, #26
 8008e66:	d42b      	bmi.n	8008ec0 <_printf_common+0xb0>
 8008e68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008e6c:	4649      	mov	r1, r9
 8008e6e:	4638      	mov	r0, r7
 8008e70:	47c0      	blx	r8
 8008e72:	3001      	adds	r0, #1
 8008e74:	d01e      	beq.n	8008eb4 <_printf_common+0xa4>
 8008e76:	6823      	ldr	r3, [r4, #0]
 8008e78:	68e5      	ldr	r5, [r4, #12]
 8008e7a:	6832      	ldr	r2, [r6, #0]
 8008e7c:	f003 0306 	and.w	r3, r3, #6
 8008e80:	2b04      	cmp	r3, #4
 8008e82:	bf08      	it	eq
 8008e84:	1aad      	subeq	r5, r5, r2
 8008e86:	68a3      	ldr	r3, [r4, #8]
 8008e88:	6922      	ldr	r2, [r4, #16]
 8008e8a:	bf0c      	ite	eq
 8008e8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e90:	2500      	movne	r5, #0
 8008e92:	4293      	cmp	r3, r2
 8008e94:	bfc4      	itt	gt
 8008e96:	1a9b      	subgt	r3, r3, r2
 8008e98:	18ed      	addgt	r5, r5, r3
 8008e9a:	2600      	movs	r6, #0
 8008e9c:	341a      	adds	r4, #26
 8008e9e:	42b5      	cmp	r5, r6
 8008ea0:	d11a      	bne.n	8008ed8 <_printf_common+0xc8>
 8008ea2:	2000      	movs	r0, #0
 8008ea4:	e008      	b.n	8008eb8 <_printf_common+0xa8>
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	4652      	mov	r2, sl
 8008eaa:	4649      	mov	r1, r9
 8008eac:	4638      	mov	r0, r7
 8008eae:	47c0      	blx	r8
 8008eb0:	3001      	adds	r0, #1
 8008eb2:	d103      	bne.n	8008ebc <_printf_common+0xac>
 8008eb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ebc:	3501      	adds	r5, #1
 8008ebe:	e7c6      	b.n	8008e4e <_printf_common+0x3e>
 8008ec0:	18e1      	adds	r1, r4, r3
 8008ec2:	1c5a      	adds	r2, r3, #1
 8008ec4:	2030      	movs	r0, #48	; 0x30
 8008ec6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008eca:	4422      	add	r2, r4
 8008ecc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008ed0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008ed4:	3302      	adds	r3, #2
 8008ed6:	e7c7      	b.n	8008e68 <_printf_common+0x58>
 8008ed8:	2301      	movs	r3, #1
 8008eda:	4622      	mov	r2, r4
 8008edc:	4649      	mov	r1, r9
 8008ede:	4638      	mov	r0, r7
 8008ee0:	47c0      	blx	r8
 8008ee2:	3001      	adds	r0, #1
 8008ee4:	d0e6      	beq.n	8008eb4 <_printf_common+0xa4>
 8008ee6:	3601      	adds	r6, #1
 8008ee8:	e7d9      	b.n	8008e9e <_printf_common+0x8e>
	...

08008eec <_printf_i>:
 8008eec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ef0:	7e0f      	ldrb	r7, [r1, #24]
 8008ef2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008ef4:	2f78      	cmp	r7, #120	; 0x78
 8008ef6:	4691      	mov	r9, r2
 8008ef8:	4680      	mov	r8, r0
 8008efa:	460c      	mov	r4, r1
 8008efc:	469a      	mov	sl, r3
 8008efe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008f02:	d807      	bhi.n	8008f14 <_printf_i+0x28>
 8008f04:	2f62      	cmp	r7, #98	; 0x62
 8008f06:	d80a      	bhi.n	8008f1e <_printf_i+0x32>
 8008f08:	2f00      	cmp	r7, #0
 8008f0a:	f000 80d8 	beq.w	80090be <_printf_i+0x1d2>
 8008f0e:	2f58      	cmp	r7, #88	; 0x58
 8008f10:	f000 80a3 	beq.w	800905a <_printf_i+0x16e>
 8008f14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008f1c:	e03a      	b.n	8008f94 <_printf_i+0xa8>
 8008f1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008f22:	2b15      	cmp	r3, #21
 8008f24:	d8f6      	bhi.n	8008f14 <_printf_i+0x28>
 8008f26:	a101      	add	r1, pc, #4	; (adr r1, 8008f2c <_printf_i+0x40>)
 8008f28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f2c:	08008f85 	.word	0x08008f85
 8008f30:	08008f99 	.word	0x08008f99
 8008f34:	08008f15 	.word	0x08008f15
 8008f38:	08008f15 	.word	0x08008f15
 8008f3c:	08008f15 	.word	0x08008f15
 8008f40:	08008f15 	.word	0x08008f15
 8008f44:	08008f99 	.word	0x08008f99
 8008f48:	08008f15 	.word	0x08008f15
 8008f4c:	08008f15 	.word	0x08008f15
 8008f50:	08008f15 	.word	0x08008f15
 8008f54:	08008f15 	.word	0x08008f15
 8008f58:	080090a5 	.word	0x080090a5
 8008f5c:	08008fc9 	.word	0x08008fc9
 8008f60:	08009087 	.word	0x08009087
 8008f64:	08008f15 	.word	0x08008f15
 8008f68:	08008f15 	.word	0x08008f15
 8008f6c:	080090c7 	.word	0x080090c7
 8008f70:	08008f15 	.word	0x08008f15
 8008f74:	08008fc9 	.word	0x08008fc9
 8008f78:	08008f15 	.word	0x08008f15
 8008f7c:	08008f15 	.word	0x08008f15
 8008f80:	0800908f 	.word	0x0800908f
 8008f84:	682b      	ldr	r3, [r5, #0]
 8008f86:	1d1a      	adds	r2, r3, #4
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	602a      	str	r2, [r5, #0]
 8008f8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008f94:	2301      	movs	r3, #1
 8008f96:	e0a3      	b.n	80090e0 <_printf_i+0x1f4>
 8008f98:	6820      	ldr	r0, [r4, #0]
 8008f9a:	6829      	ldr	r1, [r5, #0]
 8008f9c:	0606      	lsls	r6, r0, #24
 8008f9e:	f101 0304 	add.w	r3, r1, #4
 8008fa2:	d50a      	bpl.n	8008fba <_printf_i+0xce>
 8008fa4:	680e      	ldr	r6, [r1, #0]
 8008fa6:	602b      	str	r3, [r5, #0]
 8008fa8:	2e00      	cmp	r6, #0
 8008faa:	da03      	bge.n	8008fb4 <_printf_i+0xc8>
 8008fac:	232d      	movs	r3, #45	; 0x2d
 8008fae:	4276      	negs	r6, r6
 8008fb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fb4:	485e      	ldr	r0, [pc, #376]	; (8009130 <_printf_i+0x244>)
 8008fb6:	230a      	movs	r3, #10
 8008fb8:	e019      	b.n	8008fee <_printf_i+0x102>
 8008fba:	680e      	ldr	r6, [r1, #0]
 8008fbc:	602b      	str	r3, [r5, #0]
 8008fbe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008fc2:	bf18      	it	ne
 8008fc4:	b236      	sxthne	r6, r6
 8008fc6:	e7ef      	b.n	8008fa8 <_printf_i+0xbc>
 8008fc8:	682b      	ldr	r3, [r5, #0]
 8008fca:	6820      	ldr	r0, [r4, #0]
 8008fcc:	1d19      	adds	r1, r3, #4
 8008fce:	6029      	str	r1, [r5, #0]
 8008fd0:	0601      	lsls	r1, r0, #24
 8008fd2:	d501      	bpl.n	8008fd8 <_printf_i+0xec>
 8008fd4:	681e      	ldr	r6, [r3, #0]
 8008fd6:	e002      	b.n	8008fde <_printf_i+0xf2>
 8008fd8:	0646      	lsls	r6, r0, #25
 8008fda:	d5fb      	bpl.n	8008fd4 <_printf_i+0xe8>
 8008fdc:	881e      	ldrh	r6, [r3, #0]
 8008fde:	4854      	ldr	r0, [pc, #336]	; (8009130 <_printf_i+0x244>)
 8008fe0:	2f6f      	cmp	r7, #111	; 0x6f
 8008fe2:	bf0c      	ite	eq
 8008fe4:	2308      	moveq	r3, #8
 8008fe6:	230a      	movne	r3, #10
 8008fe8:	2100      	movs	r1, #0
 8008fea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008fee:	6865      	ldr	r5, [r4, #4]
 8008ff0:	60a5      	str	r5, [r4, #8]
 8008ff2:	2d00      	cmp	r5, #0
 8008ff4:	bfa2      	ittt	ge
 8008ff6:	6821      	ldrge	r1, [r4, #0]
 8008ff8:	f021 0104 	bicge.w	r1, r1, #4
 8008ffc:	6021      	strge	r1, [r4, #0]
 8008ffe:	b90e      	cbnz	r6, 8009004 <_printf_i+0x118>
 8009000:	2d00      	cmp	r5, #0
 8009002:	d04d      	beq.n	80090a0 <_printf_i+0x1b4>
 8009004:	4615      	mov	r5, r2
 8009006:	fbb6 f1f3 	udiv	r1, r6, r3
 800900a:	fb03 6711 	mls	r7, r3, r1, r6
 800900e:	5dc7      	ldrb	r7, [r0, r7]
 8009010:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009014:	4637      	mov	r7, r6
 8009016:	42bb      	cmp	r3, r7
 8009018:	460e      	mov	r6, r1
 800901a:	d9f4      	bls.n	8009006 <_printf_i+0x11a>
 800901c:	2b08      	cmp	r3, #8
 800901e:	d10b      	bne.n	8009038 <_printf_i+0x14c>
 8009020:	6823      	ldr	r3, [r4, #0]
 8009022:	07de      	lsls	r6, r3, #31
 8009024:	d508      	bpl.n	8009038 <_printf_i+0x14c>
 8009026:	6923      	ldr	r3, [r4, #16]
 8009028:	6861      	ldr	r1, [r4, #4]
 800902a:	4299      	cmp	r1, r3
 800902c:	bfde      	ittt	le
 800902e:	2330      	movle	r3, #48	; 0x30
 8009030:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009034:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009038:	1b52      	subs	r2, r2, r5
 800903a:	6122      	str	r2, [r4, #16]
 800903c:	f8cd a000 	str.w	sl, [sp]
 8009040:	464b      	mov	r3, r9
 8009042:	aa03      	add	r2, sp, #12
 8009044:	4621      	mov	r1, r4
 8009046:	4640      	mov	r0, r8
 8009048:	f7ff fee2 	bl	8008e10 <_printf_common>
 800904c:	3001      	adds	r0, #1
 800904e:	d14c      	bne.n	80090ea <_printf_i+0x1fe>
 8009050:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009054:	b004      	add	sp, #16
 8009056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800905a:	4835      	ldr	r0, [pc, #212]	; (8009130 <_printf_i+0x244>)
 800905c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009060:	6829      	ldr	r1, [r5, #0]
 8009062:	6823      	ldr	r3, [r4, #0]
 8009064:	f851 6b04 	ldr.w	r6, [r1], #4
 8009068:	6029      	str	r1, [r5, #0]
 800906a:	061d      	lsls	r5, r3, #24
 800906c:	d514      	bpl.n	8009098 <_printf_i+0x1ac>
 800906e:	07df      	lsls	r7, r3, #31
 8009070:	bf44      	itt	mi
 8009072:	f043 0320 	orrmi.w	r3, r3, #32
 8009076:	6023      	strmi	r3, [r4, #0]
 8009078:	b91e      	cbnz	r6, 8009082 <_printf_i+0x196>
 800907a:	6823      	ldr	r3, [r4, #0]
 800907c:	f023 0320 	bic.w	r3, r3, #32
 8009080:	6023      	str	r3, [r4, #0]
 8009082:	2310      	movs	r3, #16
 8009084:	e7b0      	b.n	8008fe8 <_printf_i+0xfc>
 8009086:	6823      	ldr	r3, [r4, #0]
 8009088:	f043 0320 	orr.w	r3, r3, #32
 800908c:	6023      	str	r3, [r4, #0]
 800908e:	2378      	movs	r3, #120	; 0x78
 8009090:	4828      	ldr	r0, [pc, #160]	; (8009134 <_printf_i+0x248>)
 8009092:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009096:	e7e3      	b.n	8009060 <_printf_i+0x174>
 8009098:	0659      	lsls	r1, r3, #25
 800909a:	bf48      	it	mi
 800909c:	b2b6      	uxthmi	r6, r6
 800909e:	e7e6      	b.n	800906e <_printf_i+0x182>
 80090a0:	4615      	mov	r5, r2
 80090a2:	e7bb      	b.n	800901c <_printf_i+0x130>
 80090a4:	682b      	ldr	r3, [r5, #0]
 80090a6:	6826      	ldr	r6, [r4, #0]
 80090a8:	6961      	ldr	r1, [r4, #20]
 80090aa:	1d18      	adds	r0, r3, #4
 80090ac:	6028      	str	r0, [r5, #0]
 80090ae:	0635      	lsls	r5, r6, #24
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	d501      	bpl.n	80090b8 <_printf_i+0x1cc>
 80090b4:	6019      	str	r1, [r3, #0]
 80090b6:	e002      	b.n	80090be <_printf_i+0x1d2>
 80090b8:	0670      	lsls	r0, r6, #25
 80090ba:	d5fb      	bpl.n	80090b4 <_printf_i+0x1c8>
 80090bc:	8019      	strh	r1, [r3, #0]
 80090be:	2300      	movs	r3, #0
 80090c0:	6123      	str	r3, [r4, #16]
 80090c2:	4615      	mov	r5, r2
 80090c4:	e7ba      	b.n	800903c <_printf_i+0x150>
 80090c6:	682b      	ldr	r3, [r5, #0]
 80090c8:	1d1a      	adds	r2, r3, #4
 80090ca:	602a      	str	r2, [r5, #0]
 80090cc:	681d      	ldr	r5, [r3, #0]
 80090ce:	6862      	ldr	r2, [r4, #4]
 80090d0:	2100      	movs	r1, #0
 80090d2:	4628      	mov	r0, r5
 80090d4:	f7f7 f88c 	bl	80001f0 <memchr>
 80090d8:	b108      	cbz	r0, 80090de <_printf_i+0x1f2>
 80090da:	1b40      	subs	r0, r0, r5
 80090dc:	6060      	str	r0, [r4, #4]
 80090de:	6863      	ldr	r3, [r4, #4]
 80090e0:	6123      	str	r3, [r4, #16]
 80090e2:	2300      	movs	r3, #0
 80090e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090e8:	e7a8      	b.n	800903c <_printf_i+0x150>
 80090ea:	6923      	ldr	r3, [r4, #16]
 80090ec:	462a      	mov	r2, r5
 80090ee:	4649      	mov	r1, r9
 80090f0:	4640      	mov	r0, r8
 80090f2:	47d0      	blx	sl
 80090f4:	3001      	adds	r0, #1
 80090f6:	d0ab      	beq.n	8009050 <_printf_i+0x164>
 80090f8:	6823      	ldr	r3, [r4, #0]
 80090fa:	079b      	lsls	r3, r3, #30
 80090fc:	d413      	bmi.n	8009126 <_printf_i+0x23a>
 80090fe:	68e0      	ldr	r0, [r4, #12]
 8009100:	9b03      	ldr	r3, [sp, #12]
 8009102:	4298      	cmp	r0, r3
 8009104:	bfb8      	it	lt
 8009106:	4618      	movlt	r0, r3
 8009108:	e7a4      	b.n	8009054 <_printf_i+0x168>
 800910a:	2301      	movs	r3, #1
 800910c:	4632      	mov	r2, r6
 800910e:	4649      	mov	r1, r9
 8009110:	4640      	mov	r0, r8
 8009112:	47d0      	blx	sl
 8009114:	3001      	adds	r0, #1
 8009116:	d09b      	beq.n	8009050 <_printf_i+0x164>
 8009118:	3501      	adds	r5, #1
 800911a:	68e3      	ldr	r3, [r4, #12]
 800911c:	9903      	ldr	r1, [sp, #12]
 800911e:	1a5b      	subs	r3, r3, r1
 8009120:	42ab      	cmp	r3, r5
 8009122:	dcf2      	bgt.n	800910a <_printf_i+0x21e>
 8009124:	e7eb      	b.n	80090fe <_printf_i+0x212>
 8009126:	2500      	movs	r5, #0
 8009128:	f104 0619 	add.w	r6, r4, #25
 800912c:	e7f5      	b.n	800911a <_printf_i+0x22e>
 800912e:	bf00      	nop
 8009130:	0800d516 	.word	0x0800d516
 8009134:	0800d527 	.word	0x0800d527

08009138 <_sbrk_r>:
 8009138:	b538      	push	{r3, r4, r5, lr}
 800913a:	4d06      	ldr	r5, [pc, #24]	; (8009154 <_sbrk_r+0x1c>)
 800913c:	2300      	movs	r3, #0
 800913e:	4604      	mov	r4, r0
 8009140:	4608      	mov	r0, r1
 8009142:	602b      	str	r3, [r5, #0]
 8009144:	f7fb f868 	bl	8004218 <_sbrk>
 8009148:	1c43      	adds	r3, r0, #1
 800914a:	d102      	bne.n	8009152 <_sbrk_r+0x1a>
 800914c:	682b      	ldr	r3, [r5, #0]
 800914e:	b103      	cbz	r3, 8009152 <_sbrk_r+0x1a>
 8009150:	6023      	str	r3, [r4, #0]
 8009152:	bd38      	pop	{r3, r4, r5, pc}
 8009154:	20000f04 	.word	0x20000f04

08009158 <siprintf>:
 8009158:	b40e      	push	{r1, r2, r3}
 800915a:	b500      	push	{lr}
 800915c:	b09c      	sub	sp, #112	; 0x70
 800915e:	ab1d      	add	r3, sp, #116	; 0x74
 8009160:	9002      	str	r0, [sp, #8]
 8009162:	9006      	str	r0, [sp, #24]
 8009164:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009168:	4809      	ldr	r0, [pc, #36]	; (8009190 <siprintf+0x38>)
 800916a:	9107      	str	r1, [sp, #28]
 800916c:	9104      	str	r1, [sp, #16]
 800916e:	4909      	ldr	r1, [pc, #36]	; (8009194 <siprintf+0x3c>)
 8009170:	f853 2b04 	ldr.w	r2, [r3], #4
 8009174:	9105      	str	r1, [sp, #20]
 8009176:	6800      	ldr	r0, [r0, #0]
 8009178:	9301      	str	r3, [sp, #4]
 800917a:	a902      	add	r1, sp, #8
 800917c:	f003 fa92 	bl	800c6a4 <_svfiprintf_r>
 8009180:	9b02      	ldr	r3, [sp, #8]
 8009182:	2200      	movs	r2, #0
 8009184:	701a      	strb	r2, [r3, #0]
 8009186:	b01c      	add	sp, #112	; 0x70
 8009188:	f85d eb04 	ldr.w	lr, [sp], #4
 800918c:	b003      	add	sp, #12
 800918e:	4770      	bx	lr
 8009190:	200000b0 	.word	0x200000b0
 8009194:	ffff0208 	.word	0xffff0208

08009198 <__sread>:
 8009198:	b510      	push	{r4, lr}
 800919a:	460c      	mov	r4, r1
 800919c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091a0:	f003 fcda 	bl	800cb58 <_read_r>
 80091a4:	2800      	cmp	r0, #0
 80091a6:	bfab      	itete	ge
 80091a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80091aa:	89a3      	ldrhlt	r3, [r4, #12]
 80091ac:	181b      	addge	r3, r3, r0
 80091ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80091b2:	bfac      	ite	ge
 80091b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80091b6:	81a3      	strhlt	r3, [r4, #12]
 80091b8:	bd10      	pop	{r4, pc}

080091ba <__swrite>:
 80091ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091be:	461f      	mov	r7, r3
 80091c0:	898b      	ldrh	r3, [r1, #12]
 80091c2:	05db      	lsls	r3, r3, #23
 80091c4:	4605      	mov	r5, r0
 80091c6:	460c      	mov	r4, r1
 80091c8:	4616      	mov	r6, r2
 80091ca:	d505      	bpl.n	80091d8 <__swrite+0x1e>
 80091cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091d0:	2302      	movs	r3, #2
 80091d2:	2200      	movs	r2, #0
 80091d4:	f002 fc9e 	bl	800bb14 <_lseek_r>
 80091d8:	89a3      	ldrh	r3, [r4, #12]
 80091da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80091e2:	81a3      	strh	r3, [r4, #12]
 80091e4:	4632      	mov	r2, r6
 80091e6:	463b      	mov	r3, r7
 80091e8:	4628      	mov	r0, r5
 80091ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091ee:	f001 b827 	b.w	800a240 <_write_r>

080091f2 <__sseek>:
 80091f2:	b510      	push	{r4, lr}
 80091f4:	460c      	mov	r4, r1
 80091f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091fa:	f002 fc8b 	bl	800bb14 <_lseek_r>
 80091fe:	1c43      	adds	r3, r0, #1
 8009200:	89a3      	ldrh	r3, [r4, #12]
 8009202:	bf15      	itete	ne
 8009204:	6560      	strne	r0, [r4, #84]	; 0x54
 8009206:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800920a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800920e:	81a3      	strheq	r3, [r4, #12]
 8009210:	bf18      	it	ne
 8009212:	81a3      	strhne	r3, [r4, #12]
 8009214:	bd10      	pop	{r4, pc}

08009216 <__sclose>:
 8009216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800921a:	f001 b8af 	b.w	800a37c <_close_r>

0800921e <strncmp>:
 800921e:	b510      	push	{r4, lr}
 8009220:	b17a      	cbz	r2, 8009242 <strncmp+0x24>
 8009222:	4603      	mov	r3, r0
 8009224:	3901      	subs	r1, #1
 8009226:	1884      	adds	r4, r0, r2
 8009228:	f813 0b01 	ldrb.w	r0, [r3], #1
 800922c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009230:	4290      	cmp	r0, r2
 8009232:	d101      	bne.n	8009238 <strncmp+0x1a>
 8009234:	42a3      	cmp	r3, r4
 8009236:	d101      	bne.n	800923c <strncmp+0x1e>
 8009238:	1a80      	subs	r0, r0, r2
 800923a:	bd10      	pop	{r4, pc}
 800923c:	2800      	cmp	r0, #0
 800923e:	d1f3      	bne.n	8009228 <strncmp+0xa>
 8009240:	e7fa      	b.n	8009238 <strncmp+0x1a>
 8009242:	4610      	mov	r0, r2
 8009244:	e7f9      	b.n	800923a <strncmp+0x1c>

08009246 <sulp>:
 8009246:	b570      	push	{r4, r5, r6, lr}
 8009248:	4604      	mov	r4, r0
 800924a:	460d      	mov	r5, r1
 800924c:	ec45 4b10 	vmov	d0, r4, r5
 8009250:	4616      	mov	r6, r2
 8009252:	f003 f867 	bl	800c324 <__ulp>
 8009256:	ec51 0b10 	vmov	r0, r1, d0
 800925a:	b17e      	cbz	r6, 800927c <sulp+0x36>
 800925c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009260:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009264:	2b00      	cmp	r3, #0
 8009266:	dd09      	ble.n	800927c <sulp+0x36>
 8009268:	051b      	lsls	r3, r3, #20
 800926a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800926e:	2400      	movs	r4, #0
 8009270:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009274:	4622      	mov	r2, r4
 8009276:	462b      	mov	r3, r5
 8009278:	f7f7 f9c6 	bl	8000608 <__aeabi_dmul>
 800927c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009280 <_strtod_l>:
 8009280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009284:	ed2d 8b02 	vpush	{d8}
 8009288:	b09d      	sub	sp, #116	; 0x74
 800928a:	461f      	mov	r7, r3
 800928c:	2300      	movs	r3, #0
 800928e:	9318      	str	r3, [sp, #96]	; 0x60
 8009290:	4ba2      	ldr	r3, [pc, #648]	; (800951c <_strtod_l+0x29c>)
 8009292:	9213      	str	r2, [sp, #76]	; 0x4c
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	9305      	str	r3, [sp, #20]
 8009298:	4604      	mov	r4, r0
 800929a:	4618      	mov	r0, r3
 800929c:	4688      	mov	r8, r1
 800929e:	f7f6 ff9f 	bl	80001e0 <strlen>
 80092a2:	f04f 0a00 	mov.w	sl, #0
 80092a6:	4605      	mov	r5, r0
 80092a8:	f04f 0b00 	mov.w	fp, #0
 80092ac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80092b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80092b2:	781a      	ldrb	r2, [r3, #0]
 80092b4:	2a2b      	cmp	r2, #43	; 0x2b
 80092b6:	d04e      	beq.n	8009356 <_strtod_l+0xd6>
 80092b8:	d83b      	bhi.n	8009332 <_strtod_l+0xb2>
 80092ba:	2a0d      	cmp	r2, #13
 80092bc:	d834      	bhi.n	8009328 <_strtod_l+0xa8>
 80092be:	2a08      	cmp	r2, #8
 80092c0:	d834      	bhi.n	800932c <_strtod_l+0xac>
 80092c2:	2a00      	cmp	r2, #0
 80092c4:	d03e      	beq.n	8009344 <_strtod_l+0xc4>
 80092c6:	2300      	movs	r3, #0
 80092c8:	930a      	str	r3, [sp, #40]	; 0x28
 80092ca:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80092cc:	7833      	ldrb	r3, [r6, #0]
 80092ce:	2b30      	cmp	r3, #48	; 0x30
 80092d0:	f040 80b0 	bne.w	8009434 <_strtod_l+0x1b4>
 80092d4:	7873      	ldrb	r3, [r6, #1]
 80092d6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80092da:	2b58      	cmp	r3, #88	; 0x58
 80092dc:	d168      	bne.n	80093b0 <_strtod_l+0x130>
 80092de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092e0:	9301      	str	r3, [sp, #4]
 80092e2:	ab18      	add	r3, sp, #96	; 0x60
 80092e4:	9702      	str	r7, [sp, #8]
 80092e6:	9300      	str	r3, [sp, #0]
 80092e8:	4a8d      	ldr	r2, [pc, #564]	; (8009520 <_strtod_l+0x2a0>)
 80092ea:	ab19      	add	r3, sp, #100	; 0x64
 80092ec:	a917      	add	r1, sp, #92	; 0x5c
 80092ee:	4620      	mov	r0, r4
 80092f0:	f002 f900 	bl	800b4f4 <__gethex>
 80092f4:	f010 0707 	ands.w	r7, r0, #7
 80092f8:	4605      	mov	r5, r0
 80092fa:	d005      	beq.n	8009308 <_strtod_l+0x88>
 80092fc:	2f06      	cmp	r7, #6
 80092fe:	d12c      	bne.n	800935a <_strtod_l+0xda>
 8009300:	3601      	adds	r6, #1
 8009302:	2300      	movs	r3, #0
 8009304:	9617      	str	r6, [sp, #92]	; 0x5c
 8009306:	930a      	str	r3, [sp, #40]	; 0x28
 8009308:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800930a:	2b00      	cmp	r3, #0
 800930c:	f040 8590 	bne.w	8009e30 <_strtod_l+0xbb0>
 8009310:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009312:	b1eb      	cbz	r3, 8009350 <_strtod_l+0xd0>
 8009314:	4652      	mov	r2, sl
 8009316:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800931a:	ec43 2b10 	vmov	d0, r2, r3
 800931e:	b01d      	add	sp, #116	; 0x74
 8009320:	ecbd 8b02 	vpop	{d8}
 8009324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009328:	2a20      	cmp	r2, #32
 800932a:	d1cc      	bne.n	80092c6 <_strtod_l+0x46>
 800932c:	3301      	adds	r3, #1
 800932e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009330:	e7be      	b.n	80092b0 <_strtod_l+0x30>
 8009332:	2a2d      	cmp	r2, #45	; 0x2d
 8009334:	d1c7      	bne.n	80092c6 <_strtod_l+0x46>
 8009336:	2201      	movs	r2, #1
 8009338:	920a      	str	r2, [sp, #40]	; 0x28
 800933a:	1c5a      	adds	r2, r3, #1
 800933c:	9217      	str	r2, [sp, #92]	; 0x5c
 800933e:	785b      	ldrb	r3, [r3, #1]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d1c2      	bne.n	80092ca <_strtod_l+0x4a>
 8009344:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009346:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800934a:	2b00      	cmp	r3, #0
 800934c:	f040 856e 	bne.w	8009e2c <_strtod_l+0xbac>
 8009350:	4652      	mov	r2, sl
 8009352:	465b      	mov	r3, fp
 8009354:	e7e1      	b.n	800931a <_strtod_l+0x9a>
 8009356:	2200      	movs	r2, #0
 8009358:	e7ee      	b.n	8009338 <_strtod_l+0xb8>
 800935a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800935c:	b13a      	cbz	r2, 800936e <_strtod_l+0xee>
 800935e:	2135      	movs	r1, #53	; 0x35
 8009360:	a81a      	add	r0, sp, #104	; 0x68
 8009362:	f003 f8ea 	bl	800c53a <__copybits>
 8009366:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009368:	4620      	mov	r0, r4
 800936a:	f002 fca9 	bl	800bcc0 <_Bfree>
 800936e:	3f01      	subs	r7, #1
 8009370:	2f04      	cmp	r7, #4
 8009372:	d806      	bhi.n	8009382 <_strtod_l+0x102>
 8009374:	e8df f007 	tbb	[pc, r7]
 8009378:	1714030a 	.word	0x1714030a
 800937c:	0a          	.byte	0x0a
 800937d:	00          	.byte	0x00
 800937e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8009382:	0728      	lsls	r0, r5, #28
 8009384:	d5c0      	bpl.n	8009308 <_strtod_l+0x88>
 8009386:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800938a:	e7bd      	b.n	8009308 <_strtod_l+0x88>
 800938c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009390:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009392:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009396:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800939a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800939e:	e7f0      	b.n	8009382 <_strtod_l+0x102>
 80093a0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8009524 <_strtod_l+0x2a4>
 80093a4:	e7ed      	b.n	8009382 <_strtod_l+0x102>
 80093a6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80093aa:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80093ae:	e7e8      	b.n	8009382 <_strtod_l+0x102>
 80093b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093b2:	1c5a      	adds	r2, r3, #1
 80093b4:	9217      	str	r2, [sp, #92]	; 0x5c
 80093b6:	785b      	ldrb	r3, [r3, #1]
 80093b8:	2b30      	cmp	r3, #48	; 0x30
 80093ba:	d0f9      	beq.n	80093b0 <_strtod_l+0x130>
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d0a3      	beq.n	8009308 <_strtod_l+0x88>
 80093c0:	2301      	movs	r3, #1
 80093c2:	f04f 0900 	mov.w	r9, #0
 80093c6:	9304      	str	r3, [sp, #16]
 80093c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093ca:	9308      	str	r3, [sp, #32]
 80093cc:	f8cd 901c 	str.w	r9, [sp, #28]
 80093d0:	464f      	mov	r7, r9
 80093d2:	220a      	movs	r2, #10
 80093d4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80093d6:	7806      	ldrb	r6, [r0, #0]
 80093d8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80093dc:	b2d9      	uxtb	r1, r3
 80093de:	2909      	cmp	r1, #9
 80093e0:	d92a      	bls.n	8009438 <_strtod_l+0x1b8>
 80093e2:	9905      	ldr	r1, [sp, #20]
 80093e4:	462a      	mov	r2, r5
 80093e6:	f7ff ff1a 	bl	800921e <strncmp>
 80093ea:	b398      	cbz	r0, 8009454 <_strtod_l+0x1d4>
 80093ec:	2000      	movs	r0, #0
 80093ee:	4632      	mov	r2, r6
 80093f0:	463d      	mov	r5, r7
 80093f2:	9005      	str	r0, [sp, #20]
 80093f4:	4603      	mov	r3, r0
 80093f6:	2a65      	cmp	r2, #101	; 0x65
 80093f8:	d001      	beq.n	80093fe <_strtod_l+0x17e>
 80093fa:	2a45      	cmp	r2, #69	; 0x45
 80093fc:	d118      	bne.n	8009430 <_strtod_l+0x1b0>
 80093fe:	b91d      	cbnz	r5, 8009408 <_strtod_l+0x188>
 8009400:	9a04      	ldr	r2, [sp, #16]
 8009402:	4302      	orrs	r2, r0
 8009404:	d09e      	beq.n	8009344 <_strtod_l+0xc4>
 8009406:	2500      	movs	r5, #0
 8009408:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800940c:	f108 0201 	add.w	r2, r8, #1
 8009410:	9217      	str	r2, [sp, #92]	; 0x5c
 8009412:	f898 2001 	ldrb.w	r2, [r8, #1]
 8009416:	2a2b      	cmp	r2, #43	; 0x2b
 8009418:	d075      	beq.n	8009506 <_strtod_l+0x286>
 800941a:	2a2d      	cmp	r2, #45	; 0x2d
 800941c:	d07b      	beq.n	8009516 <_strtod_l+0x296>
 800941e:	f04f 0c00 	mov.w	ip, #0
 8009422:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009426:	2909      	cmp	r1, #9
 8009428:	f240 8082 	bls.w	8009530 <_strtod_l+0x2b0>
 800942c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009430:	2600      	movs	r6, #0
 8009432:	e09d      	b.n	8009570 <_strtod_l+0x2f0>
 8009434:	2300      	movs	r3, #0
 8009436:	e7c4      	b.n	80093c2 <_strtod_l+0x142>
 8009438:	2f08      	cmp	r7, #8
 800943a:	bfd8      	it	le
 800943c:	9907      	ldrle	r1, [sp, #28]
 800943e:	f100 0001 	add.w	r0, r0, #1
 8009442:	bfda      	itte	le
 8009444:	fb02 3301 	mlale	r3, r2, r1, r3
 8009448:	9307      	strle	r3, [sp, #28]
 800944a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800944e:	3701      	adds	r7, #1
 8009450:	9017      	str	r0, [sp, #92]	; 0x5c
 8009452:	e7bf      	b.n	80093d4 <_strtod_l+0x154>
 8009454:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009456:	195a      	adds	r2, r3, r5
 8009458:	9217      	str	r2, [sp, #92]	; 0x5c
 800945a:	5d5a      	ldrb	r2, [r3, r5]
 800945c:	2f00      	cmp	r7, #0
 800945e:	d037      	beq.n	80094d0 <_strtod_l+0x250>
 8009460:	9005      	str	r0, [sp, #20]
 8009462:	463d      	mov	r5, r7
 8009464:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009468:	2b09      	cmp	r3, #9
 800946a:	d912      	bls.n	8009492 <_strtod_l+0x212>
 800946c:	2301      	movs	r3, #1
 800946e:	e7c2      	b.n	80093f6 <_strtod_l+0x176>
 8009470:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009472:	1c5a      	adds	r2, r3, #1
 8009474:	9217      	str	r2, [sp, #92]	; 0x5c
 8009476:	785a      	ldrb	r2, [r3, #1]
 8009478:	3001      	adds	r0, #1
 800947a:	2a30      	cmp	r2, #48	; 0x30
 800947c:	d0f8      	beq.n	8009470 <_strtod_l+0x1f0>
 800947e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009482:	2b08      	cmp	r3, #8
 8009484:	f200 84d9 	bhi.w	8009e3a <_strtod_l+0xbba>
 8009488:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800948a:	9005      	str	r0, [sp, #20]
 800948c:	2000      	movs	r0, #0
 800948e:	9308      	str	r3, [sp, #32]
 8009490:	4605      	mov	r5, r0
 8009492:	3a30      	subs	r2, #48	; 0x30
 8009494:	f100 0301 	add.w	r3, r0, #1
 8009498:	d014      	beq.n	80094c4 <_strtod_l+0x244>
 800949a:	9905      	ldr	r1, [sp, #20]
 800949c:	4419      	add	r1, r3
 800949e:	9105      	str	r1, [sp, #20]
 80094a0:	462b      	mov	r3, r5
 80094a2:	eb00 0e05 	add.w	lr, r0, r5
 80094a6:	210a      	movs	r1, #10
 80094a8:	4573      	cmp	r3, lr
 80094aa:	d113      	bne.n	80094d4 <_strtod_l+0x254>
 80094ac:	182b      	adds	r3, r5, r0
 80094ae:	2b08      	cmp	r3, #8
 80094b0:	f105 0501 	add.w	r5, r5, #1
 80094b4:	4405      	add	r5, r0
 80094b6:	dc1c      	bgt.n	80094f2 <_strtod_l+0x272>
 80094b8:	9907      	ldr	r1, [sp, #28]
 80094ba:	230a      	movs	r3, #10
 80094bc:	fb03 2301 	mla	r3, r3, r1, r2
 80094c0:	9307      	str	r3, [sp, #28]
 80094c2:	2300      	movs	r3, #0
 80094c4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094c6:	1c51      	adds	r1, r2, #1
 80094c8:	9117      	str	r1, [sp, #92]	; 0x5c
 80094ca:	7852      	ldrb	r2, [r2, #1]
 80094cc:	4618      	mov	r0, r3
 80094ce:	e7c9      	b.n	8009464 <_strtod_l+0x1e4>
 80094d0:	4638      	mov	r0, r7
 80094d2:	e7d2      	b.n	800947a <_strtod_l+0x1fa>
 80094d4:	2b08      	cmp	r3, #8
 80094d6:	dc04      	bgt.n	80094e2 <_strtod_l+0x262>
 80094d8:	9e07      	ldr	r6, [sp, #28]
 80094da:	434e      	muls	r6, r1
 80094dc:	9607      	str	r6, [sp, #28]
 80094de:	3301      	adds	r3, #1
 80094e0:	e7e2      	b.n	80094a8 <_strtod_l+0x228>
 80094e2:	f103 0c01 	add.w	ip, r3, #1
 80094e6:	f1bc 0f10 	cmp.w	ip, #16
 80094ea:	bfd8      	it	le
 80094ec:	fb01 f909 	mulle.w	r9, r1, r9
 80094f0:	e7f5      	b.n	80094de <_strtod_l+0x25e>
 80094f2:	2d10      	cmp	r5, #16
 80094f4:	bfdc      	itt	le
 80094f6:	230a      	movle	r3, #10
 80094f8:	fb03 2909 	mlale	r9, r3, r9, r2
 80094fc:	e7e1      	b.n	80094c2 <_strtod_l+0x242>
 80094fe:	2300      	movs	r3, #0
 8009500:	9305      	str	r3, [sp, #20]
 8009502:	2301      	movs	r3, #1
 8009504:	e77c      	b.n	8009400 <_strtod_l+0x180>
 8009506:	f04f 0c00 	mov.w	ip, #0
 800950a:	f108 0202 	add.w	r2, r8, #2
 800950e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009510:	f898 2002 	ldrb.w	r2, [r8, #2]
 8009514:	e785      	b.n	8009422 <_strtod_l+0x1a2>
 8009516:	f04f 0c01 	mov.w	ip, #1
 800951a:	e7f6      	b.n	800950a <_strtod_l+0x28a>
 800951c:	0800d71c 	.word	0x0800d71c
 8009520:	0800d538 	.word	0x0800d538
 8009524:	7ff00000 	.word	0x7ff00000
 8009528:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800952a:	1c51      	adds	r1, r2, #1
 800952c:	9117      	str	r1, [sp, #92]	; 0x5c
 800952e:	7852      	ldrb	r2, [r2, #1]
 8009530:	2a30      	cmp	r2, #48	; 0x30
 8009532:	d0f9      	beq.n	8009528 <_strtod_l+0x2a8>
 8009534:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009538:	2908      	cmp	r1, #8
 800953a:	f63f af79 	bhi.w	8009430 <_strtod_l+0x1b0>
 800953e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009542:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009544:	9206      	str	r2, [sp, #24]
 8009546:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009548:	1c51      	adds	r1, r2, #1
 800954a:	9117      	str	r1, [sp, #92]	; 0x5c
 800954c:	7852      	ldrb	r2, [r2, #1]
 800954e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8009552:	2e09      	cmp	r6, #9
 8009554:	d937      	bls.n	80095c6 <_strtod_l+0x346>
 8009556:	9e06      	ldr	r6, [sp, #24]
 8009558:	1b89      	subs	r1, r1, r6
 800955a:	2908      	cmp	r1, #8
 800955c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009560:	dc02      	bgt.n	8009568 <_strtod_l+0x2e8>
 8009562:	4576      	cmp	r6, lr
 8009564:	bfa8      	it	ge
 8009566:	4676      	movge	r6, lr
 8009568:	f1bc 0f00 	cmp.w	ip, #0
 800956c:	d000      	beq.n	8009570 <_strtod_l+0x2f0>
 800956e:	4276      	negs	r6, r6
 8009570:	2d00      	cmp	r5, #0
 8009572:	d14d      	bne.n	8009610 <_strtod_l+0x390>
 8009574:	9904      	ldr	r1, [sp, #16]
 8009576:	4301      	orrs	r1, r0
 8009578:	f47f aec6 	bne.w	8009308 <_strtod_l+0x88>
 800957c:	2b00      	cmp	r3, #0
 800957e:	f47f aee1 	bne.w	8009344 <_strtod_l+0xc4>
 8009582:	2a69      	cmp	r2, #105	; 0x69
 8009584:	d027      	beq.n	80095d6 <_strtod_l+0x356>
 8009586:	dc24      	bgt.n	80095d2 <_strtod_l+0x352>
 8009588:	2a49      	cmp	r2, #73	; 0x49
 800958a:	d024      	beq.n	80095d6 <_strtod_l+0x356>
 800958c:	2a4e      	cmp	r2, #78	; 0x4e
 800958e:	f47f aed9 	bne.w	8009344 <_strtod_l+0xc4>
 8009592:	499f      	ldr	r1, [pc, #636]	; (8009810 <_strtod_l+0x590>)
 8009594:	a817      	add	r0, sp, #92	; 0x5c
 8009596:	f002 fa05 	bl	800b9a4 <__match>
 800959a:	2800      	cmp	r0, #0
 800959c:	f43f aed2 	beq.w	8009344 <_strtod_l+0xc4>
 80095a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095a2:	781b      	ldrb	r3, [r3, #0]
 80095a4:	2b28      	cmp	r3, #40	; 0x28
 80095a6:	d12d      	bne.n	8009604 <_strtod_l+0x384>
 80095a8:	499a      	ldr	r1, [pc, #616]	; (8009814 <_strtod_l+0x594>)
 80095aa:	aa1a      	add	r2, sp, #104	; 0x68
 80095ac:	a817      	add	r0, sp, #92	; 0x5c
 80095ae:	f002 fa0d 	bl	800b9cc <__hexnan>
 80095b2:	2805      	cmp	r0, #5
 80095b4:	d126      	bne.n	8009604 <_strtod_l+0x384>
 80095b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80095b8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80095bc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80095c0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80095c4:	e6a0      	b.n	8009308 <_strtod_l+0x88>
 80095c6:	210a      	movs	r1, #10
 80095c8:	fb01 2e0e 	mla	lr, r1, lr, r2
 80095cc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80095d0:	e7b9      	b.n	8009546 <_strtod_l+0x2c6>
 80095d2:	2a6e      	cmp	r2, #110	; 0x6e
 80095d4:	e7db      	b.n	800958e <_strtod_l+0x30e>
 80095d6:	4990      	ldr	r1, [pc, #576]	; (8009818 <_strtod_l+0x598>)
 80095d8:	a817      	add	r0, sp, #92	; 0x5c
 80095da:	f002 f9e3 	bl	800b9a4 <__match>
 80095de:	2800      	cmp	r0, #0
 80095e0:	f43f aeb0 	beq.w	8009344 <_strtod_l+0xc4>
 80095e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095e6:	498d      	ldr	r1, [pc, #564]	; (800981c <_strtod_l+0x59c>)
 80095e8:	3b01      	subs	r3, #1
 80095ea:	a817      	add	r0, sp, #92	; 0x5c
 80095ec:	9317      	str	r3, [sp, #92]	; 0x5c
 80095ee:	f002 f9d9 	bl	800b9a4 <__match>
 80095f2:	b910      	cbnz	r0, 80095fa <_strtod_l+0x37a>
 80095f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095f6:	3301      	adds	r3, #1
 80095f8:	9317      	str	r3, [sp, #92]	; 0x5c
 80095fa:	f8df b230 	ldr.w	fp, [pc, #560]	; 800982c <_strtod_l+0x5ac>
 80095fe:	f04f 0a00 	mov.w	sl, #0
 8009602:	e681      	b.n	8009308 <_strtod_l+0x88>
 8009604:	4886      	ldr	r0, [pc, #536]	; (8009820 <_strtod_l+0x5a0>)
 8009606:	f003 fabb 	bl	800cb80 <nan>
 800960a:	ec5b ab10 	vmov	sl, fp, d0
 800960e:	e67b      	b.n	8009308 <_strtod_l+0x88>
 8009610:	9b05      	ldr	r3, [sp, #20]
 8009612:	9807      	ldr	r0, [sp, #28]
 8009614:	1af3      	subs	r3, r6, r3
 8009616:	2f00      	cmp	r7, #0
 8009618:	bf08      	it	eq
 800961a:	462f      	moveq	r7, r5
 800961c:	2d10      	cmp	r5, #16
 800961e:	9306      	str	r3, [sp, #24]
 8009620:	46a8      	mov	r8, r5
 8009622:	bfa8      	it	ge
 8009624:	f04f 0810 	movge.w	r8, #16
 8009628:	f7f6 ff74 	bl	8000514 <__aeabi_ui2d>
 800962c:	2d09      	cmp	r5, #9
 800962e:	4682      	mov	sl, r0
 8009630:	468b      	mov	fp, r1
 8009632:	dd13      	ble.n	800965c <_strtod_l+0x3dc>
 8009634:	4b7b      	ldr	r3, [pc, #492]	; (8009824 <_strtod_l+0x5a4>)
 8009636:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800963a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800963e:	f7f6 ffe3 	bl	8000608 <__aeabi_dmul>
 8009642:	4682      	mov	sl, r0
 8009644:	4648      	mov	r0, r9
 8009646:	468b      	mov	fp, r1
 8009648:	f7f6 ff64 	bl	8000514 <__aeabi_ui2d>
 800964c:	4602      	mov	r2, r0
 800964e:	460b      	mov	r3, r1
 8009650:	4650      	mov	r0, sl
 8009652:	4659      	mov	r1, fp
 8009654:	f7f6 fe22 	bl	800029c <__adddf3>
 8009658:	4682      	mov	sl, r0
 800965a:	468b      	mov	fp, r1
 800965c:	2d0f      	cmp	r5, #15
 800965e:	dc38      	bgt.n	80096d2 <_strtod_l+0x452>
 8009660:	9b06      	ldr	r3, [sp, #24]
 8009662:	2b00      	cmp	r3, #0
 8009664:	f43f ae50 	beq.w	8009308 <_strtod_l+0x88>
 8009668:	dd24      	ble.n	80096b4 <_strtod_l+0x434>
 800966a:	2b16      	cmp	r3, #22
 800966c:	dc0b      	bgt.n	8009686 <_strtod_l+0x406>
 800966e:	496d      	ldr	r1, [pc, #436]	; (8009824 <_strtod_l+0x5a4>)
 8009670:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009674:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009678:	4652      	mov	r2, sl
 800967a:	465b      	mov	r3, fp
 800967c:	f7f6 ffc4 	bl	8000608 <__aeabi_dmul>
 8009680:	4682      	mov	sl, r0
 8009682:	468b      	mov	fp, r1
 8009684:	e640      	b.n	8009308 <_strtod_l+0x88>
 8009686:	9a06      	ldr	r2, [sp, #24]
 8009688:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800968c:	4293      	cmp	r3, r2
 800968e:	db20      	blt.n	80096d2 <_strtod_l+0x452>
 8009690:	4c64      	ldr	r4, [pc, #400]	; (8009824 <_strtod_l+0x5a4>)
 8009692:	f1c5 050f 	rsb	r5, r5, #15
 8009696:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800969a:	4652      	mov	r2, sl
 800969c:	465b      	mov	r3, fp
 800969e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096a2:	f7f6 ffb1 	bl	8000608 <__aeabi_dmul>
 80096a6:	9b06      	ldr	r3, [sp, #24]
 80096a8:	1b5d      	subs	r5, r3, r5
 80096aa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80096ae:	e9d4 2300 	ldrd	r2, r3, [r4]
 80096b2:	e7e3      	b.n	800967c <_strtod_l+0x3fc>
 80096b4:	9b06      	ldr	r3, [sp, #24]
 80096b6:	3316      	adds	r3, #22
 80096b8:	db0b      	blt.n	80096d2 <_strtod_l+0x452>
 80096ba:	9b05      	ldr	r3, [sp, #20]
 80096bc:	1b9e      	subs	r6, r3, r6
 80096be:	4b59      	ldr	r3, [pc, #356]	; (8009824 <_strtod_l+0x5a4>)
 80096c0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80096c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80096c8:	4650      	mov	r0, sl
 80096ca:	4659      	mov	r1, fp
 80096cc:	f7f7 f8c6 	bl	800085c <__aeabi_ddiv>
 80096d0:	e7d6      	b.n	8009680 <_strtod_l+0x400>
 80096d2:	9b06      	ldr	r3, [sp, #24]
 80096d4:	eba5 0808 	sub.w	r8, r5, r8
 80096d8:	4498      	add	r8, r3
 80096da:	f1b8 0f00 	cmp.w	r8, #0
 80096de:	dd74      	ble.n	80097ca <_strtod_l+0x54a>
 80096e0:	f018 030f 	ands.w	r3, r8, #15
 80096e4:	d00a      	beq.n	80096fc <_strtod_l+0x47c>
 80096e6:	494f      	ldr	r1, [pc, #316]	; (8009824 <_strtod_l+0x5a4>)
 80096e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80096ec:	4652      	mov	r2, sl
 80096ee:	465b      	mov	r3, fp
 80096f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096f4:	f7f6 ff88 	bl	8000608 <__aeabi_dmul>
 80096f8:	4682      	mov	sl, r0
 80096fa:	468b      	mov	fp, r1
 80096fc:	f038 080f 	bics.w	r8, r8, #15
 8009700:	d04f      	beq.n	80097a2 <_strtod_l+0x522>
 8009702:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009706:	dd22      	ble.n	800974e <_strtod_l+0x4ce>
 8009708:	2500      	movs	r5, #0
 800970a:	462e      	mov	r6, r5
 800970c:	9507      	str	r5, [sp, #28]
 800970e:	9505      	str	r5, [sp, #20]
 8009710:	2322      	movs	r3, #34	; 0x22
 8009712:	f8df b118 	ldr.w	fp, [pc, #280]	; 800982c <_strtod_l+0x5ac>
 8009716:	6023      	str	r3, [r4, #0]
 8009718:	f04f 0a00 	mov.w	sl, #0
 800971c:	9b07      	ldr	r3, [sp, #28]
 800971e:	2b00      	cmp	r3, #0
 8009720:	f43f adf2 	beq.w	8009308 <_strtod_l+0x88>
 8009724:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009726:	4620      	mov	r0, r4
 8009728:	f002 faca 	bl	800bcc0 <_Bfree>
 800972c:	9905      	ldr	r1, [sp, #20]
 800972e:	4620      	mov	r0, r4
 8009730:	f002 fac6 	bl	800bcc0 <_Bfree>
 8009734:	4631      	mov	r1, r6
 8009736:	4620      	mov	r0, r4
 8009738:	f002 fac2 	bl	800bcc0 <_Bfree>
 800973c:	9907      	ldr	r1, [sp, #28]
 800973e:	4620      	mov	r0, r4
 8009740:	f002 fabe 	bl	800bcc0 <_Bfree>
 8009744:	4629      	mov	r1, r5
 8009746:	4620      	mov	r0, r4
 8009748:	f002 faba 	bl	800bcc0 <_Bfree>
 800974c:	e5dc      	b.n	8009308 <_strtod_l+0x88>
 800974e:	4b36      	ldr	r3, [pc, #216]	; (8009828 <_strtod_l+0x5a8>)
 8009750:	9304      	str	r3, [sp, #16]
 8009752:	2300      	movs	r3, #0
 8009754:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009758:	4650      	mov	r0, sl
 800975a:	4659      	mov	r1, fp
 800975c:	4699      	mov	r9, r3
 800975e:	f1b8 0f01 	cmp.w	r8, #1
 8009762:	dc21      	bgt.n	80097a8 <_strtod_l+0x528>
 8009764:	b10b      	cbz	r3, 800976a <_strtod_l+0x4ea>
 8009766:	4682      	mov	sl, r0
 8009768:	468b      	mov	fp, r1
 800976a:	4b2f      	ldr	r3, [pc, #188]	; (8009828 <_strtod_l+0x5a8>)
 800976c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009770:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8009774:	4652      	mov	r2, sl
 8009776:	465b      	mov	r3, fp
 8009778:	e9d9 0100 	ldrd	r0, r1, [r9]
 800977c:	f7f6 ff44 	bl	8000608 <__aeabi_dmul>
 8009780:	4b2a      	ldr	r3, [pc, #168]	; (800982c <_strtod_l+0x5ac>)
 8009782:	460a      	mov	r2, r1
 8009784:	400b      	ands	r3, r1
 8009786:	492a      	ldr	r1, [pc, #168]	; (8009830 <_strtod_l+0x5b0>)
 8009788:	428b      	cmp	r3, r1
 800978a:	4682      	mov	sl, r0
 800978c:	d8bc      	bhi.n	8009708 <_strtod_l+0x488>
 800978e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009792:	428b      	cmp	r3, r1
 8009794:	bf86      	itte	hi
 8009796:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8009834 <_strtod_l+0x5b4>
 800979a:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800979e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80097a2:	2300      	movs	r3, #0
 80097a4:	9304      	str	r3, [sp, #16]
 80097a6:	e084      	b.n	80098b2 <_strtod_l+0x632>
 80097a8:	f018 0f01 	tst.w	r8, #1
 80097ac:	d005      	beq.n	80097ba <_strtod_l+0x53a>
 80097ae:	9b04      	ldr	r3, [sp, #16]
 80097b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b4:	f7f6 ff28 	bl	8000608 <__aeabi_dmul>
 80097b8:	2301      	movs	r3, #1
 80097ba:	9a04      	ldr	r2, [sp, #16]
 80097bc:	3208      	adds	r2, #8
 80097be:	f109 0901 	add.w	r9, r9, #1
 80097c2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80097c6:	9204      	str	r2, [sp, #16]
 80097c8:	e7c9      	b.n	800975e <_strtod_l+0x4de>
 80097ca:	d0ea      	beq.n	80097a2 <_strtod_l+0x522>
 80097cc:	f1c8 0800 	rsb	r8, r8, #0
 80097d0:	f018 020f 	ands.w	r2, r8, #15
 80097d4:	d00a      	beq.n	80097ec <_strtod_l+0x56c>
 80097d6:	4b13      	ldr	r3, [pc, #76]	; (8009824 <_strtod_l+0x5a4>)
 80097d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097dc:	4650      	mov	r0, sl
 80097de:	4659      	mov	r1, fp
 80097e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e4:	f7f7 f83a 	bl	800085c <__aeabi_ddiv>
 80097e8:	4682      	mov	sl, r0
 80097ea:	468b      	mov	fp, r1
 80097ec:	ea5f 1828 	movs.w	r8, r8, asr #4
 80097f0:	d0d7      	beq.n	80097a2 <_strtod_l+0x522>
 80097f2:	f1b8 0f1f 	cmp.w	r8, #31
 80097f6:	dd1f      	ble.n	8009838 <_strtod_l+0x5b8>
 80097f8:	2500      	movs	r5, #0
 80097fa:	462e      	mov	r6, r5
 80097fc:	9507      	str	r5, [sp, #28]
 80097fe:	9505      	str	r5, [sp, #20]
 8009800:	2322      	movs	r3, #34	; 0x22
 8009802:	f04f 0a00 	mov.w	sl, #0
 8009806:	f04f 0b00 	mov.w	fp, #0
 800980a:	6023      	str	r3, [r4, #0]
 800980c:	e786      	b.n	800971c <_strtod_l+0x49c>
 800980e:	bf00      	nop
 8009810:	0800d511 	.word	0x0800d511
 8009814:	0800d54c 	.word	0x0800d54c
 8009818:	0800d509 	.word	0x0800d509
 800981c:	0800d5c7 	.word	0x0800d5c7
 8009820:	0800d5c3 	.word	0x0800d5c3
 8009824:	0800d7b8 	.word	0x0800d7b8
 8009828:	0800d790 	.word	0x0800d790
 800982c:	7ff00000 	.word	0x7ff00000
 8009830:	7ca00000 	.word	0x7ca00000
 8009834:	7fefffff 	.word	0x7fefffff
 8009838:	f018 0310 	ands.w	r3, r8, #16
 800983c:	bf18      	it	ne
 800983e:	236a      	movne	r3, #106	; 0x6a
 8009840:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009bf0 <_strtod_l+0x970>
 8009844:	9304      	str	r3, [sp, #16]
 8009846:	4650      	mov	r0, sl
 8009848:	4659      	mov	r1, fp
 800984a:	2300      	movs	r3, #0
 800984c:	f018 0f01 	tst.w	r8, #1
 8009850:	d004      	beq.n	800985c <_strtod_l+0x5dc>
 8009852:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009856:	f7f6 fed7 	bl	8000608 <__aeabi_dmul>
 800985a:	2301      	movs	r3, #1
 800985c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009860:	f109 0908 	add.w	r9, r9, #8
 8009864:	d1f2      	bne.n	800984c <_strtod_l+0x5cc>
 8009866:	b10b      	cbz	r3, 800986c <_strtod_l+0x5ec>
 8009868:	4682      	mov	sl, r0
 800986a:	468b      	mov	fp, r1
 800986c:	9b04      	ldr	r3, [sp, #16]
 800986e:	b1c3      	cbz	r3, 80098a2 <_strtod_l+0x622>
 8009870:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009874:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009878:	2b00      	cmp	r3, #0
 800987a:	4659      	mov	r1, fp
 800987c:	dd11      	ble.n	80098a2 <_strtod_l+0x622>
 800987e:	2b1f      	cmp	r3, #31
 8009880:	f340 8124 	ble.w	8009acc <_strtod_l+0x84c>
 8009884:	2b34      	cmp	r3, #52	; 0x34
 8009886:	bfde      	ittt	le
 8009888:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800988c:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8009890:	fa03 f202 	lslle.w	r2, r3, r2
 8009894:	f04f 0a00 	mov.w	sl, #0
 8009898:	bfcc      	ite	gt
 800989a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800989e:	ea02 0b01 	andle.w	fp, r2, r1
 80098a2:	2200      	movs	r2, #0
 80098a4:	2300      	movs	r3, #0
 80098a6:	4650      	mov	r0, sl
 80098a8:	4659      	mov	r1, fp
 80098aa:	f7f7 f915 	bl	8000ad8 <__aeabi_dcmpeq>
 80098ae:	2800      	cmp	r0, #0
 80098b0:	d1a2      	bne.n	80097f8 <_strtod_l+0x578>
 80098b2:	9b07      	ldr	r3, [sp, #28]
 80098b4:	9300      	str	r3, [sp, #0]
 80098b6:	9908      	ldr	r1, [sp, #32]
 80098b8:	462b      	mov	r3, r5
 80098ba:	463a      	mov	r2, r7
 80098bc:	4620      	mov	r0, r4
 80098be:	f002 fa67 	bl	800bd90 <__s2b>
 80098c2:	9007      	str	r0, [sp, #28]
 80098c4:	2800      	cmp	r0, #0
 80098c6:	f43f af1f 	beq.w	8009708 <_strtod_l+0x488>
 80098ca:	9b05      	ldr	r3, [sp, #20]
 80098cc:	1b9e      	subs	r6, r3, r6
 80098ce:	9b06      	ldr	r3, [sp, #24]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	bfb4      	ite	lt
 80098d4:	4633      	movlt	r3, r6
 80098d6:	2300      	movge	r3, #0
 80098d8:	930c      	str	r3, [sp, #48]	; 0x30
 80098da:	9b06      	ldr	r3, [sp, #24]
 80098dc:	2500      	movs	r5, #0
 80098de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80098e2:	9312      	str	r3, [sp, #72]	; 0x48
 80098e4:	462e      	mov	r6, r5
 80098e6:	9b07      	ldr	r3, [sp, #28]
 80098e8:	4620      	mov	r0, r4
 80098ea:	6859      	ldr	r1, [r3, #4]
 80098ec:	f002 f9a8 	bl	800bc40 <_Balloc>
 80098f0:	9005      	str	r0, [sp, #20]
 80098f2:	2800      	cmp	r0, #0
 80098f4:	f43f af0c 	beq.w	8009710 <_strtod_l+0x490>
 80098f8:	9b07      	ldr	r3, [sp, #28]
 80098fa:	691a      	ldr	r2, [r3, #16]
 80098fc:	3202      	adds	r2, #2
 80098fe:	f103 010c 	add.w	r1, r3, #12
 8009902:	0092      	lsls	r2, r2, #2
 8009904:	300c      	adds	r0, #12
 8009906:	f7fe feb7 	bl	8008678 <memcpy>
 800990a:	ec4b ab10 	vmov	d0, sl, fp
 800990e:	aa1a      	add	r2, sp, #104	; 0x68
 8009910:	a919      	add	r1, sp, #100	; 0x64
 8009912:	4620      	mov	r0, r4
 8009914:	f002 fd82 	bl	800c41c <__d2b>
 8009918:	ec4b ab18 	vmov	d8, sl, fp
 800991c:	9018      	str	r0, [sp, #96]	; 0x60
 800991e:	2800      	cmp	r0, #0
 8009920:	f43f aef6 	beq.w	8009710 <_strtod_l+0x490>
 8009924:	2101      	movs	r1, #1
 8009926:	4620      	mov	r0, r4
 8009928:	f002 facc 	bl	800bec4 <__i2b>
 800992c:	4606      	mov	r6, r0
 800992e:	2800      	cmp	r0, #0
 8009930:	f43f aeee 	beq.w	8009710 <_strtod_l+0x490>
 8009934:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009936:	9904      	ldr	r1, [sp, #16]
 8009938:	2b00      	cmp	r3, #0
 800993a:	bfab      	itete	ge
 800993c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800993e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009940:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009942:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8009946:	bfac      	ite	ge
 8009948:	eb03 0902 	addge.w	r9, r3, r2
 800994c:	1ad7      	sublt	r7, r2, r3
 800994e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009950:	eba3 0801 	sub.w	r8, r3, r1
 8009954:	4490      	add	r8, r2
 8009956:	4ba1      	ldr	r3, [pc, #644]	; (8009bdc <_strtod_l+0x95c>)
 8009958:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800995c:	4598      	cmp	r8, r3
 800995e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009962:	f280 80c7 	bge.w	8009af4 <_strtod_l+0x874>
 8009966:	eba3 0308 	sub.w	r3, r3, r8
 800996a:	2b1f      	cmp	r3, #31
 800996c:	eba2 0203 	sub.w	r2, r2, r3
 8009970:	f04f 0101 	mov.w	r1, #1
 8009974:	f300 80b1 	bgt.w	8009ada <_strtod_l+0x85a>
 8009978:	fa01 f303 	lsl.w	r3, r1, r3
 800997c:	930d      	str	r3, [sp, #52]	; 0x34
 800997e:	2300      	movs	r3, #0
 8009980:	9308      	str	r3, [sp, #32]
 8009982:	eb09 0802 	add.w	r8, r9, r2
 8009986:	9b04      	ldr	r3, [sp, #16]
 8009988:	45c1      	cmp	r9, r8
 800998a:	4417      	add	r7, r2
 800998c:	441f      	add	r7, r3
 800998e:	464b      	mov	r3, r9
 8009990:	bfa8      	it	ge
 8009992:	4643      	movge	r3, r8
 8009994:	42bb      	cmp	r3, r7
 8009996:	bfa8      	it	ge
 8009998:	463b      	movge	r3, r7
 800999a:	2b00      	cmp	r3, #0
 800999c:	bfc2      	ittt	gt
 800999e:	eba8 0803 	subgt.w	r8, r8, r3
 80099a2:	1aff      	subgt	r7, r7, r3
 80099a4:	eba9 0903 	subgt.w	r9, r9, r3
 80099a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	dd17      	ble.n	80099de <_strtod_l+0x75e>
 80099ae:	4631      	mov	r1, r6
 80099b0:	461a      	mov	r2, r3
 80099b2:	4620      	mov	r0, r4
 80099b4:	f002 fb46 	bl	800c044 <__pow5mult>
 80099b8:	4606      	mov	r6, r0
 80099ba:	2800      	cmp	r0, #0
 80099bc:	f43f aea8 	beq.w	8009710 <_strtod_l+0x490>
 80099c0:	4601      	mov	r1, r0
 80099c2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80099c4:	4620      	mov	r0, r4
 80099c6:	f002 fa93 	bl	800bef0 <__multiply>
 80099ca:	900b      	str	r0, [sp, #44]	; 0x2c
 80099cc:	2800      	cmp	r0, #0
 80099ce:	f43f ae9f 	beq.w	8009710 <_strtod_l+0x490>
 80099d2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80099d4:	4620      	mov	r0, r4
 80099d6:	f002 f973 	bl	800bcc0 <_Bfree>
 80099da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099dc:	9318      	str	r3, [sp, #96]	; 0x60
 80099de:	f1b8 0f00 	cmp.w	r8, #0
 80099e2:	f300 808c 	bgt.w	8009afe <_strtod_l+0x87e>
 80099e6:	9b06      	ldr	r3, [sp, #24]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	dd08      	ble.n	80099fe <_strtod_l+0x77e>
 80099ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80099ee:	9905      	ldr	r1, [sp, #20]
 80099f0:	4620      	mov	r0, r4
 80099f2:	f002 fb27 	bl	800c044 <__pow5mult>
 80099f6:	9005      	str	r0, [sp, #20]
 80099f8:	2800      	cmp	r0, #0
 80099fa:	f43f ae89 	beq.w	8009710 <_strtod_l+0x490>
 80099fe:	2f00      	cmp	r7, #0
 8009a00:	dd08      	ble.n	8009a14 <_strtod_l+0x794>
 8009a02:	9905      	ldr	r1, [sp, #20]
 8009a04:	463a      	mov	r2, r7
 8009a06:	4620      	mov	r0, r4
 8009a08:	f002 fb76 	bl	800c0f8 <__lshift>
 8009a0c:	9005      	str	r0, [sp, #20]
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	f43f ae7e 	beq.w	8009710 <_strtod_l+0x490>
 8009a14:	f1b9 0f00 	cmp.w	r9, #0
 8009a18:	dd08      	ble.n	8009a2c <_strtod_l+0x7ac>
 8009a1a:	4631      	mov	r1, r6
 8009a1c:	464a      	mov	r2, r9
 8009a1e:	4620      	mov	r0, r4
 8009a20:	f002 fb6a 	bl	800c0f8 <__lshift>
 8009a24:	4606      	mov	r6, r0
 8009a26:	2800      	cmp	r0, #0
 8009a28:	f43f ae72 	beq.w	8009710 <_strtod_l+0x490>
 8009a2c:	9a05      	ldr	r2, [sp, #20]
 8009a2e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009a30:	4620      	mov	r0, r4
 8009a32:	f002 fbed 	bl	800c210 <__mdiff>
 8009a36:	4605      	mov	r5, r0
 8009a38:	2800      	cmp	r0, #0
 8009a3a:	f43f ae69 	beq.w	8009710 <_strtod_l+0x490>
 8009a3e:	68c3      	ldr	r3, [r0, #12]
 8009a40:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a42:	2300      	movs	r3, #0
 8009a44:	60c3      	str	r3, [r0, #12]
 8009a46:	4631      	mov	r1, r6
 8009a48:	f002 fbc6 	bl	800c1d8 <__mcmp>
 8009a4c:	2800      	cmp	r0, #0
 8009a4e:	da60      	bge.n	8009b12 <_strtod_l+0x892>
 8009a50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a52:	ea53 030a 	orrs.w	r3, r3, sl
 8009a56:	f040 8082 	bne.w	8009b5e <_strtod_l+0x8de>
 8009a5a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d17d      	bne.n	8009b5e <_strtod_l+0x8de>
 8009a62:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009a66:	0d1b      	lsrs	r3, r3, #20
 8009a68:	051b      	lsls	r3, r3, #20
 8009a6a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009a6e:	d976      	bls.n	8009b5e <_strtod_l+0x8de>
 8009a70:	696b      	ldr	r3, [r5, #20]
 8009a72:	b913      	cbnz	r3, 8009a7a <_strtod_l+0x7fa>
 8009a74:	692b      	ldr	r3, [r5, #16]
 8009a76:	2b01      	cmp	r3, #1
 8009a78:	dd71      	ble.n	8009b5e <_strtod_l+0x8de>
 8009a7a:	4629      	mov	r1, r5
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	4620      	mov	r0, r4
 8009a80:	f002 fb3a 	bl	800c0f8 <__lshift>
 8009a84:	4631      	mov	r1, r6
 8009a86:	4605      	mov	r5, r0
 8009a88:	f002 fba6 	bl	800c1d8 <__mcmp>
 8009a8c:	2800      	cmp	r0, #0
 8009a8e:	dd66      	ble.n	8009b5e <_strtod_l+0x8de>
 8009a90:	9904      	ldr	r1, [sp, #16]
 8009a92:	4a53      	ldr	r2, [pc, #332]	; (8009be0 <_strtod_l+0x960>)
 8009a94:	465b      	mov	r3, fp
 8009a96:	2900      	cmp	r1, #0
 8009a98:	f000 8081 	beq.w	8009b9e <_strtod_l+0x91e>
 8009a9c:	ea02 010b 	and.w	r1, r2, fp
 8009aa0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009aa4:	dc7b      	bgt.n	8009b9e <_strtod_l+0x91e>
 8009aa6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009aaa:	f77f aea9 	ble.w	8009800 <_strtod_l+0x580>
 8009aae:	4b4d      	ldr	r3, [pc, #308]	; (8009be4 <_strtod_l+0x964>)
 8009ab0:	4650      	mov	r0, sl
 8009ab2:	4659      	mov	r1, fp
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	f7f6 fda7 	bl	8000608 <__aeabi_dmul>
 8009aba:	460b      	mov	r3, r1
 8009abc:	4303      	orrs	r3, r0
 8009abe:	bf08      	it	eq
 8009ac0:	2322      	moveq	r3, #34	; 0x22
 8009ac2:	4682      	mov	sl, r0
 8009ac4:	468b      	mov	fp, r1
 8009ac6:	bf08      	it	eq
 8009ac8:	6023      	streq	r3, [r4, #0]
 8009aca:	e62b      	b.n	8009724 <_strtod_l+0x4a4>
 8009acc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8009ad4:	ea03 0a0a 	and.w	sl, r3, sl
 8009ad8:	e6e3      	b.n	80098a2 <_strtod_l+0x622>
 8009ada:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009ade:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009ae2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009ae6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009aea:	fa01 f308 	lsl.w	r3, r1, r8
 8009aee:	9308      	str	r3, [sp, #32]
 8009af0:	910d      	str	r1, [sp, #52]	; 0x34
 8009af2:	e746      	b.n	8009982 <_strtod_l+0x702>
 8009af4:	2300      	movs	r3, #0
 8009af6:	9308      	str	r3, [sp, #32]
 8009af8:	2301      	movs	r3, #1
 8009afa:	930d      	str	r3, [sp, #52]	; 0x34
 8009afc:	e741      	b.n	8009982 <_strtod_l+0x702>
 8009afe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009b00:	4642      	mov	r2, r8
 8009b02:	4620      	mov	r0, r4
 8009b04:	f002 faf8 	bl	800c0f8 <__lshift>
 8009b08:	9018      	str	r0, [sp, #96]	; 0x60
 8009b0a:	2800      	cmp	r0, #0
 8009b0c:	f47f af6b 	bne.w	80099e6 <_strtod_l+0x766>
 8009b10:	e5fe      	b.n	8009710 <_strtod_l+0x490>
 8009b12:	465f      	mov	r7, fp
 8009b14:	d16e      	bne.n	8009bf4 <_strtod_l+0x974>
 8009b16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009b18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b1c:	b342      	cbz	r2, 8009b70 <_strtod_l+0x8f0>
 8009b1e:	4a32      	ldr	r2, [pc, #200]	; (8009be8 <_strtod_l+0x968>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d128      	bne.n	8009b76 <_strtod_l+0x8f6>
 8009b24:	9b04      	ldr	r3, [sp, #16]
 8009b26:	4651      	mov	r1, sl
 8009b28:	b1eb      	cbz	r3, 8009b66 <_strtod_l+0x8e6>
 8009b2a:	4b2d      	ldr	r3, [pc, #180]	; (8009be0 <_strtod_l+0x960>)
 8009b2c:	403b      	ands	r3, r7
 8009b2e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009b32:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009b36:	d819      	bhi.n	8009b6c <_strtod_l+0x8ec>
 8009b38:	0d1b      	lsrs	r3, r3, #20
 8009b3a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8009b42:	4299      	cmp	r1, r3
 8009b44:	d117      	bne.n	8009b76 <_strtod_l+0x8f6>
 8009b46:	4b29      	ldr	r3, [pc, #164]	; (8009bec <_strtod_l+0x96c>)
 8009b48:	429f      	cmp	r7, r3
 8009b4a:	d102      	bne.n	8009b52 <_strtod_l+0x8d2>
 8009b4c:	3101      	adds	r1, #1
 8009b4e:	f43f addf 	beq.w	8009710 <_strtod_l+0x490>
 8009b52:	4b23      	ldr	r3, [pc, #140]	; (8009be0 <_strtod_l+0x960>)
 8009b54:	403b      	ands	r3, r7
 8009b56:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009b5a:	f04f 0a00 	mov.w	sl, #0
 8009b5e:	9b04      	ldr	r3, [sp, #16]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d1a4      	bne.n	8009aae <_strtod_l+0x82e>
 8009b64:	e5de      	b.n	8009724 <_strtod_l+0x4a4>
 8009b66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009b6a:	e7ea      	b.n	8009b42 <_strtod_l+0x8c2>
 8009b6c:	4613      	mov	r3, r2
 8009b6e:	e7e8      	b.n	8009b42 <_strtod_l+0x8c2>
 8009b70:	ea53 030a 	orrs.w	r3, r3, sl
 8009b74:	d08c      	beq.n	8009a90 <_strtod_l+0x810>
 8009b76:	9b08      	ldr	r3, [sp, #32]
 8009b78:	b1db      	cbz	r3, 8009bb2 <_strtod_l+0x932>
 8009b7a:	423b      	tst	r3, r7
 8009b7c:	d0ef      	beq.n	8009b5e <_strtod_l+0x8de>
 8009b7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b80:	9a04      	ldr	r2, [sp, #16]
 8009b82:	4650      	mov	r0, sl
 8009b84:	4659      	mov	r1, fp
 8009b86:	b1c3      	cbz	r3, 8009bba <_strtod_l+0x93a>
 8009b88:	f7ff fb5d 	bl	8009246 <sulp>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	460b      	mov	r3, r1
 8009b90:	ec51 0b18 	vmov	r0, r1, d8
 8009b94:	f7f6 fb82 	bl	800029c <__adddf3>
 8009b98:	4682      	mov	sl, r0
 8009b9a:	468b      	mov	fp, r1
 8009b9c:	e7df      	b.n	8009b5e <_strtod_l+0x8de>
 8009b9e:	4013      	ands	r3, r2
 8009ba0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009ba4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009ba8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009bac:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009bb0:	e7d5      	b.n	8009b5e <_strtod_l+0x8de>
 8009bb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009bb4:	ea13 0f0a 	tst.w	r3, sl
 8009bb8:	e7e0      	b.n	8009b7c <_strtod_l+0x8fc>
 8009bba:	f7ff fb44 	bl	8009246 <sulp>
 8009bbe:	4602      	mov	r2, r0
 8009bc0:	460b      	mov	r3, r1
 8009bc2:	ec51 0b18 	vmov	r0, r1, d8
 8009bc6:	f7f6 fb67 	bl	8000298 <__aeabi_dsub>
 8009bca:	2200      	movs	r2, #0
 8009bcc:	2300      	movs	r3, #0
 8009bce:	4682      	mov	sl, r0
 8009bd0:	468b      	mov	fp, r1
 8009bd2:	f7f6 ff81 	bl	8000ad8 <__aeabi_dcmpeq>
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	d0c1      	beq.n	8009b5e <_strtod_l+0x8de>
 8009bda:	e611      	b.n	8009800 <_strtod_l+0x580>
 8009bdc:	fffffc02 	.word	0xfffffc02
 8009be0:	7ff00000 	.word	0x7ff00000
 8009be4:	39500000 	.word	0x39500000
 8009be8:	000fffff 	.word	0x000fffff
 8009bec:	7fefffff 	.word	0x7fefffff
 8009bf0:	0800d560 	.word	0x0800d560
 8009bf4:	4631      	mov	r1, r6
 8009bf6:	4628      	mov	r0, r5
 8009bf8:	f002 fc6c 	bl	800c4d4 <__ratio>
 8009bfc:	ec59 8b10 	vmov	r8, r9, d0
 8009c00:	ee10 0a10 	vmov	r0, s0
 8009c04:	2200      	movs	r2, #0
 8009c06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009c0a:	4649      	mov	r1, r9
 8009c0c:	f7f6 ff78 	bl	8000b00 <__aeabi_dcmple>
 8009c10:	2800      	cmp	r0, #0
 8009c12:	d07a      	beq.n	8009d0a <_strtod_l+0xa8a>
 8009c14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d04a      	beq.n	8009cb0 <_strtod_l+0xa30>
 8009c1a:	4b95      	ldr	r3, [pc, #596]	; (8009e70 <_strtod_l+0xbf0>)
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009c22:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009e70 <_strtod_l+0xbf0>
 8009c26:	f04f 0800 	mov.w	r8, #0
 8009c2a:	4b92      	ldr	r3, [pc, #584]	; (8009e74 <_strtod_l+0xbf4>)
 8009c2c:	403b      	ands	r3, r7
 8009c2e:	930d      	str	r3, [sp, #52]	; 0x34
 8009c30:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c32:	4b91      	ldr	r3, [pc, #580]	; (8009e78 <_strtod_l+0xbf8>)
 8009c34:	429a      	cmp	r2, r3
 8009c36:	f040 80b0 	bne.w	8009d9a <_strtod_l+0xb1a>
 8009c3a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009c3e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009c42:	ec4b ab10 	vmov	d0, sl, fp
 8009c46:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009c4a:	f002 fb6b 	bl	800c324 <__ulp>
 8009c4e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009c52:	ec53 2b10 	vmov	r2, r3, d0
 8009c56:	f7f6 fcd7 	bl	8000608 <__aeabi_dmul>
 8009c5a:	4652      	mov	r2, sl
 8009c5c:	465b      	mov	r3, fp
 8009c5e:	f7f6 fb1d 	bl	800029c <__adddf3>
 8009c62:	460b      	mov	r3, r1
 8009c64:	4983      	ldr	r1, [pc, #524]	; (8009e74 <_strtod_l+0xbf4>)
 8009c66:	4a85      	ldr	r2, [pc, #532]	; (8009e7c <_strtod_l+0xbfc>)
 8009c68:	4019      	ands	r1, r3
 8009c6a:	4291      	cmp	r1, r2
 8009c6c:	4682      	mov	sl, r0
 8009c6e:	d960      	bls.n	8009d32 <_strtod_l+0xab2>
 8009c70:	ee18 3a90 	vmov	r3, s17
 8009c74:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d104      	bne.n	8009c86 <_strtod_l+0xa06>
 8009c7c:	ee18 3a10 	vmov	r3, s16
 8009c80:	3301      	adds	r3, #1
 8009c82:	f43f ad45 	beq.w	8009710 <_strtod_l+0x490>
 8009c86:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009e88 <_strtod_l+0xc08>
 8009c8a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009c8e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c90:	4620      	mov	r0, r4
 8009c92:	f002 f815 	bl	800bcc0 <_Bfree>
 8009c96:	9905      	ldr	r1, [sp, #20]
 8009c98:	4620      	mov	r0, r4
 8009c9a:	f002 f811 	bl	800bcc0 <_Bfree>
 8009c9e:	4631      	mov	r1, r6
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	f002 f80d 	bl	800bcc0 <_Bfree>
 8009ca6:	4629      	mov	r1, r5
 8009ca8:	4620      	mov	r0, r4
 8009caa:	f002 f809 	bl	800bcc0 <_Bfree>
 8009cae:	e61a      	b.n	80098e6 <_strtod_l+0x666>
 8009cb0:	f1ba 0f00 	cmp.w	sl, #0
 8009cb4:	d11b      	bne.n	8009cee <_strtod_l+0xa6e>
 8009cb6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009cba:	b9f3      	cbnz	r3, 8009cfa <_strtod_l+0xa7a>
 8009cbc:	4b6c      	ldr	r3, [pc, #432]	; (8009e70 <_strtod_l+0xbf0>)
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	4640      	mov	r0, r8
 8009cc2:	4649      	mov	r1, r9
 8009cc4:	f7f6 ff12 	bl	8000aec <__aeabi_dcmplt>
 8009cc8:	b9d0      	cbnz	r0, 8009d00 <_strtod_l+0xa80>
 8009cca:	4640      	mov	r0, r8
 8009ccc:	4649      	mov	r1, r9
 8009cce:	4b6c      	ldr	r3, [pc, #432]	; (8009e80 <_strtod_l+0xc00>)
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	f7f6 fc99 	bl	8000608 <__aeabi_dmul>
 8009cd6:	4680      	mov	r8, r0
 8009cd8:	4689      	mov	r9, r1
 8009cda:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009cde:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8009ce2:	9315      	str	r3, [sp, #84]	; 0x54
 8009ce4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009ce8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009cec:	e79d      	b.n	8009c2a <_strtod_l+0x9aa>
 8009cee:	f1ba 0f01 	cmp.w	sl, #1
 8009cf2:	d102      	bne.n	8009cfa <_strtod_l+0xa7a>
 8009cf4:	2f00      	cmp	r7, #0
 8009cf6:	f43f ad83 	beq.w	8009800 <_strtod_l+0x580>
 8009cfa:	4b62      	ldr	r3, [pc, #392]	; (8009e84 <_strtod_l+0xc04>)
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	e78e      	b.n	8009c1e <_strtod_l+0x99e>
 8009d00:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009e80 <_strtod_l+0xc00>
 8009d04:	f04f 0800 	mov.w	r8, #0
 8009d08:	e7e7      	b.n	8009cda <_strtod_l+0xa5a>
 8009d0a:	4b5d      	ldr	r3, [pc, #372]	; (8009e80 <_strtod_l+0xc00>)
 8009d0c:	4640      	mov	r0, r8
 8009d0e:	4649      	mov	r1, r9
 8009d10:	2200      	movs	r2, #0
 8009d12:	f7f6 fc79 	bl	8000608 <__aeabi_dmul>
 8009d16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d18:	4680      	mov	r8, r0
 8009d1a:	4689      	mov	r9, r1
 8009d1c:	b933      	cbnz	r3, 8009d2c <_strtod_l+0xaac>
 8009d1e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009d22:	900e      	str	r0, [sp, #56]	; 0x38
 8009d24:	930f      	str	r3, [sp, #60]	; 0x3c
 8009d26:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009d2a:	e7dd      	b.n	8009ce8 <_strtod_l+0xa68>
 8009d2c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009d30:	e7f9      	b.n	8009d26 <_strtod_l+0xaa6>
 8009d32:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009d36:	9b04      	ldr	r3, [sp, #16]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d1a8      	bne.n	8009c8e <_strtod_l+0xa0e>
 8009d3c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009d40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d42:	0d1b      	lsrs	r3, r3, #20
 8009d44:	051b      	lsls	r3, r3, #20
 8009d46:	429a      	cmp	r2, r3
 8009d48:	d1a1      	bne.n	8009c8e <_strtod_l+0xa0e>
 8009d4a:	4640      	mov	r0, r8
 8009d4c:	4649      	mov	r1, r9
 8009d4e:	f7f6 ffbb 	bl	8000cc8 <__aeabi_d2lz>
 8009d52:	f7f6 fc2b 	bl	80005ac <__aeabi_l2d>
 8009d56:	4602      	mov	r2, r0
 8009d58:	460b      	mov	r3, r1
 8009d5a:	4640      	mov	r0, r8
 8009d5c:	4649      	mov	r1, r9
 8009d5e:	f7f6 fa9b 	bl	8000298 <__aeabi_dsub>
 8009d62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009d64:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d68:	ea43 030a 	orr.w	r3, r3, sl
 8009d6c:	4313      	orrs	r3, r2
 8009d6e:	4680      	mov	r8, r0
 8009d70:	4689      	mov	r9, r1
 8009d72:	d055      	beq.n	8009e20 <_strtod_l+0xba0>
 8009d74:	a336      	add	r3, pc, #216	; (adr r3, 8009e50 <_strtod_l+0xbd0>)
 8009d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d7a:	f7f6 feb7 	bl	8000aec <__aeabi_dcmplt>
 8009d7e:	2800      	cmp	r0, #0
 8009d80:	f47f acd0 	bne.w	8009724 <_strtod_l+0x4a4>
 8009d84:	a334      	add	r3, pc, #208	; (adr r3, 8009e58 <_strtod_l+0xbd8>)
 8009d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d8a:	4640      	mov	r0, r8
 8009d8c:	4649      	mov	r1, r9
 8009d8e:	f7f6 fecb 	bl	8000b28 <__aeabi_dcmpgt>
 8009d92:	2800      	cmp	r0, #0
 8009d94:	f43f af7b 	beq.w	8009c8e <_strtod_l+0xa0e>
 8009d98:	e4c4      	b.n	8009724 <_strtod_l+0x4a4>
 8009d9a:	9b04      	ldr	r3, [sp, #16]
 8009d9c:	b333      	cbz	r3, 8009dec <_strtod_l+0xb6c>
 8009d9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009da0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009da4:	d822      	bhi.n	8009dec <_strtod_l+0xb6c>
 8009da6:	a32e      	add	r3, pc, #184	; (adr r3, 8009e60 <_strtod_l+0xbe0>)
 8009da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dac:	4640      	mov	r0, r8
 8009dae:	4649      	mov	r1, r9
 8009db0:	f7f6 fea6 	bl	8000b00 <__aeabi_dcmple>
 8009db4:	b1a0      	cbz	r0, 8009de0 <_strtod_l+0xb60>
 8009db6:	4649      	mov	r1, r9
 8009db8:	4640      	mov	r0, r8
 8009dba:	f7f6 fefd 	bl	8000bb8 <__aeabi_d2uiz>
 8009dbe:	2801      	cmp	r0, #1
 8009dc0:	bf38      	it	cc
 8009dc2:	2001      	movcc	r0, #1
 8009dc4:	f7f6 fba6 	bl	8000514 <__aeabi_ui2d>
 8009dc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009dca:	4680      	mov	r8, r0
 8009dcc:	4689      	mov	r9, r1
 8009dce:	bb23      	cbnz	r3, 8009e1a <_strtod_l+0xb9a>
 8009dd0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009dd4:	9010      	str	r0, [sp, #64]	; 0x40
 8009dd6:	9311      	str	r3, [sp, #68]	; 0x44
 8009dd8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009ddc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009de0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009de2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009de4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009de8:	1a9b      	subs	r3, r3, r2
 8009dea:	9309      	str	r3, [sp, #36]	; 0x24
 8009dec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009df0:	eeb0 0a48 	vmov.f32	s0, s16
 8009df4:	eef0 0a68 	vmov.f32	s1, s17
 8009df8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009dfc:	f002 fa92 	bl	800c324 <__ulp>
 8009e00:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009e04:	ec53 2b10 	vmov	r2, r3, d0
 8009e08:	f7f6 fbfe 	bl	8000608 <__aeabi_dmul>
 8009e0c:	ec53 2b18 	vmov	r2, r3, d8
 8009e10:	f7f6 fa44 	bl	800029c <__adddf3>
 8009e14:	4682      	mov	sl, r0
 8009e16:	468b      	mov	fp, r1
 8009e18:	e78d      	b.n	8009d36 <_strtod_l+0xab6>
 8009e1a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009e1e:	e7db      	b.n	8009dd8 <_strtod_l+0xb58>
 8009e20:	a311      	add	r3, pc, #68	; (adr r3, 8009e68 <_strtod_l+0xbe8>)
 8009e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e26:	f7f6 fe61 	bl	8000aec <__aeabi_dcmplt>
 8009e2a:	e7b2      	b.n	8009d92 <_strtod_l+0xb12>
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	930a      	str	r3, [sp, #40]	; 0x28
 8009e30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009e32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e34:	6013      	str	r3, [r2, #0]
 8009e36:	f7ff ba6b 	b.w	8009310 <_strtod_l+0x90>
 8009e3a:	2a65      	cmp	r2, #101	; 0x65
 8009e3c:	f43f ab5f 	beq.w	80094fe <_strtod_l+0x27e>
 8009e40:	2a45      	cmp	r2, #69	; 0x45
 8009e42:	f43f ab5c 	beq.w	80094fe <_strtod_l+0x27e>
 8009e46:	2301      	movs	r3, #1
 8009e48:	f7ff bb94 	b.w	8009574 <_strtod_l+0x2f4>
 8009e4c:	f3af 8000 	nop.w
 8009e50:	94a03595 	.word	0x94a03595
 8009e54:	3fdfffff 	.word	0x3fdfffff
 8009e58:	35afe535 	.word	0x35afe535
 8009e5c:	3fe00000 	.word	0x3fe00000
 8009e60:	ffc00000 	.word	0xffc00000
 8009e64:	41dfffff 	.word	0x41dfffff
 8009e68:	94a03595 	.word	0x94a03595
 8009e6c:	3fcfffff 	.word	0x3fcfffff
 8009e70:	3ff00000 	.word	0x3ff00000
 8009e74:	7ff00000 	.word	0x7ff00000
 8009e78:	7fe00000 	.word	0x7fe00000
 8009e7c:	7c9fffff 	.word	0x7c9fffff
 8009e80:	3fe00000 	.word	0x3fe00000
 8009e84:	bff00000 	.word	0xbff00000
 8009e88:	7fefffff 	.word	0x7fefffff

08009e8c <strtof>:
 8009e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e90:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8009f40 <strtof+0xb4>
 8009e94:	4b26      	ldr	r3, [pc, #152]	; (8009f30 <strtof+0xa4>)
 8009e96:	460a      	mov	r2, r1
 8009e98:	ed2d 8b02 	vpush	{d8}
 8009e9c:	4601      	mov	r1, r0
 8009e9e:	f8d8 0000 	ldr.w	r0, [r8]
 8009ea2:	f7ff f9ed 	bl	8009280 <_strtod_l>
 8009ea6:	ec55 4b10 	vmov	r4, r5, d0
 8009eaa:	ee10 2a10 	vmov	r2, s0
 8009eae:	ee10 0a10 	vmov	r0, s0
 8009eb2:	462b      	mov	r3, r5
 8009eb4:	4629      	mov	r1, r5
 8009eb6:	f7f6 fe41 	bl	8000b3c <__aeabi_dcmpun>
 8009eba:	b190      	cbz	r0, 8009ee2 <strtof+0x56>
 8009ebc:	2d00      	cmp	r5, #0
 8009ebe:	481d      	ldr	r0, [pc, #116]	; (8009f34 <strtof+0xa8>)
 8009ec0:	da09      	bge.n	8009ed6 <strtof+0x4a>
 8009ec2:	f002 fe65 	bl	800cb90 <nanf>
 8009ec6:	eeb1 8a40 	vneg.f32	s16, s0
 8009eca:	eeb0 0a48 	vmov.f32	s0, s16
 8009ece:	ecbd 8b02 	vpop	{d8}
 8009ed2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ed6:	ecbd 8b02 	vpop	{d8}
 8009eda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ede:	f002 be57 	b.w	800cb90 <nanf>
 8009ee2:	4620      	mov	r0, r4
 8009ee4:	4629      	mov	r1, r5
 8009ee6:	f7f6 fe87 	bl	8000bf8 <__aeabi_d2f>
 8009eea:	ee08 0a10 	vmov	s16, r0
 8009eee:	eddf 7a12 	vldr	s15, [pc, #72]	; 8009f38 <strtof+0xac>
 8009ef2:	eeb0 7ac8 	vabs.f32	s14, s16
 8009ef6:	eeb4 7a67 	vcmp.f32	s14, s15
 8009efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009efe:	dde4      	ble.n	8009eca <strtof+0x3e>
 8009f00:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8009f04:	4b0d      	ldr	r3, [pc, #52]	; (8009f3c <strtof+0xb0>)
 8009f06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009f0a:	4620      	mov	r0, r4
 8009f0c:	4639      	mov	r1, r7
 8009f0e:	f7f6 fe15 	bl	8000b3c <__aeabi_dcmpun>
 8009f12:	b940      	cbnz	r0, 8009f26 <strtof+0x9a>
 8009f14:	4b09      	ldr	r3, [pc, #36]	; (8009f3c <strtof+0xb0>)
 8009f16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009f1a:	4620      	mov	r0, r4
 8009f1c:	4639      	mov	r1, r7
 8009f1e:	f7f6 fdef 	bl	8000b00 <__aeabi_dcmple>
 8009f22:	2800      	cmp	r0, #0
 8009f24:	d0d1      	beq.n	8009eca <strtof+0x3e>
 8009f26:	f8d8 3000 	ldr.w	r3, [r8]
 8009f2a:	2222      	movs	r2, #34	; 0x22
 8009f2c:	601a      	str	r2, [r3, #0]
 8009f2e:	e7cc      	b.n	8009eca <strtof+0x3e>
 8009f30:	20000118 	.word	0x20000118
 8009f34:	0800d5c3 	.word	0x0800d5c3
 8009f38:	7f7fffff 	.word	0x7f7fffff
 8009f3c:	7fefffff 	.word	0x7fefffff
 8009f40:	200000b0 	.word	0x200000b0

08009f44 <_strtol_l.constprop.0>:
 8009f44:	2b01      	cmp	r3, #1
 8009f46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f4a:	d001      	beq.n	8009f50 <_strtol_l.constprop.0+0xc>
 8009f4c:	2b24      	cmp	r3, #36	; 0x24
 8009f4e:	d906      	bls.n	8009f5e <_strtol_l.constprop.0+0x1a>
 8009f50:	f7fe fb60 	bl	8008614 <__errno>
 8009f54:	2316      	movs	r3, #22
 8009f56:	6003      	str	r3, [r0, #0]
 8009f58:	2000      	movs	r0, #0
 8009f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f5e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a044 <_strtol_l.constprop.0+0x100>
 8009f62:	460d      	mov	r5, r1
 8009f64:	462e      	mov	r6, r5
 8009f66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f6a:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009f6e:	f017 0708 	ands.w	r7, r7, #8
 8009f72:	d1f7      	bne.n	8009f64 <_strtol_l.constprop.0+0x20>
 8009f74:	2c2d      	cmp	r4, #45	; 0x2d
 8009f76:	d132      	bne.n	8009fde <_strtol_l.constprop.0+0x9a>
 8009f78:	782c      	ldrb	r4, [r5, #0]
 8009f7a:	2701      	movs	r7, #1
 8009f7c:	1cb5      	adds	r5, r6, #2
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d05b      	beq.n	800a03a <_strtol_l.constprop.0+0xf6>
 8009f82:	2b10      	cmp	r3, #16
 8009f84:	d109      	bne.n	8009f9a <_strtol_l.constprop.0+0x56>
 8009f86:	2c30      	cmp	r4, #48	; 0x30
 8009f88:	d107      	bne.n	8009f9a <_strtol_l.constprop.0+0x56>
 8009f8a:	782c      	ldrb	r4, [r5, #0]
 8009f8c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009f90:	2c58      	cmp	r4, #88	; 0x58
 8009f92:	d14d      	bne.n	800a030 <_strtol_l.constprop.0+0xec>
 8009f94:	786c      	ldrb	r4, [r5, #1]
 8009f96:	2310      	movs	r3, #16
 8009f98:	3502      	adds	r5, #2
 8009f9a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009f9e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8009fa2:	f04f 0c00 	mov.w	ip, #0
 8009fa6:	fbb8 f9f3 	udiv	r9, r8, r3
 8009faa:	4666      	mov	r6, ip
 8009fac:	fb03 8a19 	mls	sl, r3, r9, r8
 8009fb0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009fb4:	f1be 0f09 	cmp.w	lr, #9
 8009fb8:	d816      	bhi.n	8009fe8 <_strtol_l.constprop.0+0xa4>
 8009fba:	4674      	mov	r4, lr
 8009fbc:	42a3      	cmp	r3, r4
 8009fbe:	dd24      	ble.n	800a00a <_strtol_l.constprop.0+0xc6>
 8009fc0:	f1bc 0f00 	cmp.w	ip, #0
 8009fc4:	db1e      	blt.n	800a004 <_strtol_l.constprop.0+0xc0>
 8009fc6:	45b1      	cmp	r9, r6
 8009fc8:	d31c      	bcc.n	800a004 <_strtol_l.constprop.0+0xc0>
 8009fca:	d101      	bne.n	8009fd0 <_strtol_l.constprop.0+0x8c>
 8009fcc:	45a2      	cmp	sl, r4
 8009fce:	db19      	blt.n	800a004 <_strtol_l.constprop.0+0xc0>
 8009fd0:	fb06 4603 	mla	r6, r6, r3, r4
 8009fd4:	f04f 0c01 	mov.w	ip, #1
 8009fd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009fdc:	e7e8      	b.n	8009fb0 <_strtol_l.constprop.0+0x6c>
 8009fde:	2c2b      	cmp	r4, #43	; 0x2b
 8009fe0:	bf04      	itt	eq
 8009fe2:	782c      	ldrbeq	r4, [r5, #0]
 8009fe4:	1cb5      	addeq	r5, r6, #2
 8009fe6:	e7ca      	b.n	8009f7e <_strtol_l.constprop.0+0x3a>
 8009fe8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009fec:	f1be 0f19 	cmp.w	lr, #25
 8009ff0:	d801      	bhi.n	8009ff6 <_strtol_l.constprop.0+0xb2>
 8009ff2:	3c37      	subs	r4, #55	; 0x37
 8009ff4:	e7e2      	b.n	8009fbc <_strtol_l.constprop.0+0x78>
 8009ff6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009ffa:	f1be 0f19 	cmp.w	lr, #25
 8009ffe:	d804      	bhi.n	800a00a <_strtol_l.constprop.0+0xc6>
 800a000:	3c57      	subs	r4, #87	; 0x57
 800a002:	e7db      	b.n	8009fbc <_strtol_l.constprop.0+0x78>
 800a004:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800a008:	e7e6      	b.n	8009fd8 <_strtol_l.constprop.0+0x94>
 800a00a:	f1bc 0f00 	cmp.w	ip, #0
 800a00e:	da05      	bge.n	800a01c <_strtol_l.constprop.0+0xd8>
 800a010:	2322      	movs	r3, #34	; 0x22
 800a012:	6003      	str	r3, [r0, #0]
 800a014:	4646      	mov	r6, r8
 800a016:	b942      	cbnz	r2, 800a02a <_strtol_l.constprop.0+0xe6>
 800a018:	4630      	mov	r0, r6
 800a01a:	e79e      	b.n	8009f5a <_strtol_l.constprop.0+0x16>
 800a01c:	b107      	cbz	r7, 800a020 <_strtol_l.constprop.0+0xdc>
 800a01e:	4276      	negs	r6, r6
 800a020:	2a00      	cmp	r2, #0
 800a022:	d0f9      	beq.n	800a018 <_strtol_l.constprop.0+0xd4>
 800a024:	f1bc 0f00 	cmp.w	ip, #0
 800a028:	d000      	beq.n	800a02c <_strtol_l.constprop.0+0xe8>
 800a02a:	1e69      	subs	r1, r5, #1
 800a02c:	6011      	str	r1, [r2, #0]
 800a02e:	e7f3      	b.n	800a018 <_strtol_l.constprop.0+0xd4>
 800a030:	2430      	movs	r4, #48	; 0x30
 800a032:	2b00      	cmp	r3, #0
 800a034:	d1b1      	bne.n	8009f9a <_strtol_l.constprop.0+0x56>
 800a036:	2308      	movs	r3, #8
 800a038:	e7af      	b.n	8009f9a <_strtol_l.constprop.0+0x56>
 800a03a:	2c30      	cmp	r4, #48	; 0x30
 800a03c:	d0a5      	beq.n	8009f8a <_strtol_l.constprop.0+0x46>
 800a03e:	230a      	movs	r3, #10
 800a040:	e7ab      	b.n	8009f9a <_strtol_l.constprop.0+0x56>
 800a042:	bf00      	nop
 800a044:	0800d3fd 	.word	0x0800d3fd

0800a048 <strtol>:
 800a048:	4613      	mov	r3, r2
 800a04a:	460a      	mov	r2, r1
 800a04c:	4601      	mov	r1, r0
 800a04e:	4802      	ldr	r0, [pc, #8]	; (800a058 <strtol+0x10>)
 800a050:	6800      	ldr	r0, [r0, #0]
 800a052:	f7ff bf77 	b.w	8009f44 <_strtol_l.constprop.0>
 800a056:	bf00      	nop
 800a058:	200000b0 	.word	0x200000b0

0800a05c <_strtoll_l.constprop.0>:
 800a05c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a060:	b085      	sub	sp, #20
 800a062:	4688      	mov	r8, r1
 800a064:	9201      	str	r2, [sp, #4]
 800a066:	4a47      	ldr	r2, [pc, #284]	; (800a184 <_strtoll_l.constprop.0+0x128>)
 800a068:	9003      	str	r0, [sp, #12]
 800a06a:	461e      	mov	r6, r3
 800a06c:	460d      	mov	r5, r1
 800a06e:	462b      	mov	r3, r5
 800a070:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a074:	5ca7      	ldrb	r7, [r4, r2]
 800a076:	f017 0708 	ands.w	r7, r7, #8
 800a07a:	d1f8      	bne.n	800a06e <_strtoll_l.constprop.0+0x12>
 800a07c:	2c2d      	cmp	r4, #45	; 0x2d
 800a07e:	d147      	bne.n	800a110 <_strtoll_l.constprop.0+0xb4>
 800a080:	782c      	ldrb	r4, [r5, #0]
 800a082:	2701      	movs	r7, #1
 800a084:	1c9d      	adds	r5, r3, #2
 800a086:	2e00      	cmp	r6, #0
 800a088:	d077      	beq.n	800a17a <_strtoll_l.constprop.0+0x11e>
 800a08a:	2e10      	cmp	r6, #16
 800a08c:	d109      	bne.n	800a0a2 <_strtoll_l.constprop.0+0x46>
 800a08e:	2c30      	cmp	r4, #48	; 0x30
 800a090:	d107      	bne.n	800a0a2 <_strtoll_l.constprop.0+0x46>
 800a092:	782b      	ldrb	r3, [r5, #0]
 800a094:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a098:	2b58      	cmp	r3, #88	; 0x58
 800a09a:	d169      	bne.n	800a170 <_strtoll_l.constprop.0+0x114>
 800a09c:	786c      	ldrb	r4, [r5, #1]
 800a09e:	2610      	movs	r6, #16
 800a0a0:	3502      	adds	r5, #2
 800a0a2:	f107 4a00 	add.w	sl, r7, #2147483648	; 0x80000000
 800a0a6:	f107 3bff 	add.w	fp, r7, #4294967295	; 0xffffffff
 800a0aa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a0ae:	ea4f 79e6 	mov.w	r9, r6, asr #31
 800a0b2:	4632      	mov	r2, r6
 800a0b4:	464b      	mov	r3, r9
 800a0b6:	4658      	mov	r0, fp
 800a0b8:	4651      	mov	r1, sl
 800a0ba:	f7f6 fded 	bl	8000c98 <__aeabi_uldivmod>
 800a0be:	2300      	movs	r3, #0
 800a0c0:	9202      	str	r2, [sp, #8]
 800a0c2:	468c      	mov	ip, r1
 800a0c4:	4602      	mov	r2, r0
 800a0c6:	4619      	mov	r1, r3
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a0ce:	f1be 0f09 	cmp.w	lr, #9
 800a0d2:	d822      	bhi.n	800a11a <_strtoll_l.constprop.0+0xbe>
 800a0d4:	4674      	mov	r4, lr
 800a0d6:	42a6      	cmp	r6, r4
 800a0d8:	dd30      	ble.n	800a13c <_strtoll_l.constprop.0+0xe0>
 800a0da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a0de:	d014      	beq.n	800a10a <_strtoll_l.constprop.0+0xae>
 800a0e0:	4282      	cmp	r2, r0
 800a0e2:	eb7c 0301 	sbcs.w	r3, ip, r1
 800a0e6:	d326      	bcc.n	800a136 <_strtoll_l.constprop.0+0xda>
 800a0e8:	458c      	cmp	ip, r1
 800a0ea:	bf08      	it	eq
 800a0ec:	4282      	cmpeq	r2, r0
 800a0ee:	d102      	bne.n	800a0f6 <_strtoll_l.constprop.0+0x9a>
 800a0f0:	9b02      	ldr	r3, [sp, #8]
 800a0f2:	42a3      	cmp	r3, r4
 800a0f4:	db1f      	blt.n	800a136 <_strtoll_l.constprop.0+0xda>
 800a0f6:	4371      	muls	r1, r6
 800a0f8:	fb00 1109 	mla	r1, r0, r9, r1
 800a0fc:	fba6 0300 	umull	r0, r3, r6, r0
 800a100:	4419      	add	r1, r3
 800a102:	1820      	adds	r0, r4, r0
 800a104:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800a108:	2301      	movs	r3, #1
 800a10a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a10e:	e7dc      	b.n	800a0ca <_strtoll_l.constprop.0+0x6e>
 800a110:	2c2b      	cmp	r4, #43	; 0x2b
 800a112:	bf04      	itt	eq
 800a114:	782c      	ldrbeq	r4, [r5, #0]
 800a116:	1c9d      	addeq	r5, r3, #2
 800a118:	e7b5      	b.n	800a086 <_strtoll_l.constprop.0+0x2a>
 800a11a:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a11e:	f1be 0f19 	cmp.w	lr, #25
 800a122:	d801      	bhi.n	800a128 <_strtoll_l.constprop.0+0xcc>
 800a124:	3c37      	subs	r4, #55	; 0x37
 800a126:	e7d6      	b.n	800a0d6 <_strtoll_l.constprop.0+0x7a>
 800a128:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a12c:	f1be 0f19 	cmp.w	lr, #25
 800a130:	d804      	bhi.n	800a13c <_strtoll_l.constprop.0+0xe0>
 800a132:	3c57      	subs	r4, #87	; 0x57
 800a134:	e7cf      	b.n	800a0d6 <_strtoll_l.constprop.0+0x7a>
 800a136:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a13a:	e7e6      	b.n	800a10a <_strtoll_l.constprop.0+0xae>
 800a13c:	1c5a      	adds	r2, r3, #1
 800a13e:	d109      	bne.n	800a154 <_strtoll_l.constprop.0+0xf8>
 800a140:	9a03      	ldr	r2, [sp, #12]
 800a142:	2322      	movs	r3, #34	; 0x22
 800a144:	6013      	str	r3, [r2, #0]
 800a146:	9b01      	ldr	r3, [sp, #4]
 800a148:	4658      	mov	r0, fp
 800a14a:	4651      	mov	r1, sl
 800a14c:	b953      	cbnz	r3, 800a164 <_strtoll_l.constprop.0+0x108>
 800a14e:	b005      	add	sp, #20
 800a150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a154:	b117      	cbz	r7, 800a15c <_strtoll_l.constprop.0+0x100>
 800a156:	4240      	negs	r0, r0
 800a158:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800a15c:	9a01      	ldr	r2, [sp, #4]
 800a15e:	2a00      	cmp	r2, #0
 800a160:	d0f5      	beq.n	800a14e <_strtoll_l.constprop.0+0xf2>
 800a162:	b10b      	cbz	r3, 800a168 <_strtoll_l.constprop.0+0x10c>
 800a164:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800a168:	9b01      	ldr	r3, [sp, #4]
 800a16a:	f8c3 8000 	str.w	r8, [r3]
 800a16e:	e7ee      	b.n	800a14e <_strtoll_l.constprop.0+0xf2>
 800a170:	2430      	movs	r4, #48	; 0x30
 800a172:	2e00      	cmp	r6, #0
 800a174:	d195      	bne.n	800a0a2 <_strtoll_l.constprop.0+0x46>
 800a176:	2608      	movs	r6, #8
 800a178:	e793      	b.n	800a0a2 <_strtoll_l.constprop.0+0x46>
 800a17a:	2c30      	cmp	r4, #48	; 0x30
 800a17c:	d089      	beq.n	800a092 <_strtoll_l.constprop.0+0x36>
 800a17e:	260a      	movs	r6, #10
 800a180:	e78f      	b.n	800a0a2 <_strtoll_l.constprop.0+0x46>
 800a182:	bf00      	nop
 800a184:	0800d3fd 	.word	0x0800d3fd

0800a188 <strtoll>:
 800a188:	4613      	mov	r3, r2
 800a18a:	460a      	mov	r2, r1
 800a18c:	4601      	mov	r1, r0
 800a18e:	4802      	ldr	r0, [pc, #8]	; (800a198 <strtoll+0x10>)
 800a190:	6800      	ldr	r0, [r0, #0]
 800a192:	f7ff bf63 	b.w	800a05c <_strtoll_l.constprop.0>
 800a196:	bf00      	nop
 800a198:	200000b0 	.word	0x200000b0

0800a19c <__swbuf_r>:
 800a19c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a19e:	460e      	mov	r6, r1
 800a1a0:	4614      	mov	r4, r2
 800a1a2:	4605      	mov	r5, r0
 800a1a4:	b118      	cbz	r0, 800a1ae <__swbuf_r+0x12>
 800a1a6:	6983      	ldr	r3, [r0, #24]
 800a1a8:	b90b      	cbnz	r3, 800a1ae <__swbuf_r+0x12>
 800a1aa:	f001 f88d 	bl	800b2c8 <__sinit>
 800a1ae:	4b21      	ldr	r3, [pc, #132]	; (800a234 <__swbuf_r+0x98>)
 800a1b0:	429c      	cmp	r4, r3
 800a1b2:	d12b      	bne.n	800a20c <__swbuf_r+0x70>
 800a1b4:	686c      	ldr	r4, [r5, #4]
 800a1b6:	69a3      	ldr	r3, [r4, #24]
 800a1b8:	60a3      	str	r3, [r4, #8]
 800a1ba:	89a3      	ldrh	r3, [r4, #12]
 800a1bc:	071a      	lsls	r2, r3, #28
 800a1be:	d52f      	bpl.n	800a220 <__swbuf_r+0x84>
 800a1c0:	6923      	ldr	r3, [r4, #16]
 800a1c2:	b36b      	cbz	r3, 800a220 <__swbuf_r+0x84>
 800a1c4:	6923      	ldr	r3, [r4, #16]
 800a1c6:	6820      	ldr	r0, [r4, #0]
 800a1c8:	1ac0      	subs	r0, r0, r3
 800a1ca:	6963      	ldr	r3, [r4, #20]
 800a1cc:	b2f6      	uxtb	r6, r6
 800a1ce:	4283      	cmp	r3, r0
 800a1d0:	4637      	mov	r7, r6
 800a1d2:	dc04      	bgt.n	800a1de <__swbuf_r+0x42>
 800a1d4:	4621      	mov	r1, r4
 800a1d6:	4628      	mov	r0, r5
 800a1d8:	f000 ffe2 	bl	800b1a0 <_fflush_r>
 800a1dc:	bb30      	cbnz	r0, 800a22c <__swbuf_r+0x90>
 800a1de:	68a3      	ldr	r3, [r4, #8]
 800a1e0:	3b01      	subs	r3, #1
 800a1e2:	60a3      	str	r3, [r4, #8]
 800a1e4:	6823      	ldr	r3, [r4, #0]
 800a1e6:	1c5a      	adds	r2, r3, #1
 800a1e8:	6022      	str	r2, [r4, #0]
 800a1ea:	701e      	strb	r6, [r3, #0]
 800a1ec:	6963      	ldr	r3, [r4, #20]
 800a1ee:	3001      	adds	r0, #1
 800a1f0:	4283      	cmp	r3, r0
 800a1f2:	d004      	beq.n	800a1fe <__swbuf_r+0x62>
 800a1f4:	89a3      	ldrh	r3, [r4, #12]
 800a1f6:	07db      	lsls	r3, r3, #31
 800a1f8:	d506      	bpl.n	800a208 <__swbuf_r+0x6c>
 800a1fa:	2e0a      	cmp	r6, #10
 800a1fc:	d104      	bne.n	800a208 <__swbuf_r+0x6c>
 800a1fe:	4621      	mov	r1, r4
 800a200:	4628      	mov	r0, r5
 800a202:	f000 ffcd 	bl	800b1a0 <_fflush_r>
 800a206:	b988      	cbnz	r0, 800a22c <__swbuf_r+0x90>
 800a208:	4638      	mov	r0, r7
 800a20a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a20c:	4b0a      	ldr	r3, [pc, #40]	; (800a238 <__swbuf_r+0x9c>)
 800a20e:	429c      	cmp	r4, r3
 800a210:	d101      	bne.n	800a216 <__swbuf_r+0x7a>
 800a212:	68ac      	ldr	r4, [r5, #8]
 800a214:	e7cf      	b.n	800a1b6 <__swbuf_r+0x1a>
 800a216:	4b09      	ldr	r3, [pc, #36]	; (800a23c <__swbuf_r+0xa0>)
 800a218:	429c      	cmp	r4, r3
 800a21a:	bf08      	it	eq
 800a21c:	68ec      	ldreq	r4, [r5, #12]
 800a21e:	e7ca      	b.n	800a1b6 <__swbuf_r+0x1a>
 800a220:	4621      	mov	r1, r4
 800a222:	4628      	mov	r0, r5
 800a224:	f000 f81e 	bl	800a264 <__swsetup_r>
 800a228:	2800      	cmp	r0, #0
 800a22a:	d0cb      	beq.n	800a1c4 <__swbuf_r+0x28>
 800a22c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a230:	e7ea      	b.n	800a208 <__swbuf_r+0x6c>
 800a232:	bf00      	nop
 800a234:	0800d674 	.word	0x0800d674
 800a238:	0800d694 	.word	0x0800d694
 800a23c:	0800d654 	.word	0x0800d654

0800a240 <_write_r>:
 800a240:	b538      	push	{r3, r4, r5, lr}
 800a242:	4d07      	ldr	r5, [pc, #28]	; (800a260 <_write_r+0x20>)
 800a244:	4604      	mov	r4, r0
 800a246:	4608      	mov	r0, r1
 800a248:	4611      	mov	r1, r2
 800a24a:	2200      	movs	r2, #0
 800a24c:	602a      	str	r2, [r5, #0]
 800a24e:	461a      	mov	r2, r3
 800a250:	f7f9 ff91 	bl	8004176 <_write>
 800a254:	1c43      	adds	r3, r0, #1
 800a256:	d102      	bne.n	800a25e <_write_r+0x1e>
 800a258:	682b      	ldr	r3, [r5, #0]
 800a25a:	b103      	cbz	r3, 800a25e <_write_r+0x1e>
 800a25c:	6023      	str	r3, [r4, #0]
 800a25e:	bd38      	pop	{r3, r4, r5, pc}
 800a260:	20000f04 	.word	0x20000f04

0800a264 <__swsetup_r>:
 800a264:	4b32      	ldr	r3, [pc, #200]	; (800a330 <__swsetup_r+0xcc>)
 800a266:	b570      	push	{r4, r5, r6, lr}
 800a268:	681d      	ldr	r5, [r3, #0]
 800a26a:	4606      	mov	r6, r0
 800a26c:	460c      	mov	r4, r1
 800a26e:	b125      	cbz	r5, 800a27a <__swsetup_r+0x16>
 800a270:	69ab      	ldr	r3, [r5, #24]
 800a272:	b913      	cbnz	r3, 800a27a <__swsetup_r+0x16>
 800a274:	4628      	mov	r0, r5
 800a276:	f001 f827 	bl	800b2c8 <__sinit>
 800a27a:	4b2e      	ldr	r3, [pc, #184]	; (800a334 <__swsetup_r+0xd0>)
 800a27c:	429c      	cmp	r4, r3
 800a27e:	d10f      	bne.n	800a2a0 <__swsetup_r+0x3c>
 800a280:	686c      	ldr	r4, [r5, #4]
 800a282:	89a3      	ldrh	r3, [r4, #12]
 800a284:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a288:	0719      	lsls	r1, r3, #28
 800a28a:	d42c      	bmi.n	800a2e6 <__swsetup_r+0x82>
 800a28c:	06dd      	lsls	r5, r3, #27
 800a28e:	d411      	bmi.n	800a2b4 <__swsetup_r+0x50>
 800a290:	2309      	movs	r3, #9
 800a292:	6033      	str	r3, [r6, #0]
 800a294:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a298:	81a3      	strh	r3, [r4, #12]
 800a29a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a29e:	e03e      	b.n	800a31e <__swsetup_r+0xba>
 800a2a0:	4b25      	ldr	r3, [pc, #148]	; (800a338 <__swsetup_r+0xd4>)
 800a2a2:	429c      	cmp	r4, r3
 800a2a4:	d101      	bne.n	800a2aa <__swsetup_r+0x46>
 800a2a6:	68ac      	ldr	r4, [r5, #8]
 800a2a8:	e7eb      	b.n	800a282 <__swsetup_r+0x1e>
 800a2aa:	4b24      	ldr	r3, [pc, #144]	; (800a33c <__swsetup_r+0xd8>)
 800a2ac:	429c      	cmp	r4, r3
 800a2ae:	bf08      	it	eq
 800a2b0:	68ec      	ldreq	r4, [r5, #12]
 800a2b2:	e7e6      	b.n	800a282 <__swsetup_r+0x1e>
 800a2b4:	0758      	lsls	r0, r3, #29
 800a2b6:	d512      	bpl.n	800a2de <__swsetup_r+0x7a>
 800a2b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a2ba:	b141      	cbz	r1, 800a2ce <__swsetup_r+0x6a>
 800a2bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a2c0:	4299      	cmp	r1, r3
 800a2c2:	d002      	beq.n	800a2ca <__swsetup_r+0x66>
 800a2c4:	4630      	mov	r0, r6
 800a2c6:	f7fe f9ed 	bl	80086a4 <_free_r>
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	6363      	str	r3, [r4, #52]	; 0x34
 800a2ce:	89a3      	ldrh	r3, [r4, #12]
 800a2d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a2d4:	81a3      	strh	r3, [r4, #12]
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	6063      	str	r3, [r4, #4]
 800a2da:	6923      	ldr	r3, [r4, #16]
 800a2dc:	6023      	str	r3, [r4, #0]
 800a2de:	89a3      	ldrh	r3, [r4, #12]
 800a2e0:	f043 0308 	orr.w	r3, r3, #8
 800a2e4:	81a3      	strh	r3, [r4, #12]
 800a2e6:	6923      	ldr	r3, [r4, #16]
 800a2e8:	b94b      	cbnz	r3, 800a2fe <__swsetup_r+0x9a>
 800a2ea:	89a3      	ldrh	r3, [r4, #12]
 800a2ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a2f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2f4:	d003      	beq.n	800a2fe <__swsetup_r+0x9a>
 800a2f6:	4621      	mov	r1, r4
 800a2f8:	4630      	mov	r0, r6
 800a2fa:	f001 fc43 	bl	800bb84 <__smakebuf_r>
 800a2fe:	89a0      	ldrh	r0, [r4, #12]
 800a300:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a304:	f010 0301 	ands.w	r3, r0, #1
 800a308:	d00a      	beq.n	800a320 <__swsetup_r+0xbc>
 800a30a:	2300      	movs	r3, #0
 800a30c:	60a3      	str	r3, [r4, #8]
 800a30e:	6963      	ldr	r3, [r4, #20]
 800a310:	425b      	negs	r3, r3
 800a312:	61a3      	str	r3, [r4, #24]
 800a314:	6923      	ldr	r3, [r4, #16]
 800a316:	b943      	cbnz	r3, 800a32a <__swsetup_r+0xc6>
 800a318:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a31c:	d1ba      	bne.n	800a294 <__swsetup_r+0x30>
 800a31e:	bd70      	pop	{r4, r5, r6, pc}
 800a320:	0781      	lsls	r1, r0, #30
 800a322:	bf58      	it	pl
 800a324:	6963      	ldrpl	r3, [r4, #20]
 800a326:	60a3      	str	r3, [r4, #8]
 800a328:	e7f4      	b.n	800a314 <__swsetup_r+0xb0>
 800a32a:	2000      	movs	r0, #0
 800a32c:	e7f7      	b.n	800a31e <__swsetup_r+0xba>
 800a32e:	bf00      	nop
 800a330:	200000b0 	.word	0x200000b0
 800a334:	0800d674 	.word	0x0800d674
 800a338:	0800d694 	.word	0x0800d694
 800a33c:	0800d654 	.word	0x0800d654

0800a340 <__assert_func>:
 800a340:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a342:	4614      	mov	r4, r2
 800a344:	461a      	mov	r2, r3
 800a346:	4b09      	ldr	r3, [pc, #36]	; (800a36c <__assert_func+0x2c>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	4605      	mov	r5, r0
 800a34c:	68d8      	ldr	r0, [r3, #12]
 800a34e:	b14c      	cbz	r4, 800a364 <__assert_func+0x24>
 800a350:	4b07      	ldr	r3, [pc, #28]	; (800a370 <__assert_func+0x30>)
 800a352:	9100      	str	r1, [sp, #0]
 800a354:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a358:	4906      	ldr	r1, [pc, #24]	; (800a374 <__assert_func+0x34>)
 800a35a:	462b      	mov	r3, r5
 800a35c:	f001 f832 	bl	800b3c4 <fiprintf>
 800a360:	f002 fc29 	bl	800cbb6 <abort>
 800a364:	4b04      	ldr	r3, [pc, #16]	; (800a378 <__assert_func+0x38>)
 800a366:	461c      	mov	r4, r3
 800a368:	e7f3      	b.n	800a352 <__assert_func+0x12>
 800a36a:	bf00      	nop
 800a36c:	200000b0 	.word	0x200000b0
 800a370:	0800d588 	.word	0x0800d588
 800a374:	0800d595 	.word	0x0800d595
 800a378:	0800d5c3 	.word	0x0800d5c3

0800a37c <_close_r>:
 800a37c:	b538      	push	{r3, r4, r5, lr}
 800a37e:	4d06      	ldr	r5, [pc, #24]	; (800a398 <_close_r+0x1c>)
 800a380:	2300      	movs	r3, #0
 800a382:	4604      	mov	r4, r0
 800a384:	4608      	mov	r0, r1
 800a386:	602b      	str	r3, [r5, #0]
 800a388:	f7f9 ff11 	bl	80041ae <_close>
 800a38c:	1c43      	adds	r3, r0, #1
 800a38e:	d102      	bne.n	800a396 <_close_r+0x1a>
 800a390:	682b      	ldr	r3, [r5, #0]
 800a392:	b103      	cbz	r3, 800a396 <_close_r+0x1a>
 800a394:	6023      	str	r3, [r4, #0]
 800a396:	bd38      	pop	{r3, r4, r5, pc}
 800a398:	20000f04 	.word	0x20000f04

0800a39c <quorem>:
 800a39c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3a0:	6903      	ldr	r3, [r0, #16]
 800a3a2:	690c      	ldr	r4, [r1, #16]
 800a3a4:	42a3      	cmp	r3, r4
 800a3a6:	4607      	mov	r7, r0
 800a3a8:	f2c0 8081 	blt.w	800a4ae <quorem+0x112>
 800a3ac:	3c01      	subs	r4, #1
 800a3ae:	f101 0814 	add.w	r8, r1, #20
 800a3b2:	f100 0514 	add.w	r5, r0, #20
 800a3b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a3ba:	9301      	str	r3, [sp, #4]
 800a3bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a3c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a3cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a3d0:	fbb2 f6f3 	udiv	r6, r2, r3
 800a3d4:	d331      	bcc.n	800a43a <quorem+0x9e>
 800a3d6:	f04f 0e00 	mov.w	lr, #0
 800a3da:	4640      	mov	r0, r8
 800a3dc:	46ac      	mov	ip, r5
 800a3de:	46f2      	mov	sl, lr
 800a3e0:	f850 2b04 	ldr.w	r2, [r0], #4
 800a3e4:	b293      	uxth	r3, r2
 800a3e6:	fb06 e303 	mla	r3, r6, r3, lr
 800a3ea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a3ee:	b29b      	uxth	r3, r3
 800a3f0:	ebaa 0303 	sub.w	r3, sl, r3
 800a3f4:	f8dc a000 	ldr.w	sl, [ip]
 800a3f8:	0c12      	lsrs	r2, r2, #16
 800a3fa:	fa13 f38a 	uxtah	r3, r3, sl
 800a3fe:	fb06 e202 	mla	r2, r6, r2, lr
 800a402:	9300      	str	r3, [sp, #0]
 800a404:	9b00      	ldr	r3, [sp, #0]
 800a406:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a40a:	b292      	uxth	r2, r2
 800a40c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a410:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a414:	f8bd 3000 	ldrh.w	r3, [sp]
 800a418:	4581      	cmp	r9, r0
 800a41a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a41e:	f84c 3b04 	str.w	r3, [ip], #4
 800a422:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a426:	d2db      	bcs.n	800a3e0 <quorem+0x44>
 800a428:	f855 300b 	ldr.w	r3, [r5, fp]
 800a42c:	b92b      	cbnz	r3, 800a43a <quorem+0x9e>
 800a42e:	9b01      	ldr	r3, [sp, #4]
 800a430:	3b04      	subs	r3, #4
 800a432:	429d      	cmp	r5, r3
 800a434:	461a      	mov	r2, r3
 800a436:	d32e      	bcc.n	800a496 <quorem+0xfa>
 800a438:	613c      	str	r4, [r7, #16]
 800a43a:	4638      	mov	r0, r7
 800a43c:	f001 fecc 	bl	800c1d8 <__mcmp>
 800a440:	2800      	cmp	r0, #0
 800a442:	db24      	blt.n	800a48e <quorem+0xf2>
 800a444:	3601      	adds	r6, #1
 800a446:	4628      	mov	r0, r5
 800a448:	f04f 0c00 	mov.w	ip, #0
 800a44c:	f858 2b04 	ldr.w	r2, [r8], #4
 800a450:	f8d0 e000 	ldr.w	lr, [r0]
 800a454:	b293      	uxth	r3, r2
 800a456:	ebac 0303 	sub.w	r3, ip, r3
 800a45a:	0c12      	lsrs	r2, r2, #16
 800a45c:	fa13 f38e 	uxtah	r3, r3, lr
 800a460:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a464:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a468:	b29b      	uxth	r3, r3
 800a46a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a46e:	45c1      	cmp	r9, r8
 800a470:	f840 3b04 	str.w	r3, [r0], #4
 800a474:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a478:	d2e8      	bcs.n	800a44c <quorem+0xb0>
 800a47a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a47e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a482:	b922      	cbnz	r2, 800a48e <quorem+0xf2>
 800a484:	3b04      	subs	r3, #4
 800a486:	429d      	cmp	r5, r3
 800a488:	461a      	mov	r2, r3
 800a48a:	d30a      	bcc.n	800a4a2 <quorem+0x106>
 800a48c:	613c      	str	r4, [r7, #16]
 800a48e:	4630      	mov	r0, r6
 800a490:	b003      	add	sp, #12
 800a492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a496:	6812      	ldr	r2, [r2, #0]
 800a498:	3b04      	subs	r3, #4
 800a49a:	2a00      	cmp	r2, #0
 800a49c:	d1cc      	bne.n	800a438 <quorem+0x9c>
 800a49e:	3c01      	subs	r4, #1
 800a4a0:	e7c7      	b.n	800a432 <quorem+0x96>
 800a4a2:	6812      	ldr	r2, [r2, #0]
 800a4a4:	3b04      	subs	r3, #4
 800a4a6:	2a00      	cmp	r2, #0
 800a4a8:	d1f0      	bne.n	800a48c <quorem+0xf0>
 800a4aa:	3c01      	subs	r4, #1
 800a4ac:	e7eb      	b.n	800a486 <quorem+0xea>
 800a4ae:	2000      	movs	r0, #0
 800a4b0:	e7ee      	b.n	800a490 <quorem+0xf4>
 800a4b2:	0000      	movs	r0, r0
 800a4b4:	0000      	movs	r0, r0
	...

0800a4b8 <_dtoa_r>:
 800a4b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4bc:	ed2d 8b04 	vpush	{d8-d9}
 800a4c0:	ec57 6b10 	vmov	r6, r7, d0
 800a4c4:	b093      	sub	sp, #76	; 0x4c
 800a4c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a4c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a4cc:	9106      	str	r1, [sp, #24]
 800a4ce:	ee10 aa10 	vmov	sl, s0
 800a4d2:	4604      	mov	r4, r0
 800a4d4:	9209      	str	r2, [sp, #36]	; 0x24
 800a4d6:	930c      	str	r3, [sp, #48]	; 0x30
 800a4d8:	46bb      	mov	fp, r7
 800a4da:	b975      	cbnz	r5, 800a4fa <_dtoa_r+0x42>
 800a4dc:	2010      	movs	r0, #16
 800a4de:	f7fe f8c3 	bl	8008668 <malloc>
 800a4e2:	4602      	mov	r2, r0
 800a4e4:	6260      	str	r0, [r4, #36]	; 0x24
 800a4e6:	b920      	cbnz	r0, 800a4f2 <_dtoa_r+0x3a>
 800a4e8:	4ba7      	ldr	r3, [pc, #668]	; (800a788 <_dtoa_r+0x2d0>)
 800a4ea:	21ea      	movs	r1, #234	; 0xea
 800a4ec:	48a7      	ldr	r0, [pc, #668]	; (800a78c <_dtoa_r+0x2d4>)
 800a4ee:	f7ff ff27 	bl	800a340 <__assert_func>
 800a4f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a4f6:	6005      	str	r5, [r0, #0]
 800a4f8:	60c5      	str	r5, [r0, #12]
 800a4fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4fc:	6819      	ldr	r1, [r3, #0]
 800a4fe:	b151      	cbz	r1, 800a516 <_dtoa_r+0x5e>
 800a500:	685a      	ldr	r2, [r3, #4]
 800a502:	604a      	str	r2, [r1, #4]
 800a504:	2301      	movs	r3, #1
 800a506:	4093      	lsls	r3, r2
 800a508:	608b      	str	r3, [r1, #8]
 800a50a:	4620      	mov	r0, r4
 800a50c:	f001 fbd8 	bl	800bcc0 <_Bfree>
 800a510:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a512:	2200      	movs	r2, #0
 800a514:	601a      	str	r2, [r3, #0]
 800a516:	1e3b      	subs	r3, r7, #0
 800a518:	bfaa      	itet	ge
 800a51a:	2300      	movge	r3, #0
 800a51c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a520:	f8c8 3000 	strge.w	r3, [r8]
 800a524:	4b9a      	ldr	r3, [pc, #616]	; (800a790 <_dtoa_r+0x2d8>)
 800a526:	bfbc      	itt	lt
 800a528:	2201      	movlt	r2, #1
 800a52a:	f8c8 2000 	strlt.w	r2, [r8]
 800a52e:	ea33 030b 	bics.w	r3, r3, fp
 800a532:	d11b      	bne.n	800a56c <_dtoa_r+0xb4>
 800a534:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a536:	f242 730f 	movw	r3, #9999	; 0x270f
 800a53a:	6013      	str	r3, [r2, #0]
 800a53c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a540:	4333      	orrs	r3, r6
 800a542:	f000 8592 	beq.w	800b06a <_dtoa_r+0xbb2>
 800a546:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a548:	b963      	cbnz	r3, 800a564 <_dtoa_r+0xac>
 800a54a:	4b92      	ldr	r3, [pc, #584]	; (800a794 <_dtoa_r+0x2dc>)
 800a54c:	e022      	b.n	800a594 <_dtoa_r+0xdc>
 800a54e:	4b92      	ldr	r3, [pc, #584]	; (800a798 <_dtoa_r+0x2e0>)
 800a550:	9301      	str	r3, [sp, #4]
 800a552:	3308      	adds	r3, #8
 800a554:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a556:	6013      	str	r3, [r2, #0]
 800a558:	9801      	ldr	r0, [sp, #4]
 800a55a:	b013      	add	sp, #76	; 0x4c
 800a55c:	ecbd 8b04 	vpop	{d8-d9}
 800a560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a564:	4b8b      	ldr	r3, [pc, #556]	; (800a794 <_dtoa_r+0x2dc>)
 800a566:	9301      	str	r3, [sp, #4]
 800a568:	3303      	adds	r3, #3
 800a56a:	e7f3      	b.n	800a554 <_dtoa_r+0x9c>
 800a56c:	2200      	movs	r2, #0
 800a56e:	2300      	movs	r3, #0
 800a570:	4650      	mov	r0, sl
 800a572:	4659      	mov	r1, fp
 800a574:	f7f6 fab0 	bl	8000ad8 <__aeabi_dcmpeq>
 800a578:	ec4b ab19 	vmov	d9, sl, fp
 800a57c:	4680      	mov	r8, r0
 800a57e:	b158      	cbz	r0, 800a598 <_dtoa_r+0xe0>
 800a580:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a582:	2301      	movs	r3, #1
 800a584:	6013      	str	r3, [r2, #0]
 800a586:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a588:	2b00      	cmp	r3, #0
 800a58a:	f000 856b 	beq.w	800b064 <_dtoa_r+0xbac>
 800a58e:	4883      	ldr	r0, [pc, #524]	; (800a79c <_dtoa_r+0x2e4>)
 800a590:	6018      	str	r0, [r3, #0]
 800a592:	1e43      	subs	r3, r0, #1
 800a594:	9301      	str	r3, [sp, #4]
 800a596:	e7df      	b.n	800a558 <_dtoa_r+0xa0>
 800a598:	ec4b ab10 	vmov	d0, sl, fp
 800a59c:	aa10      	add	r2, sp, #64	; 0x40
 800a59e:	a911      	add	r1, sp, #68	; 0x44
 800a5a0:	4620      	mov	r0, r4
 800a5a2:	f001 ff3b 	bl	800c41c <__d2b>
 800a5a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a5aa:	ee08 0a10 	vmov	s16, r0
 800a5ae:	2d00      	cmp	r5, #0
 800a5b0:	f000 8084 	beq.w	800a6bc <_dtoa_r+0x204>
 800a5b4:	ee19 3a90 	vmov	r3, s19
 800a5b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a5bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a5c0:	4656      	mov	r6, sl
 800a5c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a5c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a5ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a5ce:	4b74      	ldr	r3, [pc, #464]	; (800a7a0 <_dtoa_r+0x2e8>)
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	4630      	mov	r0, r6
 800a5d4:	4639      	mov	r1, r7
 800a5d6:	f7f5 fe5f 	bl	8000298 <__aeabi_dsub>
 800a5da:	a365      	add	r3, pc, #404	; (adr r3, 800a770 <_dtoa_r+0x2b8>)
 800a5dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e0:	f7f6 f812 	bl	8000608 <__aeabi_dmul>
 800a5e4:	a364      	add	r3, pc, #400	; (adr r3, 800a778 <_dtoa_r+0x2c0>)
 800a5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ea:	f7f5 fe57 	bl	800029c <__adddf3>
 800a5ee:	4606      	mov	r6, r0
 800a5f0:	4628      	mov	r0, r5
 800a5f2:	460f      	mov	r7, r1
 800a5f4:	f7f5 ff9e 	bl	8000534 <__aeabi_i2d>
 800a5f8:	a361      	add	r3, pc, #388	; (adr r3, 800a780 <_dtoa_r+0x2c8>)
 800a5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5fe:	f7f6 f803 	bl	8000608 <__aeabi_dmul>
 800a602:	4602      	mov	r2, r0
 800a604:	460b      	mov	r3, r1
 800a606:	4630      	mov	r0, r6
 800a608:	4639      	mov	r1, r7
 800a60a:	f7f5 fe47 	bl	800029c <__adddf3>
 800a60e:	4606      	mov	r6, r0
 800a610:	460f      	mov	r7, r1
 800a612:	f7f6 faa9 	bl	8000b68 <__aeabi_d2iz>
 800a616:	2200      	movs	r2, #0
 800a618:	9000      	str	r0, [sp, #0]
 800a61a:	2300      	movs	r3, #0
 800a61c:	4630      	mov	r0, r6
 800a61e:	4639      	mov	r1, r7
 800a620:	f7f6 fa64 	bl	8000aec <__aeabi_dcmplt>
 800a624:	b150      	cbz	r0, 800a63c <_dtoa_r+0x184>
 800a626:	9800      	ldr	r0, [sp, #0]
 800a628:	f7f5 ff84 	bl	8000534 <__aeabi_i2d>
 800a62c:	4632      	mov	r2, r6
 800a62e:	463b      	mov	r3, r7
 800a630:	f7f6 fa52 	bl	8000ad8 <__aeabi_dcmpeq>
 800a634:	b910      	cbnz	r0, 800a63c <_dtoa_r+0x184>
 800a636:	9b00      	ldr	r3, [sp, #0]
 800a638:	3b01      	subs	r3, #1
 800a63a:	9300      	str	r3, [sp, #0]
 800a63c:	9b00      	ldr	r3, [sp, #0]
 800a63e:	2b16      	cmp	r3, #22
 800a640:	d85a      	bhi.n	800a6f8 <_dtoa_r+0x240>
 800a642:	9a00      	ldr	r2, [sp, #0]
 800a644:	4b57      	ldr	r3, [pc, #348]	; (800a7a4 <_dtoa_r+0x2ec>)
 800a646:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64e:	ec51 0b19 	vmov	r0, r1, d9
 800a652:	f7f6 fa4b 	bl	8000aec <__aeabi_dcmplt>
 800a656:	2800      	cmp	r0, #0
 800a658:	d050      	beq.n	800a6fc <_dtoa_r+0x244>
 800a65a:	9b00      	ldr	r3, [sp, #0]
 800a65c:	3b01      	subs	r3, #1
 800a65e:	9300      	str	r3, [sp, #0]
 800a660:	2300      	movs	r3, #0
 800a662:	930b      	str	r3, [sp, #44]	; 0x2c
 800a664:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a666:	1b5d      	subs	r5, r3, r5
 800a668:	1e6b      	subs	r3, r5, #1
 800a66a:	9305      	str	r3, [sp, #20]
 800a66c:	bf45      	ittet	mi
 800a66e:	f1c5 0301 	rsbmi	r3, r5, #1
 800a672:	9304      	strmi	r3, [sp, #16]
 800a674:	2300      	movpl	r3, #0
 800a676:	2300      	movmi	r3, #0
 800a678:	bf4c      	ite	mi
 800a67a:	9305      	strmi	r3, [sp, #20]
 800a67c:	9304      	strpl	r3, [sp, #16]
 800a67e:	9b00      	ldr	r3, [sp, #0]
 800a680:	2b00      	cmp	r3, #0
 800a682:	db3d      	blt.n	800a700 <_dtoa_r+0x248>
 800a684:	9b05      	ldr	r3, [sp, #20]
 800a686:	9a00      	ldr	r2, [sp, #0]
 800a688:	920a      	str	r2, [sp, #40]	; 0x28
 800a68a:	4413      	add	r3, r2
 800a68c:	9305      	str	r3, [sp, #20]
 800a68e:	2300      	movs	r3, #0
 800a690:	9307      	str	r3, [sp, #28]
 800a692:	9b06      	ldr	r3, [sp, #24]
 800a694:	2b09      	cmp	r3, #9
 800a696:	f200 8089 	bhi.w	800a7ac <_dtoa_r+0x2f4>
 800a69a:	2b05      	cmp	r3, #5
 800a69c:	bfc4      	itt	gt
 800a69e:	3b04      	subgt	r3, #4
 800a6a0:	9306      	strgt	r3, [sp, #24]
 800a6a2:	9b06      	ldr	r3, [sp, #24]
 800a6a4:	f1a3 0302 	sub.w	r3, r3, #2
 800a6a8:	bfcc      	ite	gt
 800a6aa:	2500      	movgt	r5, #0
 800a6ac:	2501      	movle	r5, #1
 800a6ae:	2b03      	cmp	r3, #3
 800a6b0:	f200 8087 	bhi.w	800a7c2 <_dtoa_r+0x30a>
 800a6b4:	e8df f003 	tbb	[pc, r3]
 800a6b8:	59383a2d 	.word	0x59383a2d
 800a6bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a6c0:	441d      	add	r5, r3
 800a6c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a6c6:	2b20      	cmp	r3, #32
 800a6c8:	bfc1      	itttt	gt
 800a6ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a6ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a6d2:	fa0b f303 	lslgt.w	r3, fp, r3
 800a6d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a6da:	bfda      	itte	le
 800a6dc:	f1c3 0320 	rsble	r3, r3, #32
 800a6e0:	fa06 f003 	lslle.w	r0, r6, r3
 800a6e4:	4318      	orrgt	r0, r3
 800a6e6:	f7f5 ff15 	bl	8000514 <__aeabi_ui2d>
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	4606      	mov	r6, r0
 800a6ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a6f2:	3d01      	subs	r5, #1
 800a6f4:	930e      	str	r3, [sp, #56]	; 0x38
 800a6f6:	e76a      	b.n	800a5ce <_dtoa_r+0x116>
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	e7b2      	b.n	800a662 <_dtoa_r+0x1aa>
 800a6fc:	900b      	str	r0, [sp, #44]	; 0x2c
 800a6fe:	e7b1      	b.n	800a664 <_dtoa_r+0x1ac>
 800a700:	9b04      	ldr	r3, [sp, #16]
 800a702:	9a00      	ldr	r2, [sp, #0]
 800a704:	1a9b      	subs	r3, r3, r2
 800a706:	9304      	str	r3, [sp, #16]
 800a708:	4253      	negs	r3, r2
 800a70a:	9307      	str	r3, [sp, #28]
 800a70c:	2300      	movs	r3, #0
 800a70e:	930a      	str	r3, [sp, #40]	; 0x28
 800a710:	e7bf      	b.n	800a692 <_dtoa_r+0x1da>
 800a712:	2300      	movs	r3, #0
 800a714:	9308      	str	r3, [sp, #32]
 800a716:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a718:	2b00      	cmp	r3, #0
 800a71a:	dc55      	bgt.n	800a7c8 <_dtoa_r+0x310>
 800a71c:	2301      	movs	r3, #1
 800a71e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a722:	461a      	mov	r2, r3
 800a724:	9209      	str	r2, [sp, #36]	; 0x24
 800a726:	e00c      	b.n	800a742 <_dtoa_r+0x28a>
 800a728:	2301      	movs	r3, #1
 800a72a:	e7f3      	b.n	800a714 <_dtoa_r+0x25c>
 800a72c:	2300      	movs	r3, #0
 800a72e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a730:	9308      	str	r3, [sp, #32]
 800a732:	9b00      	ldr	r3, [sp, #0]
 800a734:	4413      	add	r3, r2
 800a736:	9302      	str	r3, [sp, #8]
 800a738:	3301      	adds	r3, #1
 800a73a:	2b01      	cmp	r3, #1
 800a73c:	9303      	str	r3, [sp, #12]
 800a73e:	bfb8      	it	lt
 800a740:	2301      	movlt	r3, #1
 800a742:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a744:	2200      	movs	r2, #0
 800a746:	6042      	str	r2, [r0, #4]
 800a748:	2204      	movs	r2, #4
 800a74a:	f102 0614 	add.w	r6, r2, #20
 800a74e:	429e      	cmp	r6, r3
 800a750:	6841      	ldr	r1, [r0, #4]
 800a752:	d93d      	bls.n	800a7d0 <_dtoa_r+0x318>
 800a754:	4620      	mov	r0, r4
 800a756:	f001 fa73 	bl	800bc40 <_Balloc>
 800a75a:	9001      	str	r0, [sp, #4]
 800a75c:	2800      	cmp	r0, #0
 800a75e:	d13b      	bne.n	800a7d8 <_dtoa_r+0x320>
 800a760:	4b11      	ldr	r3, [pc, #68]	; (800a7a8 <_dtoa_r+0x2f0>)
 800a762:	4602      	mov	r2, r0
 800a764:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a768:	e6c0      	b.n	800a4ec <_dtoa_r+0x34>
 800a76a:	2301      	movs	r3, #1
 800a76c:	e7df      	b.n	800a72e <_dtoa_r+0x276>
 800a76e:	bf00      	nop
 800a770:	636f4361 	.word	0x636f4361
 800a774:	3fd287a7 	.word	0x3fd287a7
 800a778:	8b60c8b3 	.word	0x8b60c8b3
 800a77c:	3fc68a28 	.word	0x3fc68a28
 800a780:	509f79fb 	.word	0x509f79fb
 800a784:	3fd34413 	.word	0x3fd34413
 800a788:	0800d5d1 	.word	0x0800d5d1
 800a78c:	0800d5e8 	.word	0x0800d5e8
 800a790:	7ff00000 	.word	0x7ff00000
 800a794:	0800d5cd 	.word	0x0800d5cd
 800a798:	0800d5c4 	.word	0x0800d5c4
 800a79c:	0800d515 	.word	0x0800d515
 800a7a0:	3ff80000 	.word	0x3ff80000
 800a7a4:	0800d7b8 	.word	0x0800d7b8
 800a7a8:	0800d643 	.word	0x0800d643
 800a7ac:	2501      	movs	r5, #1
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	9306      	str	r3, [sp, #24]
 800a7b2:	9508      	str	r5, [sp, #32]
 800a7b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a7b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a7bc:	2200      	movs	r2, #0
 800a7be:	2312      	movs	r3, #18
 800a7c0:	e7b0      	b.n	800a724 <_dtoa_r+0x26c>
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	9308      	str	r3, [sp, #32]
 800a7c6:	e7f5      	b.n	800a7b4 <_dtoa_r+0x2fc>
 800a7c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7ca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a7ce:	e7b8      	b.n	800a742 <_dtoa_r+0x28a>
 800a7d0:	3101      	adds	r1, #1
 800a7d2:	6041      	str	r1, [r0, #4]
 800a7d4:	0052      	lsls	r2, r2, #1
 800a7d6:	e7b8      	b.n	800a74a <_dtoa_r+0x292>
 800a7d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7da:	9a01      	ldr	r2, [sp, #4]
 800a7dc:	601a      	str	r2, [r3, #0]
 800a7de:	9b03      	ldr	r3, [sp, #12]
 800a7e0:	2b0e      	cmp	r3, #14
 800a7e2:	f200 809d 	bhi.w	800a920 <_dtoa_r+0x468>
 800a7e6:	2d00      	cmp	r5, #0
 800a7e8:	f000 809a 	beq.w	800a920 <_dtoa_r+0x468>
 800a7ec:	9b00      	ldr	r3, [sp, #0]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	dd32      	ble.n	800a858 <_dtoa_r+0x3a0>
 800a7f2:	4ab7      	ldr	r2, [pc, #732]	; (800aad0 <_dtoa_r+0x618>)
 800a7f4:	f003 030f 	and.w	r3, r3, #15
 800a7f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a7fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a800:	9b00      	ldr	r3, [sp, #0]
 800a802:	05d8      	lsls	r0, r3, #23
 800a804:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a808:	d516      	bpl.n	800a838 <_dtoa_r+0x380>
 800a80a:	4bb2      	ldr	r3, [pc, #712]	; (800aad4 <_dtoa_r+0x61c>)
 800a80c:	ec51 0b19 	vmov	r0, r1, d9
 800a810:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a814:	f7f6 f822 	bl	800085c <__aeabi_ddiv>
 800a818:	f007 070f 	and.w	r7, r7, #15
 800a81c:	4682      	mov	sl, r0
 800a81e:	468b      	mov	fp, r1
 800a820:	2503      	movs	r5, #3
 800a822:	4eac      	ldr	r6, [pc, #688]	; (800aad4 <_dtoa_r+0x61c>)
 800a824:	b957      	cbnz	r7, 800a83c <_dtoa_r+0x384>
 800a826:	4642      	mov	r2, r8
 800a828:	464b      	mov	r3, r9
 800a82a:	4650      	mov	r0, sl
 800a82c:	4659      	mov	r1, fp
 800a82e:	f7f6 f815 	bl	800085c <__aeabi_ddiv>
 800a832:	4682      	mov	sl, r0
 800a834:	468b      	mov	fp, r1
 800a836:	e028      	b.n	800a88a <_dtoa_r+0x3d2>
 800a838:	2502      	movs	r5, #2
 800a83a:	e7f2      	b.n	800a822 <_dtoa_r+0x36a>
 800a83c:	07f9      	lsls	r1, r7, #31
 800a83e:	d508      	bpl.n	800a852 <_dtoa_r+0x39a>
 800a840:	4640      	mov	r0, r8
 800a842:	4649      	mov	r1, r9
 800a844:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a848:	f7f5 fede 	bl	8000608 <__aeabi_dmul>
 800a84c:	3501      	adds	r5, #1
 800a84e:	4680      	mov	r8, r0
 800a850:	4689      	mov	r9, r1
 800a852:	107f      	asrs	r7, r7, #1
 800a854:	3608      	adds	r6, #8
 800a856:	e7e5      	b.n	800a824 <_dtoa_r+0x36c>
 800a858:	f000 809b 	beq.w	800a992 <_dtoa_r+0x4da>
 800a85c:	9b00      	ldr	r3, [sp, #0]
 800a85e:	4f9d      	ldr	r7, [pc, #628]	; (800aad4 <_dtoa_r+0x61c>)
 800a860:	425e      	negs	r6, r3
 800a862:	4b9b      	ldr	r3, [pc, #620]	; (800aad0 <_dtoa_r+0x618>)
 800a864:	f006 020f 	and.w	r2, r6, #15
 800a868:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a86c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a870:	ec51 0b19 	vmov	r0, r1, d9
 800a874:	f7f5 fec8 	bl	8000608 <__aeabi_dmul>
 800a878:	1136      	asrs	r6, r6, #4
 800a87a:	4682      	mov	sl, r0
 800a87c:	468b      	mov	fp, r1
 800a87e:	2300      	movs	r3, #0
 800a880:	2502      	movs	r5, #2
 800a882:	2e00      	cmp	r6, #0
 800a884:	d17a      	bne.n	800a97c <_dtoa_r+0x4c4>
 800a886:	2b00      	cmp	r3, #0
 800a888:	d1d3      	bne.n	800a832 <_dtoa_r+0x37a>
 800a88a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	f000 8082 	beq.w	800a996 <_dtoa_r+0x4de>
 800a892:	4b91      	ldr	r3, [pc, #580]	; (800aad8 <_dtoa_r+0x620>)
 800a894:	2200      	movs	r2, #0
 800a896:	4650      	mov	r0, sl
 800a898:	4659      	mov	r1, fp
 800a89a:	f7f6 f927 	bl	8000aec <__aeabi_dcmplt>
 800a89e:	2800      	cmp	r0, #0
 800a8a0:	d079      	beq.n	800a996 <_dtoa_r+0x4de>
 800a8a2:	9b03      	ldr	r3, [sp, #12]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d076      	beq.n	800a996 <_dtoa_r+0x4de>
 800a8a8:	9b02      	ldr	r3, [sp, #8]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	dd36      	ble.n	800a91c <_dtoa_r+0x464>
 800a8ae:	9b00      	ldr	r3, [sp, #0]
 800a8b0:	4650      	mov	r0, sl
 800a8b2:	4659      	mov	r1, fp
 800a8b4:	1e5f      	subs	r7, r3, #1
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	4b88      	ldr	r3, [pc, #544]	; (800aadc <_dtoa_r+0x624>)
 800a8ba:	f7f5 fea5 	bl	8000608 <__aeabi_dmul>
 800a8be:	9e02      	ldr	r6, [sp, #8]
 800a8c0:	4682      	mov	sl, r0
 800a8c2:	468b      	mov	fp, r1
 800a8c4:	3501      	adds	r5, #1
 800a8c6:	4628      	mov	r0, r5
 800a8c8:	f7f5 fe34 	bl	8000534 <__aeabi_i2d>
 800a8cc:	4652      	mov	r2, sl
 800a8ce:	465b      	mov	r3, fp
 800a8d0:	f7f5 fe9a 	bl	8000608 <__aeabi_dmul>
 800a8d4:	4b82      	ldr	r3, [pc, #520]	; (800aae0 <_dtoa_r+0x628>)
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	f7f5 fce0 	bl	800029c <__adddf3>
 800a8dc:	46d0      	mov	r8, sl
 800a8de:	46d9      	mov	r9, fp
 800a8e0:	4682      	mov	sl, r0
 800a8e2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a8e6:	2e00      	cmp	r6, #0
 800a8e8:	d158      	bne.n	800a99c <_dtoa_r+0x4e4>
 800a8ea:	4b7e      	ldr	r3, [pc, #504]	; (800aae4 <_dtoa_r+0x62c>)
 800a8ec:	2200      	movs	r2, #0
 800a8ee:	4640      	mov	r0, r8
 800a8f0:	4649      	mov	r1, r9
 800a8f2:	f7f5 fcd1 	bl	8000298 <__aeabi_dsub>
 800a8f6:	4652      	mov	r2, sl
 800a8f8:	465b      	mov	r3, fp
 800a8fa:	4680      	mov	r8, r0
 800a8fc:	4689      	mov	r9, r1
 800a8fe:	f7f6 f913 	bl	8000b28 <__aeabi_dcmpgt>
 800a902:	2800      	cmp	r0, #0
 800a904:	f040 8295 	bne.w	800ae32 <_dtoa_r+0x97a>
 800a908:	4652      	mov	r2, sl
 800a90a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a90e:	4640      	mov	r0, r8
 800a910:	4649      	mov	r1, r9
 800a912:	f7f6 f8eb 	bl	8000aec <__aeabi_dcmplt>
 800a916:	2800      	cmp	r0, #0
 800a918:	f040 8289 	bne.w	800ae2e <_dtoa_r+0x976>
 800a91c:	ec5b ab19 	vmov	sl, fp, d9
 800a920:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a922:	2b00      	cmp	r3, #0
 800a924:	f2c0 8148 	blt.w	800abb8 <_dtoa_r+0x700>
 800a928:	9a00      	ldr	r2, [sp, #0]
 800a92a:	2a0e      	cmp	r2, #14
 800a92c:	f300 8144 	bgt.w	800abb8 <_dtoa_r+0x700>
 800a930:	4b67      	ldr	r3, [pc, #412]	; (800aad0 <_dtoa_r+0x618>)
 800a932:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a936:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a93a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	f280 80d5 	bge.w	800aaec <_dtoa_r+0x634>
 800a942:	9b03      	ldr	r3, [sp, #12]
 800a944:	2b00      	cmp	r3, #0
 800a946:	f300 80d1 	bgt.w	800aaec <_dtoa_r+0x634>
 800a94a:	f040 826f 	bne.w	800ae2c <_dtoa_r+0x974>
 800a94e:	4b65      	ldr	r3, [pc, #404]	; (800aae4 <_dtoa_r+0x62c>)
 800a950:	2200      	movs	r2, #0
 800a952:	4640      	mov	r0, r8
 800a954:	4649      	mov	r1, r9
 800a956:	f7f5 fe57 	bl	8000608 <__aeabi_dmul>
 800a95a:	4652      	mov	r2, sl
 800a95c:	465b      	mov	r3, fp
 800a95e:	f7f6 f8d9 	bl	8000b14 <__aeabi_dcmpge>
 800a962:	9e03      	ldr	r6, [sp, #12]
 800a964:	4637      	mov	r7, r6
 800a966:	2800      	cmp	r0, #0
 800a968:	f040 8245 	bne.w	800adf6 <_dtoa_r+0x93e>
 800a96c:	9d01      	ldr	r5, [sp, #4]
 800a96e:	2331      	movs	r3, #49	; 0x31
 800a970:	f805 3b01 	strb.w	r3, [r5], #1
 800a974:	9b00      	ldr	r3, [sp, #0]
 800a976:	3301      	adds	r3, #1
 800a978:	9300      	str	r3, [sp, #0]
 800a97a:	e240      	b.n	800adfe <_dtoa_r+0x946>
 800a97c:	07f2      	lsls	r2, r6, #31
 800a97e:	d505      	bpl.n	800a98c <_dtoa_r+0x4d4>
 800a980:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a984:	f7f5 fe40 	bl	8000608 <__aeabi_dmul>
 800a988:	3501      	adds	r5, #1
 800a98a:	2301      	movs	r3, #1
 800a98c:	1076      	asrs	r6, r6, #1
 800a98e:	3708      	adds	r7, #8
 800a990:	e777      	b.n	800a882 <_dtoa_r+0x3ca>
 800a992:	2502      	movs	r5, #2
 800a994:	e779      	b.n	800a88a <_dtoa_r+0x3d2>
 800a996:	9f00      	ldr	r7, [sp, #0]
 800a998:	9e03      	ldr	r6, [sp, #12]
 800a99a:	e794      	b.n	800a8c6 <_dtoa_r+0x40e>
 800a99c:	9901      	ldr	r1, [sp, #4]
 800a99e:	4b4c      	ldr	r3, [pc, #304]	; (800aad0 <_dtoa_r+0x618>)
 800a9a0:	4431      	add	r1, r6
 800a9a2:	910d      	str	r1, [sp, #52]	; 0x34
 800a9a4:	9908      	ldr	r1, [sp, #32]
 800a9a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a9aa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a9ae:	2900      	cmp	r1, #0
 800a9b0:	d043      	beq.n	800aa3a <_dtoa_r+0x582>
 800a9b2:	494d      	ldr	r1, [pc, #308]	; (800aae8 <_dtoa_r+0x630>)
 800a9b4:	2000      	movs	r0, #0
 800a9b6:	f7f5 ff51 	bl	800085c <__aeabi_ddiv>
 800a9ba:	4652      	mov	r2, sl
 800a9bc:	465b      	mov	r3, fp
 800a9be:	f7f5 fc6b 	bl	8000298 <__aeabi_dsub>
 800a9c2:	9d01      	ldr	r5, [sp, #4]
 800a9c4:	4682      	mov	sl, r0
 800a9c6:	468b      	mov	fp, r1
 800a9c8:	4649      	mov	r1, r9
 800a9ca:	4640      	mov	r0, r8
 800a9cc:	f7f6 f8cc 	bl	8000b68 <__aeabi_d2iz>
 800a9d0:	4606      	mov	r6, r0
 800a9d2:	f7f5 fdaf 	bl	8000534 <__aeabi_i2d>
 800a9d6:	4602      	mov	r2, r0
 800a9d8:	460b      	mov	r3, r1
 800a9da:	4640      	mov	r0, r8
 800a9dc:	4649      	mov	r1, r9
 800a9de:	f7f5 fc5b 	bl	8000298 <__aeabi_dsub>
 800a9e2:	3630      	adds	r6, #48	; 0x30
 800a9e4:	f805 6b01 	strb.w	r6, [r5], #1
 800a9e8:	4652      	mov	r2, sl
 800a9ea:	465b      	mov	r3, fp
 800a9ec:	4680      	mov	r8, r0
 800a9ee:	4689      	mov	r9, r1
 800a9f0:	f7f6 f87c 	bl	8000aec <__aeabi_dcmplt>
 800a9f4:	2800      	cmp	r0, #0
 800a9f6:	d163      	bne.n	800aac0 <_dtoa_r+0x608>
 800a9f8:	4642      	mov	r2, r8
 800a9fa:	464b      	mov	r3, r9
 800a9fc:	4936      	ldr	r1, [pc, #216]	; (800aad8 <_dtoa_r+0x620>)
 800a9fe:	2000      	movs	r0, #0
 800aa00:	f7f5 fc4a 	bl	8000298 <__aeabi_dsub>
 800aa04:	4652      	mov	r2, sl
 800aa06:	465b      	mov	r3, fp
 800aa08:	f7f6 f870 	bl	8000aec <__aeabi_dcmplt>
 800aa0c:	2800      	cmp	r0, #0
 800aa0e:	f040 80b5 	bne.w	800ab7c <_dtoa_r+0x6c4>
 800aa12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa14:	429d      	cmp	r5, r3
 800aa16:	d081      	beq.n	800a91c <_dtoa_r+0x464>
 800aa18:	4b30      	ldr	r3, [pc, #192]	; (800aadc <_dtoa_r+0x624>)
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	4650      	mov	r0, sl
 800aa1e:	4659      	mov	r1, fp
 800aa20:	f7f5 fdf2 	bl	8000608 <__aeabi_dmul>
 800aa24:	4b2d      	ldr	r3, [pc, #180]	; (800aadc <_dtoa_r+0x624>)
 800aa26:	4682      	mov	sl, r0
 800aa28:	468b      	mov	fp, r1
 800aa2a:	4640      	mov	r0, r8
 800aa2c:	4649      	mov	r1, r9
 800aa2e:	2200      	movs	r2, #0
 800aa30:	f7f5 fdea 	bl	8000608 <__aeabi_dmul>
 800aa34:	4680      	mov	r8, r0
 800aa36:	4689      	mov	r9, r1
 800aa38:	e7c6      	b.n	800a9c8 <_dtoa_r+0x510>
 800aa3a:	4650      	mov	r0, sl
 800aa3c:	4659      	mov	r1, fp
 800aa3e:	f7f5 fde3 	bl	8000608 <__aeabi_dmul>
 800aa42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa44:	9d01      	ldr	r5, [sp, #4]
 800aa46:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa48:	4682      	mov	sl, r0
 800aa4a:	468b      	mov	fp, r1
 800aa4c:	4649      	mov	r1, r9
 800aa4e:	4640      	mov	r0, r8
 800aa50:	f7f6 f88a 	bl	8000b68 <__aeabi_d2iz>
 800aa54:	4606      	mov	r6, r0
 800aa56:	f7f5 fd6d 	bl	8000534 <__aeabi_i2d>
 800aa5a:	3630      	adds	r6, #48	; 0x30
 800aa5c:	4602      	mov	r2, r0
 800aa5e:	460b      	mov	r3, r1
 800aa60:	4640      	mov	r0, r8
 800aa62:	4649      	mov	r1, r9
 800aa64:	f7f5 fc18 	bl	8000298 <__aeabi_dsub>
 800aa68:	f805 6b01 	strb.w	r6, [r5], #1
 800aa6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa6e:	429d      	cmp	r5, r3
 800aa70:	4680      	mov	r8, r0
 800aa72:	4689      	mov	r9, r1
 800aa74:	f04f 0200 	mov.w	r2, #0
 800aa78:	d124      	bne.n	800aac4 <_dtoa_r+0x60c>
 800aa7a:	4b1b      	ldr	r3, [pc, #108]	; (800aae8 <_dtoa_r+0x630>)
 800aa7c:	4650      	mov	r0, sl
 800aa7e:	4659      	mov	r1, fp
 800aa80:	f7f5 fc0c 	bl	800029c <__adddf3>
 800aa84:	4602      	mov	r2, r0
 800aa86:	460b      	mov	r3, r1
 800aa88:	4640      	mov	r0, r8
 800aa8a:	4649      	mov	r1, r9
 800aa8c:	f7f6 f84c 	bl	8000b28 <__aeabi_dcmpgt>
 800aa90:	2800      	cmp	r0, #0
 800aa92:	d173      	bne.n	800ab7c <_dtoa_r+0x6c4>
 800aa94:	4652      	mov	r2, sl
 800aa96:	465b      	mov	r3, fp
 800aa98:	4913      	ldr	r1, [pc, #76]	; (800aae8 <_dtoa_r+0x630>)
 800aa9a:	2000      	movs	r0, #0
 800aa9c:	f7f5 fbfc 	bl	8000298 <__aeabi_dsub>
 800aaa0:	4602      	mov	r2, r0
 800aaa2:	460b      	mov	r3, r1
 800aaa4:	4640      	mov	r0, r8
 800aaa6:	4649      	mov	r1, r9
 800aaa8:	f7f6 f820 	bl	8000aec <__aeabi_dcmplt>
 800aaac:	2800      	cmp	r0, #0
 800aaae:	f43f af35 	beq.w	800a91c <_dtoa_r+0x464>
 800aab2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800aab4:	1e6b      	subs	r3, r5, #1
 800aab6:	930f      	str	r3, [sp, #60]	; 0x3c
 800aab8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aabc:	2b30      	cmp	r3, #48	; 0x30
 800aabe:	d0f8      	beq.n	800aab2 <_dtoa_r+0x5fa>
 800aac0:	9700      	str	r7, [sp, #0]
 800aac2:	e049      	b.n	800ab58 <_dtoa_r+0x6a0>
 800aac4:	4b05      	ldr	r3, [pc, #20]	; (800aadc <_dtoa_r+0x624>)
 800aac6:	f7f5 fd9f 	bl	8000608 <__aeabi_dmul>
 800aaca:	4680      	mov	r8, r0
 800aacc:	4689      	mov	r9, r1
 800aace:	e7bd      	b.n	800aa4c <_dtoa_r+0x594>
 800aad0:	0800d7b8 	.word	0x0800d7b8
 800aad4:	0800d790 	.word	0x0800d790
 800aad8:	3ff00000 	.word	0x3ff00000
 800aadc:	40240000 	.word	0x40240000
 800aae0:	401c0000 	.word	0x401c0000
 800aae4:	40140000 	.word	0x40140000
 800aae8:	3fe00000 	.word	0x3fe00000
 800aaec:	9d01      	ldr	r5, [sp, #4]
 800aaee:	4656      	mov	r6, sl
 800aaf0:	465f      	mov	r7, fp
 800aaf2:	4642      	mov	r2, r8
 800aaf4:	464b      	mov	r3, r9
 800aaf6:	4630      	mov	r0, r6
 800aaf8:	4639      	mov	r1, r7
 800aafa:	f7f5 feaf 	bl	800085c <__aeabi_ddiv>
 800aafe:	f7f6 f833 	bl	8000b68 <__aeabi_d2iz>
 800ab02:	4682      	mov	sl, r0
 800ab04:	f7f5 fd16 	bl	8000534 <__aeabi_i2d>
 800ab08:	4642      	mov	r2, r8
 800ab0a:	464b      	mov	r3, r9
 800ab0c:	f7f5 fd7c 	bl	8000608 <__aeabi_dmul>
 800ab10:	4602      	mov	r2, r0
 800ab12:	460b      	mov	r3, r1
 800ab14:	4630      	mov	r0, r6
 800ab16:	4639      	mov	r1, r7
 800ab18:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ab1c:	f7f5 fbbc 	bl	8000298 <__aeabi_dsub>
 800ab20:	f805 6b01 	strb.w	r6, [r5], #1
 800ab24:	9e01      	ldr	r6, [sp, #4]
 800ab26:	9f03      	ldr	r7, [sp, #12]
 800ab28:	1bae      	subs	r6, r5, r6
 800ab2a:	42b7      	cmp	r7, r6
 800ab2c:	4602      	mov	r2, r0
 800ab2e:	460b      	mov	r3, r1
 800ab30:	d135      	bne.n	800ab9e <_dtoa_r+0x6e6>
 800ab32:	f7f5 fbb3 	bl	800029c <__adddf3>
 800ab36:	4642      	mov	r2, r8
 800ab38:	464b      	mov	r3, r9
 800ab3a:	4606      	mov	r6, r0
 800ab3c:	460f      	mov	r7, r1
 800ab3e:	f7f5 fff3 	bl	8000b28 <__aeabi_dcmpgt>
 800ab42:	b9d0      	cbnz	r0, 800ab7a <_dtoa_r+0x6c2>
 800ab44:	4642      	mov	r2, r8
 800ab46:	464b      	mov	r3, r9
 800ab48:	4630      	mov	r0, r6
 800ab4a:	4639      	mov	r1, r7
 800ab4c:	f7f5 ffc4 	bl	8000ad8 <__aeabi_dcmpeq>
 800ab50:	b110      	cbz	r0, 800ab58 <_dtoa_r+0x6a0>
 800ab52:	f01a 0f01 	tst.w	sl, #1
 800ab56:	d110      	bne.n	800ab7a <_dtoa_r+0x6c2>
 800ab58:	4620      	mov	r0, r4
 800ab5a:	ee18 1a10 	vmov	r1, s16
 800ab5e:	f001 f8af 	bl	800bcc0 <_Bfree>
 800ab62:	2300      	movs	r3, #0
 800ab64:	9800      	ldr	r0, [sp, #0]
 800ab66:	702b      	strb	r3, [r5, #0]
 800ab68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab6a:	3001      	adds	r0, #1
 800ab6c:	6018      	str	r0, [r3, #0]
 800ab6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	f43f acf1 	beq.w	800a558 <_dtoa_r+0xa0>
 800ab76:	601d      	str	r5, [r3, #0]
 800ab78:	e4ee      	b.n	800a558 <_dtoa_r+0xa0>
 800ab7a:	9f00      	ldr	r7, [sp, #0]
 800ab7c:	462b      	mov	r3, r5
 800ab7e:	461d      	mov	r5, r3
 800ab80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab84:	2a39      	cmp	r2, #57	; 0x39
 800ab86:	d106      	bne.n	800ab96 <_dtoa_r+0x6de>
 800ab88:	9a01      	ldr	r2, [sp, #4]
 800ab8a:	429a      	cmp	r2, r3
 800ab8c:	d1f7      	bne.n	800ab7e <_dtoa_r+0x6c6>
 800ab8e:	9901      	ldr	r1, [sp, #4]
 800ab90:	2230      	movs	r2, #48	; 0x30
 800ab92:	3701      	adds	r7, #1
 800ab94:	700a      	strb	r2, [r1, #0]
 800ab96:	781a      	ldrb	r2, [r3, #0]
 800ab98:	3201      	adds	r2, #1
 800ab9a:	701a      	strb	r2, [r3, #0]
 800ab9c:	e790      	b.n	800aac0 <_dtoa_r+0x608>
 800ab9e:	4ba6      	ldr	r3, [pc, #664]	; (800ae38 <_dtoa_r+0x980>)
 800aba0:	2200      	movs	r2, #0
 800aba2:	f7f5 fd31 	bl	8000608 <__aeabi_dmul>
 800aba6:	2200      	movs	r2, #0
 800aba8:	2300      	movs	r3, #0
 800abaa:	4606      	mov	r6, r0
 800abac:	460f      	mov	r7, r1
 800abae:	f7f5 ff93 	bl	8000ad8 <__aeabi_dcmpeq>
 800abb2:	2800      	cmp	r0, #0
 800abb4:	d09d      	beq.n	800aaf2 <_dtoa_r+0x63a>
 800abb6:	e7cf      	b.n	800ab58 <_dtoa_r+0x6a0>
 800abb8:	9a08      	ldr	r2, [sp, #32]
 800abba:	2a00      	cmp	r2, #0
 800abbc:	f000 80d7 	beq.w	800ad6e <_dtoa_r+0x8b6>
 800abc0:	9a06      	ldr	r2, [sp, #24]
 800abc2:	2a01      	cmp	r2, #1
 800abc4:	f300 80ba 	bgt.w	800ad3c <_dtoa_r+0x884>
 800abc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800abca:	2a00      	cmp	r2, #0
 800abcc:	f000 80b2 	beq.w	800ad34 <_dtoa_r+0x87c>
 800abd0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800abd4:	9e07      	ldr	r6, [sp, #28]
 800abd6:	9d04      	ldr	r5, [sp, #16]
 800abd8:	9a04      	ldr	r2, [sp, #16]
 800abda:	441a      	add	r2, r3
 800abdc:	9204      	str	r2, [sp, #16]
 800abde:	9a05      	ldr	r2, [sp, #20]
 800abe0:	2101      	movs	r1, #1
 800abe2:	441a      	add	r2, r3
 800abe4:	4620      	mov	r0, r4
 800abe6:	9205      	str	r2, [sp, #20]
 800abe8:	f001 f96c 	bl	800bec4 <__i2b>
 800abec:	4607      	mov	r7, r0
 800abee:	2d00      	cmp	r5, #0
 800abf0:	dd0c      	ble.n	800ac0c <_dtoa_r+0x754>
 800abf2:	9b05      	ldr	r3, [sp, #20]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	dd09      	ble.n	800ac0c <_dtoa_r+0x754>
 800abf8:	42ab      	cmp	r3, r5
 800abfa:	9a04      	ldr	r2, [sp, #16]
 800abfc:	bfa8      	it	ge
 800abfe:	462b      	movge	r3, r5
 800ac00:	1ad2      	subs	r2, r2, r3
 800ac02:	9204      	str	r2, [sp, #16]
 800ac04:	9a05      	ldr	r2, [sp, #20]
 800ac06:	1aed      	subs	r5, r5, r3
 800ac08:	1ad3      	subs	r3, r2, r3
 800ac0a:	9305      	str	r3, [sp, #20]
 800ac0c:	9b07      	ldr	r3, [sp, #28]
 800ac0e:	b31b      	cbz	r3, 800ac58 <_dtoa_r+0x7a0>
 800ac10:	9b08      	ldr	r3, [sp, #32]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	f000 80af 	beq.w	800ad76 <_dtoa_r+0x8be>
 800ac18:	2e00      	cmp	r6, #0
 800ac1a:	dd13      	ble.n	800ac44 <_dtoa_r+0x78c>
 800ac1c:	4639      	mov	r1, r7
 800ac1e:	4632      	mov	r2, r6
 800ac20:	4620      	mov	r0, r4
 800ac22:	f001 fa0f 	bl	800c044 <__pow5mult>
 800ac26:	ee18 2a10 	vmov	r2, s16
 800ac2a:	4601      	mov	r1, r0
 800ac2c:	4607      	mov	r7, r0
 800ac2e:	4620      	mov	r0, r4
 800ac30:	f001 f95e 	bl	800bef0 <__multiply>
 800ac34:	ee18 1a10 	vmov	r1, s16
 800ac38:	4680      	mov	r8, r0
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	f001 f840 	bl	800bcc0 <_Bfree>
 800ac40:	ee08 8a10 	vmov	s16, r8
 800ac44:	9b07      	ldr	r3, [sp, #28]
 800ac46:	1b9a      	subs	r2, r3, r6
 800ac48:	d006      	beq.n	800ac58 <_dtoa_r+0x7a0>
 800ac4a:	ee18 1a10 	vmov	r1, s16
 800ac4e:	4620      	mov	r0, r4
 800ac50:	f001 f9f8 	bl	800c044 <__pow5mult>
 800ac54:	ee08 0a10 	vmov	s16, r0
 800ac58:	2101      	movs	r1, #1
 800ac5a:	4620      	mov	r0, r4
 800ac5c:	f001 f932 	bl	800bec4 <__i2b>
 800ac60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	4606      	mov	r6, r0
 800ac66:	f340 8088 	ble.w	800ad7a <_dtoa_r+0x8c2>
 800ac6a:	461a      	mov	r2, r3
 800ac6c:	4601      	mov	r1, r0
 800ac6e:	4620      	mov	r0, r4
 800ac70:	f001 f9e8 	bl	800c044 <__pow5mult>
 800ac74:	9b06      	ldr	r3, [sp, #24]
 800ac76:	2b01      	cmp	r3, #1
 800ac78:	4606      	mov	r6, r0
 800ac7a:	f340 8081 	ble.w	800ad80 <_dtoa_r+0x8c8>
 800ac7e:	f04f 0800 	mov.w	r8, #0
 800ac82:	6933      	ldr	r3, [r6, #16]
 800ac84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ac88:	6918      	ldr	r0, [r3, #16]
 800ac8a:	f001 f8cb 	bl	800be24 <__hi0bits>
 800ac8e:	f1c0 0020 	rsb	r0, r0, #32
 800ac92:	9b05      	ldr	r3, [sp, #20]
 800ac94:	4418      	add	r0, r3
 800ac96:	f010 001f 	ands.w	r0, r0, #31
 800ac9a:	f000 8092 	beq.w	800adc2 <_dtoa_r+0x90a>
 800ac9e:	f1c0 0320 	rsb	r3, r0, #32
 800aca2:	2b04      	cmp	r3, #4
 800aca4:	f340 808a 	ble.w	800adbc <_dtoa_r+0x904>
 800aca8:	f1c0 001c 	rsb	r0, r0, #28
 800acac:	9b04      	ldr	r3, [sp, #16]
 800acae:	4403      	add	r3, r0
 800acb0:	9304      	str	r3, [sp, #16]
 800acb2:	9b05      	ldr	r3, [sp, #20]
 800acb4:	4403      	add	r3, r0
 800acb6:	4405      	add	r5, r0
 800acb8:	9305      	str	r3, [sp, #20]
 800acba:	9b04      	ldr	r3, [sp, #16]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	dd07      	ble.n	800acd0 <_dtoa_r+0x818>
 800acc0:	ee18 1a10 	vmov	r1, s16
 800acc4:	461a      	mov	r2, r3
 800acc6:	4620      	mov	r0, r4
 800acc8:	f001 fa16 	bl	800c0f8 <__lshift>
 800accc:	ee08 0a10 	vmov	s16, r0
 800acd0:	9b05      	ldr	r3, [sp, #20]
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	dd05      	ble.n	800ace2 <_dtoa_r+0x82a>
 800acd6:	4631      	mov	r1, r6
 800acd8:	461a      	mov	r2, r3
 800acda:	4620      	mov	r0, r4
 800acdc:	f001 fa0c 	bl	800c0f8 <__lshift>
 800ace0:	4606      	mov	r6, r0
 800ace2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d06e      	beq.n	800adc6 <_dtoa_r+0x90e>
 800ace8:	ee18 0a10 	vmov	r0, s16
 800acec:	4631      	mov	r1, r6
 800acee:	f001 fa73 	bl	800c1d8 <__mcmp>
 800acf2:	2800      	cmp	r0, #0
 800acf4:	da67      	bge.n	800adc6 <_dtoa_r+0x90e>
 800acf6:	9b00      	ldr	r3, [sp, #0]
 800acf8:	3b01      	subs	r3, #1
 800acfa:	ee18 1a10 	vmov	r1, s16
 800acfe:	9300      	str	r3, [sp, #0]
 800ad00:	220a      	movs	r2, #10
 800ad02:	2300      	movs	r3, #0
 800ad04:	4620      	mov	r0, r4
 800ad06:	f000 fffd 	bl	800bd04 <__multadd>
 800ad0a:	9b08      	ldr	r3, [sp, #32]
 800ad0c:	ee08 0a10 	vmov	s16, r0
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	f000 81b1 	beq.w	800b078 <_dtoa_r+0xbc0>
 800ad16:	2300      	movs	r3, #0
 800ad18:	4639      	mov	r1, r7
 800ad1a:	220a      	movs	r2, #10
 800ad1c:	4620      	mov	r0, r4
 800ad1e:	f000 fff1 	bl	800bd04 <__multadd>
 800ad22:	9b02      	ldr	r3, [sp, #8]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	4607      	mov	r7, r0
 800ad28:	f300 808e 	bgt.w	800ae48 <_dtoa_r+0x990>
 800ad2c:	9b06      	ldr	r3, [sp, #24]
 800ad2e:	2b02      	cmp	r3, #2
 800ad30:	dc51      	bgt.n	800add6 <_dtoa_r+0x91e>
 800ad32:	e089      	b.n	800ae48 <_dtoa_r+0x990>
 800ad34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ad3a:	e74b      	b.n	800abd4 <_dtoa_r+0x71c>
 800ad3c:	9b03      	ldr	r3, [sp, #12]
 800ad3e:	1e5e      	subs	r6, r3, #1
 800ad40:	9b07      	ldr	r3, [sp, #28]
 800ad42:	42b3      	cmp	r3, r6
 800ad44:	bfbf      	itttt	lt
 800ad46:	9b07      	ldrlt	r3, [sp, #28]
 800ad48:	9607      	strlt	r6, [sp, #28]
 800ad4a:	1af2      	sublt	r2, r6, r3
 800ad4c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ad4e:	bfb6      	itet	lt
 800ad50:	189b      	addlt	r3, r3, r2
 800ad52:	1b9e      	subge	r6, r3, r6
 800ad54:	930a      	strlt	r3, [sp, #40]	; 0x28
 800ad56:	9b03      	ldr	r3, [sp, #12]
 800ad58:	bfb8      	it	lt
 800ad5a:	2600      	movlt	r6, #0
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	bfb7      	itett	lt
 800ad60:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800ad64:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ad68:	1a9d      	sublt	r5, r3, r2
 800ad6a:	2300      	movlt	r3, #0
 800ad6c:	e734      	b.n	800abd8 <_dtoa_r+0x720>
 800ad6e:	9e07      	ldr	r6, [sp, #28]
 800ad70:	9d04      	ldr	r5, [sp, #16]
 800ad72:	9f08      	ldr	r7, [sp, #32]
 800ad74:	e73b      	b.n	800abee <_dtoa_r+0x736>
 800ad76:	9a07      	ldr	r2, [sp, #28]
 800ad78:	e767      	b.n	800ac4a <_dtoa_r+0x792>
 800ad7a:	9b06      	ldr	r3, [sp, #24]
 800ad7c:	2b01      	cmp	r3, #1
 800ad7e:	dc18      	bgt.n	800adb2 <_dtoa_r+0x8fa>
 800ad80:	f1ba 0f00 	cmp.w	sl, #0
 800ad84:	d115      	bne.n	800adb2 <_dtoa_r+0x8fa>
 800ad86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ad8a:	b993      	cbnz	r3, 800adb2 <_dtoa_r+0x8fa>
 800ad8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ad90:	0d1b      	lsrs	r3, r3, #20
 800ad92:	051b      	lsls	r3, r3, #20
 800ad94:	b183      	cbz	r3, 800adb8 <_dtoa_r+0x900>
 800ad96:	9b04      	ldr	r3, [sp, #16]
 800ad98:	3301      	adds	r3, #1
 800ad9a:	9304      	str	r3, [sp, #16]
 800ad9c:	9b05      	ldr	r3, [sp, #20]
 800ad9e:	3301      	adds	r3, #1
 800ada0:	9305      	str	r3, [sp, #20]
 800ada2:	f04f 0801 	mov.w	r8, #1
 800ada6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	f47f af6a 	bne.w	800ac82 <_dtoa_r+0x7ca>
 800adae:	2001      	movs	r0, #1
 800adb0:	e76f      	b.n	800ac92 <_dtoa_r+0x7da>
 800adb2:	f04f 0800 	mov.w	r8, #0
 800adb6:	e7f6      	b.n	800ada6 <_dtoa_r+0x8ee>
 800adb8:	4698      	mov	r8, r3
 800adba:	e7f4      	b.n	800ada6 <_dtoa_r+0x8ee>
 800adbc:	f43f af7d 	beq.w	800acba <_dtoa_r+0x802>
 800adc0:	4618      	mov	r0, r3
 800adc2:	301c      	adds	r0, #28
 800adc4:	e772      	b.n	800acac <_dtoa_r+0x7f4>
 800adc6:	9b03      	ldr	r3, [sp, #12]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	dc37      	bgt.n	800ae3c <_dtoa_r+0x984>
 800adcc:	9b06      	ldr	r3, [sp, #24]
 800adce:	2b02      	cmp	r3, #2
 800add0:	dd34      	ble.n	800ae3c <_dtoa_r+0x984>
 800add2:	9b03      	ldr	r3, [sp, #12]
 800add4:	9302      	str	r3, [sp, #8]
 800add6:	9b02      	ldr	r3, [sp, #8]
 800add8:	b96b      	cbnz	r3, 800adf6 <_dtoa_r+0x93e>
 800adda:	4631      	mov	r1, r6
 800addc:	2205      	movs	r2, #5
 800adde:	4620      	mov	r0, r4
 800ade0:	f000 ff90 	bl	800bd04 <__multadd>
 800ade4:	4601      	mov	r1, r0
 800ade6:	4606      	mov	r6, r0
 800ade8:	ee18 0a10 	vmov	r0, s16
 800adec:	f001 f9f4 	bl	800c1d8 <__mcmp>
 800adf0:	2800      	cmp	r0, #0
 800adf2:	f73f adbb 	bgt.w	800a96c <_dtoa_r+0x4b4>
 800adf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adf8:	9d01      	ldr	r5, [sp, #4]
 800adfa:	43db      	mvns	r3, r3
 800adfc:	9300      	str	r3, [sp, #0]
 800adfe:	f04f 0800 	mov.w	r8, #0
 800ae02:	4631      	mov	r1, r6
 800ae04:	4620      	mov	r0, r4
 800ae06:	f000 ff5b 	bl	800bcc0 <_Bfree>
 800ae0a:	2f00      	cmp	r7, #0
 800ae0c:	f43f aea4 	beq.w	800ab58 <_dtoa_r+0x6a0>
 800ae10:	f1b8 0f00 	cmp.w	r8, #0
 800ae14:	d005      	beq.n	800ae22 <_dtoa_r+0x96a>
 800ae16:	45b8      	cmp	r8, r7
 800ae18:	d003      	beq.n	800ae22 <_dtoa_r+0x96a>
 800ae1a:	4641      	mov	r1, r8
 800ae1c:	4620      	mov	r0, r4
 800ae1e:	f000 ff4f 	bl	800bcc0 <_Bfree>
 800ae22:	4639      	mov	r1, r7
 800ae24:	4620      	mov	r0, r4
 800ae26:	f000 ff4b 	bl	800bcc0 <_Bfree>
 800ae2a:	e695      	b.n	800ab58 <_dtoa_r+0x6a0>
 800ae2c:	2600      	movs	r6, #0
 800ae2e:	4637      	mov	r7, r6
 800ae30:	e7e1      	b.n	800adf6 <_dtoa_r+0x93e>
 800ae32:	9700      	str	r7, [sp, #0]
 800ae34:	4637      	mov	r7, r6
 800ae36:	e599      	b.n	800a96c <_dtoa_r+0x4b4>
 800ae38:	40240000 	.word	0x40240000
 800ae3c:	9b08      	ldr	r3, [sp, #32]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	f000 80ca 	beq.w	800afd8 <_dtoa_r+0xb20>
 800ae44:	9b03      	ldr	r3, [sp, #12]
 800ae46:	9302      	str	r3, [sp, #8]
 800ae48:	2d00      	cmp	r5, #0
 800ae4a:	dd05      	ble.n	800ae58 <_dtoa_r+0x9a0>
 800ae4c:	4639      	mov	r1, r7
 800ae4e:	462a      	mov	r2, r5
 800ae50:	4620      	mov	r0, r4
 800ae52:	f001 f951 	bl	800c0f8 <__lshift>
 800ae56:	4607      	mov	r7, r0
 800ae58:	f1b8 0f00 	cmp.w	r8, #0
 800ae5c:	d05b      	beq.n	800af16 <_dtoa_r+0xa5e>
 800ae5e:	6879      	ldr	r1, [r7, #4]
 800ae60:	4620      	mov	r0, r4
 800ae62:	f000 feed 	bl	800bc40 <_Balloc>
 800ae66:	4605      	mov	r5, r0
 800ae68:	b928      	cbnz	r0, 800ae76 <_dtoa_r+0x9be>
 800ae6a:	4b87      	ldr	r3, [pc, #540]	; (800b088 <_dtoa_r+0xbd0>)
 800ae6c:	4602      	mov	r2, r0
 800ae6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ae72:	f7ff bb3b 	b.w	800a4ec <_dtoa_r+0x34>
 800ae76:	693a      	ldr	r2, [r7, #16]
 800ae78:	3202      	adds	r2, #2
 800ae7a:	0092      	lsls	r2, r2, #2
 800ae7c:	f107 010c 	add.w	r1, r7, #12
 800ae80:	300c      	adds	r0, #12
 800ae82:	f7fd fbf9 	bl	8008678 <memcpy>
 800ae86:	2201      	movs	r2, #1
 800ae88:	4629      	mov	r1, r5
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	f001 f934 	bl	800c0f8 <__lshift>
 800ae90:	9b01      	ldr	r3, [sp, #4]
 800ae92:	f103 0901 	add.w	r9, r3, #1
 800ae96:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ae9a:	4413      	add	r3, r2
 800ae9c:	9305      	str	r3, [sp, #20]
 800ae9e:	f00a 0301 	and.w	r3, sl, #1
 800aea2:	46b8      	mov	r8, r7
 800aea4:	9304      	str	r3, [sp, #16]
 800aea6:	4607      	mov	r7, r0
 800aea8:	4631      	mov	r1, r6
 800aeaa:	ee18 0a10 	vmov	r0, s16
 800aeae:	f7ff fa75 	bl	800a39c <quorem>
 800aeb2:	4641      	mov	r1, r8
 800aeb4:	9002      	str	r0, [sp, #8]
 800aeb6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800aeba:	ee18 0a10 	vmov	r0, s16
 800aebe:	f001 f98b 	bl	800c1d8 <__mcmp>
 800aec2:	463a      	mov	r2, r7
 800aec4:	9003      	str	r0, [sp, #12]
 800aec6:	4631      	mov	r1, r6
 800aec8:	4620      	mov	r0, r4
 800aeca:	f001 f9a1 	bl	800c210 <__mdiff>
 800aece:	68c2      	ldr	r2, [r0, #12]
 800aed0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800aed4:	4605      	mov	r5, r0
 800aed6:	bb02      	cbnz	r2, 800af1a <_dtoa_r+0xa62>
 800aed8:	4601      	mov	r1, r0
 800aeda:	ee18 0a10 	vmov	r0, s16
 800aede:	f001 f97b 	bl	800c1d8 <__mcmp>
 800aee2:	4602      	mov	r2, r0
 800aee4:	4629      	mov	r1, r5
 800aee6:	4620      	mov	r0, r4
 800aee8:	9207      	str	r2, [sp, #28]
 800aeea:	f000 fee9 	bl	800bcc0 <_Bfree>
 800aeee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800aef2:	ea43 0102 	orr.w	r1, r3, r2
 800aef6:	9b04      	ldr	r3, [sp, #16]
 800aef8:	430b      	orrs	r3, r1
 800aefa:	464d      	mov	r5, r9
 800aefc:	d10f      	bne.n	800af1e <_dtoa_r+0xa66>
 800aefe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800af02:	d02a      	beq.n	800af5a <_dtoa_r+0xaa2>
 800af04:	9b03      	ldr	r3, [sp, #12]
 800af06:	2b00      	cmp	r3, #0
 800af08:	dd02      	ble.n	800af10 <_dtoa_r+0xa58>
 800af0a:	9b02      	ldr	r3, [sp, #8]
 800af0c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800af10:	f88b a000 	strb.w	sl, [fp]
 800af14:	e775      	b.n	800ae02 <_dtoa_r+0x94a>
 800af16:	4638      	mov	r0, r7
 800af18:	e7ba      	b.n	800ae90 <_dtoa_r+0x9d8>
 800af1a:	2201      	movs	r2, #1
 800af1c:	e7e2      	b.n	800aee4 <_dtoa_r+0xa2c>
 800af1e:	9b03      	ldr	r3, [sp, #12]
 800af20:	2b00      	cmp	r3, #0
 800af22:	db04      	blt.n	800af2e <_dtoa_r+0xa76>
 800af24:	9906      	ldr	r1, [sp, #24]
 800af26:	430b      	orrs	r3, r1
 800af28:	9904      	ldr	r1, [sp, #16]
 800af2a:	430b      	orrs	r3, r1
 800af2c:	d122      	bne.n	800af74 <_dtoa_r+0xabc>
 800af2e:	2a00      	cmp	r2, #0
 800af30:	ddee      	ble.n	800af10 <_dtoa_r+0xa58>
 800af32:	ee18 1a10 	vmov	r1, s16
 800af36:	2201      	movs	r2, #1
 800af38:	4620      	mov	r0, r4
 800af3a:	f001 f8dd 	bl	800c0f8 <__lshift>
 800af3e:	4631      	mov	r1, r6
 800af40:	ee08 0a10 	vmov	s16, r0
 800af44:	f001 f948 	bl	800c1d8 <__mcmp>
 800af48:	2800      	cmp	r0, #0
 800af4a:	dc03      	bgt.n	800af54 <_dtoa_r+0xa9c>
 800af4c:	d1e0      	bne.n	800af10 <_dtoa_r+0xa58>
 800af4e:	f01a 0f01 	tst.w	sl, #1
 800af52:	d0dd      	beq.n	800af10 <_dtoa_r+0xa58>
 800af54:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800af58:	d1d7      	bne.n	800af0a <_dtoa_r+0xa52>
 800af5a:	2339      	movs	r3, #57	; 0x39
 800af5c:	f88b 3000 	strb.w	r3, [fp]
 800af60:	462b      	mov	r3, r5
 800af62:	461d      	mov	r5, r3
 800af64:	3b01      	subs	r3, #1
 800af66:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800af6a:	2a39      	cmp	r2, #57	; 0x39
 800af6c:	d071      	beq.n	800b052 <_dtoa_r+0xb9a>
 800af6e:	3201      	adds	r2, #1
 800af70:	701a      	strb	r2, [r3, #0]
 800af72:	e746      	b.n	800ae02 <_dtoa_r+0x94a>
 800af74:	2a00      	cmp	r2, #0
 800af76:	dd07      	ble.n	800af88 <_dtoa_r+0xad0>
 800af78:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800af7c:	d0ed      	beq.n	800af5a <_dtoa_r+0xaa2>
 800af7e:	f10a 0301 	add.w	r3, sl, #1
 800af82:	f88b 3000 	strb.w	r3, [fp]
 800af86:	e73c      	b.n	800ae02 <_dtoa_r+0x94a>
 800af88:	9b05      	ldr	r3, [sp, #20]
 800af8a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800af8e:	4599      	cmp	r9, r3
 800af90:	d047      	beq.n	800b022 <_dtoa_r+0xb6a>
 800af92:	ee18 1a10 	vmov	r1, s16
 800af96:	2300      	movs	r3, #0
 800af98:	220a      	movs	r2, #10
 800af9a:	4620      	mov	r0, r4
 800af9c:	f000 feb2 	bl	800bd04 <__multadd>
 800afa0:	45b8      	cmp	r8, r7
 800afa2:	ee08 0a10 	vmov	s16, r0
 800afa6:	f04f 0300 	mov.w	r3, #0
 800afaa:	f04f 020a 	mov.w	r2, #10
 800afae:	4641      	mov	r1, r8
 800afb0:	4620      	mov	r0, r4
 800afb2:	d106      	bne.n	800afc2 <_dtoa_r+0xb0a>
 800afb4:	f000 fea6 	bl	800bd04 <__multadd>
 800afb8:	4680      	mov	r8, r0
 800afba:	4607      	mov	r7, r0
 800afbc:	f109 0901 	add.w	r9, r9, #1
 800afc0:	e772      	b.n	800aea8 <_dtoa_r+0x9f0>
 800afc2:	f000 fe9f 	bl	800bd04 <__multadd>
 800afc6:	4639      	mov	r1, r7
 800afc8:	4680      	mov	r8, r0
 800afca:	2300      	movs	r3, #0
 800afcc:	220a      	movs	r2, #10
 800afce:	4620      	mov	r0, r4
 800afd0:	f000 fe98 	bl	800bd04 <__multadd>
 800afd4:	4607      	mov	r7, r0
 800afd6:	e7f1      	b.n	800afbc <_dtoa_r+0xb04>
 800afd8:	9b03      	ldr	r3, [sp, #12]
 800afda:	9302      	str	r3, [sp, #8]
 800afdc:	9d01      	ldr	r5, [sp, #4]
 800afde:	ee18 0a10 	vmov	r0, s16
 800afe2:	4631      	mov	r1, r6
 800afe4:	f7ff f9da 	bl	800a39c <quorem>
 800afe8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800afec:	9b01      	ldr	r3, [sp, #4]
 800afee:	f805 ab01 	strb.w	sl, [r5], #1
 800aff2:	1aea      	subs	r2, r5, r3
 800aff4:	9b02      	ldr	r3, [sp, #8]
 800aff6:	4293      	cmp	r3, r2
 800aff8:	dd09      	ble.n	800b00e <_dtoa_r+0xb56>
 800affa:	ee18 1a10 	vmov	r1, s16
 800affe:	2300      	movs	r3, #0
 800b000:	220a      	movs	r2, #10
 800b002:	4620      	mov	r0, r4
 800b004:	f000 fe7e 	bl	800bd04 <__multadd>
 800b008:	ee08 0a10 	vmov	s16, r0
 800b00c:	e7e7      	b.n	800afde <_dtoa_r+0xb26>
 800b00e:	9b02      	ldr	r3, [sp, #8]
 800b010:	2b00      	cmp	r3, #0
 800b012:	bfc8      	it	gt
 800b014:	461d      	movgt	r5, r3
 800b016:	9b01      	ldr	r3, [sp, #4]
 800b018:	bfd8      	it	le
 800b01a:	2501      	movle	r5, #1
 800b01c:	441d      	add	r5, r3
 800b01e:	f04f 0800 	mov.w	r8, #0
 800b022:	ee18 1a10 	vmov	r1, s16
 800b026:	2201      	movs	r2, #1
 800b028:	4620      	mov	r0, r4
 800b02a:	f001 f865 	bl	800c0f8 <__lshift>
 800b02e:	4631      	mov	r1, r6
 800b030:	ee08 0a10 	vmov	s16, r0
 800b034:	f001 f8d0 	bl	800c1d8 <__mcmp>
 800b038:	2800      	cmp	r0, #0
 800b03a:	dc91      	bgt.n	800af60 <_dtoa_r+0xaa8>
 800b03c:	d102      	bne.n	800b044 <_dtoa_r+0xb8c>
 800b03e:	f01a 0f01 	tst.w	sl, #1
 800b042:	d18d      	bne.n	800af60 <_dtoa_r+0xaa8>
 800b044:	462b      	mov	r3, r5
 800b046:	461d      	mov	r5, r3
 800b048:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b04c:	2a30      	cmp	r2, #48	; 0x30
 800b04e:	d0fa      	beq.n	800b046 <_dtoa_r+0xb8e>
 800b050:	e6d7      	b.n	800ae02 <_dtoa_r+0x94a>
 800b052:	9a01      	ldr	r2, [sp, #4]
 800b054:	429a      	cmp	r2, r3
 800b056:	d184      	bne.n	800af62 <_dtoa_r+0xaaa>
 800b058:	9b00      	ldr	r3, [sp, #0]
 800b05a:	3301      	adds	r3, #1
 800b05c:	9300      	str	r3, [sp, #0]
 800b05e:	2331      	movs	r3, #49	; 0x31
 800b060:	7013      	strb	r3, [r2, #0]
 800b062:	e6ce      	b.n	800ae02 <_dtoa_r+0x94a>
 800b064:	4b09      	ldr	r3, [pc, #36]	; (800b08c <_dtoa_r+0xbd4>)
 800b066:	f7ff ba95 	b.w	800a594 <_dtoa_r+0xdc>
 800b06a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	f47f aa6e 	bne.w	800a54e <_dtoa_r+0x96>
 800b072:	4b07      	ldr	r3, [pc, #28]	; (800b090 <_dtoa_r+0xbd8>)
 800b074:	f7ff ba8e 	b.w	800a594 <_dtoa_r+0xdc>
 800b078:	9b02      	ldr	r3, [sp, #8]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	dcae      	bgt.n	800afdc <_dtoa_r+0xb24>
 800b07e:	9b06      	ldr	r3, [sp, #24]
 800b080:	2b02      	cmp	r3, #2
 800b082:	f73f aea8 	bgt.w	800add6 <_dtoa_r+0x91e>
 800b086:	e7a9      	b.n	800afdc <_dtoa_r+0xb24>
 800b088:	0800d643 	.word	0x0800d643
 800b08c:	0800d514 	.word	0x0800d514
 800b090:	0800d5c4 	.word	0x0800d5c4

0800b094 <__sflush_r>:
 800b094:	898a      	ldrh	r2, [r1, #12]
 800b096:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b09a:	4605      	mov	r5, r0
 800b09c:	0710      	lsls	r0, r2, #28
 800b09e:	460c      	mov	r4, r1
 800b0a0:	d458      	bmi.n	800b154 <__sflush_r+0xc0>
 800b0a2:	684b      	ldr	r3, [r1, #4]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	dc05      	bgt.n	800b0b4 <__sflush_r+0x20>
 800b0a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	dc02      	bgt.n	800b0b4 <__sflush_r+0x20>
 800b0ae:	2000      	movs	r0, #0
 800b0b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b0b6:	2e00      	cmp	r6, #0
 800b0b8:	d0f9      	beq.n	800b0ae <__sflush_r+0x1a>
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b0c0:	682f      	ldr	r7, [r5, #0]
 800b0c2:	602b      	str	r3, [r5, #0]
 800b0c4:	d032      	beq.n	800b12c <__sflush_r+0x98>
 800b0c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b0c8:	89a3      	ldrh	r3, [r4, #12]
 800b0ca:	075a      	lsls	r2, r3, #29
 800b0cc:	d505      	bpl.n	800b0da <__sflush_r+0x46>
 800b0ce:	6863      	ldr	r3, [r4, #4]
 800b0d0:	1ac0      	subs	r0, r0, r3
 800b0d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b0d4:	b10b      	cbz	r3, 800b0da <__sflush_r+0x46>
 800b0d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b0d8:	1ac0      	subs	r0, r0, r3
 800b0da:	2300      	movs	r3, #0
 800b0dc:	4602      	mov	r2, r0
 800b0de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b0e0:	6a21      	ldr	r1, [r4, #32]
 800b0e2:	4628      	mov	r0, r5
 800b0e4:	47b0      	blx	r6
 800b0e6:	1c43      	adds	r3, r0, #1
 800b0e8:	89a3      	ldrh	r3, [r4, #12]
 800b0ea:	d106      	bne.n	800b0fa <__sflush_r+0x66>
 800b0ec:	6829      	ldr	r1, [r5, #0]
 800b0ee:	291d      	cmp	r1, #29
 800b0f0:	d82c      	bhi.n	800b14c <__sflush_r+0xb8>
 800b0f2:	4a2a      	ldr	r2, [pc, #168]	; (800b19c <__sflush_r+0x108>)
 800b0f4:	40ca      	lsrs	r2, r1
 800b0f6:	07d6      	lsls	r6, r2, #31
 800b0f8:	d528      	bpl.n	800b14c <__sflush_r+0xb8>
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	6062      	str	r2, [r4, #4]
 800b0fe:	04d9      	lsls	r1, r3, #19
 800b100:	6922      	ldr	r2, [r4, #16]
 800b102:	6022      	str	r2, [r4, #0]
 800b104:	d504      	bpl.n	800b110 <__sflush_r+0x7c>
 800b106:	1c42      	adds	r2, r0, #1
 800b108:	d101      	bne.n	800b10e <__sflush_r+0x7a>
 800b10a:	682b      	ldr	r3, [r5, #0]
 800b10c:	b903      	cbnz	r3, 800b110 <__sflush_r+0x7c>
 800b10e:	6560      	str	r0, [r4, #84]	; 0x54
 800b110:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b112:	602f      	str	r7, [r5, #0]
 800b114:	2900      	cmp	r1, #0
 800b116:	d0ca      	beq.n	800b0ae <__sflush_r+0x1a>
 800b118:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b11c:	4299      	cmp	r1, r3
 800b11e:	d002      	beq.n	800b126 <__sflush_r+0x92>
 800b120:	4628      	mov	r0, r5
 800b122:	f7fd fabf 	bl	80086a4 <_free_r>
 800b126:	2000      	movs	r0, #0
 800b128:	6360      	str	r0, [r4, #52]	; 0x34
 800b12a:	e7c1      	b.n	800b0b0 <__sflush_r+0x1c>
 800b12c:	6a21      	ldr	r1, [r4, #32]
 800b12e:	2301      	movs	r3, #1
 800b130:	4628      	mov	r0, r5
 800b132:	47b0      	blx	r6
 800b134:	1c41      	adds	r1, r0, #1
 800b136:	d1c7      	bne.n	800b0c8 <__sflush_r+0x34>
 800b138:	682b      	ldr	r3, [r5, #0]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d0c4      	beq.n	800b0c8 <__sflush_r+0x34>
 800b13e:	2b1d      	cmp	r3, #29
 800b140:	d001      	beq.n	800b146 <__sflush_r+0xb2>
 800b142:	2b16      	cmp	r3, #22
 800b144:	d101      	bne.n	800b14a <__sflush_r+0xb6>
 800b146:	602f      	str	r7, [r5, #0]
 800b148:	e7b1      	b.n	800b0ae <__sflush_r+0x1a>
 800b14a:	89a3      	ldrh	r3, [r4, #12]
 800b14c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b150:	81a3      	strh	r3, [r4, #12]
 800b152:	e7ad      	b.n	800b0b0 <__sflush_r+0x1c>
 800b154:	690f      	ldr	r7, [r1, #16]
 800b156:	2f00      	cmp	r7, #0
 800b158:	d0a9      	beq.n	800b0ae <__sflush_r+0x1a>
 800b15a:	0793      	lsls	r3, r2, #30
 800b15c:	680e      	ldr	r6, [r1, #0]
 800b15e:	bf08      	it	eq
 800b160:	694b      	ldreq	r3, [r1, #20]
 800b162:	600f      	str	r7, [r1, #0]
 800b164:	bf18      	it	ne
 800b166:	2300      	movne	r3, #0
 800b168:	eba6 0807 	sub.w	r8, r6, r7
 800b16c:	608b      	str	r3, [r1, #8]
 800b16e:	f1b8 0f00 	cmp.w	r8, #0
 800b172:	dd9c      	ble.n	800b0ae <__sflush_r+0x1a>
 800b174:	6a21      	ldr	r1, [r4, #32]
 800b176:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b178:	4643      	mov	r3, r8
 800b17a:	463a      	mov	r2, r7
 800b17c:	4628      	mov	r0, r5
 800b17e:	47b0      	blx	r6
 800b180:	2800      	cmp	r0, #0
 800b182:	dc06      	bgt.n	800b192 <__sflush_r+0xfe>
 800b184:	89a3      	ldrh	r3, [r4, #12]
 800b186:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b18a:	81a3      	strh	r3, [r4, #12]
 800b18c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b190:	e78e      	b.n	800b0b0 <__sflush_r+0x1c>
 800b192:	4407      	add	r7, r0
 800b194:	eba8 0800 	sub.w	r8, r8, r0
 800b198:	e7e9      	b.n	800b16e <__sflush_r+0xda>
 800b19a:	bf00      	nop
 800b19c:	20400001 	.word	0x20400001

0800b1a0 <_fflush_r>:
 800b1a0:	b538      	push	{r3, r4, r5, lr}
 800b1a2:	690b      	ldr	r3, [r1, #16]
 800b1a4:	4605      	mov	r5, r0
 800b1a6:	460c      	mov	r4, r1
 800b1a8:	b913      	cbnz	r3, 800b1b0 <_fflush_r+0x10>
 800b1aa:	2500      	movs	r5, #0
 800b1ac:	4628      	mov	r0, r5
 800b1ae:	bd38      	pop	{r3, r4, r5, pc}
 800b1b0:	b118      	cbz	r0, 800b1ba <_fflush_r+0x1a>
 800b1b2:	6983      	ldr	r3, [r0, #24]
 800b1b4:	b90b      	cbnz	r3, 800b1ba <_fflush_r+0x1a>
 800b1b6:	f000 f887 	bl	800b2c8 <__sinit>
 800b1ba:	4b14      	ldr	r3, [pc, #80]	; (800b20c <_fflush_r+0x6c>)
 800b1bc:	429c      	cmp	r4, r3
 800b1be:	d11b      	bne.n	800b1f8 <_fflush_r+0x58>
 800b1c0:	686c      	ldr	r4, [r5, #4]
 800b1c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d0ef      	beq.n	800b1aa <_fflush_r+0xa>
 800b1ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b1cc:	07d0      	lsls	r0, r2, #31
 800b1ce:	d404      	bmi.n	800b1da <_fflush_r+0x3a>
 800b1d0:	0599      	lsls	r1, r3, #22
 800b1d2:	d402      	bmi.n	800b1da <_fflush_r+0x3a>
 800b1d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1d6:	f000 fc9a 	bl	800bb0e <__retarget_lock_acquire_recursive>
 800b1da:	4628      	mov	r0, r5
 800b1dc:	4621      	mov	r1, r4
 800b1de:	f7ff ff59 	bl	800b094 <__sflush_r>
 800b1e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b1e4:	07da      	lsls	r2, r3, #31
 800b1e6:	4605      	mov	r5, r0
 800b1e8:	d4e0      	bmi.n	800b1ac <_fflush_r+0xc>
 800b1ea:	89a3      	ldrh	r3, [r4, #12]
 800b1ec:	059b      	lsls	r3, r3, #22
 800b1ee:	d4dd      	bmi.n	800b1ac <_fflush_r+0xc>
 800b1f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b1f2:	f000 fc8d 	bl	800bb10 <__retarget_lock_release_recursive>
 800b1f6:	e7d9      	b.n	800b1ac <_fflush_r+0xc>
 800b1f8:	4b05      	ldr	r3, [pc, #20]	; (800b210 <_fflush_r+0x70>)
 800b1fa:	429c      	cmp	r4, r3
 800b1fc:	d101      	bne.n	800b202 <_fflush_r+0x62>
 800b1fe:	68ac      	ldr	r4, [r5, #8]
 800b200:	e7df      	b.n	800b1c2 <_fflush_r+0x22>
 800b202:	4b04      	ldr	r3, [pc, #16]	; (800b214 <_fflush_r+0x74>)
 800b204:	429c      	cmp	r4, r3
 800b206:	bf08      	it	eq
 800b208:	68ec      	ldreq	r4, [r5, #12]
 800b20a:	e7da      	b.n	800b1c2 <_fflush_r+0x22>
 800b20c:	0800d674 	.word	0x0800d674
 800b210:	0800d694 	.word	0x0800d694
 800b214:	0800d654 	.word	0x0800d654

0800b218 <std>:
 800b218:	2300      	movs	r3, #0
 800b21a:	b510      	push	{r4, lr}
 800b21c:	4604      	mov	r4, r0
 800b21e:	e9c0 3300 	strd	r3, r3, [r0]
 800b222:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b226:	6083      	str	r3, [r0, #8]
 800b228:	8181      	strh	r1, [r0, #12]
 800b22a:	6643      	str	r3, [r0, #100]	; 0x64
 800b22c:	81c2      	strh	r2, [r0, #14]
 800b22e:	6183      	str	r3, [r0, #24]
 800b230:	4619      	mov	r1, r3
 800b232:	2208      	movs	r2, #8
 800b234:	305c      	adds	r0, #92	; 0x5c
 800b236:	f7fd fa2d 	bl	8008694 <memset>
 800b23a:	4b05      	ldr	r3, [pc, #20]	; (800b250 <std+0x38>)
 800b23c:	6263      	str	r3, [r4, #36]	; 0x24
 800b23e:	4b05      	ldr	r3, [pc, #20]	; (800b254 <std+0x3c>)
 800b240:	62a3      	str	r3, [r4, #40]	; 0x28
 800b242:	4b05      	ldr	r3, [pc, #20]	; (800b258 <std+0x40>)
 800b244:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b246:	4b05      	ldr	r3, [pc, #20]	; (800b25c <std+0x44>)
 800b248:	6224      	str	r4, [r4, #32]
 800b24a:	6323      	str	r3, [r4, #48]	; 0x30
 800b24c:	bd10      	pop	{r4, pc}
 800b24e:	bf00      	nop
 800b250:	08009199 	.word	0x08009199
 800b254:	080091bb 	.word	0x080091bb
 800b258:	080091f3 	.word	0x080091f3
 800b25c:	08009217 	.word	0x08009217

0800b260 <_cleanup_r>:
 800b260:	4901      	ldr	r1, [pc, #4]	; (800b268 <_cleanup_r+0x8>)
 800b262:	f000 b8c1 	b.w	800b3e8 <_fwalk_reent>
 800b266:	bf00      	nop
 800b268:	0800b1a1 	.word	0x0800b1a1

0800b26c <__sfmoreglue>:
 800b26c:	b570      	push	{r4, r5, r6, lr}
 800b26e:	2268      	movs	r2, #104	; 0x68
 800b270:	1e4d      	subs	r5, r1, #1
 800b272:	4355      	muls	r5, r2
 800b274:	460e      	mov	r6, r1
 800b276:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b27a:	f7fd fa7f 	bl	800877c <_malloc_r>
 800b27e:	4604      	mov	r4, r0
 800b280:	b140      	cbz	r0, 800b294 <__sfmoreglue+0x28>
 800b282:	2100      	movs	r1, #0
 800b284:	e9c0 1600 	strd	r1, r6, [r0]
 800b288:	300c      	adds	r0, #12
 800b28a:	60a0      	str	r0, [r4, #8]
 800b28c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b290:	f7fd fa00 	bl	8008694 <memset>
 800b294:	4620      	mov	r0, r4
 800b296:	bd70      	pop	{r4, r5, r6, pc}

0800b298 <__sfp_lock_acquire>:
 800b298:	4801      	ldr	r0, [pc, #4]	; (800b2a0 <__sfp_lock_acquire+0x8>)
 800b29a:	f000 bc38 	b.w	800bb0e <__retarget_lock_acquire_recursive>
 800b29e:	bf00      	nop
 800b2a0:	20000f01 	.word	0x20000f01

0800b2a4 <__sfp_lock_release>:
 800b2a4:	4801      	ldr	r0, [pc, #4]	; (800b2ac <__sfp_lock_release+0x8>)
 800b2a6:	f000 bc33 	b.w	800bb10 <__retarget_lock_release_recursive>
 800b2aa:	bf00      	nop
 800b2ac:	20000f01 	.word	0x20000f01

0800b2b0 <__sinit_lock_acquire>:
 800b2b0:	4801      	ldr	r0, [pc, #4]	; (800b2b8 <__sinit_lock_acquire+0x8>)
 800b2b2:	f000 bc2c 	b.w	800bb0e <__retarget_lock_acquire_recursive>
 800b2b6:	bf00      	nop
 800b2b8:	20000f02 	.word	0x20000f02

0800b2bc <__sinit_lock_release>:
 800b2bc:	4801      	ldr	r0, [pc, #4]	; (800b2c4 <__sinit_lock_release+0x8>)
 800b2be:	f000 bc27 	b.w	800bb10 <__retarget_lock_release_recursive>
 800b2c2:	bf00      	nop
 800b2c4:	20000f02 	.word	0x20000f02

0800b2c8 <__sinit>:
 800b2c8:	b510      	push	{r4, lr}
 800b2ca:	4604      	mov	r4, r0
 800b2cc:	f7ff fff0 	bl	800b2b0 <__sinit_lock_acquire>
 800b2d0:	69a3      	ldr	r3, [r4, #24]
 800b2d2:	b11b      	cbz	r3, 800b2dc <__sinit+0x14>
 800b2d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2d8:	f7ff bff0 	b.w	800b2bc <__sinit_lock_release>
 800b2dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b2e0:	6523      	str	r3, [r4, #80]	; 0x50
 800b2e2:	4b13      	ldr	r3, [pc, #76]	; (800b330 <__sinit+0x68>)
 800b2e4:	4a13      	ldr	r2, [pc, #76]	; (800b334 <__sinit+0x6c>)
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	62a2      	str	r2, [r4, #40]	; 0x28
 800b2ea:	42a3      	cmp	r3, r4
 800b2ec:	bf04      	itt	eq
 800b2ee:	2301      	moveq	r3, #1
 800b2f0:	61a3      	streq	r3, [r4, #24]
 800b2f2:	4620      	mov	r0, r4
 800b2f4:	f000 f820 	bl	800b338 <__sfp>
 800b2f8:	6060      	str	r0, [r4, #4]
 800b2fa:	4620      	mov	r0, r4
 800b2fc:	f000 f81c 	bl	800b338 <__sfp>
 800b300:	60a0      	str	r0, [r4, #8]
 800b302:	4620      	mov	r0, r4
 800b304:	f000 f818 	bl	800b338 <__sfp>
 800b308:	2200      	movs	r2, #0
 800b30a:	60e0      	str	r0, [r4, #12]
 800b30c:	2104      	movs	r1, #4
 800b30e:	6860      	ldr	r0, [r4, #4]
 800b310:	f7ff ff82 	bl	800b218 <std>
 800b314:	68a0      	ldr	r0, [r4, #8]
 800b316:	2201      	movs	r2, #1
 800b318:	2109      	movs	r1, #9
 800b31a:	f7ff ff7d 	bl	800b218 <std>
 800b31e:	68e0      	ldr	r0, [r4, #12]
 800b320:	2202      	movs	r2, #2
 800b322:	2112      	movs	r1, #18
 800b324:	f7ff ff78 	bl	800b218 <std>
 800b328:	2301      	movs	r3, #1
 800b32a:	61a3      	str	r3, [r4, #24]
 800b32c:	e7d2      	b.n	800b2d4 <__sinit+0xc>
 800b32e:	bf00      	nop
 800b330:	0800d500 	.word	0x0800d500
 800b334:	0800b261 	.word	0x0800b261

0800b338 <__sfp>:
 800b338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b33a:	4607      	mov	r7, r0
 800b33c:	f7ff ffac 	bl	800b298 <__sfp_lock_acquire>
 800b340:	4b1e      	ldr	r3, [pc, #120]	; (800b3bc <__sfp+0x84>)
 800b342:	681e      	ldr	r6, [r3, #0]
 800b344:	69b3      	ldr	r3, [r6, #24]
 800b346:	b913      	cbnz	r3, 800b34e <__sfp+0x16>
 800b348:	4630      	mov	r0, r6
 800b34a:	f7ff ffbd 	bl	800b2c8 <__sinit>
 800b34e:	3648      	adds	r6, #72	; 0x48
 800b350:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b354:	3b01      	subs	r3, #1
 800b356:	d503      	bpl.n	800b360 <__sfp+0x28>
 800b358:	6833      	ldr	r3, [r6, #0]
 800b35a:	b30b      	cbz	r3, 800b3a0 <__sfp+0x68>
 800b35c:	6836      	ldr	r6, [r6, #0]
 800b35e:	e7f7      	b.n	800b350 <__sfp+0x18>
 800b360:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b364:	b9d5      	cbnz	r5, 800b39c <__sfp+0x64>
 800b366:	4b16      	ldr	r3, [pc, #88]	; (800b3c0 <__sfp+0x88>)
 800b368:	60e3      	str	r3, [r4, #12]
 800b36a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b36e:	6665      	str	r5, [r4, #100]	; 0x64
 800b370:	f000 fbcc 	bl	800bb0c <__retarget_lock_init_recursive>
 800b374:	f7ff ff96 	bl	800b2a4 <__sfp_lock_release>
 800b378:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b37c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b380:	6025      	str	r5, [r4, #0]
 800b382:	61a5      	str	r5, [r4, #24]
 800b384:	2208      	movs	r2, #8
 800b386:	4629      	mov	r1, r5
 800b388:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b38c:	f7fd f982 	bl	8008694 <memset>
 800b390:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b394:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b398:	4620      	mov	r0, r4
 800b39a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b39c:	3468      	adds	r4, #104	; 0x68
 800b39e:	e7d9      	b.n	800b354 <__sfp+0x1c>
 800b3a0:	2104      	movs	r1, #4
 800b3a2:	4638      	mov	r0, r7
 800b3a4:	f7ff ff62 	bl	800b26c <__sfmoreglue>
 800b3a8:	4604      	mov	r4, r0
 800b3aa:	6030      	str	r0, [r6, #0]
 800b3ac:	2800      	cmp	r0, #0
 800b3ae:	d1d5      	bne.n	800b35c <__sfp+0x24>
 800b3b0:	f7ff ff78 	bl	800b2a4 <__sfp_lock_release>
 800b3b4:	230c      	movs	r3, #12
 800b3b6:	603b      	str	r3, [r7, #0]
 800b3b8:	e7ee      	b.n	800b398 <__sfp+0x60>
 800b3ba:	bf00      	nop
 800b3bc:	0800d500 	.word	0x0800d500
 800b3c0:	ffff0001 	.word	0xffff0001

0800b3c4 <fiprintf>:
 800b3c4:	b40e      	push	{r1, r2, r3}
 800b3c6:	b503      	push	{r0, r1, lr}
 800b3c8:	4601      	mov	r1, r0
 800b3ca:	ab03      	add	r3, sp, #12
 800b3cc:	4805      	ldr	r0, [pc, #20]	; (800b3e4 <fiprintf+0x20>)
 800b3ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800b3d2:	6800      	ldr	r0, [r0, #0]
 800b3d4:	9301      	str	r3, [sp, #4]
 800b3d6:	f001 fa8f 	bl	800c8f8 <_vfiprintf_r>
 800b3da:	b002      	add	sp, #8
 800b3dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b3e0:	b003      	add	sp, #12
 800b3e2:	4770      	bx	lr
 800b3e4:	200000b0 	.word	0x200000b0

0800b3e8 <_fwalk_reent>:
 800b3e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3ec:	4606      	mov	r6, r0
 800b3ee:	4688      	mov	r8, r1
 800b3f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b3f4:	2700      	movs	r7, #0
 800b3f6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b3fa:	f1b9 0901 	subs.w	r9, r9, #1
 800b3fe:	d505      	bpl.n	800b40c <_fwalk_reent+0x24>
 800b400:	6824      	ldr	r4, [r4, #0]
 800b402:	2c00      	cmp	r4, #0
 800b404:	d1f7      	bne.n	800b3f6 <_fwalk_reent+0xe>
 800b406:	4638      	mov	r0, r7
 800b408:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b40c:	89ab      	ldrh	r3, [r5, #12]
 800b40e:	2b01      	cmp	r3, #1
 800b410:	d907      	bls.n	800b422 <_fwalk_reent+0x3a>
 800b412:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b416:	3301      	adds	r3, #1
 800b418:	d003      	beq.n	800b422 <_fwalk_reent+0x3a>
 800b41a:	4629      	mov	r1, r5
 800b41c:	4630      	mov	r0, r6
 800b41e:	47c0      	blx	r8
 800b420:	4307      	orrs	r7, r0
 800b422:	3568      	adds	r5, #104	; 0x68
 800b424:	e7e9      	b.n	800b3fa <_fwalk_reent+0x12>

0800b426 <rshift>:
 800b426:	6903      	ldr	r3, [r0, #16]
 800b428:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b42c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b430:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b434:	f100 0414 	add.w	r4, r0, #20
 800b438:	dd45      	ble.n	800b4c6 <rshift+0xa0>
 800b43a:	f011 011f 	ands.w	r1, r1, #31
 800b43e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b442:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b446:	d10c      	bne.n	800b462 <rshift+0x3c>
 800b448:	f100 0710 	add.w	r7, r0, #16
 800b44c:	4629      	mov	r1, r5
 800b44e:	42b1      	cmp	r1, r6
 800b450:	d334      	bcc.n	800b4bc <rshift+0x96>
 800b452:	1a9b      	subs	r3, r3, r2
 800b454:	009b      	lsls	r3, r3, #2
 800b456:	1eea      	subs	r2, r5, #3
 800b458:	4296      	cmp	r6, r2
 800b45a:	bf38      	it	cc
 800b45c:	2300      	movcc	r3, #0
 800b45e:	4423      	add	r3, r4
 800b460:	e015      	b.n	800b48e <rshift+0x68>
 800b462:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b466:	f1c1 0820 	rsb	r8, r1, #32
 800b46a:	40cf      	lsrs	r7, r1
 800b46c:	f105 0e04 	add.w	lr, r5, #4
 800b470:	46a1      	mov	r9, r4
 800b472:	4576      	cmp	r6, lr
 800b474:	46f4      	mov	ip, lr
 800b476:	d815      	bhi.n	800b4a4 <rshift+0x7e>
 800b478:	1a9a      	subs	r2, r3, r2
 800b47a:	0092      	lsls	r2, r2, #2
 800b47c:	3a04      	subs	r2, #4
 800b47e:	3501      	adds	r5, #1
 800b480:	42ae      	cmp	r6, r5
 800b482:	bf38      	it	cc
 800b484:	2200      	movcc	r2, #0
 800b486:	18a3      	adds	r3, r4, r2
 800b488:	50a7      	str	r7, [r4, r2]
 800b48a:	b107      	cbz	r7, 800b48e <rshift+0x68>
 800b48c:	3304      	adds	r3, #4
 800b48e:	1b1a      	subs	r2, r3, r4
 800b490:	42a3      	cmp	r3, r4
 800b492:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b496:	bf08      	it	eq
 800b498:	2300      	moveq	r3, #0
 800b49a:	6102      	str	r2, [r0, #16]
 800b49c:	bf08      	it	eq
 800b49e:	6143      	streq	r3, [r0, #20]
 800b4a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b4a4:	f8dc c000 	ldr.w	ip, [ip]
 800b4a8:	fa0c fc08 	lsl.w	ip, ip, r8
 800b4ac:	ea4c 0707 	orr.w	r7, ip, r7
 800b4b0:	f849 7b04 	str.w	r7, [r9], #4
 800b4b4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b4b8:	40cf      	lsrs	r7, r1
 800b4ba:	e7da      	b.n	800b472 <rshift+0x4c>
 800b4bc:	f851 cb04 	ldr.w	ip, [r1], #4
 800b4c0:	f847 cf04 	str.w	ip, [r7, #4]!
 800b4c4:	e7c3      	b.n	800b44e <rshift+0x28>
 800b4c6:	4623      	mov	r3, r4
 800b4c8:	e7e1      	b.n	800b48e <rshift+0x68>

0800b4ca <__hexdig_fun>:
 800b4ca:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b4ce:	2b09      	cmp	r3, #9
 800b4d0:	d802      	bhi.n	800b4d8 <__hexdig_fun+0xe>
 800b4d2:	3820      	subs	r0, #32
 800b4d4:	b2c0      	uxtb	r0, r0
 800b4d6:	4770      	bx	lr
 800b4d8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b4dc:	2b05      	cmp	r3, #5
 800b4de:	d801      	bhi.n	800b4e4 <__hexdig_fun+0x1a>
 800b4e0:	3847      	subs	r0, #71	; 0x47
 800b4e2:	e7f7      	b.n	800b4d4 <__hexdig_fun+0xa>
 800b4e4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b4e8:	2b05      	cmp	r3, #5
 800b4ea:	d801      	bhi.n	800b4f0 <__hexdig_fun+0x26>
 800b4ec:	3827      	subs	r0, #39	; 0x27
 800b4ee:	e7f1      	b.n	800b4d4 <__hexdig_fun+0xa>
 800b4f0:	2000      	movs	r0, #0
 800b4f2:	4770      	bx	lr

0800b4f4 <__gethex>:
 800b4f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4f8:	ed2d 8b02 	vpush	{d8}
 800b4fc:	b089      	sub	sp, #36	; 0x24
 800b4fe:	ee08 0a10 	vmov	s16, r0
 800b502:	9304      	str	r3, [sp, #16]
 800b504:	4bb4      	ldr	r3, [pc, #720]	; (800b7d8 <__gethex+0x2e4>)
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	9301      	str	r3, [sp, #4]
 800b50a:	4618      	mov	r0, r3
 800b50c:	468b      	mov	fp, r1
 800b50e:	4690      	mov	r8, r2
 800b510:	f7f4 fe66 	bl	80001e0 <strlen>
 800b514:	9b01      	ldr	r3, [sp, #4]
 800b516:	f8db 2000 	ldr.w	r2, [fp]
 800b51a:	4403      	add	r3, r0
 800b51c:	4682      	mov	sl, r0
 800b51e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b522:	9305      	str	r3, [sp, #20]
 800b524:	1c93      	adds	r3, r2, #2
 800b526:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b52a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b52e:	32fe      	adds	r2, #254	; 0xfe
 800b530:	18d1      	adds	r1, r2, r3
 800b532:	461f      	mov	r7, r3
 800b534:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b538:	9100      	str	r1, [sp, #0]
 800b53a:	2830      	cmp	r0, #48	; 0x30
 800b53c:	d0f8      	beq.n	800b530 <__gethex+0x3c>
 800b53e:	f7ff ffc4 	bl	800b4ca <__hexdig_fun>
 800b542:	4604      	mov	r4, r0
 800b544:	2800      	cmp	r0, #0
 800b546:	d13a      	bne.n	800b5be <__gethex+0xca>
 800b548:	9901      	ldr	r1, [sp, #4]
 800b54a:	4652      	mov	r2, sl
 800b54c:	4638      	mov	r0, r7
 800b54e:	f7fd fe66 	bl	800921e <strncmp>
 800b552:	4605      	mov	r5, r0
 800b554:	2800      	cmp	r0, #0
 800b556:	d168      	bne.n	800b62a <__gethex+0x136>
 800b558:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b55c:	eb07 060a 	add.w	r6, r7, sl
 800b560:	f7ff ffb3 	bl	800b4ca <__hexdig_fun>
 800b564:	2800      	cmp	r0, #0
 800b566:	d062      	beq.n	800b62e <__gethex+0x13a>
 800b568:	4633      	mov	r3, r6
 800b56a:	7818      	ldrb	r0, [r3, #0]
 800b56c:	2830      	cmp	r0, #48	; 0x30
 800b56e:	461f      	mov	r7, r3
 800b570:	f103 0301 	add.w	r3, r3, #1
 800b574:	d0f9      	beq.n	800b56a <__gethex+0x76>
 800b576:	f7ff ffa8 	bl	800b4ca <__hexdig_fun>
 800b57a:	2301      	movs	r3, #1
 800b57c:	fab0 f480 	clz	r4, r0
 800b580:	0964      	lsrs	r4, r4, #5
 800b582:	4635      	mov	r5, r6
 800b584:	9300      	str	r3, [sp, #0]
 800b586:	463a      	mov	r2, r7
 800b588:	4616      	mov	r6, r2
 800b58a:	3201      	adds	r2, #1
 800b58c:	7830      	ldrb	r0, [r6, #0]
 800b58e:	f7ff ff9c 	bl	800b4ca <__hexdig_fun>
 800b592:	2800      	cmp	r0, #0
 800b594:	d1f8      	bne.n	800b588 <__gethex+0x94>
 800b596:	9901      	ldr	r1, [sp, #4]
 800b598:	4652      	mov	r2, sl
 800b59a:	4630      	mov	r0, r6
 800b59c:	f7fd fe3f 	bl	800921e <strncmp>
 800b5a0:	b980      	cbnz	r0, 800b5c4 <__gethex+0xd0>
 800b5a2:	b94d      	cbnz	r5, 800b5b8 <__gethex+0xc4>
 800b5a4:	eb06 050a 	add.w	r5, r6, sl
 800b5a8:	462a      	mov	r2, r5
 800b5aa:	4616      	mov	r6, r2
 800b5ac:	3201      	adds	r2, #1
 800b5ae:	7830      	ldrb	r0, [r6, #0]
 800b5b0:	f7ff ff8b 	bl	800b4ca <__hexdig_fun>
 800b5b4:	2800      	cmp	r0, #0
 800b5b6:	d1f8      	bne.n	800b5aa <__gethex+0xb6>
 800b5b8:	1bad      	subs	r5, r5, r6
 800b5ba:	00ad      	lsls	r5, r5, #2
 800b5bc:	e004      	b.n	800b5c8 <__gethex+0xd4>
 800b5be:	2400      	movs	r4, #0
 800b5c0:	4625      	mov	r5, r4
 800b5c2:	e7e0      	b.n	800b586 <__gethex+0x92>
 800b5c4:	2d00      	cmp	r5, #0
 800b5c6:	d1f7      	bne.n	800b5b8 <__gethex+0xc4>
 800b5c8:	7833      	ldrb	r3, [r6, #0]
 800b5ca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b5ce:	2b50      	cmp	r3, #80	; 0x50
 800b5d0:	d13b      	bne.n	800b64a <__gethex+0x156>
 800b5d2:	7873      	ldrb	r3, [r6, #1]
 800b5d4:	2b2b      	cmp	r3, #43	; 0x2b
 800b5d6:	d02c      	beq.n	800b632 <__gethex+0x13e>
 800b5d8:	2b2d      	cmp	r3, #45	; 0x2d
 800b5da:	d02e      	beq.n	800b63a <__gethex+0x146>
 800b5dc:	1c71      	adds	r1, r6, #1
 800b5de:	f04f 0900 	mov.w	r9, #0
 800b5e2:	7808      	ldrb	r0, [r1, #0]
 800b5e4:	f7ff ff71 	bl	800b4ca <__hexdig_fun>
 800b5e8:	1e43      	subs	r3, r0, #1
 800b5ea:	b2db      	uxtb	r3, r3
 800b5ec:	2b18      	cmp	r3, #24
 800b5ee:	d82c      	bhi.n	800b64a <__gethex+0x156>
 800b5f0:	f1a0 0210 	sub.w	r2, r0, #16
 800b5f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b5f8:	f7ff ff67 	bl	800b4ca <__hexdig_fun>
 800b5fc:	1e43      	subs	r3, r0, #1
 800b5fe:	b2db      	uxtb	r3, r3
 800b600:	2b18      	cmp	r3, #24
 800b602:	d91d      	bls.n	800b640 <__gethex+0x14c>
 800b604:	f1b9 0f00 	cmp.w	r9, #0
 800b608:	d000      	beq.n	800b60c <__gethex+0x118>
 800b60a:	4252      	negs	r2, r2
 800b60c:	4415      	add	r5, r2
 800b60e:	f8cb 1000 	str.w	r1, [fp]
 800b612:	b1e4      	cbz	r4, 800b64e <__gethex+0x15a>
 800b614:	9b00      	ldr	r3, [sp, #0]
 800b616:	2b00      	cmp	r3, #0
 800b618:	bf14      	ite	ne
 800b61a:	2700      	movne	r7, #0
 800b61c:	2706      	moveq	r7, #6
 800b61e:	4638      	mov	r0, r7
 800b620:	b009      	add	sp, #36	; 0x24
 800b622:	ecbd 8b02 	vpop	{d8}
 800b626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b62a:	463e      	mov	r6, r7
 800b62c:	4625      	mov	r5, r4
 800b62e:	2401      	movs	r4, #1
 800b630:	e7ca      	b.n	800b5c8 <__gethex+0xd4>
 800b632:	f04f 0900 	mov.w	r9, #0
 800b636:	1cb1      	adds	r1, r6, #2
 800b638:	e7d3      	b.n	800b5e2 <__gethex+0xee>
 800b63a:	f04f 0901 	mov.w	r9, #1
 800b63e:	e7fa      	b.n	800b636 <__gethex+0x142>
 800b640:	230a      	movs	r3, #10
 800b642:	fb03 0202 	mla	r2, r3, r2, r0
 800b646:	3a10      	subs	r2, #16
 800b648:	e7d4      	b.n	800b5f4 <__gethex+0x100>
 800b64a:	4631      	mov	r1, r6
 800b64c:	e7df      	b.n	800b60e <__gethex+0x11a>
 800b64e:	1bf3      	subs	r3, r6, r7
 800b650:	3b01      	subs	r3, #1
 800b652:	4621      	mov	r1, r4
 800b654:	2b07      	cmp	r3, #7
 800b656:	dc0b      	bgt.n	800b670 <__gethex+0x17c>
 800b658:	ee18 0a10 	vmov	r0, s16
 800b65c:	f000 faf0 	bl	800bc40 <_Balloc>
 800b660:	4604      	mov	r4, r0
 800b662:	b940      	cbnz	r0, 800b676 <__gethex+0x182>
 800b664:	4b5d      	ldr	r3, [pc, #372]	; (800b7dc <__gethex+0x2e8>)
 800b666:	4602      	mov	r2, r0
 800b668:	21de      	movs	r1, #222	; 0xde
 800b66a:	485d      	ldr	r0, [pc, #372]	; (800b7e0 <__gethex+0x2ec>)
 800b66c:	f7fe fe68 	bl	800a340 <__assert_func>
 800b670:	3101      	adds	r1, #1
 800b672:	105b      	asrs	r3, r3, #1
 800b674:	e7ee      	b.n	800b654 <__gethex+0x160>
 800b676:	f100 0914 	add.w	r9, r0, #20
 800b67a:	f04f 0b00 	mov.w	fp, #0
 800b67e:	f1ca 0301 	rsb	r3, sl, #1
 800b682:	f8cd 9008 	str.w	r9, [sp, #8]
 800b686:	f8cd b000 	str.w	fp, [sp]
 800b68a:	9306      	str	r3, [sp, #24]
 800b68c:	42b7      	cmp	r7, r6
 800b68e:	d340      	bcc.n	800b712 <__gethex+0x21e>
 800b690:	9802      	ldr	r0, [sp, #8]
 800b692:	9b00      	ldr	r3, [sp, #0]
 800b694:	f840 3b04 	str.w	r3, [r0], #4
 800b698:	eba0 0009 	sub.w	r0, r0, r9
 800b69c:	1080      	asrs	r0, r0, #2
 800b69e:	0146      	lsls	r6, r0, #5
 800b6a0:	6120      	str	r0, [r4, #16]
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	f000 fbbe 	bl	800be24 <__hi0bits>
 800b6a8:	1a30      	subs	r0, r6, r0
 800b6aa:	f8d8 6000 	ldr.w	r6, [r8]
 800b6ae:	42b0      	cmp	r0, r6
 800b6b0:	dd63      	ble.n	800b77a <__gethex+0x286>
 800b6b2:	1b87      	subs	r7, r0, r6
 800b6b4:	4639      	mov	r1, r7
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	f000 ff62 	bl	800c580 <__any_on>
 800b6bc:	4682      	mov	sl, r0
 800b6be:	b1a8      	cbz	r0, 800b6ec <__gethex+0x1f8>
 800b6c0:	1e7b      	subs	r3, r7, #1
 800b6c2:	1159      	asrs	r1, r3, #5
 800b6c4:	f003 021f 	and.w	r2, r3, #31
 800b6c8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b6cc:	f04f 0a01 	mov.w	sl, #1
 800b6d0:	fa0a f202 	lsl.w	r2, sl, r2
 800b6d4:	420a      	tst	r2, r1
 800b6d6:	d009      	beq.n	800b6ec <__gethex+0x1f8>
 800b6d8:	4553      	cmp	r3, sl
 800b6da:	dd05      	ble.n	800b6e8 <__gethex+0x1f4>
 800b6dc:	1eb9      	subs	r1, r7, #2
 800b6de:	4620      	mov	r0, r4
 800b6e0:	f000 ff4e 	bl	800c580 <__any_on>
 800b6e4:	2800      	cmp	r0, #0
 800b6e6:	d145      	bne.n	800b774 <__gethex+0x280>
 800b6e8:	f04f 0a02 	mov.w	sl, #2
 800b6ec:	4639      	mov	r1, r7
 800b6ee:	4620      	mov	r0, r4
 800b6f0:	f7ff fe99 	bl	800b426 <rshift>
 800b6f4:	443d      	add	r5, r7
 800b6f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b6fa:	42ab      	cmp	r3, r5
 800b6fc:	da4c      	bge.n	800b798 <__gethex+0x2a4>
 800b6fe:	ee18 0a10 	vmov	r0, s16
 800b702:	4621      	mov	r1, r4
 800b704:	f000 fadc 	bl	800bcc0 <_Bfree>
 800b708:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b70a:	2300      	movs	r3, #0
 800b70c:	6013      	str	r3, [r2, #0]
 800b70e:	27a3      	movs	r7, #163	; 0xa3
 800b710:	e785      	b.n	800b61e <__gethex+0x12a>
 800b712:	1e73      	subs	r3, r6, #1
 800b714:	9a05      	ldr	r2, [sp, #20]
 800b716:	9303      	str	r3, [sp, #12]
 800b718:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d019      	beq.n	800b754 <__gethex+0x260>
 800b720:	f1bb 0f20 	cmp.w	fp, #32
 800b724:	d107      	bne.n	800b736 <__gethex+0x242>
 800b726:	9b02      	ldr	r3, [sp, #8]
 800b728:	9a00      	ldr	r2, [sp, #0]
 800b72a:	f843 2b04 	str.w	r2, [r3], #4
 800b72e:	9302      	str	r3, [sp, #8]
 800b730:	2300      	movs	r3, #0
 800b732:	9300      	str	r3, [sp, #0]
 800b734:	469b      	mov	fp, r3
 800b736:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b73a:	f7ff fec6 	bl	800b4ca <__hexdig_fun>
 800b73e:	9b00      	ldr	r3, [sp, #0]
 800b740:	f000 000f 	and.w	r0, r0, #15
 800b744:	fa00 f00b 	lsl.w	r0, r0, fp
 800b748:	4303      	orrs	r3, r0
 800b74a:	9300      	str	r3, [sp, #0]
 800b74c:	f10b 0b04 	add.w	fp, fp, #4
 800b750:	9b03      	ldr	r3, [sp, #12]
 800b752:	e00d      	b.n	800b770 <__gethex+0x27c>
 800b754:	9b03      	ldr	r3, [sp, #12]
 800b756:	9a06      	ldr	r2, [sp, #24]
 800b758:	4413      	add	r3, r2
 800b75a:	42bb      	cmp	r3, r7
 800b75c:	d3e0      	bcc.n	800b720 <__gethex+0x22c>
 800b75e:	4618      	mov	r0, r3
 800b760:	9901      	ldr	r1, [sp, #4]
 800b762:	9307      	str	r3, [sp, #28]
 800b764:	4652      	mov	r2, sl
 800b766:	f7fd fd5a 	bl	800921e <strncmp>
 800b76a:	9b07      	ldr	r3, [sp, #28]
 800b76c:	2800      	cmp	r0, #0
 800b76e:	d1d7      	bne.n	800b720 <__gethex+0x22c>
 800b770:	461e      	mov	r6, r3
 800b772:	e78b      	b.n	800b68c <__gethex+0x198>
 800b774:	f04f 0a03 	mov.w	sl, #3
 800b778:	e7b8      	b.n	800b6ec <__gethex+0x1f8>
 800b77a:	da0a      	bge.n	800b792 <__gethex+0x29e>
 800b77c:	1a37      	subs	r7, r6, r0
 800b77e:	4621      	mov	r1, r4
 800b780:	ee18 0a10 	vmov	r0, s16
 800b784:	463a      	mov	r2, r7
 800b786:	f000 fcb7 	bl	800c0f8 <__lshift>
 800b78a:	1bed      	subs	r5, r5, r7
 800b78c:	4604      	mov	r4, r0
 800b78e:	f100 0914 	add.w	r9, r0, #20
 800b792:	f04f 0a00 	mov.w	sl, #0
 800b796:	e7ae      	b.n	800b6f6 <__gethex+0x202>
 800b798:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b79c:	42a8      	cmp	r0, r5
 800b79e:	dd72      	ble.n	800b886 <__gethex+0x392>
 800b7a0:	1b45      	subs	r5, r0, r5
 800b7a2:	42ae      	cmp	r6, r5
 800b7a4:	dc36      	bgt.n	800b814 <__gethex+0x320>
 800b7a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b7aa:	2b02      	cmp	r3, #2
 800b7ac:	d02a      	beq.n	800b804 <__gethex+0x310>
 800b7ae:	2b03      	cmp	r3, #3
 800b7b0:	d02c      	beq.n	800b80c <__gethex+0x318>
 800b7b2:	2b01      	cmp	r3, #1
 800b7b4:	d11c      	bne.n	800b7f0 <__gethex+0x2fc>
 800b7b6:	42ae      	cmp	r6, r5
 800b7b8:	d11a      	bne.n	800b7f0 <__gethex+0x2fc>
 800b7ba:	2e01      	cmp	r6, #1
 800b7bc:	d112      	bne.n	800b7e4 <__gethex+0x2f0>
 800b7be:	9a04      	ldr	r2, [sp, #16]
 800b7c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b7c4:	6013      	str	r3, [r2, #0]
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	6123      	str	r3, [r4, #16]
 800b7ca:	f8c9 3000 	str.w	r3, [r9]
 800b7ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b7d0:	2762      	movs	r7, #98	; 0x62
 800b7d2:	601c      	str	r4, [r3, #0]
 800b7d4:	e723      	b.n	800b61e <__gethex+0x12a>
 800b7d6:	bf00      	nop
 800b7d8:	0800d71c 	.word	0x0800d71c
 800b7dc:	0800d643 	.word	0x0800d643
 800b7e0:	0800d6b4 	.word	0x0800d6b4
 800b7e4:	1e71      	subs	r1, r6, #1
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	f000 feca 	bl	800c580 <__any_on>
 800b7ec:	2800      	cmp	r0, #0
 800b7ee:	d1e6      	bne.n	800b7be <__gethex+0x2ca>
 800b7f0:	ee18 0a10 	vmov	r0, s16
 800b7f4:	4621      	mov	r1, r4
 800b7f6:	f000 fa63 	bl	800bcc0 <_Bfree>
 800b7fa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	6013      	str	r3, [r2, #0]
 800b800:	2750      	movs	r7, #80	; 0x50
 800b802:	e70c      	b.n	800b61e <__gethex+0x12a>
 800b804:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b806:	2b00      	cmp	r3, #0
 800b808:	d1f2      	bne.n	800b7f0 <__gethex+0x2fc>
 800b80a:	e7d8      	b.n	800b7be <__gethex+0x2ca>
 800b80c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d1d5      	bne.n	800b7be <__gethex+0x2ca>
 800b812:	e7ed      	b.n	800b7f0 <__gethex+0x2fc>
 800b814:	1e6f      	subs	r7, r5, #1
 800b816:	f1ba 0f00 	cmp.w	sl, #0
 800b81a:	d131      	bne.n	800b880 <__gethex+0x38c>
 800b81c:	b127      	cbz	r7, 800b828 <__gethex+0x334>
 800b81e:	4639      	mov	r1, r7
 800b820:	4620      	mov	r0, r4
 800b822:	f000 fead 	bl	800c580 <__any_on>
 800b826:	4682      	mov	sl, r0
 800b828:	117b      	asrs	r3, r7, #5
 800b82a:	2101      	movs	r1, #1
 800b82c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b830:	f007 071f 	and.w	r7, r7, #31
 800b834:	fa01 f707 	lsl.w	r7, r1, r7
 800b838:	421f      	tst	r7, r3
 800b83a:	4629      	mov	r1, r5
 800b83c:	4620      	mov	r0, r4
 800b83e:	bf18      	it	ne
 800b840:	f04a 0a02 	orrne.w	sl, sl, #2
 800b844:	1b76      	subs	r6, r6, r5
 800b846:	f7ff fdee 	bl	800b426 <rshift>
 800b84a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b84e:	2702      	movs	r7, #2
 800b850:	f1ba 0f00 	cmp.w	sl, #0
 800b854:	d048      	beq.n	800b8e8 <__gethex+0x3f4>
 800b856:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b85a:	2b02      	cmp	r3, #2
 800b85c:	d015      	beq.n	800b88a <__gethex+0x396>
 800b85e:	2b03      	cmp	r3, #3
 800b860:	d017      	beq.n	800b892 <__gethex+0x39e>
 800b862:	2b01      	cmp	r3, #1
 800b864:	d109      	bne.n	800b87a <__gethex+0x386>
 800b866:	f01a 0f02 	tst.w	sl, #2
 800b86a:	d006      	beq.n	800b87a <__gethex+0x386>
 800b86c:	f8d9 0000 	ldr.w	r0, [r9]
 800b870:	ea4a 0a00 	orr.w	sl, sl, r0
 800b874:	f01a 0f01 	tst.w	sl, #1
 800b878:	d10e      	bne.n	800b898 <__gethex+0x3a4>
 800b87a:	f047 0710 	orr.w	r7, r7, #16
 800b87e:	e033      	b.n	800b8e8 <__gethex+0x3f4>
 800b880:	f04f 0a01 	mov.w	sl, #1
 800b884:	e7d0      	b.n	800b828 <__gethex+0x334>
 800b886:	2701      	movs	r7, #1
 800b888:	e7e2      	b.n	800b850 <__gethex+0x35c>
 800b88a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b88c:	f1c3 0301 	rsb	r3, r3, #1
 800b890:	9315      	str	r3, [sp, #84]	; 0x54
 800b892:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b894:	2b00      	cmp	r3, #0
 800b896:	d0f0      	beq.n	800b87a <__gethex+0x386>
 800b898:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b89c:	f104 0314 	add.w	r3, r4, #20
 800b8a0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b8a4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b8a8:	f04f 0c00 	mov.w	ip, #0
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8b2:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800b8b6:	d01c      	beq.n	800b8f2 <__gethex+0x3fe>
 800b8b8:	3201      	adds	r2, #1
 800b8ba:	6002      	str	r2, [r0, #0]
 800b8bc:	2f02      	cmp	r7, #2
 800b8be:	f104 0314 	add.w	r3, r4, #20
 800b8c2:	d13f      	bne.n	800b944 <__gethex+0x450>
 800b8c4:	f8d8 2000 	ldr.w	r2, [r8]
 800b8c8:	3a01      	subs	r2, #1
 800b8ca:	42b2      	cmp	r2, r6
 800b8cc:	d10a      	bne.n	800b8e4 <__gethex+0x3f0>
 800b8ce:	1171      	asrs	r1, r6, #5
 800b8d0:	2201      	movs	r2, #1
 800b8d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b8d6:	f006 061f 	and.w	r6, r6, #31
 800b8da:	fa02 f606 	lsl.w	r6, r2, r6
 800b8de:	421e      	tst	r6, r3
 800b8e0:	bf18      	it	ne
 800b8e2:	4617      	movne	r7, r2
 800b8e4:	f047 0720 	orr.w	r7, r7, #32
 800b8e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b8ea:	601c      	str	r4, [r3, #0]
 800b8ec:	9b04      	ldr	r3, [sp, #16]
 800b8ee:	601d      	str	r5, [r3, #0]
 800b8f0:	e695      	b.n	800b61e <__gethex+0x12a>
 800b8f2:	4299      	cmp	r1, r3
 800b8f4:	f843 cc04 	str.w	ip, [r3, #-4]
 800b8f8:	d8d8      	bhi.n	800b8ac <__gethex+0x3b8>
 800b8fa:	68a3      	ldr	r3, [r4, #8]
 800b8fc:	459b      	cmp	fp, r3
 800b8fe:	db19      	blt.n	800b934 <__gethex+0x440>
 800b900:	6861      	ldr	r1, [r4, #4]
 800b902:	ee18 0a10 	vmov	r0, s16
 800b906:	3101      	adds	r1, #1
 800b908:	f000 f99a 	bl	800bc40 <_Balloc>
 800b90c:	4681      	mov	r9, r0
 800b90e:	b918      	cbnz	r0, 800b918 <__gethex+0x424>
 800b910:	4b1a      	ldr	r3, [pc, #104]	; (800b97c <__gethex+0x488>)
 800b912:	4602      	mov	r2, r0
 800b914:	2184      	movs	r1, #132	; 0x84
 800b916:	e6a8      	b.n	800b66a <__gethex+0x176>
 800b918:	6922      	ldr	r2, [r4, #16]
 800b91a:	3202      	adds	r2, #2
 800b91c:	f104 010c 	add.w	r1, r4, #12
 800b920:	0092      	lsls	r2, r2, #2
 800b922:	300c      	adds	r0, #12
 800b924:	f7fc fea8 	bl	8008678 <memcpy>
 800b928:	4621      	mov	r1, r4
 800b92a:	ee18 0a10 	vmov	r0, s16
 800b92e:	f000 f9c7 	bl	800bcc0 <_Bfree>
 800b932:	464c      	mov	r4, r9
 800b934:	6923      	ldr	r3, [r4, #16]
 800b936:	1c5a      	adds	r2, r3, #1
 800b938:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b93c:	6122      	str	r2, [r4, #16]
 800b93e:	2201      	movs	r2, #1
 800b940:	615a      	str	r2, [r3, #20]
 800b942:	e7bb      	b.n	800b8bc <__gethex+0x3c8>
 800b944:	6922      	ldr	r2, [r4, #16]
 800b946:	455a      	cmp	r2, fp
 800b948:	dd0b      	ble.n	800b962 <__gethex+0x46e>
 800b94a:	2101      	movs	r1, #1
 800b94c:	4620      	mov	r0, r4
 800b94e:	f7ff fd6a 	bl	800b426 <rshift>
 800b952:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b956:	3501      	adds	r5, #1
 800b958:	42ab      	cmp	r3, r5
 800b95a:	f6ff aed0 	blt.w	800b6fe <__gethex+0x20a>
 800b95e:	2701      	movs	r7, #1
 800b960:	e7c0      	b.n	800b8e4 <__gethex+0x3f0>
 800b962:	f016 061f 	ands.w	r6, r6, #31
 800b966:	d0fa      	beq.n	800b95e <__gethex+0x46a>
 800b968:	4453      	add	r3, sl
 800b96a:	f1c6 0620 	rsb	r6, r6, #32
 800b96e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b972:	f000 fa57 	bl	800be24 <__hi0bits>
 800b976:	42b0      	cmp	r0, r6
 800b978:	dbe7      	blt.n	800b94a <__gethex+0x456>
 800b97a:	e7f0      	b.n	800b95e <__gethex+0x46a>
 800b97c:	0800d643 	.word	0x0800d643

0800b980 <L_shift>:
 800b980:	f1c2 0208 	rsb	r2, r2, #8
 800b984:	0092      	lsls	r2, r2, #2
 800b986:	b570      	push	{r4, r5, r6, lr}
 800b988:	f1c2 0620 	rsb	r6, r2, #32
 800b98c:	6843      	ldr	r3, [r0, #4]
 800b98e:	6804      	ldr	r4, [r0, #0]
 800b990:	fa03 f506 	lsl.w	r5, r3, r6
 800b994:	432c      	orrs	r4, r5
 800b996:	40d3      	lsrs	r3, r2
 800b998:	6004      	str	r4, [r0, #0]
 800b99a:	f840 3f04 	str.w	r3, [r0, #4]!
 800b99e:	4288      	cmp	r0, r1
 800b9a0:	d3f4      	bcc.n	800b98c <L_shift+0xc>
 800b9a2:	bd70      	pop	{r4, r5, r6, pc}

0800b9a4 <__match>:
 800b9a4:	b530      	push	{r4, r5, lr}
 800b9a6:	6803      	ldr	r3, [r0, #0]
 800b9a8:	3301      	adds	r3, #1
 800b9aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9ae:	b914      	cbnz	r4, 800b9b6 <__match+0x12>
 800b9b0:	6003      	str	r3, [r0, #0]
 800b9b2:	2001      	movs	r0, #1
 800b9b4:	bd30      	pop	{r4, r5, pc}
 800b9b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9ba:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b9be:	2d19      	cmp	r5, #25
 800b9c0:	bf98      	it	ls
 800b9c2:	3220      	addls	r2, #32
 800b9c4:	42a2      	cmp	r2, r4
 800b9c6:	d0f0      	beq.n	800b9aa <__match+0x6>
 800b9c8:	2000      	movs	r0, #0
 800b9ca:	e7f3      	b.n	800b9b4 <__match+0x10>

0800b9cc <__hexnan>:
 800b9cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9d0:	680b      	ldr	r3, [r1, #0]
 800b9d2:	115e      	asrs	r6, r3, #5
 800b9d4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b9d8:	f013 031f 	ands.w	r3, r3, #31
 800b9dc:	b087      	sub	sp, #28
 800b9de:	bf18      	it	ne
 800b9e0:	3604      	addne	r6, #4
 800b9e2:	2500      	movs	r5, #0
 800b9e4:	1f37      	subs	r7, r6, #4
 800b9e6:	4690      	mov	r8, r2
 800b9e8:	6802      	ldr	r2, [r0, #0]
 800b9ea:	9301      	str	r3, [sp, #4]
 800b9ec:	4682      	mov	sl, r0
 800b9ee:	f846 5c04 	str.w	r5, [r6, #-4]
 800b9f2:	46b9      	mov	r9, r7
 800b9f4:	463c      	mov	r4, r7
 800b9f6:	9502      	str	r5, [sp, #8]
 800b9f8:	46ab      	mov	fp, r5
 800b9fa:	7851      	ldrb	r1, [r2, #1]
 800b9fc:	1c53      	adds	r3, r2, #1
 800b9fe:	9303      	str	r3, [sp, #12]
 800ba00:	b341      	cbz	r1, 800ba54 <__hexnan+0x88>
 800ba02:	4608      	mov	r0, r1
 800ba04:	9205      	str	r2, [sp, #20]
 800ba06:	9104      	str	r1, [sp, #16]
 800ba08:	f7ff fd5f 	bl	800b4ca <__hexdig_fun>
 800ba0c:	2800      	cmp	r0, #0
 800ba0e:	d14f      	bne.n	800bab0 <__hexnan+0xe4>
 800ba10:	9904      	ldr	r1, [sp, #16]
 800ba12:	9a05      	ldr	r2, [sp, #20]
 800ba14:	2920      	cmp	r1, #32
 800ba16:	d818      	bhi.n	800ba4a <__hexnan+0x7e>
 800ba18:	9b02      	ldr	r3, [sp, #8]
 800ba1a:	459b      	cmp	fp, r3
 800ba1c:	dd13      	ble.n	800ba46 <__hexnan+0x7a>
 800ba1e:	454c      	cmp	r4, r9
 800ba20:	d206      	bcs.n	800ba30 <__hexnan+0x64>
 800ba22:	2d07      	cmp	r5, #7
 800ba24:	dc04      	bgt.n	800ba30 <__hexnan+0x64>
 800ba26:	462a      	mov	r2, r5
 800ba28:	4649      	mov	r1, r9
 800ba2a:	4620      	mov	r0, r4
 800ba2c:	f7ff ffa8 	bl	800b980 <L_shift>
 800ba30:	4544      	cmp	r4, r8
 800ba32:	d950      	bls.n	800bad6 <__hexnan+0x10a>
 800ba34:	2300      	movs	r3, #0
 800ba36:	f1a4 0904 	sub.w	r9, r4, #4
 800ba3a:	f844 3c04 	str.w	r3, [r4, #-4]
 800ba3e:	f8cd b008 	str.w	fp, [sp, #8]
 800ba42:	464c      	mov	r4, r9
 800ba44:	461d      	mov	r5, r3
 800ba46:	9a03      	ldr	r2, [sp, #12]
 800ba48:	e7d7      	b.n	800b9fa <__hexnan+0x2e>
 800ba4a:	2929      	cmp	r1, #41	; 0x29
 800ba4c:	d156      	bne.n	800bafc <__hexnan+0x130>
 800ba4e:	3202      	adds	r2, #2
 800ba50:	f8ca 2000 	str.w	r2, [sl]
 800ba54:	f1bb 0f00 	cmp.w	fp, #0
 800ba58:	d050      	beq.n	800bafc <__hexnan+0x130>
 800ba5a:	454c      	cmp	r4, r9
 800ba5c:	d206      	bcs.n	800ba6c <__hexnan+0xa0>
 800ba5e:	2d07      	cmp	r5, #7
 800ba60:	dc04      	bgt.n	800ba6c <__hexnan+0xa0>
 800ba62:	462a      	mov	r2, r5
 800ba64:	4649      	mov	r1, r9
 800ba66:	4620      	mov	r0, r4
 800ba68:	f7ff ff8a 	bl	800b980 <L_shift>
 800ba6c:	4544      	cmp	r4, r8
 800ba6e:	d934      	bls.n	800bada <__hexnan+0x10e>
 800ba70:	f1a8 0204 	sub.w	r2, r8, #4
 800ba74:	4623      	mov	r3, r4
 800ba76:	f853 1b04 	ldr.w	r1, [r3], #4
 800ba7a:	f842 1f04 	str.w	r1, [r2, #4]!
 800ba7e:	429f      	cmp	r7, r3
 800ba80:	d2f9      	bcs.n	800ba76 <__hexnan+0xaa>
 800ba82:	1b3b      	subs	r3, r7, r4
 800ba84:	f023 0303 	bic.w	r3, r3, #3
 800ba88:	3304      	adds	r3, #4
 800ba8a:	3401      	adds	r4, #1
 800ba8c:	3e03      	subs	r6, #3
 800ba8e:	42b4      	cmp	r4, r6
 800ba90:	bf88      	it	hi
 800ba92:	2304      	movhi	r3, #4
 800ba94:	4443      	add	r3, r8
 800ba96:	2200      	movs	r2, #0
 800ba98:	f843 2b04 	str.w	r2, [r3], #4
 800ba9c:	429f      	cmp	r7, r3
 800ba9e:	d2fb      	bcs.n	800ba98 <__hexnan+0xcc>
 800baa0:	683b      	ldr	r3, [r7, #0]
 800baa2:	b91b      	cbnz	r3, 800baac <__hexnan+0xe0>
 800baa4:	4547      	cmp	r7, r8
 800baa6:	d127      	bne.n	800baf8 <__hexnan+0x12c>
 800baa8:	2301      	movs	r3, #1
 800baaa:	603b      	str	r3, [r7, #0]
 800baac:	2005      	movs	r0, #5
 800baae:	e026      	b.n	800bafe <__hexnan+0x132>
 800bab0:	3501      	adds	r5, #1
 800bab2:	2d08      	cmp	r5, #8
 800bab4:	f10b 0b01 	add.w	fp, fp, #1
 800bab8:	dd06      	ble.n	800bac8 <__hexnan+0xfc>
 800baba:	4544      	cmp	r4, r8
 800babc:	d9c3      	bls.n	800ba46 <__hexnan+0x7a>
 800babe:	2300      	movs	r3, #0
 800bac0:	f844 3c04 	str.w	r3, [r4, #-4]
 800bac4:	2501      	movs	r5, #1
 800bac6:	3c04      	subs	r4, #4
 800bac8:	6822      	ldr	r2, [r4, #0]
 800baca:	f000 000f 	and.w	r0, r0, #15
 800bace:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800bad2:	6022      	str	r2, [r4, #0]
 800bad4:	e7b7      	b.n	800ba46 <__hexnan+0x7a>
 800bad6:	2508      	movs	r5, #8
 800bad8:	e7b5      	b.n	800ba46 <__hexnan+0x7a>
 800bada:	9b01      	ldr	r3, [sp, #4]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d0df      	beq.n	800baa0 <__hexnan+0xd4>
 800bae0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bae4:	f1c3 0320 	rsb	r3, r3, #32
 800bae8:	fa22 f303 	lsr.w	r3, r2, r3
 800baec:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800baf0:	401a      	ands	r2, r3
 800baf2:	f846 2c04 	str.w	r2, [r6, #-4]
 800baf6:	e7d3      	b.n	800baa0 <__hexnan+0xd4>
 800baf8:	3f04      	subs	r7, #4
 800bafa:	e7d1      	b.n	800baa0 <__hexnan+0xd4>
 800bafc:	2004      	movs	r0, #4
 800bafe:	b007      	add	sp, #28
 800bb00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bb04 <_localeconv_r>:
 800bb04:	4800      	ldr	r0, [pc, #0]	; (800bb08 <_localeconv_r+0x4>)
 800bb06:	4770      	bx	lr
 800bb08:	20000208 	.word	0x20000208

0800bb0c <__retarget_lock_init_recursive>:
 800bb0c:	4770      	bx	lr

0800bb0e <__retarget_lock_acquire_recursive>:
 800bb0e:	4770      	bx	lr

0800bb10 <__retarget_lock_release_recursive>:
 800bb10:	4770      	bx	lr
	...

0800bb14 <_lseek_r>:
 800bb14:	b538      	push	{r3, r4, r5, lr}
 800bb16:	4d07      	ldr	r5, [pc, #28]	; (800bb34 <_lseek_r+0x20>)
 800bb18:	4604      	mov	r4, r0
 800bb1a:	4608      	mov	r0, r1
 800bb1c:	4611      	mov	r1, r2
 800bb1e:	2200      	movs	r2, #0
 800bb20:	602a      	str	r2, [r5, #0]
 800bb22:	461a      	mov	r2, r3
 800bb24:	f7f8 fb6a 	bl	80041fc <_lseek>
 800bb28:	1c43      	adds	r3, r0, #1
 800bb2a:	d102      	bne.n	800bb32 <_lseek_r+0x1e>
 800bb2c:	682b      	ldr	r3, [r5, #0]
 800bb2e:	b103      	cbz	r3, 800bb32 <_lseek_r+0x1e>
 800bb30:	6023      	str	r3, [r4, #0]
 800bb32:	bd38      	pop	{r3, r4, r5, pc}
 800bb34:	20000f04 	.word	0x20000f04

0800bb38 <__swhatbuf_r>:
 800bb38:	b570      	push	{r4, r5, r6, lr}
 800bb3a:	460e      	mov	r6, r1
 800bb3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb40:	2900      	cmp	r1, #0
 800bb42:	b096      	sub	sp, #88	; 0x58
 800bb44:	4614      	mov	r4, r2
 800bb46:	461d      	mov	r5, r3
 800bb48:	da08      	bge.n	800bb5c <__swhatbuf_r+0x24>
 800bb4a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bb4e:	2200      	movs	r2, #0
 800bb50:	602a      	str	r2, [r5, #0]
 800bb52:	061a      	lsls	r2, r3, #24
 800bb54:	d410      	bmi.n	800bb78 <__swhatbuf_r+0x40>
 800bb56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bb5a:	e00e      	b.n	800bb7a <__swhatbuf_r+0x42>
 800bb5c:	466a      	mov	r2, sp
 800bb5e:	f001 f831 	bl	800cbc4 <_fstat_r>
 800bb62:	2800      	cmp	r0, #0
 800bb64:	dbf1      	blt.n	800bb4a <__swhatbuf_r+0x12>
 800bb66:	9a01      	ldr	r2, [sp, #4]
 800bb68:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bb6c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bb70:	425a      	negs	r2, r3
 800bb72:	415a      	adcs	r2, r3
 800bb74:	602a      	str	r2, [r5, #0]
 800bb76:	e7ee      	b.n	800bb56 <__swhatbuf_r+0x1e>
 800bb78:	2340      	movs	r3, #64	; 0x40
 800bb7a:	2000      	movs	r0, #0
 800bb7c:	6023      	str	r3, [r4, #0]
 800bb7e:	b016      	add	sp, #88	; 0x58
 800bb80:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bb84 <__smakebuf_r>:
 800bb84:	898b      	ldrh	r3, [r1, #12]
 800bb86:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bb88:	079d      	lsls	r5, r3, #30
 800bb8a:	4606      	mov	r6, r0
 800bb8c:	460c      	mov	r4, r1
 800bb8e:	d507      	bpl.n	800bba0 <__smakebuf_r+0x1c>
 800bb90:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bb94:	6023      	str	r3, [r4, #0]
 800bb96:	6123      	str	r3, [r4, #16]
 800bb98:	2301      	movs	r3, #1
 800bb9a:	6163      	str	r3, [r4, #20]
 800bb9c:	b002      	add	sp, #8
 800bb9e:	bd70      	pop	{r4, r5, r6, pc}
 800bba0:	ab01      	add	r3, sp, #4
 800bba2:	466a      	mov	r2, sp
 800bba4:	f7ff ffc8 	bl	800bb38 <__swhatbuf_r>
 800bba8:	9900      	ldr	r1, [sp, #0]
 800bbaa:	4605      	mov	r5, r0
 800bbac:	4630      	mov	r0, r6
 800bbae:	f7fc fde5 	bl	800877c <_malloc_r>
 800bbb2:	b948      	cbnz	r0, 800bbc8 <__smakebuf_r+0x44>
 800bbb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbb8:	059a      	lsls	r2, r3, #22
 800bbba:	d4ef      	bmi.n	800bb9c <__smakebuf_r+0x18>
 800bbbc:	f023 0303 	bic.w	r3, r3, #3
 800bbc0:	f043 0302 	orr.w	r3, r3, #2
 800bbc4:	81a3      	strh	r3, [r4, #12]
 800bbc6:	e7e3      	b.n	800bb90 <__smakebuf_r+0xc>
 800bbc8:	4b0d      	ldr	r3, [pc, #52]	; (800bc00 <__smakebuf_r+0x7c>)
 800bbca:	62b3      	str	r3, [r6, #40]	; 0x28
 800bbcc:	89a3      	ldrh	r3, [r4, #12]
 800bbce:	6020      	str	r0, [r4, #0]
 800bbd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbd4:	81a3      	strh	r3, [r4, #12]
 800bbd6:	9b00      	ldr	r3, [sp, #0]
 800bbd8:	6163      	str	r3, [r4, #20]
 800bbda:	9b01      	ldr	r3, [sp, #4]
 800bbdc:	6120      	str	r0, [r4, #16]
 800bbde:	b15b      	cbz	r3, 800bbf8 <__smakebuf_r+0x74>
 800bbe0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbe4:	4630      	mov	r0, r6
 800bbe6:	f000 ffff 	bl	800cbe8 <_isatty_r>
 800bbea:	b128      	cbz	r0, 800bbf8 <__smakebuf_r+0x74>
 800bbec:	89a3      	ldrh	r3, [r4, #12]
 800bbee:	f023 0303 	bic.w	r3, r3, #3
 800bbf2:	f043 0301 	orr.w	r3, r3, #1
 800bbf6:	81a3      	strh	r3, [r4, #12]
 800bbf8:	89a0      	ldrh	r0, [r4, #12]
 800bbfa:	4305      	orrs	r5, r0
 800bbfc:	81a5      	strh	r5, [r4, #12]
 800bbfe:	e7cd      	b.n	800bb9c <__smakebuf_r+0x18>
 800bc00:	0800b261 	.word	0x0800b261

0800bc04 <__ascii_mbtowc>:
 800bc04:	b082      	sub	sp, #8
 800bc06:	b901      	cbnz	r1, 800bc0a <__ascii_mbtowc+0x6>
 800bc08:	a901      	add	r1, sp, #4
 800bc0a:	b142      	cbz	r2, 800bc1e <__ascii_mbtowc+0x1a>
 800bc0c:	b14b      	cbz	r3, 800bc22 <__ascii_mbtowc+0x1e>
 800bc0e:	7813      	ldrb	r3, [r2, #0]
 800bc10:	600b      	str	r3, [r1, #0]
 800bc12:	7812      	ldrb	r2, [r2, #0]
 800bc14:	1e10      	subs	r0, r2, #0
 800bc16:	bf18      	it	ne
 800bc18:	2001      	movne	r0, #1
 800bc1a:	b002      	add	sp, #8
 800bc1c:	4770      	bx	lr
 800bc1e:	4610      	mov	r0, r2
 800bc20:	e7fb      	b.n	800bc1a <__ascii_mbtowc+0x16>
 800bc22:	f06f 0001 	mvn.w	r0, #1
 800bc26:	e7f8      	b.n	800bc1a <__ascii_mbtowc+0x16>

0800bc28 <__malloc_lock>:
 800bc28:	4801      	ldr	r0, [pc, #4]	; (800bc30 <__malloc_lock+0x8>)
 800bc2a:	f7ff bf70 	b.w	800bb0e <__retarget_lock_acquire_recursive>
 800bc2e:	bf00      	nop
 800bc30:	20000f00 	.word	0x20000f00

0800bc34 <__malloc_unlock>:
 800bc34:	4801      	ldr	r0, [pc, #4]	; (800bc3c <__malloc_unlock+0x8>)
 800bc36:	f7ff bf6b 	b.w	800bb10 <__retarget_lock_release_recursive>
 800bc3a:	bf00      	nop
 800bc3c:	20000f00 	.word	0x20000f00

0800bc40 <_Balloc>:
 800bc40:	b570      	push	{r4, r5, r6, lr}
 800bc42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bc44:	4604      	mov	r4, r0
 800bc46:	460d      	mov	r5, r1
 800bc48:	b976      	cbnz	r6, 800bc68 <_Balloc+0x28>
 800bc4a:	2010      	movs	r0, #16
 800bc4c:	f7fc fd0c 	bl	8008668 <malloc>
 800bc50:	4602      	mov	r2, r0
 800bc52:	6260      	str	r0, [r4, #36]	; 0x24
 800bc54:	b920      	cbnz	r0, 800bc60 <_Balloc+0x20>
 800bc56:	4b18      	ldr	r3, [pc, #96]	; (800bcb8 <_Balloc+0x78>)
 800bc58:	4818      	ldr	r0, [pc, #96]	; (800bcbc <_Balloc+0x7c>)
 800bc5a:	2166      	movs	r1, #102	; 0x66
 800bc5c:	f7fe fb70 	bl	800a340 <__assert_func>
 800bc60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc64:	6006      	str	r6, [r0, #0]
 800bc66:	60c6      	str	r6, [r0, #12]
 800bc68:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bc6a:	68f3      	ldr	r3, [r6, #12]
 800bc6c:	b183      	cbz	r3, 800bc90 <_Balloc+0x50>
 800bc6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bc70:	68db      	ldr	r3, [r3, #12]
 800bc72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bc76:	b9b8      	cbnz	r0, 800bca8 <_Balloc+0x68>
 800bc78:	2101      	movs	r1, #1
 800bc7a:	fa01 f605 	lsl.w	r6, r1, r5
 800bc7e:	1d72      	adds	r2, r6, #5
 800bc80:	0092      	lsls	r2, r2, #2
 800bc82:	4620      	mov	r0, r4
 800bc84:	f000 fc9d 	bl	800c5c2 <_calloc_r>
 800bc88:	b160      	cbz	r0, 800bca4 <_Balloc+0x64>
 800bc8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bc8e:	e00e      	b.n	800bcae <_Balloc+0x6e>
 800bc90:	2221      	movs	r2, #33	; 0x21
 800bc92:	2104      	movs	r1, #4
 800bc94:	4620      	mov	r0, r4
 800bc96:	f000 fc94 	bl	800c5c2 <_calloc_r>
 800bc9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bc9c:	60f0      	str	r0, [r6, #12]
 800bc9e:	68db      	ldr	r3, [r3, #12]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d1e4      	bne.n	800bc6e <_Balloc+0x2e>
 800bca4:	2000      	movs	r0, #0
 800bca6:	bd70      	pop	{r4, r5, r6, pc}
 800bca8:	6802      	ldr	r2, [r0, #0]
 800bcaa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bcae:	2300      	movs	r3, #0
 800bcb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bcb4:	e7f7      	b.n	800bca6 <_Balloc+0x66>
 800bcb6:	bf00      	nop
 800bcb8:	0800d5d1 	.word	0x0800d5d1
 800bcbc:	0800d730 	.word	0x0800d730

0800bcc0 <_Bfree>:
 800bcc0:	b570      	push	{r4, r5, r6, lr}
 800bcc2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bcc4:	4605      	mov	r5, r0
 800bcc6:	460c      	mov	r4, r1
 800bcc8:	b976      	cbnz	r6, 800bce8 <_Bfree+0x28>
 800bcca:	2010      	movs	r0, #16
 800bccc:	f7fc fccc 	bl	8008668 <malloc>
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	6268      	str	r0, [r5, #36]	; 0x24
 800bcd4:	b920      	cbnz	r0, 800bce0 <_Bfree+0x20>
 800bcd6:	4b09      	ldr	r3, [pc, #36]	; (800bcfc <_Bfree+0x3c>)
 800bcd8:	4809      	ldr	r0, [pc, #36]	; (800bd00 <_Bfree+0x40>)
 800bcda:	218a      	movs	r1, #138	; 0x8a
 800bcdc:	f7fe fb30 	bl	800a340 <__assert_func>
 800bce0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bce4:	6006      	str	r6, [r0, #0]
 800bce6:	60c6      	str	r6, [r0, #12]
 800bce8:	b13c      	cbz	r4, 800bcfa <_Bfree+0x3a>
 800bcea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bcec:	6862      	ldr	r2, [r4, #4]
 800bcee:	68db      	ldr	r3, [r3, #12]
 800bcf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bcf4:	6021      	str	r1, [r4, #0]
 800bcf6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bcfa:	bd70      	pop	{r4, r5, r6, pc}
 800bcfc:	0800d5d1 	.word	0x0800d5d1
 800bd00:	0800d730 	.word	0x0800d730

0800bd04 <__multadd>:
 800bd04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd08:	690d      	ldr	r5, [r1, #16]
 800bd0a:	4607      	mov	r7, r0
 800bd0c:	460c      	mov	r4, r1
 800bd0e:	461e      	mov	r6, r3
 800bd10:	f101 0c14 	add.w	ip, r1, #20
 800bd14:	2000      	movs	r0, #0
 800bd16:	f8dc 3000 	ldr.w	r3, [ip]
 800bd1a:	b299      	uxth	r1, r3
 800bd1c:	fb02 6101 	mla	r1, r2, r1, r6
 800bd20:	0c1e      	lsrs	r6, r3, #16
 800bd22:	0c0b      	lsrs	r3, r1, #16
 800bd24:	fb02 3306 	mla	r3, r2, r6, r3
 800bd28:	b289      	uxth	r1, r1
 800bd2a:	3001      	adds	r0, #1
 800bd2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bd30:	4285      	cmp	r5, r0
 800bd32:	f84c 1b04 	str.w	r1, [ip], #4
 800bd36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bd3a:	dcec      	bgt.n	800bd16 <__multadd+0x12>
 800bd3c:	b30e      	cbz	r6, 800bd82 <__multadd+0x7e>
 800bd3e:	68a3      	ldr	r3, [r4, #8]
 800bd40:	42ab      	cmp	r3, r5
 800bd42:	dc19      	bgt.n	800bd78 <__multadd+0x74>
 800bd44:	6861      	ldr	r1, [r4, #4]
 800bd46:	4638      	mov	r0, r7
 800bd48:	3101      	adds	r1, #1
 800bd4a:	f7ff ff79 	bl	800bc40 <_Balloc>
 800bd4e:	4680      	mov	r8, r0
 800bd50:	b928      	cbnz	r0, 800bd5e <__multadd+0x5a>
 800bd52:	4602      	mov	r2, r0
 800bd54:	4b0c      	ldr	r3, [pc, #48]	; (800bd88 <__multadd+0x84>)
 800bd56:	480d      	ldr	r0, [pc, #52]	; (800bd8c <__multadd+0x88>)
 800bd58:	21b5      	movs	r1, #181	; 0xb5
 800bd5a:	f7fe faf1 	bl	800a340 <__assert_func>
 800bd5e:	6922      	ldr	r2, [r4, #16]
 800bd60:	3202      	adds	r2, #2
 800bd62:	f104 010c 	add.w	r1, r4, #12
 800bd66:	0092      	lsls	r2, r2, #2
 800bd68:	300c      	adds	r0, #12
 800bd6a:	f7fc fc85 	bl	8008678 <memcpy>
 800bd6e:	4621      	mov	r1, r4
 800bd70:	4638      	mov	r0, r7
 800bd72:	f7ff ffa5 	bl	800bcc0 <_Bfree>
 800bd76:	4644      	mov	r4, r8
 800bd78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bd7c:	3501      	adds	r5, #1
 800bd7e:	615e      	str	r6, [r3, #20]
 800bd80:	6125      	str	r5, [r4, #16]
 800bd82:	4620      	mov	r0, r4
 800bd84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd88:	0800d643 	.word	0x0800d643
 800bd8c:	0800d730 	.word	0x0800d730

0800bd90 <__s2b>:
 800bd90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd94:	460c      	mov	r4, r1
 800bd96:	4615      	mov	r5, r2
 800bd98:	461f      	mov	r7, r3
 800bd9a:	2209      	movs	r2, #9
 800bd9c:	3308      	adds	r3, #8
 800bd9e:	4606      	mov	r6, r0
 800bda0:	fb93 f3f2 	sdiv	r3, r3, r2
 800bda4:	2100      	movs	r1, #0
 800bda6:	2201      	movs	r2, #1
 800bda8:	429a      	cmp	r2, r3
 800bdaa:	db09      	blt.n	800bdc0 <__s2b+0x30>
 800bdac:	4630      	mov	r0, r6
 800bdae:	f7ff ff47 	bl	800bc40 <_Balloc>
 800bdb2:	b940      	cbnz	r0, 800bdc6 <__s2b+0x36>
 800bdb4:	4602      	mov	r2, r0
 800bdb6:	4b19      	ldr	r3, [pc, #100]	; (800be1c <__s2b+0x8c>)
 800bdb8:	4819      	ldr	r0, [pc, #100]	; (800be20 <__s2b+0x90>)
 800bdba:	21ce      	movs	r1, #206	; 0xce
 800bdbc:	f7fe fac0 	bl	800a340 <__assert_func>
 800bdc0:	0052      	lsls	r2, r2, #1
 800bdc2:	3101      	adds	r1, #1
 800bdc4:	e7f0      	b.n	800bda8 <__s2b+0x18>
 800bdc6:	9b08      	ldr	r3, [sp, #32]
 800bdc8:	6143      	str	r3, [r0, #20]
 800bdca:	2d09      	cmp	r5, #9
 800bdcc:	f04f 0301 	mov.w	r3, #1
 800bdd0:	6103      	str	r3, [r0, #16]
 800bdd2:	dd16      	ble.n	800be02 <__s2b+0x72>
 800bdd4:	f104 0909 	add.w	r9, r4, #9
 800bdd8:	46c8      	mov	r8, r9
 800bdda:	442c      	add	r4, r5
 800bddc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bde0:	4601      	mov	r1, r0
 800bde2:	3b30      	subs	r3, #48	; 0x30
 800bde4:	220a      	movs	r2, #10
 800bde6:	4630      	mov	r0, r6
 800bde8:	f7ff ff8c 	bl	800bd04 <__multadd>
 800bdec:	45a0      	cmp	r8, r4
 800bdee:	d1f5      	bne.n	800bddc <__s2b+0x4c>
 800bdf0:	f1a5 0408 	sub.w	r4, r5, #8
 800bdf4:	444c      	add	r4, r9
 800bdf6:	1b2d      	subs	r5, r5, r4
 800bdf8:	1963      	adds	r3, r4, r5
 800bdfa:	42bb      	cmp	r3, r7
 800bdfc:	db04      	blt.n	800be08 <__s2b+0x78>
 800bdfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be02:	340a      	adds	r4, #10
 800be04:	2509      	movs	r5, #9
 800be06:	e7f6      	b.n	800bdf6 <__s2b+0x66>
 800be08:	f814 3b01 	ldrb.w	r3, [r4], #1
 800be0c:	4601      	mov	r1, r0
 800be0e:	3b30      	subs	r3, #48	; 0x30
 800be10:	220a      	movs	r2, #10
 800be12:	4630      	mov	r0, r6
 800be14:	f7ff ff76 	bl	800bd04 <__multadd>
 800be18:	e7ee      	b.n	800bdf8 <__s2b+0x68>
 800be1a:	bf00      	nop
 800be1c:	0800d643 	.word	0x0800d643
 800be20:	0800d730 	.word	0x0800d730

0800be24 <__hi0bits>:
 800be24:	0c03      	lsrs	r3, r0, #16
 800be26:	041b      	lsls	r3, r3, #16
 800be28:	b9d3      	cbnz	r3, 800be60 <__hi0bits+0x3c>
 800be2a:	0400      	lsls	r0, r0, #16
 800be2c:	2310      	movs	r3, #16
 800be2e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800be32:	bf04      	itt	eq
 800be34:	0200      	lsleq	r0, r0, #8
 800be36:	3308      	addeq	r3, #8
 800be38:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800be3c:	bf04      	itt	eq
 800be3e:	0100      	lsleq	r0, r0, #4
 800be40:	3304      	addeq	r3, #4
 800be42:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800be46:	bf04      	itt	eq
 800be48:	0080      	lsleq	r0, r0, #2
 800be4a:	3302      	addeq	r3, #2
 800be4c:	2800      	cmp	r0, #0
 800be4e:	db05      	blt.n	800be5c <__hi0bits+0x38>
 800be50:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800be54:	f103 0301 	add.w	r3, r3, #1
 800be58:	bf08      	it	eq
 800be5a:	2320      	moveq	r3, #32
 800be5c:	4618      	mov	r0, r3
 800be5e:	4770      	bx	lr
 800be60:	2300      	movs	r3, #0
 800be62:	e7e4      	b.n	800be2e <__hi0bits+0xa>

0800be64 <__lo0bits>:
 800be64:	6803      	ldr	r3, [r0, #0]
 800be66:	f013 0207 	ands.w	r2, r3, #7
 800be6a:	4601      	mov	r1, r0
 800be6c:	d00b      	beq.n	800be86 <__lo0bits+0x22>
 800be6e:	07da      	lsls	r2, r3, #31
 800be70:	d423      	bmi.n	800beba <__lo0bits+0x56>
 800be72:	0798      	lsls	r0, r3, #30
 800be74:	bf49      	itett	mi
 800be76:	085b      	lsrmi	r3, r3, #1
 800be78:	089b      	lsrpl	r3, r3, #2
 800be7a:	2001      	movmi	r0, #1
 800be7c:	600b      	strmi	r3, [r1, #0]
 800be7e:	bf5c      	itt	pl
 800be80:	600b      	strpl	r3, [r1, #0]
 800be82:	2002      	movpl	r0, #2
 800be84:	4770      	bx	lr
 800be86:	b298      	uxth	r0, r3
 800be88:	b9a8      	cbnz	r0, 800beb6 <__lo0bits+0x52>
 800be8a:	0c1b      	lsrs	r3, r3, #16
 800be8c:	2010      	movs	r0, #16
 800be8e:	b2da      	uxtb	r2, r3
 800be90:	b90a      	cbnz	r2, 800be96 <__lo0bits+0x32>
 800be92:	3008      	adds	r0, #8
 800be94:	0a1b      	lsrs	r3, r3, #8
 800be96:	071a      	lsls	r2, r3, #28
 800be98:	bf04      	itt	eq
 800be9a:	091b      	lsreq	r3, r3, #4
 800be9c:	3004      	addeq	r0, #4
 800be9e:	079a      	lsls	r2, r3, #30
 800bea0:	bf04      	itt	eq
 800bea2:	089b      	lsreq	r3, r3, #2
 800bea4:	3002      	addeq	r0, #2
 800bea6:	07da      	lsls	r2, r3, #31
 800bea8:	d403      	bmi.n	800beb2 <__lo0bits+0x4e>
 800beaa:	085b      	lsrs	r3, r3, #1
 800beac:	f100 0001 	add.w	r0, r0, #1
 800beb0:	d005      	beq.n	800bebe <__lo0bits+0x5a>
 800beb2:	600b      	str	r3, [r1, #0]
 800beb4:	4770      	bx	lr
 800beb6:	4610      	mov	r0, r2
 800beb8:	e7e9      	b.n	800be8e <__lo0bits+0x2a>
 800beba:	2000      	movs	r0, #0
 800bebc:	4770      	bx	lr
 800bebe:	2020      	movs	r0, #32
 800bec0:	4770      	bx	lr
	...

0800bec4 <__i2b>:
 800bec4:	b510      	push	{r4, lr}
 800bec6:	460c      	mov	r4, r1
 800bec8:	2101      	movs	r1, #1
 800beca:	f7ff feb9 	bl	800bc40 <_Balloc>
 800bece:	4602      	mov	r2, r0
 800bed0:	b928      	cbnz	r0, 800bede <__i2b+0x1a>
 800bed2:	4b05      	ldr	r3, [pc, #20]	; (800bee8 <__i2b+0x24>)
 800bed4:	4805      	ldr	r0, [pc, #20]	; (800beec <__i2b+0x28>)
 800bed6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800beda:	f7fe fa31 	bl	800a340 <__assert_func>
 800bede:	2301      	movs	r3, #1
 800bee0:	6144      	str	r4, [r0, #20]
 800bee2:	6103      	str	r3, [r0, #16]
 800bee4:	bd10      	pop	{r4, pc}
 800bee6:	bf00      	nop
 800bee8:	0800d643 	.word	0x0800d643
 800beec:	0800d730 	.word	0x0800d730

0800bef0 <__multiply>:
 800bef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bef4:	4691      	mov	r9, r2
 800bef6:	690a      	ldr	r2, [r1, #16]
 800bef8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800befc:	429a      	cmp	r2, r3
 800befe:	bfb8      	it	lt
 800bf00:	460b      	movlt	r3, r1
 800bf02:	460c      	mov	r4, r1
 800bf04:	bfbc      	itt	lt
 800bf06:	464c      	movlt	r4, r9
 800bf08:	4699      	movlt	r9, r3
 800bf0a:	6927      	ldr	r7, [r4, #16]
 800bf0c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bf10:	68a3      	ldr	r3, [r4, #8]
 800bf12:	6861      	ldr	r1, [r4, #4]
 800bf14:	eb07 060a 	add.w	r6, r7, sl
 800bf18:	42b3      	cmp	r3, r6
 800bf1a:	b085      	sub	sp, #20
 800bf1c:	bfb8      	it	lt
 800bf1e:	3101      	addlt	r1, #1
 800bf20:	f7ff fe8e 	bl	800bc40 <_Balloc>
 800bf24:	b930      	cbnz	r0, 800bf34 <__multiply+0x44>
 800bf26:	4602      	mov	r2, r0
 800bf28:	4b44      	ldr	r3, [pc, #272]	; (800c03c <__multiply+0x14c>)
 800bf2a:	4845      	ldr	r0, [pc, #276]	; (800c040 <__multiply+0x150>)
 800bf2c:	f240 115d 	movw	r1, #349	; 0x15d
 800bf30:	f7fe fa06 	bl	800a340 <__assert_func>
 800bf34:	f100 0514 	add.w	r5, r0, #20
 800bf38:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bf3c:	462b      	mov	r3, r5
 800bf3e:	2200      	movs	r2, #0
 800bf40:	4543      	cmp	r3, r8
 800bf42:	d321      	bcc.n	800bf88 <__multiply+0x98>
 800bf44:	f104 0314 	add.w	r3, r4, #20
 800bf48:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bf4c:	f109 0314 	add.w	r3, r9, #20
 800bf50:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800bf54:	9202      	str	r2, [sp, #8]
 800bf56:	1b3a      	subs	r2, r7, r4
 800bf58:	3a15      	subs	r2, #21
 800bf5a:	f022 0203 	bic.w	r2, r2, #3
 800bf5e:	3204      	adds	r2, #4
 800bf60:	f104 0115 	add.w	r1, r4, #21
 800bf64:	428f      	cmp	r7, r1
 800bf66:	bf38      	it	cc
 800bf68:	2204      	movcc	r2, #4
 800bf6a:	9201      	str	r2, [sp, #4]
 800bf6c:	9a02      	ldr	r2, [sp, #8]
 800bf6e:	9303      	str	r3, [sp, #12]
 800bf70:	429a      	cmp	r2, r3
 800bf72:	d80c      	bhi.n	800bf8e <__multiply+0x9e>
 800bf74:	2e00      	cmp	r6, #0
 800bf76:	dd03      	ble.n	800bf80 <__multiply+0x90>
 800bf78:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d05a      	beq.n	800c036 <__multiply+0x146>
 800bf80:	6106      	str	r6, [r0, #16]
 800bf82:	b005      	add	sp, #20
 800bf84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf88:	f843 2b04 	str.w	r2, [r3], #4
 800bf8c:	e7d8      	b.n	800bf40 <__multiply+0x50>
 800bf8e:	f8b3 a000 	ldrh.w	sl, [r3]
 800bf92:	f1ba 0f00 	cmp.w	sl, #0
 800bf96:	d024      	beq.n	800bfe2 <__multiply+0xf2>
 800bf98:	f104 0e14 	add.w	lr, r4, #20
 800bf9c:	46a9      	mov	r9, r5
 800bf9e:	f04f 0c00 	mov.w	ip, #0
 800bfa2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800bfa6:	f8d9 1000 	ldr.w	r1, [r9]
 800bfaa:	fa1f fb82 	uxth.w	fp, r2
 800bfae:	b289      	uxth	r1, r1
 800bfb0:	fb0a 110b 	mla	r1, sl, fp, r1
 800bfb4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800bfb8:	f8d9 2000 	ldr.w	r2, [r9]
 800bfbc:	4461      	add	r1, ip
 800bfbe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bfc2:	fb0a c20b 	mla	r2, sl, fp, ip
 800bfc6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bfca:	b289      	uxth	r1, r1
 800bfcc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bfd0:	4577      	cmp	r7, lr
 800bfd2:	f849 1b04 	str.w	r1, [r9], #4
 800bfd6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bfda:	d8e2      	bhi.n	800bfa2 <__multiply+0xb2>
 800bfdc:	9a01      	ldr	r2, [sp, #4]
 800bfde:	f845 c002 	str.w	ip, [r5, r2]
 800bfe2:	9a03      	ldr	r2, [sp, #12]
 800bfe4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bfe8:	3304      	adds	r3, #4
 800bfea:	f1b9 0f00 	cmp.w	r9, #0
 800bfee:	d020      	beq.n	800c032 <__multiply+0x142>
 800bff0:	6829      	ldr	r1, [r5, #0]
 800bff2:	f104 0c14 	add.w	ip, r4, #20
 800bff6:	46ae      	mov	lr, r5
 800bff8:	f04f 0a00 	mov.w	sl, #0
 800bffc:	f8bc b000 	ldrh.w	fp, [ip]
 800c000:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c004:	fb09 220b 	mla	r2, r9, fp, r2
 800c008:	4492      	add	sl, r2
 800c00a:	b289      	uxth	r1, r1
 800c00c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c010:	f84e 1b04 	str.w	r1, [lr], #4
 800c014:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c018:	f8be 1000 	ldrh.w	r1, [lr]
 800c01c:	0c12      	lsrs	r2, r2, #16
 800c01e:	fb09 1102 	mla	r1, r9, r2, r1
 800c022:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c026:	4567      	cmp	r7, ip
 800c028:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c02c:	d8e6      	bhi.n	800bffc <__multiply+0x10c>
 800c02e:	9a01      	ldr	r2, [sp, #4]
 800c030:	50a9      	str	r1, [r5, r2]
 800c032:	3504      	adds	r5, #4
 800c034:	e79a      	b.n	800bf6c <__multiply+0x7c>
 800c036:	3e01      	subs	r6, #1
 800c038:	e79c      	b.n	800bf74 <__multiply+0x84>
 800c03a:	bf00      	nop
 800c03c:	0800d643 	.word	0x0800d643
 800c040:	0800d730 	.word	0x0800d730

0800c044 <__pow5mult>:
 800c044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c048:	4615      	mov	r5, r2
 800c04a:	f012 0203 	ands.w	r2, r2, #3
 800c04e:	4606      	mov	r6, r0
 800c050:	460f      	mov	r7, r1
 800c052:	d007      	beq.n	800c064 <__pow5mult+0x20>
 800c054:	4c25      	ldr	r4, [pc, #148]	; (800c0ec <__pow5mult+0xa8>)
 800c056:	3a01      	subs	r2, #1
 800c058:	2300      	movs	r3, #0
 800c05a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c05e:	f7ff fe51 	bl	800bd04 <__multadd>
 800c062:	4607      	mov	r7, r0
 800c064:	10ad      	asrs	r5, r5, #2
 800c066:	d03d      	beq.n	800c0e4 <__pow5mult+0xa0>
 800c068:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c06a:	b97c      	cbnz	r4, 800c08c <__pow5mult+0x48>
 800c06c:	2010      	movs	r0, #16
 800c06e:	f7fc fafb 	bl	8008668 <malloc>
 800c072:	4602      	mov	r2, r0
 800c074:	6270      	str	r0, [r6, #36]	; 0x24
 800c076:	b928      	cbnz	r0, 800c084 <__pow5mult+0x40>
 800c078:	4b1d      	ldr	r3, [pc, #116]	; (800c0f0 <__pow5mult+0xac>)
 800c07a:	481e      	ldr	r0, [pc, #120]	; (800c0f4 <__pow5mult+0xb0>)
 800c07c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c080:	f7fe f95e 	bl	800a340 <__assert_func>
 800c084:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c088:	6004      	str	r4, [r0, #0]
 800c08a:	60c4      	str	r4, [r0, #12]
 800c08c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c090:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c094:	b94c      	cbnz	r4, 800c0aa <__pow5mult+0x66>
 800c096:	f240 2171 	movw	r1, #625	; 0x271
 800c09a:	4630      	mov	r0, r6
 800c09c:	f7ff ff12 	bl	800bec4 <__i2b>
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c0a6:	4604      	mov	r4, r0
 800c0a8:	6003      	str	r3, [r0, #0]
 800c0aa:	f04f 0900 	mov.w	r9, #0
 800c0ae:	07eb      	lsls	r3, r5, #31
 800c0b0:	d50a      	bpl.n	800c0c8 <__pow5mult+0x84>
 800c0b2:	4639      	mov	r1, r7
 800c0b4:	4622      	mov	r2, r4
 800c0b6:	4630      	mov	r0, r6
 800c0b8:	f7ff ff1a 	bl	800bef0 <__multiply>
 800c0bc:	4639      	mov	r1, r7
 800c0be:	4680      	mov	r8, r0
 800c0c0:	4630      	mov	r0, r6
 800c0c2:	f7ff fdfd 	bl	800bcc0 <_Bfree>
 800c0c6:	4647      	mov	r7, r8
 800c0c8:	106d      	asrs	r5, r5, #1
 800c0ca:	d00b      	beq.n	800c0e4 <__pow5mult+0xa0>
 800c0cc:	6820      	ldr	r0, [r4, #0]
 800c0ce:	b938      	cbnz	r0, 800c0e0 <__pow5mult+0x9c>
 800c0d0:	4622      	mov	r2, r4
 800c0d2:	4621      	mov	r1, r4
 800c0d4:	4630      	mov	r0, r6
 800c0d6:	f7ff ff0b 	bl	800bef0 <__multiply>
 800c0da:	6020      	str	r0, [r4, #0]
 800c0dc:	f8c0 9000 	str.w	r9, [r0]
 800c0e0:	4604      	mov	r4, r0
 800c0e2:	e7e4      	b.n	800c0ae <__pow5mult+0x6a>
 800c0e4:	4638      	mov	r0, r7
 800c0e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0ea:	bf00      	nop
 800c0ec:	0800d880 	.word	0x0800d880
 800c0f0:	0800d5d1 	.word	0x0800d5d1
 800c0f4:	0800d730 	.word	0x0800d730

0800c0f8 <__lshift>:
 800c0f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0fc:	460c      	mov	r4, r1
 800c0fe:	6849      	ldr	r1, [r1, #4]
 800c100:	6923      	ldr	r3, [r4, #16]
 800c102:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c106:	68a3      	ldr	r3, [r4, #8]
 800c108:	4607      	mov	r7, r0
 800c10a:	4691      	mov	r9, r2
 800c10c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c110:	f108 0601 	add.w	r6, r8, #1
 800c114:	42b3      	cmp	r3, r6
 800c116:	db0b      	blt.n	800c130 <__lshift+0x38>
 800c118:	4638      	mov	r0, r7
 800c11a:	f7ff fd91 	bl	800bc40 <_Balloc>
 800c11e:	4605      	mov	r5, r0
 800c120:	b948      	cbnz	r0, 800c136 <__lshift+0x3e>
 800c122:	4602      	mov	r2, r0
 800c124:	4b2a      	ldr	r3, [pc, #168]	; (800c1d0 <__lshift+0xd8>)
 800c126:	482b      	ldr	r0, [pc, #172]	; (800c1d4 <__lshift+0xdc>)
 800c128:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c12c:	f7fe f908 	bl	800a340 <__assert_func>
 800c130:	3101      	adds	r1, #1
 800c132:	005b      	lsls	r3, r3, #1
 800c134:	e7ee      	b.n	800c114 <__lshift+0x1c>
 800c136:	2300      	movs	r3, #0
 800c138:	f100 0114 	add.w	r1, r0, #20
 800c13c:	f100 0210 	add.w	r2, r0, #16
 800c140:	4618      	mov	r0, r3
 800c142:	4553      	cmp	r3, sl
 800c144:	db37      	blt.n	800c1b6 <__lshift+0xbe>
 800c146:	6920      	ldr	r0, [r4, #16]
 800c148:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c14c:	f104 0314 	add.w	r3, r4, #20
 800c150:	f019 091f 	ands.w	r9, r9, #31
 800c154:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c158:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c15c:	d02f      	beq.n	800c1be <__lshift+0xc6>
 800c15e:	f1c9 0e20 	rsb	lr, r9, #32
 800c162:	468a      	mov	sl, r1
 800c164:	f04f 0c00 	mov.w	ip, #0
 800c168:	681a      	ldr	r2, [r3, #0]
 800c16a:	fa02 f209 	lsl.w	r2, r2, r9
 800c16e:	ea42 020c 	orr.w	r2, r2, ip
 800c172:	f84a 2b04 	str.w	r2, [sl], #4
 800c176:	f853 2b04 	ldr.w	r2, [r3], #4
 800c17a:	4298      	cmp	r0, r3
 800c17c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c180:	d8f2      	bhi.n	800c168 <__lshift+0x70>
 800c182:	1b03      	subs	r3, r0, r4
 800c184:	3b15      	subs	r3, #21
 800c186:	f023 0303 	bic.w	r3, r3, #3
 800c18a:	3304      	adds	r3, #4
 800c18c:	f104 0215 	add.w	r2, r4, #21
 800c190:	4290      	cmp	r0, r2
 800c192:	bf38      	it	cc
 800c194:	2304      	movcc	r3, #4
 800c196:	f841 c003 	str.w	ip, [r1, r3]
 800c19a:	f1bc 0f00 	cmp.w	ip, #0
 800c19e:	d001      	beq.n	800c1a4 <__lshift+0xac>
 800c1a0:	f108 0602 	add.w	r6, r8, #2
 800c1a4:	3e01      	subs	r6, #1
 800c1a6:	4638      	mov	r0, r7
 800c1a8:	612e      	str	r6, [r5, #16]
 800c1aa:	4621      	mov	r1, r4
 800c1ac:	f7ff fd88 	bl	800bcc0 <_Bfree>
 800c1b0:	4628      	mov	r0, r5
 800c1b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1b6:	f842 0f04 	str.w	r0, [r2, #4]!
 800c1ba:	3301      	adds	r3, #1
 800c1bc:	e7c1      	b.n	800c142 <__lshift+0x4a>
 800c1be:	3904      	subs	r1, #4
 800c1c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1c4:	f841 2f04 	str.w	r2, [r1, #4]!
 800c1c8:	4298      	cmp	r0, r3
 800c1ca:	d8f9      	bhi.n	800c1c0 <__lshift+0xc8>
 800c1cc:	e7ea      	b.n	800c1a4 <__lshift+0xac>
 800c1ce:	bf00      	nop
 800c1d0:	0800d643 	.word	0x0800d643
 800c1d4:	0800d730 	.word	0x0800d730

0800c1d8 <__mcmp>:
 800c1d8:	b530      	push	{r4, r5, lr}
 800c1da:	6902      	ldr	r2, [r0, #16]
 800c1dc:	690c      	ldr	r4, [r1, #16]
 800c1de:	1b12      	subs	r2, r2, r4
 800c1e0:	d10e      	bne.n	800c200 <__mcmp+0x28>
 800c1e2:	f100 0314 	add.w	r3, r0, #20
 800c1e6:	3114      	adds	r1, #20
 800c1e8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c1ec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c1f0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c1f4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c1f8:	42a5      	cmp	r5, r4
 800c1fa:	d003      	beq.n	800c204 <__mcmp+0x2c>
 800c1fc:	d305      	bcc.n	800c20a <__mcmp+0x32>
 800c1fe:	2201      	movs	r2, #1
 800c200:	4610      	mov	r0, r2
 800c202:	bd30      	pop	{r4, r5, pc}
 800c204:	4283      	cmp	r3, r0
 800c206:	d3f3      	bcc.n	800c1f0 <__mcmp+0x18>
 800c208:	e7fa      	b.n	800c200 <__mcmp+0x28>
 800c20a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c20e:	e7f7      	b.n	800c200 <__mcmp+0x28>

0800c210 <__mdiff>:
 800c210:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c214:	460c      	mov	r4, r1
 800c216:	4606      	mov	r6, r0
 800c218:	4611      	mov	r1, r2
 800c21a:	4620      	mov	r0, r4
 800c21c:	4690      	mov	r8, r2
 800c21e:	f7ff ffdb 	bl	800c1d8 <__mcmp>
 800c222:	1e05      	subs	r5, r0, #0
 800c224:	d110      	bne.n	800c248 <__mdiff+0x38>
 800c226:	4629      	mov	r1, r5
 800c228:	4630      	mov	r0, r6
 800c22a:	f7ff fd09 	bl	800bc40 <_Balloc>
 800c22e:	b930      	cbnz	r0, 800c23e <__mdiff+0x2e>
 800c230:	4b3a      	ldr	r3, [pc, #232]	; (800c31c <__mdiff+0x10c>)
 800c232:	4602      	mov	r2, r0
 800c234:	f240 2132 	movw	r1, #562	; 0x232
 800c238:	4839      	ldr	r0, [pc, #228]	; (800c320 <__mdiff+0x110>)
 800c23a:	f7fe f881 	bl	800a340 <__assert_func>
 800c23e:	2301      	movs	r3, #1
 800c240:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c244:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c248:	bfa4      	itt	ge
 800c24a:	4643      	movge	r3, r8
 800c24c:	46a0      	movge	r8, r4
 800c24e:	4630      	mov	r0, r6
 800c250:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c254:	bfa6      	itte	ge
 800c256:	461c      	movge	r4, r3
 800c258:	2500      	movge	r5, #0
 800c25a:	2501      	movlt	r5, #1
 800c25c:	f7ff fcf0 	bl	800bc40 <_Balloc>
 800c260:	b920      	cbnz	r0, 800c26c <__mdiff+0x5c>
 800c262:	4b2e      	ldr	r3, [pc, #184]	; (800c31c <__mdiff+0x10c>)
 800c264:	4602      	mov	r2, r0
 800c266:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c26a:	e7e5      	b.n	800c238 <__mdiff+0x28>
 800c26c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c270:	6926      	ldr	r6, [r4, #16]
 800c272:	60c5      	str	r5, [r0, #12]
 800c274:	f104 0914 	add.w	r9, r4, #20
 800c278:	f108 0514 	add.w	r5, r8, #20
 800c27c:	f100 0e14 	add.w	lr, r0, #20
 800c280:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c284:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c288:	f108 0210 	add.w	r2, r8, #16
 800c28c:	46f2      	mov	sl, lr
 800c28e:	2100      	movs	r1, #0
 800c290:	f859 3b04 	ldr.w	r3, [r9], #4
 800c294:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c298:	fa1f f883 	uxth.w	r8, r3
 800c29c:	fa11 f18b 	uxtah	r1, r1, fp
 800c2a0:	0c1b      	lsrs	r3, r3, #16
 800c2a2:	eba1 0808 	sub.w	r8, r1, r8
 800c2a6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c2aa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c2ae:	fa1f f888 	uxth.w	r8, r8
 800c2b2:	1419      	asrs	r1, r3, #16
 800c2b4:	454e      	cmp	r6, r9
 800c2b6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c2ba:	f84a 3b04 	str.w	r3, [sl], #4
 800c2be:	d8e7      	bhi.n	800c290 <__mdiff+0x80>
 800c2c0:	1b33      	subs	r3, r6, r4
 800c2c2:	3b15      	subs	r3, #21
 800c2c4:	f023 0303 	bic.w	r3, r3, #3
 800c2c8:	3304      	adds	r3, #4
 800c2ca:	3415      	adds	r4, #21
 800c2cc:	42a6      	cmp	r6, r4
 800c2ce:	bf38      	it	cc
 800c2d0:	2304      	movcc	r3, #4
 800c2d2:	441d      	add	r5, r3
 800c2d4:	4473      	add	r3, lr
 800c2d6:	469e      	mov	lr, r3
 800c2d8:	462e      	mov	r6, r5
 800c2da:	4566      	cmp	r6, ip
 800c2dc:	d30e      	bcc.n	800c2fc <__mdiff+0xec>
 800c2de:	f10c 0203 	add.w	r2, ip, #3
 800c2e2:	1b52      	subs	r2, r2, r5
 800c2e4:	f022 0203 	bic.w	r2, r2, #3
 800c2e8:	3d03      	subs	r5, #3
 800c2ea:	45ac      	cmp	ip, r5
 800c2ec:	bf38      	it	cc
 800c2ee:	2200      	movcc	r2, #0
 800c2f0:	441a      	add	r2, r3
 800c2f2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c2f6:	b17b      	cbz	r3, 800c318 <__mdiff+0x108>
 800c2f8:	6107      	str	r7, [r0, #16]
 800c2fa:	e7a3      	b.n	800c244 <__mdiff+0x34>
 800c2fc:	f856 8b04 	ldr.w	r8, [r6], #4
 800c300:	fa11 f288 	uxtah	r2, r1, r8
 800c304:	1414      	asrs	r4, r2, #16
 800c306:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c30a:	b292      	uxth	r2, r2
 800c30c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c310:	f84e 2b04 	str.w	r2, [lr], #4
 800c314:	1421      	asrs	r1, r4, #16
 800c316:	e7e0      	b.n	800c2da <__mdiff+0xca>
 800c318:	3f01      	subs	r7, #1
 800c31a:	e7ea      	b.n	800c2f2 <__mdiff+0xe2>
 800c31c:	0800d643 	.word	0x0800d643
 800c320:	0800d730 	.word	0x0800d730

0800c324 <__ulp>:
 800c324:	b082      	sub	sp, #8
 800c326:	ed8d 0b00 	vstr	d0, [sp]
 800c32a:	9b01      	ldr	r3, [sp, #4]
 800c32c:	4912      	ldr	r1, [pc, #72]	; (800c378 <__ulp+0x54>)
 800c32e:	4019      	ands	r1, r3
 800c330:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c334:	2900      	cmp	r1, #0
 800c336:	dd05      	ble.n	800c344 <__ulp+0x20>
 800c338:	2200      	movs	r2, #0
 800c33a:	460b      	mov	r3, r1
 800c33c:	ec43 2b10 	vmov	d0, r2, r3
 800c340:	b002      	add	sp, #8
 800c342:	4770      	bx	lr
 800c344:	4249      	negs	r1, r1
 800c346:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c34a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c34e:	f04f 0200 	mov.w	r2, #0
 800c352:	f04f 0300 	mov.w	r3, #0
 800c356:	da04      	bge.n	800c362 <__ulp+0x3e>
 800c358:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c35c:	fa41 f300 	asr.w	r3, r1, r0
 800c360:	e7ec      	b.n	800c33c <__ulp+0x18>
 800c362:	f1a0 0114 	sub.w	r1, r0, #20
 800c366:	291e      	cmp	r1, #30
 800c368:	bfda      	itte	le
 800c36a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c36e:	fa20 f101 	lsrle.w	r1, r0, r1
 800c372:	2101      	movgt	r1, #1
 800c374:	460a      	mov	r2, r1
 800c376:	e7e1      	b.n	800c33c <__ulp+0x18>
 800c378:	7ff00000 	.word	0x7ff00000

0800c37c <__b2d>:
 800c37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c37e:	6905      	ldr	r5, [r0, #16]
 800c380:	f100 0714 	add.w	r7, r0, #20
 800c384:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c388:	1f2e      	subs	r6, r5, #4
 800c38a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c38e:	4620      	mov	r0, r4
 800c390:	f7ff fd48 	bl	800be24 <__hi0bits>
 800c394:	f1c0 0320 	rsb	r3, r0, #32
 800c398:	280a      	cmp	r0, #10
 800c39a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c418 <__b2d+0x9c>
 800c39e:	600b      	str	r3, [r1, #0]
 800c3a0:	dc14      	bgt.n	800c3cc <__b2d+0x50>
 800c3a2:	f1c0 0e0b 	rsb	lr, r0, #11
 800c3a6:	fa24 f10e 	lsr.w	r1, r4, lr
 800c3aa:	42b7      	cmp	r7, r6
 800c3ac:	ea41 030c 	orr.w	r3, r1, ip
 800c3b0:	bf34      	ite	cc
 800c3b2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c3b6:	2100      	movcs	r1, #0
 800c3b8:	3015      	adds	r0, #21
 800c3ba:	fa04 f000 	lsl.w	r0, r4, r0
 800c3be:	fa21 f10e 	lsr.w	r1, r1, lr
 800c3c2:	ea40 0201 	orr.w	r2, r0, r1
 800c3c6:	ec43 2b10 	vmov	d0, r2, r3
 800c3ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3cc:	42b7      	cmp	r7, r6
 800c3ce:	bf3a      	itte	cc
 800c3d0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c3d4:	f1a5 0608 	subcc.w	r6, r5, #8
 800c3d8:	2100      	movcs	r1, #0
 800c3da:	380b      	subs	r0, #11
 800c3dc:	d017      	beq.n	800c40e <__b2d+0x92>
 800c3de:	f1c0 0c20 	rsb	ip, r0, #32
 800c3e2:	fa04 f500 	lsl.w	r5, r4, r0
 800c3e6:	42be      	cmp	r6, r7
 800c3e8:	fa21 f40c 	lsr.w	r4, r1, ip
 800c3ec:	ea45 0504 	orr.w	r5, r5, r4
 800c3f0:	bf8c      	ite	hi
 800c3f2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c3f6:	2400      	movls	r4, #0
 800c3f8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c3fc:	fa01 f000 	lsl.w	r0, r1, r0
 800c400:	fa24 f40c 	lsr.w	r4, r4, ip
 800c404:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c408:	ea40 0204 	orr.w	r2, r0, r4
 800c40c:	e7db      	b.n	800c3c6 <__b2d+0x4a>
 800c40e:	ea44 030c 	orr.w	r3, r4, ip
 800c412:	460a      	mov	r2, r1
 800c414:	e7d7      	b.n	800c3c6 <__b2d+0x4a>
 800c416:	bf00      	nop
 800c418:	3ff00000 	.word	0x3ff00000

0800c41c <__d2b>:
 800c41c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c420:	4689      	mov	r9, r1
 800c422:	2101      	movs	r1, #1
 800c424:	ec57 6b10 	vmov	r6, r7, d0
 800c428:	4690      	mov	r8, r2
 800c42a:	f7ff fc09 	bl	800bc40 <_Balloc>
 800c42e:	4604      	mov	r4, r0
 800c430:	b930      	cbnz	r0, 800c440 <__d2b+0x24>
 800c432:	4602      	mov	r2, r0
 800c434:	4b25      	ldr	r3, [pc, #148]	; (800c4cc <__d2b+0xb0>)
 800c436:	4826      	ldr	r0, [pc, #152]	; (800c4d0 <__d2b+0xb4>)
 800c438:	f240 310a 	movw	r1, #778	; 0x30a
 800c43c:	f7fd ff80 	bl	800a340 <__assert_func>
 800c440:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c444:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c448:	bb35      	cbnz	r5, 800c498 <__d2b+0x7c>
 800c44a:	2e00      	cmp	r6, #0
 800c44c:	9301      	str	r3, [sp, #4]
 800c44e:	d028      	beq.n	800c4a2 <__d2b+0x86>
 800c450:	4668      	mov	r0, sp
 800c452:	9600      	str	r6, [sp, #0]
 800c454:	f7ff fd06 	bl	800be64 <__lo0bits>
 800c458:	9900      	ldr	r1, [sp, #0]
 800c45a:	b300      	cbz	r0, 800c49e <__d2b+0x82>
 800c45c:	9a01      	ldr	r2, [sp, #4]
 800c45e:	f1c0 0320 	rsb	r3, r0, #32
 800c462:	fa02 f303 	lsl.w	r3, r2, r3
 800c466:	430b      	orrs	r3, r1
 800c468:	40c2      	lsrs	r2, r0
 800c46a:	6163      	str	r3, [r4, #20]
 800c46c:	9201      	str	r2, [sp, #4]
 800c46e:	9b01      	ldr	r3, [sp, #4]
 800c470:	61a3      	str	r3, [r4, #24]
 800c472:	2b00      	cmp	r3, #0
 800c474:	bf14      	ite	ne
 800c476:	2202      	movne	r2, #2
 800c478:	2201      	moveq	r2, #1
 800c47a:	6122      	str	r2, [r4, #16]
 800c47c:	b1d5      	cbz	r5, 800c4b4 <__d2b+0x98>
 800c47e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c482:	4405      	add	r5, r0
 800c484:	f8c9 5000 	str.w	r5, [r9]
 800c488:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c48c:	f8c8 0000 	str.w	r0, [r8]
 800c490:	4620      	mov	r0, r4
 800c492:	b003      	add	sp, #12
 800c494:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c498:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c49c:	e7d5      	b.n	800c44a <__d2b+0x2e>
 800c49e:	6161      	str	r1, [r4, #20]
 800c4a0:	e7e5      	b.n	800c46e <__d2b+0x52>
 800c4a2:	a801      	add	r0, sp, #4
 800c4a4:	f7ff fcde 	bl	800be64 <__lo0bits>
 800c4a8:	9b01      	ldr	r3, [sp, #4]
 800c4aa:	6163      	str	r3, [r4, #20]
 800c4ac:	2201      	movs	r2, #1
 800c4ae:	6122      	str	r2, [r4, #16]
 800c4b0:	3020      	adds	r0, #32
 800c4b2:	e7e3      	b.n	800c47c <__d2b+0x60>
 800c4b4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c4b8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c4bc:	f8c9 0000 	str.w	r0, [r9]
 800c4c0:	6918      	ldr	r0, [r3, #16]
 800c4c2:	f7ff fcaf 	bl	800be24 <__hi0bits>
 800c4c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c4ca:	e7df      	b.n	800c48c <__d2b+0x70>
 800c4cc:	0800d643 	.word	0x0800d643
 800c4d0:	0800d730 	.word	0x0800d730

0800c4d4 <__ratio>:
 800c4d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4d8:	4688      	mov	r8, r1
 800c4da:	4669      	mov	r1, sp
 800c4dc:	4681      	mov	r9, r0
 800c4de:	f7ff ff4d 	bl	800c37c <__b2d>
 800c4e2:	a901      	add	r1, sp, #4
 800c4e4:	4640      	mov	r0, r8
 800c4e6:	ec55 4b10 	vmov	r4, r5, d0
 800c4ea:	f7ff ff47 	bl	800c37c <__b2d>
 800c4ee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c4f2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c4f6:	eba3 0c02 	sub.w	ip, r3, r2
 800c4fa:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c4fe:	1a9b      	subs	r3, r3, r2
 800c500:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c504:	ec51 0b10 	vmov	r0, r1, d0
 800c508:	2b00      	cmp	r3, #0
 800c50a:	bfd6      	itet	le
 800c50c:	460a      	movle	r2, r1
 800c50e:	462a      	movgt	r2, r5
 800c510:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c514:	468b      	mov	fp, r1
 800c516:	462f      	mov	r7, r5
 800c518:	bfd4      	ite	le
 800c51a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c51e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c522:	4620      	mov	r0, r4
 800c524:	ee10 2a10 	vmov	r2, s0
 800c528:	465b      	mov	r3, fp
 800c52a:	4639      	mov	r1, r7
 800c52c:	f7f4 f996 	bl	800085c <__aeabi_ddiv>
 800c530:	ec41 0b10 	vmov	d0, r0, r1
 800c534:	b003      	add	sp, #12
 800c536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c53a <__copybits>:
 800c53a:	3901      	subs	r1, #1
 800c53c:	b570      	push	{r4, r5, r6, lr}
 800c53e:	1149      	asrs	r1, r1, #5
 800c540:	6914      	ldr	r4, [r2, #16]
 800c542:	3101      	adds	r1, #1
 800c544:	f102 0314 	add.w	r3, r2, #20
 800c548:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c54c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c550:	1f05      	subs	r5, r0, #4
 800c552:	42a3      	cmp	r3, r4
 800c554:	d30c      	bcc.n	800c570 <__copybits+0x36>
 800c556:	1aa3      	subs	r3, r4, r2
 800c558:	3b11      	subs	r3, #17
 800c55a:	f023 0303 	bic.w	r3, r3, #3
 800c55e:	3211      	adds	r2, #17
 800c560:	42a2      	cmp	r2, r4
 800c562:	bf88      	it	hi
 800c564:	2300      	movhi	r3, #0
 800c566:	4418      	add	r0, r3
 800c568:	2300      	movs	r3, #0
 800c56a:	4288      	cmp	r0, r1
 800c56c:	d305      	bcc.n	800c57a <__copybits+0x40>
 800c56e:	bd70      	pop	{r4, r5, r6, pc}
 800c570:	f853 6b04 	ldr.w	r6, [r3], #4
 800c574:	f845 6f04 	str.w	r6, [r5, #4]!
 800c578:	e7eb      	b.n	800c552 <__copybits+0x18>
 800c57a:	f840 3b04 	str.w	r3, [r0], #4
 800c57e:	e7f4      	b.n	800c56a <__copybits+0x30>

0800c580 <__any_on>:
 800c580:	f100 0214 	add.w	r2, r0, #20
 800c584:	6900      	ldr	r0, [r0, #16]
 800c586:	114b      	asrs	r3, r1, #5
 800c588:	4298      	cmp	r0, r3
 800c58a:	b510      	push	{r4, lr}
 800c58c:	db11      	blt.n	800c5b2 <__any_on+0x32>
 800c58e:	dd0a      	ble.n	800c5a6 <__any_on+0x26>
 800c590:	f011 011f 	ands.w	r1, r1, #31
 800c594:	d007      	beq.n	800c5a6 <__any_on+0x26>
 800c596:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c59a:	fa24 f001 	lsr.w	r0, r4, r1
 800c59e:	fa00 f101 	lsl.w	r1, r0, r1
 800c5a2:	428c      	cmp	r4, r1
 800c5a4:	d10b      	bne.n	800c5be <__any_on+0x3e>
 800c5a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c5aa:	4293      	cmp	r3, r2
 800c5ac:	d803      	bhi.n	800c5b6 <__any_on+0x36>
 800c5ae:	2000      	movs	r0, #0
 800c5b0:	bd10      	pop	{r4, pc}
 800c5b2:	4603      	mov	r3, r0
 800c5b4:	e7f7      	b.n	800c5a6 <__any_on+0x26>
 800c5b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c5ba:	2900      	cmp	r1, #0
 800c5bc:	d0f5      	beq.n	800c5aa <__any_on+0x2a>
 800c5be:	2001      	movs	r0, #1
 800c5c0:	e7f6      	b.n	800c5b0 <__any_on+0x30>

0800c5c2 <_calloc_r>:
 800c5c2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c5c4:	fba1 2402 	umull	r2, r4, r1, r2
 800c5c8:	b94c      	cbnz	r4, 800c5de <_calloc_r+0x1c>
 800c5ca:	4611      	mov	r1, r2
 800c5cc:	9201      	str	r2, [sp, #4]
 800c5ce:	f7fc f8d5 	bl	800877c <_malloc_r>
 800c5d2:	9a01      	ldr	r2, [sp, #4]
 800c5d4:	4605      	mov	r5, r0
 800c5d6:	b930      	cbnz	r0, 800c5e6 <_calloc_r+0x24>
 800c5d8:	4628      	mov	r0, r5
 800c5da:	b003      	add	sp, #12
 800c5dc:	bd30      	pop	{r4, r5, pc}
 800c5de:	220c      	movs	r2, #12
 800c5e0:	6002      	str	r2, [r0, #0]
 800c5e2:	2500      	movs	r5, #0
 800c5e4:	e7f8      	b.n	800c5d8 <_calloc_r+0x16>
 800c5e6:	4621      	mov	r1, r4
 800c5e8:	f7fc f854 	bl	8008694 <memset>
 800c5ec:	e7f4      	b.n	800c5d8 <_calloc_r+0x16>

0800c5ee <__ssputs_r>:
 800c5ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5f2:	688e      	ldr	r6, [r1, #8]
 800c5f4:	429e      	cmp	r6, r3
 800c5f6:	4682      	mov	sl, r0
 800c5f8:	460c      	mov	r4, r1
 800c5fa:	4690      	mov	r8, r2
 800c5fc:	461f      	mov	r7, r3
 800c5fe:	d838      	bhi.n	800c672 <__ssputs_r+0x84>
 800c600:	898a      	ldrh	r2, [r1, #12]
 800c602:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c606:	d032      	beq.n	800c66e <__ssputs_r+0x80>
 800c608:	6825      	ldr	r5, [r4, #0]
 800c60a:	6909      	ldr	r1, [r1, #16]
 800c60c:	eba5 0901 	sub.w	r9, r5, r1
 800c610:	6965      	ldr	r5, [r4, #20]
 800c612:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c616:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c61a:	3301      	adds	r3, #1
 800c61c:	444b      	add	r3, r9
 800c61e:	106d      	asrs	r5, r5, #1
 800c620:	429d      	cmp	r5, r3
 800c622:	bf38      	it	cc
 800c624:	461d      	movcc	r5, r3
 800c626:	0553      	lsls	r3, r2, #21
 800c628:	d531      	bpl.n	800c68e <__ssputs_r+0xa0>
 800c62a:	4629      	mov	r1, r5
 800c62c:	f7fc f8a6 	bl	800877c <_malloc_r>
 800c630:	4606      	mov	r6, r0
 800c632:	b950      	cbnz	r0, 800c64a <__ssputs_r+0x5c>
 800c634:	230c      	movs	r3, #12
 800c636:	f8ca 3000 	str.w	r3, [sl]
 800c63a:	89a3      	ldrh	r3, [r4, #12]
 800c63c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c640:	81a3      	strh	r3, [r4, #12]
 800c642:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c64a:	6921      	ldr	r1, [r4, #16]
 800c64c:	464a      	mov	r2, r9
 800c64e:	f7fc f813 	bl	8008678 <memcpy>
 800c652:	89a3      	ldrh	r3, [r4, #12]
 800c654:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c658:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c65c:	81a3      	strh	r3, [r4, #12]
 800c65e:	6126      	str	r6, [r4, #16]
 800c660:	6165      	str	r5, [r4, #20]
 800c662:	444e      	add	r6, r9
 800c664:	eba5 0509 	sub.w	r5, r5, r9
 800c668:	6026      	str	r6, [r4, #0]
 800c66a:	60a5      	str	r5, [r4, #8]
 800c66c:	463e      	mov	r6, r7
 800c66e:	42be      	cmp	r6, r7
 800c670:	d900      	bls.n	800c674 <__ssputs_r+0x86>
 800c672:	463e      	mov	r6, r7
 800c674:	6820      	ldr	r0, [r4, #0]
 800c676:	4632      	mov	r2, r6
 800c678:	4641      	mov	r1, r8
 800c67a:	f000 fac5 	bl	800cc08 <memmove>
 800c67e:	68a3      	ldr	r3, [r4, #8]
 800c680:	1b9b      	subs	r3, r3, r6
 800c682:	60a3      	str	r3, [r4, #8]
 800c684:	6823      	ldr	r3, [r4, #0]
 800c686:	4433      	add	r3, r6
 800c688:	6023      	str	r3, [r4, #0]
 800c68a:	2000      	movs	r0, #0
 800c68c:	e7db      	b.n	800c646 <__ssputs_r+0x58>
 800c68e:	462a      	mov	r2, r5
 800c690:	f000 fad4 	bl	800cc3c <_realloc_r>
 800c694:	4606      	mov	r6, r0
 800c696:	2800      	cmp	r0, #0
 800c698:	d1e1      	bne.n	800c65e <__ssputs_r+0x70>
 800c69a:	6921      	ldr	r1, [r4, #16]
 800c69c:	4650      	mov	r0, sl
 800c69e:	f7fc f801 	bl	80086a4 <_free_r>
 800c6a2:	e7c7      	b.n	800c634 <__ssputs_r+0x46>

0800c6a4 <_svfiprintf_r>:
 800c6a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6a8:	4698      	mov	r8, r3
 800c6aa:	898b      	ldrh	r3, [r1, #12]
 800c6ac:	061b      	lsls	r3, r3, #24
 800c6ae:	b09d      	sub	sp, #116	; 0x74
 800c6b0:	4607      	mov	r7, r0
 800c6b2:	460d      	mov	r5, r1
 800c6b4:	4614      	mov	r4, r2
 800c6b6:	d50e      	bpl.n	800c6d6 <_svfiprintf_r+0x32>
 800c6b8:	690b      	ldr	r3, [r1, #16]
 800c6ba:	b963      	cbnz	r3, 800c6d6 <_svfiprintf_r+0x32>
 800c6bc:	2140      	movs	r1, #64	; 0x40
 800c6be:	f7fc f85d 	bl	800877c <_malloc_r>
 800c6c2:	6028      	str	r0, [r5, #0]
 800c6c4:	6128      	str	r0, [r5, #16]
 800c6c6:	b920      	cbnz	r0, 800c6d2 <_svfiprintf_r+0x2e>
 800c6c8:	230c      	movs	r3, #12
 800c6ca:	603b      	str	r3, [r7, #0]
 800c6cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c6d0:	e0d1      	b.n	800c876 <_svfiprintf_r+0x1d2>
 800c6d2:	2340      	movs	r3, #64	; 0x40
 800c6d4:	616b      	str	r3, [r5, #20]
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	9309      	str	r3, [sp, #36]	; 0x24
 800c6da:	2320      	movs	r3, #32
 800c6dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c6e0:	f8cd 800c 	str.w	r8, [sp, #12]
 800c6e4:	2330      	movs	r3, #48	; 0x30
 800c6e6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c890 <_svfiprintf_r+0x1ec>
 800c6ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c6ee:	f04f 0901 	mov.w	r9, #1
 800c6f2:	4623      	mov	r3, r4
 800c6f4:	469a      	mov	sl, r3
 800c6f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6fa:	b10a      	cbz	r2, 800c700 <_svfiprintf_r+0x5c>
 800c6fc:	2a25      	cmp	r2, #37	; 0x25
 800c6fe:	d1f9      	bne.n	800c6f4 <_svfiprintf_r+0x50>
 800c700:	ebba 0b04 	subs.w	fp, sl, r4
 800c704:	d00b      	beq.n	800c71e <_svfiprintf_r+0x7a>
 800c706:	465b      	mov	r3, fp
 800c708:	4622      	mov	r2, r4
 800c70a:	4629      	mov	r1, r5
 800c70c:	4638      	mov	r0, r7
 800c70e:	f7ff ff6e 	bl	800c5ee <__ssputs_r>
 800c712:	3001      	adds	r0, #1
 800c714:	f000 80aa 	beq.w	800c86c <_svfiprintf_r+0x1c8>
 800c718:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c71a:	445a      	add	r2, fp
 800c71c:	9209      	str	r2, [sp, #36]	; 0x24
 800c71e:	f89a 3000 	ldrb.w	r3, [sl]
 800c722:	2b00      	cmp	r3, #0
 800c724:	f000 80a2 	beq.w	800c86c <_svfiprintf_r+0x1c8>
 800c728:	2300      	movs	r3, #0
 800c72a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c72e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c732:	f10a 0a01 	add.w	sl, sl, #1
 800c736:	9304      	str	r3, [sp, #16]
 800c738:	9307      	str	r3, [sp, #28]
 800c73a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c73e:	931a      	str	r3, [sp, #104]	; 0x68
 800c740:	4654      	mov	r4, sl
 800c742:	2205      	movs	r2, #5
 800c744:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c748:	4851      	ldr	r0, [pc, #324]	; (800c890 <_svfiprintf_r+0x1ec>)
 800c74a:	f7f3 fd51 	bl	80001f0 <memchr>
 800c74e:	9a04      	ldr	r2, [sp, #16]
 800c750:	b9d8      	cbnz	r0, 800c78a <_svfiprintf_r+0xe6>
 800c752:	06d0      	lsls	r0, r2, #27
 800c754:	bf44      	itt	mi
 800c756:	2320      	movmi	r3, #32
 800c758:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c75c:	0711      	lsls	r1, r2, #28
 800c75e:	bf44      	itt	mi
 800c760:	232b      	movmi	r3, #43	; 0x2b
 800c762:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c766:	f89a 3000 	ldrb.w	r3, [sl]
 800c76a:	2b2a      	cmp	r3, #42	; 0x2a
 800c76c:	d015      	beq.n	800c79a <_svfiprintf_r+0xf6>
 800c76e:	9a07      	ldr	r2, [sp, #28]
 800c770:	4654      	mov	r4, sl
 800c772:	2000      	movs	r0, #0
 800c774:	f04f 0c0a 	mov.w	ip, #10
 800c778:	4621      	mov	r1, r4
 800c77a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c77e:	3b30      	subs	r3, #48	; 0x30
 800c780:	2b09      	cmp	r3, #9
 800c782:	d94e      	bls.n	800c822 <_svfiprintf_r+0x17e>
 800c784:	b1b0      	cbz	r0, 800c7b4 <_svfiprintf_r+0x110>
 800c786:	9207      	str	r2, [sp, #28]
 800c788:	e014      	b.n	800c7b4 <_svfiprintf_r+0x110>
 800c78a:	eba0 0308 	sub.w	r3, r0, r8
 800c78e:	fa09 f303 	lsl.w	r3, r9, r3
 800c792:	4313      	orrs	r3, r2
 800c794:	9304      	str	r3, [sp, #16]
 800c796:	46a2      	mov	sl, r4
 800c798:	e7d2      	b.n	800c740 <_svfiprintf_r+0x9c>
 800c79a:	9b03      	ldr	r3, [sp, #12]
 800c79c:	1d19      	adds	r1, r3, #4
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	9103      	str	r1, [sp, #12]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	bfbb      	ittet	lt
 800c7a6:	425b      	neglt	r3, r3
 800c7a8:	f042 0202 	orrlt.w	r2, r2, #2
 800c7ac:	9307      	strge	r3, [sp, #28]
 800c7ae:	9307      	strlt	r3, [sp, #28]
 800c7b0:	bfb8      	it	lt
 800c7b2:	9204      	strlt	r2, [sp, #16]
 800c7b4:	7823      	ldrb	r3, [r4, #0]
 800c7b6:	2b2e      	cmp	r3, #46	; 0x2e
 800c7b8:	d10c      	bne.n	800c7d4 <_svfiprintf_r+0x130>
 800c7ba:	7863      	ldrb	r3, [r4, #1]
 800c7bc:	2b2a      	cmp	r3, #42	; 0x2a
 800c7be:	d135      	bne.n	800c82c <_svfiprintf_r+0x188>
 800c7c0:	9b03      	ldr	r3, [sp, #12]
 800c7c2:	1d1a      	adds	r2, r3, #4
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	9203      	str	r2, [sp, #12]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	bfb8      	it	lt
 800c7cc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c7d0:	3402      	adds	r4, #2
 800c7d2:	9305      	str	r3, [sp, #20]
 800c7d4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c8a0 <_svfiprintf_r+0x1fc>
 800c7d8:	7821      	ldrb	r1, [r4, #0]
 800c7da:	2203      	movs	r2, #3
 800c7dc:	4650      	mov	r0, sl
 800c7de:	f7f3 fd07 	bl	80001f0 <memchr>
 800c7e2:	b140      	cbz	r0, 800c7f6 <_svfiprintf_r+0x152>
 800c7e4:	2340      	movs	r3, #64	; 0x40
 800c7e6:	eba0 000a 	sub.w	r0, r0, sl
 800c7ea:	fa03 f000 	lsl.w	r0, r3, r0
 800c7ee:	9b04      	ldr	r3, [sp, #16]
 800c7f0:	4303      	orrs	r3, r0
 800c7f2:	3401      	adds	r4, #1
 800c7f4:	9304      	str	r3, [sp, #16]
 800c7f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7fa:	4826      	ldr	r0, [pc, #152]	; (800c894 <_svfiprintf_r+0x1f0>)
 800c7fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c800:	2206      	movs	r2, #6
 800c802:	f7f3 fcf5 	bl	80001f0 <memchr>
 800c806:	2800      	cmp	r0, #0
 800c808:	d038      	beq.n	800c87c <_svfiprintf_r+0x1d8>
 800c80a:	4b23      	ldr	r3, [pc, #140]	; (800c898 <_svfiprintf_r+0x1f4>)
 800c80c:	bb1b      	cbnz	r3, 800c856 <_svfiprintf_r+0x1b2>
 800c80e:	9b03      	ldr	r3, [sp, #12]
 800c810:	3307      	adds	r3, #7
 800c812:	f023 0307 	bic.w	r3, r3, #7
 800c816:	3308      	adds	r3, #8
 800c818:	9303      	str	r3, [sp, #12]
 800c81a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c81c:	4433      	add	r3, r6
 800c81e:	9309      	str	r3, [sp, #36]	; 0x24
 800c820:	e767      	b.n	800c6f2 <_svfiprintf_r+0x4e>
 800c822:	fb0c 3202 	mla	r2, ip, r2, r3
 800c826:	460c      	mov	r4, r1
 800c828:	2001      	movs	r0, #1
 800c82a:	e7a5      	b.n	800c778 <_svfiprintf_r+0xd4>
 800c82c:	2300      	movs	r3, #0
 800c82e:	3401      	adds	r4, #1
 800c830:	9305      	str	r3, [sp, #20]
 800c832:	4619      	mov	r1, r3
 800c834:	f04f 0c0a 	mov.w	ip, #10
 800c838:	4620      	mov	r0, r4
 800c83a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c83e:	3a30      	subs	r2, #48	; 0x30
 800c840:	2a09      	cmp	r2, #9
 800c842:	d903      	bls.n	800c84c <_svfiprintf_r+0x1a8>
 800c844:	2b00      	cmp	r3, #0
 800c846:	d0c5      	beq.n	800c7d4 <_svfiprintf_r+0x130>
 800c848:	9105      	str	r1, [sp, #20]
 800c84a:	e7c3      	b.n	800c7d4 <_svfiprintf_r+0x130>
 800c84c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c850:	4604      	mov	r4, r0
 800c852:	2301      	movs	r3, #1
 800c854:	e7f0      	b.n	800c838 <_svfiprintf_r+0x194>
 800c856:	ab03      	add	r3, sp, #12
 800c858:	9300      	str	r3, [sp, #0]
 800c85a:	462a      	mov	r2, r5
 800c85c:	4b0f      	ldr	r3, [pc, #60]	; (800c89c <_svfiprintf_r+0x1f8>)
 800c85e:	a904      	add	r1, sp, #16
 800c860:	4638      	mov	r0, r7
 800c862:	f7fc f89f 	bl	80089a4 <_printf_float>
 800c866:	1c42      	adds	r2, r0, #1
 800c868:	4606      	mov	r6, r0
 800c86a:	d1d6      	bne.n	800c81a <_svfiprintf_r+0x176>
 800c86c:	89ab      	ldrh	r3, [r5, #12]
 800c86e:	065b      	lsls	r3, r3, #25
 800c870:	f53f af2c 	bmi.w	800c6cc <_svfiprintf_r+0x28>
 800c874:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c876:	b01d      	add	sp, #116	; 0x74
 800c878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c87c:	ab03      	add	r3, sp, #12
 800c87e:	9300      	str	r3, [sp, #0]
 800c880:	462a      	mov	r2, r5
 800c882:	4b06      	ldr	r3, [pc, #24]	; (800c89c <_svfiprintf_r+0x1f8>)
 800c884:	a904      	add	r1, sp, #16
 800c886:	4638      	mov	r0, r7
 800c888:	f7fc fb30 	bl	8008eec <_printf_i>
 800c88c:	e7eb      	b.n	800c866 <_svfiprintf_r+0x1c2>
 800c88e:	bf00      	nop
 800c890:	0800d88c 	.word	0x0800d88c
 800c894:	0800d896 	.word	0x0800d896
 800c898:	080089a5 	.word	0x080089a5
 800c89c:	0800c5ef 	.word	0x0800c5ef
 800c8a0:	0800d892 	.word	0x0800d892

0800c8a4 <__sfputc_r>:
 800c8a4:	6893      	ldr	r3, [r2, #8]
 800c8a6:	3b01      	subs	r3, #1
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	b410      	push	{r4}
 800c8ac:	6093      	str	r3, [r2, #8]
 800c8ae:	da08      	bge.n	800c8c2 <__sfputc_r+0x1e>
 800c8b0:	6994      	ldr	r4, [r2, #24]
 800c8b2:	42a3      	cmp	r3, r4
 800c8b4:	db01      	blt.n	800c8ba <__sfputc_r+0x16>
 800c8b6:	290a      	cmp	r1, #10
 800c8b8:	d103      	bne.n	800c8c2 <__sfputc_r+0x1e>
 800c8ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8be:	f7fd bc6d 	b.w	800a19c <__swbuf_r>
 800c8c2:	6813      	ldr	r3, [r2, #0]
 800c8c4:	1c58      	adds	r0, r3, #1
 800c8c6:	6010      	str	r0, [r2, #0]
 800c8c8:	7019      	strb	r1, [r3, #0]
 800c8ca:	4608      	mov	r0, r1
 800c8cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8d0:	4770      	bx	lr

0800c8d2 <__sfputs_r>:
 800c8d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8d4:	4606      	mov	r6, r0
 800c8d6:	460f      	mov	r7, r1
 800c8d8:	4614      	mov	r4, r2
 800c8da:	18d5      	adds	r5, r2, r3
 800c8dc:	42ac      	cmp	r4, r5
 800c8de:	d101      	bne.n	800c8e4 <__sfputs_r+0x12>
 800c8e0:	2000      	movs	r0, #0
 800c8e2:	e007      	b.n	800c8f4 <__sfputs_r+0x22>
 800c8e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8e8:	463a      	mov	r2, r7
 800c8ea:	4630      	mov	r0, r6
 800c8ec:	f7ff ffda 	bl	800c8a4 <__sfputc_r>
 800c8f0:	1c43      	adds	r3, r0, #1
 800c8f2:	d1f3      	bne.n	800c8dc <__sfputs_r+0xa>
 800c8f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c8f8 <_vfiprintf_r>:
 800c8f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8fc:	460d      	mov	r5, r1
 800c8fe:	b09d      	sub	sp, #116	; 0x74
 800c900:	4614      	mov	r4, r2
 800c902:	4698      	mov	r8, r3
 800c904:	4606      	mov	r6, r0
 800c906:	b118      	cbz	r0, 800c910 <_vfiprintf_r+0x18>
 800c908:	6983      	ldr	r3, [r0, #24]
 800c90a:	b90b      	cbnz	r3, 800c910 <_vfiprintf_r+0x18>
 800c90c:	f7fe fcdc 	bl	800b2c8 <__sinit>
 800c910:	4b89      	ldr	r3, [pc, #548]	; (800cb38 <_vfiprintf_r+0x240>)
 800c912:	429d      	cmp	r5, r3
 800c914:	d11b      	bne.n	800c94e <_vfiprintf_r+0x56>
 800c916:	6875      	ldr	r5, [r6, #4]
 800c918:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c91a:	07d9      	lsls	r1, r3, #31
 800c91c:	d405      	bmi.n	800c92a <_vfiprintf_r+0x32>
 800c91e:	89ab      	ldrh	r3, [r5, #12]
 800c920:	059a      	lsls	r2, r3, #22
 800c922:	d402      	bmi.n	800c92a <_vfiprintf_r+0x32>
 800c924:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c926:	f7ff f8f2 	bl	800bb0e <__retarget_lock_acquire_recursive>
 800c92a:	89ab      	ldrh	r3, [r5, #12]
 800c92c:	071b      	lsls	r3, r3, #28
 800c92e:	d501      	bpl.n	800c934 <_vfiprintf_r+0x3c>
 800c930:	692b      	ldr	r3, [r5, #16]
 800c932:	b9eb      	cbnz	r3, 800c970 <_vfiprintf_r+0x78>
 800c934:	4629      	mov	r1, r5
 800c936:	4630      	mov	r0, r6
 800c938:	f7fd fc94 	bl	800a264 <__swsetup_r>
 800c93c:	b1c0      	cbz	r0, 800c970 <_vfiprintf_r+0x78>
 800c93e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c940:	07dc      	lsls	r4, r3, #31
 800c942:	d50e      	bpl.n	800c962 <_vfiprintf_r+0x6a>
 800c944:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c948:	b01d      	add	sp, #116	; 0x74
 800c94a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c94e:	4b7b      	ldr	r3, [pc, #492]	; (800cb3c <_vfiprintf_r+0x244>)
 800c950:	429d      	cmp	r5, r3
 800c952:	d101      	bne.n	800c958 <_vfiprintf_r+0x60>
 800c954:	68b5      	ldr	r5, [r6, #8]
 800c956:	e7df      	b.n	800c918 <_vfiprintf_r+0x20>
 800c958:	4b79      	ldr	r3, [pc, #484]	; (800cb40 <_vfiprintf_r+0x248>)
 800c95a:	429d      	cmp	r5, r3
 800c95c:	bf08      	it	eq
 800c95e:	68f5      	ldreq	r5, [r6, #12]
 800c960:	e7da      	b.n	800c918 <_vfiprintf_r+0x20>
 800c962:	89ab      	ldrh	r3, [r5, #12]
 800c964:	0598      	lsls	r0, r3, #22
 800c966:	d4ed      	bmi.n	800c944 <_vfiprintf_r+0x4c>
 800c968:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c96a:	f7ff f8d1 	bl	800bb10 <__retarget_lock_release_recursive>
 800c96e:	e7e9      	b.n	800c944 <_vfiprintf_r+0x4c>
 800c970:	2300      	movs	r3, #0
 800c972:	9309      	str	r3, [sp, #36]	; 0x24
 800c974:	2320      	movs	r3, #32
 800c976:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c97a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c97e:	2330      	movs	r3, #48	; 0x30
 800c980:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cb44 <_vfiprintf_r+0x24c>
 800c984:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c988:	f04f 0901 	mov.w	r9, #1
 800c98c:	4623      	mov	r3, r4
 800c98e:	469a      	mov	sl, r3
 800c990:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c994:	b10a      	cbz	r2, 800c99a <_vfiprintf_r+0xa2>
 800c996:	2a25      	cmp	r2, #37	; 0x25
 800c998:	d1f9      	bne.n	800c98e <_vfiprintf_r+0x96>
 800c99a:	ebba 0b04 	subs.w	fp, sl, r4
 800c99e:	d00b      	beq.n	800c9b8 <_vfiprintf_r+0xc0>
 800c9a0:	465b      	mov	r3, fp
 800c9a2:	4622      	mov	r2, r4
 800c9a4:	4629      	mov	r1, r5
 800c9a6:	4630      	mov	r0, r6
 800c9a8:	f7ff ff93 	bl	800c8d2 <__sfputs_r>
 800c9ac:	3001      	adds	r0, #1
 800c9ae:	f000 80aa 	beq.w	800cb06 <_vfiprintf_r+0x20e>
 800c9b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c9b4:	445a      	add	r2, fp
 800c9b6:	9209      	str	r2, [sp, #36]	; 0x24
 800c9b8:	f89a 3000 	ldrb.w	r3, [sl]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	f000 80a2 	beq.w	800cb06 <_vfiprintf_r+0x20e>
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c9c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c9cc:	f10a 0a01 	add.w	sl, sl, #1
 800c9d0:	9304      	str	r3, [sp, #16]
 800c9d2:	9307      	str	r3, [sp, #28]
 800c9d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c9d8:	931a      	str	r3, [sp, #104]	; 0x68
 800c9da:	4654      	mov	r4, sl
 800c9dc:	2205      	movs	r2, #5
 800c9de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9e2:	4858      	ldr	r0, [pc, #352]	; (800cb44 <_vfiprintf_r+0x24c>)
 800c9e4:	f7f3 fc04 	bl	80001f0 <memchr>
 800c9e8:	9a04      	ldr	r2, [sp, #16]
 800c9ea:	b9d8      	cbnz	r0, 800ca24 <_vfiprintf_r+0x12c>
 800c9ec:	06d1      	lsls	r1, r2, #27
 800c9ee:	bf44      	itt	mi
 800c9f0:	2320      	movmi	r3, #32
 800c9f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c9f6:	0713      	lsls	r3, r2, #28
 800c9f8:	bf44      	itt	mi
 800c9fa:	232b      	movmi	r3, #43	; 0x2b
 800c9fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ca00:	f89a 3000 	ldrb.w	r3, [sl]
 800ca04:	2b2a      	cmp	r3, #42	; 0x2a
 800ca06:	d015      	beq.n	800ca34 <_vfiprintf_r+0x13c>
 800ca08:	9a07      	ldr	r2, [sp, #28]
 800ca0a:	4654      	mov	r4, sl
 800ca0c:	2000      	movs	r0, #0
 800ca0e:	f04f 0c0a 	mov.w	ip, #10
 800ca12:	4621      	mov	r1, r4
 800ca14:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca18:	3b30      	subs	r3, #48	; 0x30
 800ca1a:	2b09      	cmp	r3, #9
 800ca1c:	d94e      	bls.n	800cabc <_vfiprintf_r+0x1c4>
 800ca1e:	b1b0      	cbz	r0, 800ca4e <_vfiprintf_r+0x156>
 800ca20:	9207      	str	r2, [sp, #28]
 800ca22:	e014      	b.n	800ca4e <_vfiprintf_r+0x156>
 800ca24:	eba0 0308 	sub.w	r3, r0, r8
 800ca28:	fa09 f303 	lsl.w	r3, r9, r3
 800ca2c:	4313      	orrs	r3, r2
 800ca2e:	9304      	str	r3, [sp, #16]
 800ca30:	46a2      	mov	sl, r4
 800ca32:	e7d2      	b.n	800c9da <_vfiprintf_r+0xe2>
 800ca34:	9b03      	ldr	r3, [sp, #12]
 800ca36:	1d19      	adds	r1, r3, #4
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	9103      	str	r1, [sp, #12]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	bfbb      	ittet	lt
 800ca40:	425b      	neglt	r3, r3
 800ca42:	f042 0202 	orrlt.w	r2, r2, #2
 800ca46:	9307      	strge	r3, [sp, #28]
 800ca48:	9307      	strlt	r3, [sp, #28]
 800ca4a:	bfb8      	it	lt
 800ca4c:	9204      	strlt	r2, [sp, #16]
 800ca4e:	7823      	ldrb	r3, [r4, #0]
 800ca50:	2b2e      	cmp	r3, #46	; 0x2e
 800ca52:	d10c      	bne.n	800ca6e <_vfiprintf_r+0x176>
 800ca54:	7863      	ldrb	r3, [r4, #1]
 800ca56:	2b2a      	cmp	r3, #42	; 0x2a
 800ca58:	d135      	bne.n	800cac6 <_vfiprintf_r+0x1ce>
 800ca5a:	9b03      	ldr	r3, [sp, #12]
 800ca5c:	1d1a      	adds	r2, r3, #4
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	9203      	str	r2, [sp, #12]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	bfb8      	it	lt
 800ca66:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ca6a:	3402      	adds	r4, #2
 800ca6c:	9305      	str	r3, [sp, #20]
 800ca6e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cb54 <_vfiprintf_r+0x25c>
 800ca72:	7821      	ldrb	r1, [r4, #0]
 800ca74:	2203      	movs	r2, #3
 800ca76:	4650      	mov	r0, sl
 800ca78:	f7f3 fbba 	bl	80001f0 <memchr>
 800ca7c:	b140      	cbz	r0, 800ca90 <_vfiprintf_r+0x198>
 800ca7e:	2340      	movs	r3, #64	; 0x40
 800ca80:	eba0 000a 	sub.w	r0, r0, sl
 800ca84:	fa03 f000 	lsl.w	r0, r3, r0
 800ca88:	9b04      	ldr	r3, [sp, #16]
 800ca8a:	4303      	orrs	r3, r0
 800ca8c:	3401      	adds	r4, #1
 800ca8e:	9304      	str	r3, [sp, #16]
 800ca90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca94:	482c      	ldr	r0, [pc, #176]	; (800cb48 <_vfiprintf_r+0x250>)
 800ca96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ca9a:	2206      	movs	r2, #6
 800ca9c:	f7f3 fba8 	bl	80001f0 <memchr>
 800caa0:	2800      	cmp	r0, #0
 800caa2:	d03f      	beq.n	800cb24 <_vfiprintf_r+0x22c>
 800caa4:	4b29      	ldr	r3, [pc, #164]	; (800cb4c <_vfiprintf_r+0x254>)
 800caa6:	bb1b      	cbnz	r3, 800caf0 <_vfiprintf_r+0x1f8>
 800caa8:	9b03      	ldr	r3, [sp, #12]
 800caaa:	3307      	adds	r3, #7
 800caac:	f023 0307 	bic.w	r3, r3, #7
 800cab0:	3308      	adds	r3, #8
 800cab2:	9303      	str	r3, [sp, #12]
 800cab4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cab6:	443b      	add	r3, r7
 800cab8:	9309      	str	r3, [sp, #36]	; 0x24
 800caba:	e767      	b.n	800c98c <_vfiprintf_r+0x94>
 800cabc:	fb0c 3202 	mla	r2, ip, r2, r3
 800cac0:	460c      	mov	r4, r1
 800cac2:	2001      	movs	r0, #1
 800cac4:	e7a5      	b.n	800ca12 <_vfiprintf_r+0x11a>
 800cac6:	2300      	movs	r3, #0
 800cac8:	3401      	adds	r4, #1
 800caca:	9305      	str	r3, [sp, #20]
 800cacc:	4619      	mov	r1, r3
 800cace:	f04f 0c0a 	mov.w	ip, #10
 800cad2:	4620      	mov	r0, r4
 800cad4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cad8:	3a30      	subs	r2, #48	; 0x30
 800cada:	2a09      	cmp	r2, #9
 800cadc:	d903      	bls.n	800cae6 <_vfiprintf_r+0x1ee>
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d0c5      	beq.n	800ca6e <_vfiprintf_r+0x176>
 800cae2:	9105      	str	r1, [sp, #20]
 800cae4:	e7c3      	b.n	800ca6e <_vfiprintf_r+0x176>
 800cae6:	fb0c 2101 	mla	r1, ip, r1, r2
 800caea:	4604      	mov	r4, r0
 800caec:	2301      	movs	r3, #1
 800caee:	e7f0      	b.n	800cad2 <_vfiprintf_r+0x1da>
 800caf0:	ab03      	add	r3, sp, #12
 800caf2:	9300      	str	r3, [sp, #0]
 800caf4:	462a      	mov	r2, r5
 800caf6:	4b16      	ldr	r3, [pc, #88]	; (800cb50 <_vfiprintf_r+0x258>)
 800caf8:	a904      	add	r1, sp, #16
 800cafa:	4630      	mov	r0, r6
 800cafc:	f7fb ff52 	bl	80089a4 <_printf_float>
 800cb00:	4607      	mov	r7, r0
 800cb02:	1c78      	adds	r0, r7, #1
 800cb04:	d1d6      	bne.n	800cab4 <_vfiprintf_r+0x1bc>
 800cb06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb08:	07d9      	lsls	r1, r3, #31
 800cb0a:	d405      	bmi.n	800cb18 <_vfiprintf_r+0x220>
 800cb0c:	89ab      	ldrh	r3, [r5, #12]
 800cb0e:	059a      	lsls	r2, r3, #22
 800cb10:	d402      	bmi.n	800cb18 <_vfiprintf_r+0x220>
 800cb12:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb14:	f7fe fffc 	bl	800bb10 <__retarget_lock_release_recursive>
 800cb18:	89ab      	ldrh	r3, [r5, #12]
 800cb1a:	065b      	lsls	r3, r3, #25
 800cb1c:	f53f af12 	bmi.w	800c944 <_vfiprintf_r+0x4c>
 800cb20:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cb22:	e711      	b.n	800c948 <_vfiprintf_r+0x50>
 800cb24:	ab03      	add	r3, sp, #12
 800cb26:	9300      	str	r3, [sp, #0]
 800cb28:	462a      	mov	r2, r5
 800cb2a:	4b09      	ldr	r3, [pc, #36]	; (800cb50 <_vfiprintf_r+0x258>)
 800cb2c:	a904      	add	r1, sp, #16
 800cb2e:	4630      	mov	r0, r6
 800cb30:	f7fc f9dc 	bl	8008eec <_printf_i>
 800cb34:	e7e4      	b.n	800cb00 <_vfiprintf_r+0x208>
 800cb36:	bf00      	nop
 800cb38:	0800d674 	.word	0x0800d674
 800cb3c:	0800d694 	.word	0x0800d694
 800cb40:	0800d654 	.word	0x0800d654
 800cb44:	0800d88c 	.word	0x0800d88c
 800cb48:	0800d896 	.word	0x0800d896
 800cb4c:	080089a5 	.word	0x080089a5
 800cb50:	0800c8d3 	.word	0x0800c8d3
 800cb54:	0800d892 	.word	0x0800d892

0800cb58 <_read_r>:
 800cb58:	b538      	push	{r3, r4, r5, lr}
 800cb5a:	4d07      	ldr	r5, [pc, #28]	; (800cb78 <_read_r+0x20>)
 800cb5c:	4604      	mov	r4, r0
 800cb5e:	4608      	mov	r0, r1
 800cb60:	4611      	mov	r1, r2
 800cb62:	2200      	movs	r2, #0
 800cb64:	602a      	str	r2, [r5, #0]
 800cb66:	461a      	mov	r2, r3
 800cb68:	f7f7 fae8 	bl	800413c <_read>
 800cb6c:	1c43      	adds	r3, r0, #1
 800cb6e:	d102      	bne.n	800cb76 <_read_r+0x1e>
 800cb70:	682b      	ldr	r3, [r5, #0]
 800cb72:	b103      	cbz	r3, 800cb76 <_read_r+0x1e>
 800cb74:	6023      	str	r3, [r4, #0]
 800cb76:	bd38      	pop	{r3, r4, r5, pc}
 800cb78:	20000f04 	.word	0x20000f04
 800cb7c:	00000000 	.word	0x00000000

0800cb80 <nan>:
 800cb80:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cb88 <nan+0x8>
 800cb84:	4770      	bx	lr
 800cb86:	bf00      	nop
 800cb88:	00000000 	.word	0x00000000
 800cb8c:	7ff80000 	.word	0x7ff80000

0800cb90 <nanf>:
 800cb90:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800cb98 <nanf+0x8>
 800cb94:	4770      	bx	lr
 800cb96:	bf00      	nop
 800cb98:	7fc00000 	.word	0x7fc00000

0800cb9c <__ascii_wctomb>:
 800cb9c:	b149      	cbz	r1, 800cbb2 <__ascii_wctomb+0x16>
 800cb9e:	2aff      	cmp	r2, #255	; 0xff
 800cba0:	bf85      	ittet	hi
 800cba2:	238a      	movhi	r3, #138	; 0x8a
 800cba4:	6003      	strhi	r3, [r0, #0]
 800cba6:	700a      	strbls	r2, [r1, #0]
 800cba8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800cbac:	bf98      	it	ls
 800cbae:	2001      	movls	r0, #1
 800cbb0:	4770      	bx	lr
 800cbb2:	4608      	mov	r0, r1
 800cbb4:	4770      	bx	lr

0800cbb6 <abort>:
 800cbb6:	b508      	push	{r3, lr}
 800cbb8:	2006      	movs	r0, #6
 800cbba:	f000 f897 	bl	800ccec <raise>
 800cbbe:	2001      	movs	r0, #1
 800cbc0:	f7f7 fab2 	bl	8004128 <_exit>

0800cbc4 <_fstat_r>:
 800cbc4:	b538      	push	{r3, r4, r5, lr}
 800cbc6:	4d07      	ldr	r5, [pc, #28]	; (800cbe4 <_fstat_r+0x20>)
 800cbc8:	2300      	movs	r3, #0
 800cbca:	4604      	mov	r4, r0
 800cbcc:	4608      	mov	r0, r1
 800cbce:	4611      	mov	r1, r2
 800cbd0:	602b      	str	r3, [r5, #0]
 800cbd2:	f7f7 faf8 	bl	80041c6 <_fstat>
 800cbd6:	1c43      	adds	r3, r0, #1
 800cbd8:	d102      	bne.n	800cbe0 <_fstat_r+0x1c>
 800cbda:	682b      	ldr	r3, [r5, #0]
 800cbdc:	b103      	cbz	r3, 800cbe0 <_fstat_r+0x1c>
 800cbde:	6023      	str	r3, [r4, #0]
 800cbe0:	bd38      	pop	{r3, r4, r5, pc}
 800cbe2:	bf00      	nop
 800cbe4:	20000f04 	.word	0x20000f04

0800cbe8 <_isatty_r>:
 800cbe8:	b538      	push	{r3, r4, r5, lr}
 800cbea:	4d06      	ldr	r5, [pc, #24]	; (800cc04 <_isatty_r+0x1c>)
 800cbec:	2300      	movs	r3, #0
 800cbee:	4604      	mov	r4, r0
 800cbf0:	4608      	mov	r0, r1
 800cbf2:	602b      	str	r3, [r5, #0]
 800cbf4:	f7f7 faf7 	bl	80041e6 <_isatty>
 800cbf8:	1c43      	adds	r3, r0, #1
 800cbfa:	d102      	bne.n	800cc02 <_isatty_r+0x1a>
 800cbfc:	682b      	ldr	r3, [r5, #0]
 800cbfe:	b103      	cbz	r3, 800cc02 <_isatty_r+0x1a>
 800cc00:	6023      	str	r3, [r4, #0]
 800cc02:	bd38      	pop	{r3, r4, r5, pc}
 800cc04:	20000f04 	.word	0x20000f04

0800cc08 <memmove>:
 800cc08:	4288      	cmp	r0, r1
 800cc0a:	b510      	push	{r4, lr}
 800cc0c:	eb01 0402 	add.w	r4, r1, r2
 800cc10:	d902      	bls.n	800cc18 <memmove+0x10>
 800cc12:	4284      	cmp	r4, r0
 800cc14:	4623      	mov	r3, r4
 800cc16:	d807      	bhi.n	800cc28 <memmove+0x20>
 800cc18:	1e43      	subs	r3, r0, #1
 800cc1a:	42a1      	cmp	r1, r4
 800cc1c:	d008      	beq.n	800cc30 <memmove+0x28>
 800cc1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cc22:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cc26:	e7f8      	b.n	800cc1a <memmove+0x12>
 800cc28:	4402      	add	r2, r0
 800cc2a:	4601      	mov	r1, r0
 800cc2c:	428a      	cmp	r2, r1
 800cc2e:	d100      	bne.n	800cc32 <memmove+0x2a>
 800cc30:	bd10      	pop	{r4, pc}
 800cc32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cc36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cc3a:	e7f7      	b.n	800cc2c <memmove+0x24>

0800cc3c <_realloc_r>:
 800cc3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc40:	4680      	mov	r8, r0
 800cc42:	4614      	mov	r4, r2
 800cc44:	460e      	mov	r6, r1
 800cc46:	b921      	cbnz	r1, 800cc52 <_realloc_r+0x16>
 800cc48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc4c:	4611      	mov	r1, r2
 800cc4e:	f7fb bd95 	b.w	800877c <_malloc_r>
 800cc52:	b92a      	cbnz	r2, 800cc60 <_realloc_r+0x24>
 800cc54:	f7fb fd26 	bl	80086a4 <_free_r>
 800cc58:	4625      	mov	r5, r4
 800cc5a:	4628      	mov	r0, r5
 800cc5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc60:	f000 f860 	bl	800cd24 <_malloc_usable_size_r>
 800cc64:	4284      	cmp	r4, r0
 800cc66:	4607      	mov	r7, r0
 800cc68:	d802      	bhi.n	800cc70 <_realloc_r+0x34>
 800cc6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cc6e:	d812      	bhi.n	800cc96 <_realloc_r+0x5a>
 800cc70:	4621      	mov	r1, r4
 800cc72:	4640      	mov	r0, r8
 800cc74:	f7fb fd82 	bl	800877c <_malloc_r>
 800cc78:	4605      	mov	r5, r0
 800cc7a:	2800      	cmp	r0, #0
 800cc7c:	d0ed      	beq.n	800cc5a <_realloc_r+0x1e>
 800cc7e:	42bc      	cmp	r4, r7
 800cc80:	4622      	mov	r2, r4
 800cc82:	4631      	mov	r1, r6
 800cc84:	bf28      	it	cs
 800cc86:	463a      	movcs	r2, r7
 800cc88:	f7fb fcf6 	bl	8008678 <memcpy>
 800cc8c:	4631      	mov	r1, r6
 800cc8e:	4640      	mov	r0, r8
 800cc90:	f7fb fd08 	bl	80086a4 <_free_r>
 800cc94:	e7e1      	b.n	800cc5a <_realloc_r+0x1e>
 800cc96:	4635      	mov	r5, r6
 800cc98:	e7df      	b.n	800cc5a <_realloc_r+0x1e>

0800cc9a <_raise_r>:
 800cc9a:	291f      	cmp	r1, #31
 800cc9c:	b538      	push	{r3, r4, r5, lr}
 800cc9e:	4604      	mov	r4, r0
 800cca0:	460d      	mov	r5, r1
 800cca2:	d904      	bls.n	800ccae <_raise_r+0x14>
 800cca4:	2316      	movs	r3, #22
 800cca6:	6003      	str	r3, [r0, #0]
 800cca8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ccac:	bd38      	pop	{r3, r4, r5, pc}
 800ccae:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ccb0:	b112      	cbz	r2, 800ccb8 <_raise_r+0x1e>
 800ccb2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ccb6:	b94b      	cbnz	r3, 800cccc <_raise_r+0x32>
 800ccb8:	4620      	mov	r0, r4
 800ccba:	f000 f831 	bl	800cd20 <_getpid_r>
 800ccbe:	462a      	mov	r2, r5
 800ccc0:	4601      	mov	r1, r0
 800ccc2:	4620      	mov	r0, r4
 800ccc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ccc8:	f000 b818 	b.w	800ccfc <_kill_r>
 800cccc:	2b01      	cmp	r3, #1
 800ccce:	d00a      	beq.n	800cce6 <_raise_r+0x4c>
 800ccd0:	1c59      	adds	r1, r3, #1
 800ccd2:	d103      	bne.n	800ccdc <_raise_r+0x42>
 800ccd4:	2316      	movs	r3, #22
 800ccd6:	6003      	str	r3, [r0, #0]
 800ccd8:	2001      	movs	r0, #1
 800ccda:	e7e7      	b.n	800ccac <_raise_r+0x12>
 800ccdc:	2400      	movs	r4, #0
 800ccde:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cce2:	4628      	mov	r0, r5
 800cce4:	4798      	blx	r3
 800cce6:	2000      	movs	r0, #0
 800cce8:	e7e0      	b.n	800ccac <_raise_r+0x12>
	...

0800ccec <raise>:
 800ccec:	4b02      	ldr	r3, [pc, #8]	; (800ccf8 <raise+0xc>)
 800ccee:	4601      	mov	r1, r0
 800ccf0:	6818      	ldr	r0, [r3, #0]
 800ccf2:	f7ff bfd2 	b.w	800cc9a <_raise_r>
 800ccf6:	bf00      	nop
 800ccf8:	200000b0 	.word	0x200000b0

0800ccfc <_kill_r>:
 800ccfc:	b538      	push	{r3, r4, r5, lr}
 800ccfe:	4d07      	ldr	r5, [pc, #28]	; (800cd1c <_kill_r+0x20>)
 800cd00:	2300      	movs	r3, #0
 800cd02:	4604      	mov	r4, r0
 800cd04:	4608      	mov	r0, r1
 800cd06:	4611      	mov	r1, r2
 800cd08:	602b      	str	r3, [r5, #0]
 800cd0a:	f7f7 f9fd 	bl	8004108 <_kill>
 800cd0e:	1c43      	adds	r3, r0, #1
 800cd10:	d102      	bne.n	800cd18 <_kill_r+0x1c>
 800cd12:	682b      	ldr	r3, [r5, #0]
 800cd14:	b103      	cbz	r3, 800cd18 <_kill_r+0x1c>
 800cd16:	6023      	str	r3, [r4, #0]
 800cd18:	bd38      	pop	{r3, r4, r5, pc}
 800cd1a:	bf00      	nop
 800cd1c:	20000f04 	.word	0x20000f04

0800cd20 <_getpid_r>:
 800cd20:	f7f7 b9ea 	b.w	80040f8 <_getpid>

0800cd24 <_malloc_usable_size_r>:
 800cd24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd28:	1f18      	subs	r0, r3, #4
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	bfbc      	itt	lt
 800cd2e:	580b      	ldrlt	r3, [r1, r0]
 800cd30:	18c0      	addlt	r0, r0, r3
 800cd32:	4770      	bx	lr

0800cd34 <_init>:
 800cd34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd36:	bf00      	nop
 800cd38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd3a:	bc08      	pop	{r3}
 800cd3c:	469e      	mov	lr, r3
 800cd3e:	4770      	bx	lr

0800cd40 <_fini>:
 800cd40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd42:	bf00      	nop
 800cd44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd46:	bc08      	pop	{r3}
 800cd48:	469e      	mov	lr, r3
 800cd4a:	4770      	bx	lr
