724 0.0 0.4 0:47.52
724 0.0 0.4 0:47.56
724 0.0 0.4 0:47.58
724 0.0 0.4 0:47.61
724 5.0 0.4 0:47.64
724 0.0 0.4 0:47.66
724 0.0 0.4 0:47.69
724 0.0 0.4 0:47.72
724 5.0 0.4 0:47.75
724 0.0 0.4 0:47.77
724 0.0 0.4 0:47.82
724 0.0 0.4 0:47.85
724 5.6 0.4 0:47.88
724 5.6 0.4 0:47.91
724 0.0 0.4 0:47.93
724 0.0 0.4 0:47.97
327 0.0 0.1 0:00.00
724 5.3 0.4 0:48.03
724 5.6 0.4 0:48.05
724 0.0 0.4 0:48.08
KiB 1533724 avail Mem
724 0.0 0.4 0:48.14
724 5.6 0.4 0:48.18
724 5.6 0.4 0:48.22
724 5.6 0.4 0:48.25
724 0.0 0.4 0:48.27
724 5.3 0.4 0:48.30
724 5.6 0.4 0:48.33
724 0.0 0.4 0:48.36
724 5.3 0.4 0:48.40
724 5.3 0.4 0:48.43
724 11.1 0.4 0:48.47
724 5.6 0.4 0:48.50
724 0.0 0.4 0:48.52
724 0.0 0.4 0:48.55
724 5.6 0.4 0:48.58
KiB used, 343344 buff/cache
724 11.1 0.4 0:48.65
724 4.8 0.4 0:48.68
724 5.3 0.4 0:48.71
724 5.3 0.4 0:48.74
724 5.6 0.4 0:48.77
724 0.0 0.4 0:48.80
724 9.5 0.4 0:48.84
724 0.0 0.4 0:48.85
724 0.0 0.4 0:48.90
724 0.0 0.4 0:48.92
724 0.0 0.4 0:48.95
724 0.0 0.4 0:48.98
724 5.3 0.4 0:49.01
724 0.0 0.4 0:49.03
724 5.6 0.4 0:49.07
724 0.0 0.4 0:49.09
724 5.6 0.4 0:49.12
724 0.0 0.4 0:49.14
724 0.0 0.4 0:49.17
724 5.6 0.4 0:49.21
724 4.8 0.4 0:49.24
724 0.0 0.4 0:49.27
724 0.0 0.4 0:49.31
724 5.0 0.4 0:49.34
724 5.0 0.4 0:49.37
724 5.6 0.4 0:49.39
724 0.0 0.4 0:49.43
724 0.0 0.4 0:49.45
724 5.9 0.4 0:49.48
724 5.6 0.4 0:49.51
724 0.0 0.4 0:49.53
724 5.6 0.4 0:49.56
724 5.3 0.4 0:49.59
724 0.0 0.4 0:49.61
724 5.3 0.4 0:49.64
724 5.6 0.4 0:49.67
724 5.6 0.4 0:49.70
724 5.6 0.4 0:49.73
724 5.6 0.4 0:49.76
724 0.0 0.4 0:49.79
724 0.0 0.4 0:49.82
724 0.0 0.4 0:49.84
724 0.0 0.4 0:49.85
724 0.0 0.4 0:49.86
724 0.0 0.4 0:49.86
724 0.0 0.4 0:49.86
