// Seed: 2344421444
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_4 :
  assert property (@(posedge id_2) 1)
  else $display(id_3);
  wand id_5, id_6;
  supply1 id_7, id_8, id_9;
  pullup (id_2++, 1, id_8, id_6);
  assign id_1 = id_4;
  assign #id_10 id_8 = id_6#(.id_5(1));
  initial assume (1);
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  tri1 id_5,
    input  tri0 id_6,
    output wor  id_7,
    input  tri0 id_8,
    output tri0 id_9,
    input  tri  id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
