
*** Running vivado
    with args -log hdmi_vga_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_clk_wiz_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source hdmi_vga_clk_wiz_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: hdmi_vga_clk_wiz_0_0
Command: synth_design -top hdmi_vga_clk_wiz_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14007
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2421.613 ; gain = 371.801 ; free physical = 49306 ; free virtual = 56273
Synthesis current peak Physical Memory [PSS] (MB): peak = 1713.961; parent = 1557.346; children = 156.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3431.812; parent = 2424.586; children = 1007.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_vga_clk_wiz_0_0' [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'hdmi_vga_clk_wiz_0_0_clk_wiz' [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_vga_clk_wiz_0_0_clk_wiz' (0#1) [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_vga_clk_wiz_0_0' (0#1) [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2491.551 ; gain = 441.738 ; free physical = 49437 ; free virtual = 56409
Synthesis current peak Physical Memory [PSS] (MB): peak = 1713.961; parent = 1557.346; children = 156.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3498.781; parent = 2491.555; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2506.395 ; gain = 456.582 ; free physical = 49431 ; free virtual = 56403
Synthesis current peak Physical Memory [PSS] (MB): peak = 1713.961; parent = 1557.346; children = 156.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3513.625; parent = 2506.398; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2506.395 ; gain = 456.582 ; free physical = 49430 ; free virtual = 56402
Synthesis current peak Physical Memory [PSS] (MB): peak = 1713.961; parent = 1557.346; children = 156.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3513.625; parent = 2506.398; children = 1007.227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2512.332 ; gain = 0.000 ; free physical = 49413 ; free virtual = 56384
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_vga_clk_wiz_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_vga_clk_wiz_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_clk_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_clk_wiz_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.332 ; gain = 0.000 ; free physical = 49302 ; free virtual = 56287
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2579.332 ; gain = 0.000 ; free physical = 49301 ; free virtual = 56286
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 49211 ; free virtual = 56197
Synthesis current peak Physical Memory [PSS] (MB): peak = 1713.961; parent = 1557.346; children = 156.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 49209 ; free virtual = 56195
Synthesis current peak Physical Memory [PSS] (MB): peak = 1713.961; parent = 1557.346; children = 156.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_clk_wiz_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 49207 ; free virtual = 56195
Synthesis current peak Physical Memory [PSS] (MB): peak = 1713.961; parent = 1557.346; children = 156.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 49199 ; free virtual = 56190
Synthesis current peak Physical Memory [PSS] (MB): peak = 1713.961; parent = 1557.346; children = 156.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 49130 ; free virtual = 56133
Synthesis current peak Physical Memory [PSS] (MB): peak = 1713.961; parent = 1557.346; children = 156.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 48784 ; free virtual = 55787
Synthesis current peak Physical Memory [PSS] (MB): peak = 1773.870; parent = 1617.600; children = 156.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 48784 ; free virtual = 55787
Synthesis current peak Physical Memory [PSS] (MB): peak = 1773.922; parent = 1617.651; children = 156.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 48778 ; free virtual = 55782
Synthesis current peak Physical Memory [PSS] (MB): peak = 1774.289; parent = 1618.019; children = 156.615
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 48712 ; free virtual = 55718
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.591; parent = 1625.031; children = 162.560
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 48824 ; free virtual = 55830
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.606; parent = 1625.047; children = 162.560
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 48824 ; free virtual = 55830
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.622; parent = 1625.062; children = 162.560
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 48824 ; free virtual = 55830
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.622; parent = 1625.062; children = 162.560
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 48817 ; free virtual = 55822
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.622; parent = 1625.062; children = 162.560
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 48807 ; free virtual = 55812
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.622; parent = 1625.062; children = 162.560
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 48797 ; free virtual = 55802
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.646; parent = 1625.092; children = 162.560
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.547; parent = 2547.320; children = 1007.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2579.332 ; gain = 456.582 ; free physical = 48842 ; free virtual = 55848
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2579.332 ; gain = 529.520 ; free physical = 48840 ; free virtual = 55846
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.332 ; gain = 0.000 ; free physical = 48834 ; free virtual = 55840
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2579.332 ; gain = 0.000 ; free physical = 49059 ; free virtual = 56065
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ff28e701
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2579.332 ; gain = 832.949 ; free physical = 49262 ; free virtual = 56268
INFO: [Common 17-1381] The checkpoint '/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_clk_wiz_0_0_synth_1/hdmi_vga_clk_wiz_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP hdmi_vga_clk_wiz_0_0, cache-ID = 1dc2798830e72818
INFO: [Common 17-1381] The checkpoint '/home/lsriw/Desktop/jakub_grabowski/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_clk_wiz_0_0_synth_1/hdmi_vga_clk_wiz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_vga_clk_wiz_0_0_utilization_synth.rpt -pb hdmi_vga_clk_wiz_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 16:04:57 2024...
