Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 04:13:31 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_118 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row2_reg[5]/CK (DFF_X1)                0.0000     0.0000 r
  row2_reg[5]/Q (DFF_X1)                 0.6236     0.6236 f
  U864/ZN (XNOR2_X1)                     0.4118     1.0353 r
  U954/ZN (XNOR2_X1)                     0.3727     1.4080 r
  U953/ZN (XNOR2_X1)                     0.3781     1.7861 r
  U503/ZN (INV_X1)                       0.1090     1.8951 f
  U1045/ZN (NAND3_X1)                    0.2410     2.1361 r
  R_118/D (DFF_X1)                       0.0000     2.1361 r
  data arrival time                                 2.1361

  clock clk (rise edge)                  2.4100     2.4100
  clock network delay (ideal)            0.0000     2.4100
  clock uncertainty                     -0.0500     2.3600
  R_118/CK (DFF_X1)                      0.0000     2.3600 r
  library setup time                    -0.2236     2.1364
  data required time                                2.1364
  -----------------------------------------------------------
  data required time                                2.1364
  data arrival time                                -2.1361
  -----------------------------------------------------------
  slack (MET)                                       0.0003


1
