--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml contador6sec.twx contador6sec.ncd -o contador6sec.twr
contador6sec.pcf

Design file:              contador6sec.ncd
Physical constraint file: contador6sec.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50Mhz
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
ENABLE      |    1.785(R)|    0.264(R)|clk_50Mhz_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_50Mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
clk_6sec    |    8.202(R)|clk_50Mhz_BUFGP   |   0.000|
counter<0>  |    7.422(R)|clk_50Mhz_BUFGP   |   0.000|
counter<1>  |    7.793(R)|clk_50Mhz_BUFGP   |   0.000|
counter<2>  |    8.074(R)|clk_50Mhz_BUFGP   |   0.000|
counter<3>  |    7.991(R)|clk_50Mhz_BUFGP   |   0.000|
counter<4>  |    7.731(R)|clk_50Mhz_BUFGP   |   0.000|
counter<5>  |    8.059(R)|clk_50Mhz_BUFGP   |   0.000|
counter<6>  |    7.792(R)|clk_50Mhz_BUFGP   |   0.000|
counter<7>  |    7.736(R)|clk_50Mhz_BUFGP   |   0.000|
counter<8>  |    8.273(R)|clk_50Mhz_BUFGP   |   0.000|
counter<9>  |    8.048(R)|clk_50Mhz_BUFGP   |   0.000|
counter<10> |    8.066(R)|clk_50Mhz_BUFGP   |   0.000|
counter<11> |    7.773(R)|clk_50Mhz_BUFGP   |   0.000|
counter<12> |    8.427(R)|clk_50Mhz_BUFGP   |   0.000|
counter<13> |    7.732(R)|clk_50Mhz_BUFGP   |   0.000|
counter<14> |    7.856(R)|clk_50Mhz_BUFGP   |   0.000|
counter<15> |    8.398(R)|clk_50Mhz_BUFGP   |   0.000|
counter<16> |    7.296(R)|clk_50Mhz_BUFGP   |   0.000|
counter<17> |    7.834(R)|clk_50Mhz_BUFGP   |   0.000|
counter<18> |    8.255(R)|clk_50Mhz_BUFGP   |   0.000|
counter<19> |    7.530(R)|clk_50Mhz_BUFGP   |   0.000|
counter<20> |    8.493(R)|clk_50Mhz_BUFGP   |   0.000|
counter<21> |    8.463(R)|clk_50Mhz_BUFGP   |   0.000|
counter<22> |    8.025(R)|clk_50Mhz_BUFGP   |   0.000|
counter<23> |    8.224(R)|clk_50Mhz_BUFGP   |   0.000|
counter<24> |    7.538(R)|clk_50Mhz_BUFGP   |   0.000|
counter<25> |    8.515(R)|clk_50Mhz_BUFGP   |   0.000|
counter<26> |    7.779(R)|clk_50Mhz_BUFGP   |   0.000|
counter<27> |    7.759(R)|clk_50Mhz_BUFGP   |   0.000|
counter<28> |    8.016(R)|clk_50Mhz_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_50Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50Mhz      |    6.007|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May  3 14:17:24 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



