Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Apr  8 05:40:46 2016
| Host         : francis-Aspire-E1-570 running 64-bit Ubuntu 15.10
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPU_Add_Subtract_Function_timing_summary_routed.rpt -rpx FPU_Add_Subtract_Function_timing_summary_routed.rpx
| Design       : FPU_Add_Subtract_Function
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 70 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.847        0.000                      0                  843        0.188        0.000                      0                  843        4.500        0.000                       0                   315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.847        0.000                      0                  534        0.188        0.000                      0                  534        4.500        0.000                       0                   315  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.004        0.000                      0                  309        0.745        0.000                      0                  309  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 Sel_D/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/C_Result/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 1.988ns (22.064%)  route 7.022ns (77.936%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.466 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.728     4.830    Sel_D/clk_IBUF_BUFG
    SLICE_X88Y89         FDCE                                         r  Sel_D/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDCE (Prop_fdce_C_Q)         0.518     5.348 r  Sel_D/Q_reg[0]/Q
                         net (fo=124, routed)         1.250     6.598    Barrel_Shifter_module/Output_Reg/FSM_selector_D
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.152     6.750 r  Barrel_Shifter_module/Output_Reg/Q[3]_i_3__1/O
                         net (fo=2, routed)           0.954     7.703    Oper_Start_in_module/XRegister/S_A_S_Oper_A[0]
    SLICE_X85Y87         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  Oper_Start_in_module/XRegister/Q[6]_i_2__0/O
                         net (fo=1, routed)           0.687     8.717    Oper_Start_in_module/XRegister/Q[6]_i_2__0_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.841 r  Oper_Start_in_module/XRegister/Q[6]_i_1__1/O
                         net (fo=4, routed)           0.474     9.315    Oper_Start_in_module/XRegister/Q_reg[24]_0[5]
    SLICE_X84Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.439 r  Oper_Start_in_module/XRegister/Q[11]_i_2__0/O
                         net (fo=1, routed)           0.429     9.868    Oper_Start_in_module/XRegister/Q[11]_i_2__0_n_0
    SLICE_X83Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.992 r  Oper_Start_in_module/XRegister/Q[11]_i_1__1/O
                         net (fo=4, routed)           0.451    10.443    Oper_Start_in_module/XRegister/Q_reg[24]_0[10]
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  Oper_Start_in_module/XRegister/Q[16]_i_2__1/O
                         net (fo=1, routed)           0.556    11.123    Oper_Start_in_module/XRegister/Q[16]_i_2__1_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  Oper_Start_in_module/XRegister/Q[16]_i_1__1/O
                         net (fo=4, routed)           0.570    11.817    Oper_Start_in_module/XRegister/Q_reg[24]_0[15]
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  Oper_Start_in_module/XRegister/Q[21]_i_2__1/O
                         net (fo=1, routed)           0.407    12.348    Oper_Start_in_module/XRegister/Q[21]_i_2__1_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.472 r  Oper_Start_in_module/XRegister/Q[21]_i_1__1/O
                         net (fo=3, routed)           0.700    13.172    Oper_Start_in_module/XRegister/Q_reg[24]_0[20]
    SLICE_X83Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.296 r  Oper_Start_in_module/XRegister/Q[23]_i_1__1/O
                         net (fo=4, routed)           0.544    13.840    Add_Subt_Sgf_module/C_Result/Q_reg[0]_3[23]
    SLICE_X83Y95         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.607    14.466    Add_Subt_Sgf_module/C_Result/CLK
    SLICE_X83Y95         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[23]/C
                         clock pessimism              0.323    14.789    
                         clock uncertainty           -0.035    14.753    
    SLICE_X83Y95         FDCE (Setup_fdce_C_D)       -0.067    14.686    Add_Subt_Sgf_module/C_Result/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 Sel_D/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 2.112ns (23.259%)  route 6.968ns (76.741%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.466 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.728     4.830    Sel_D/clk_IBUF_BUFG
    SLICE_X88Y89         FDCE                                         r  Sel_D/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDCE (Prop_fdce_C_Q)         0.518     5.348 r  Sel_D/Q_reg[0]/Q
                         net (fo=124, routed)         1.250     6.598    Barrel_Shifter_module/Output_Reg/FSM_selector_D
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.152     6.750 r  Barrel_Shifter_module/Output_Reg/Q[3]_i_3__1/O
                         net (fo=2, routed)           0.954     7.703    Oper_Start_in_module/XRegister/S_A_S_Oper_A[0]
    SLICE_X85Y87         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  Oper_Start_in_module/XRegister/Q[6]_i_2__0/O
                         net (fo=1, routed)           0.687     8.717    Oper_Start_in_module/XRegister/Q[6]_i_2__0_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.841 r  Oper_Start_in_module/XRegister/Q[6]_i_1__1/O
                         net (fo=4, routed)           0.474     9.315    Oper_Start_in_module/XRegister/Q_reg[24]_0[5]
    SLICE_X84Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.439 r  Oper_Start_in_module/XRegister/Q[11]_i_2__0/O
                         net (fo=1, routed)           0.429     9.868    Oper_Start_in_module/XRegister/Q[11]_i_2__0_n_0
    SLICE_X83Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.992 r  Oper_Start_in_module/XRegister/Q[11]_i_1__1/O
                         net (fo=4, routed)           0.451    10.443    Oper_Start_in_module/XRegister/Q_reg[24]_0[10]
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  Oper_Start_in_module/XRegister/Q[16]_i_2__1/O
                         net (fo=1, routed)           0.556    11.123    Oper_Start_in_module/XRegister/Q[16]_i_2__1_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  Oper_Start_in_module/XRegister/Q[16]_i_1__1/O
                         net (fo=4, routed)           0.570    11.817    Oper_Start_in_module/XRegister/Q_reg[24]_0[15]
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  Oper_Start_in_module/XRegister/Q[21]_i_2__1/O
                         net (fo=1, routed)           0.407    12.348    Oper_Start_in_module/XRegister/Q[21]_i_2__1_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.472 r  Oper_Start_in_module/XRegister/Q[21]_i_1__1/O
                         net (fo=3, routed)           0.595    13.067    Oper_Start_in_module/XRegister/Q_reg[24]_0[20]
    SLICE_X81Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.191 r  Oper_Start_in_module/XRegister/Q[22]_i_1__1/O
                         net (fo=3, routed)           0.595    13.786    Oper_Start_in_module/MRegister/Q_reg[0]_1[11]
    SLICE_X83Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.910 r  Oper_Start_in_module/MRegister/Q[24]_i_1__2/O
                         net (fo=1, routed)           0.000    13.910    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]_0[24]
    SLICE_X83Y94         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.607    14.466    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X83Y94         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[24]/C
                         clock pessimism              0.323    14.789    
                         clock uncertainty           -0.035    14.753    
    SLICE_X83Y94         FDCE (Setup_fdce_C_D)        0.031    14.784    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 Sel_D/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 2.112ns (23.311%)  route 6.948ns (76.689%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.728     4.830    Sel_D/clk_IBUF_BUFG
    SLICE_X88Y89         FDCE                                         r  Sel_D/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDCE (Prop_fdce_C_Q)         0.518     5.348 r  Sel_D/Q_reg[0]/Q
                         net (fo=124, routed)         1.250     6.598    Barrel_Shifter_module/Output_Reg/FSM_selector_D
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.152     6.750 r  Barrel_Shifter_module/Output_Reg/Q[3]_i_3__1/O
                         net (fo=2, routed)           0.954     7.703    Oper_Start_in_module/XRegister/S_A_S_Oper_A[0]
    SLICE_X85Y87         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  Oper_Start_in_module/XRegister/Q[6]_i_2__0/O
                         net (fo=1, routed)           0.687     8.717    Oper_Start_in_module/XRegister/Q[6]_i_2__0_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.841 r  Oper_Start_in_module/XRegister/Q[6]_i_1__1/O
                         net (fo=4, routed)           0.474     9.315    Oper_Start_in_module/XRegister/Q_reg[24]_0[5]
    SLICE_X84Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.439 r  Oper_Start_in_module/XRegister/Q[11]_i_2__0/O
                         net (fo=1, routed)           0.429     9.868    Oper_Start_in_module/XRegister/Q[11]_i_2__0_n_0
    SLICE_X83Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.992 r  Oper_Start_in_module/XRegister/Q[11]_i_1__1/O
                         net (fo=4, routed)           0.451    10.443    Oper_Start_in_module/XRegister/Q_reg[24]_0[10]
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  Oper_Start_in_module/XRegister/Q[16]_i_2__1/O
                         net (fo=1, routed)           0.556    11.123    Oper_Start_in_module/XRegister/Q[16]_i_2__1_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  Oper_Start_in_module/XRegister/Q[16]_i_1__1/O
                         net (fo=4, routed)           0.570    11.817    Oper_Start_in_module/XRegister/Q_reg[24]_0[15]
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  Oper_Start_in_module/XRegister/Q[21]_i_2__1/O
                         net (fo=1, routed)           0.407    12.348    Oper_Start_in_module/XRegister/Q[21]_i_2__1_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.472 r  Oper_Start_in_module/XRegister/Q[21]_i_1__1/O
                         net (fo=3, routed)           0.700    13.172    Oper_Start_in_module/XRegister/Q_reg[24]_0[20]
    SLICE_X83Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.296 r  Oper_Start_in_module/XRegister/Q[23]_i_1__1/O
                         net (fo=4, routed)           0.470    13.766    Oper_Start_in_module/XRegister/Q_reg[23]_0
    SLICE_X83Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.890 r  Oper_Start_in_module/XRegister/Q[0]_i_2__2/O
                         net (fo=1, routed)           0.000    13.890    Add_Subt_Sgf_module/Add_overflow_Result/Co_to_D
    SLICE_X83Y91         FDCE                                         r  Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.606    14.465    Add_Subt_Sgf_module/Add_overflow_Result/CLK
    SLICE_X83Y91         FDCE                                         r  Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/C
                         clock pessimism              0.323    14.788    
                         clock uncertainty           -0.035    14.752    
    SLICE_X83Y91         FDCE (Setup_fdce_C_D)        0.029    14.781    Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 Sel_D/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/C_Result/Q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.051ns  (logic 2.112ns (23.334%)  route 6.939ns (76.666%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.728     4.830    Sel_D/clk_IBUF_BUFG
    SLICE_X88Y89         FDCE                                         r  Sel_D/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDCE (Prop_fdce_C_Q)         0.518     5.348 r  Sel_D/Q_reg[0]/Q
                         net (fo=124, routed)         1.250     6.598    Barrel_Shifter_module/Output_Reg/FSM_selector_D
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.152     6.750 r  Barrel_Shifter_module/Output_Reg/Q[3]_i_3__1/O
                         net (fo=2, routed)           0.954     7.703    Oper_Start_in_module/XRegister/S_A_S_Oper_A[0]
    SLICE_X85Y87         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  Oper_Start_in_module/XRegister/Q[6]_i_2__0/O
                         net (fo=1, routed)           0.687     8.717    Oper_Start_in_module/XRegister/Q[6]_i_2__0_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.841 r  Oper_Start_in_module/XRegister/Q[6]_i_1__1/O
                         net (fo=4, routed)           0.474     9.315    Oper_Start_in_module/XRegister/Q_reg[24]_0[5]
    SLICE_X84Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.439 r  Oper_Start_in_module/XRegister/Q[11]_i_2__0/O
                         net (fo=1, routed)           0.429     9.868    Oper_Start_in_module/XRegister/Q[11]_i_2__0_n_0
    SLICE_X83Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.992 r  Oper_Start_in_module/XRegister/Q[11]_i_1__1/O
                         net (fo=4, routed)           0.451    10.443    Oper_Start_in_module/XRegister/Q_reg[24]_0[10]
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  Oper_Start_in_module/XRegister/Q[16]_i_2__1/O
                         net (fo=1, routed)           0.556    11.123    Oper_Start_in_module/XRegister/Q[16]_i_2__1_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  Oper_Start_in_module/XRegister/Q[16]_i_1__1/O
                         net (fo=4, routed)           0.570    11.817    Oper_Start_in_module/XRegister/Q_reg[24]_0[15]
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  Oper_Start_in_module/XRegister/Q[21]_i_2__1/O
                         net (fo=1, routed)           0.407    12.348    Oper_Start_in_module/XRegister/Q[21]_i_2__1_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.472 r  Oper_Start_in_module/XRegister/Q[21]_i_1__1/O
                         net (fo=3, routed)           0.700    13.172    Oper_Start_in_module/XRegister/Q_reg[24]_0[20]
    SLICE_X83Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.296 r  Oper_Start_in_module/XRegister/Q[23]_i_1__1/O
                         net (fo=4, routed)           0.461    13.757    Oper_Start_in_module/XRegister/Q_reg[23]_0
    SLICE_X83Y90         LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  Oper_Start_in_module/XRegister/Q[24]_i_1__1/O
                         net (fo=1, routed)           0.000    13.881    Add_Subt_Sgf_module/C_Result/Q_reg[0]_3[24]
    SLICE_X83Y90         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.605    14.464    Add_Subt_Sgf_module/C_Result/CLK
    SLICE_X83Y90         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[24]/C
                         clock pessimism              0.323    14.787    
                         clock uncertainty           -0.035    14.751    
    SLICE_X83Y90         FDCE (Setup_fdce_C_D)        0.029    14.780    Add_Subt_Sgf_module/C_Result/Q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -13.881    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 Sel_D/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 2.112ns (23.619%)  route 6.830ns (76.381%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 14.459 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.728     4.830    Sel_D/clk_IBUF_BUFG
    SLICE_X88Y89         FDCE                                         r  Sel_D/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDCE (Prop_fdce_C_Q)         0.518     5.348 r  Sel_D/Q_reg[0]/Q
                         net (fo=124, routed)         1.250     6.598    Barrel_Shifter_module/Output_Reg/FSM_selector_D
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.152     6.750 r  Barrel_Shifter_module/Output_Reg/Q[3]_i_3__1/O
                         net (fo=2, routed)           0.954     7.703    Oper_Start_in_module/XRegister/S_A_S_Oper_A[0]
    SLICE_X85Y87         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  Oper_Start_in_module/XRegister/Q[6]_i_2__0/O
                         net (fo=1, routed)           0.687     8.717    Oper_Start_in_module/XRegister/Q[6]_i_2__0_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.841 r  Oper_Start_in_module/XRegister/Q[6]_i_1__1/O
                         net (fo=4, routed)           0.474     9.315    Oper_Start_in_module/XRegister/Q_reg[24]_0[5]
    SLICE_X84Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.439 r  Oper_Start_in_module/XRegister/Q[11]_i_2__0/O
                         net (fo=1, routed)           0.429     9.868    Oper_Start_in_module/XRegister/Q[11]_i_2__0_n_0
    SLICE_X83Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.992 r  Oper_Start_in_module/XRegister/Q[11]_i_1__1/O
                         net (fo=4, routed)           0.451    10.443    Oper_Start_in_module/XRegister/Q_reg[24]_0[10]
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  Oper_Start_in_module/XRegister/Q[16]_i_2__1/O
                         net (fo=1, routed)           0.556    11.123    Oper_Start_in_module/XRegister/Q[16]_i_2__1_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  Oper_Start_in_module/XRegister/Q[16]_i_1__1/O
                         net (fo=4, routed)           0.570    11.817    Oper_Start_in_module/XRegister/Q_reg[24]_0[15]
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  Oper_Start_in_module/XRegister/Q[21]_i_2__1/O
                         net (fo=1, routed)           0.407    12.348    Oper_Start_in_module/XRegister/Q[21]_i_2__1_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.472 r  Oper_Start_in_module/XRegister/Q[21]_i_1__1/O
                         net (fo=3, routed)           0.595    13.067    Oper_Start_in_module/XRegister/Q_reg[24]_0[20]
    SLICE_X81Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.191 r  Oper_Start_in_module/XRegister/Q[22]_i_1__1/O
                         net (fo=3, routed)           0.457    13.648    Oper_Start_in_module/ASRegister/Q_reg[0]_1[7]
    SLICE_X81Y94         LUT5 (Prop_lut5_I4_O)        0.124    13.772 r  Oper_Start_in_module/ASRegister/Q[23]_i_1__2/O
                         net (fo=1, routed)           0.000    13.772    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]_0[23]
    SLICE_X81Y94         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.600    14.459    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X81Y94         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[23]/C
                         clock pessimism              0.323    14.782    
                         clock uncertainty           -0.035    14.746    
    SLICE_X81Y94         FDCE (Setup_fdce_C_D)        0.029    14.775    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -13.772    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.015ns  (required time - arrival time)
  Source:                 Sel_D/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/C_Result/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 1.988ns (22.451%)  route 6.867ns (77.549%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 14.459 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.728     4.830    Sel_D/clk_IBUF_BUFG
    SLICE_X88Y89         FDCE                                         r  Sel_D/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDCE (Prop_fdce_C_Q)         0.518     5.348 r  Sel_D/Q_reg[0]/Q
                         net (fo=124, routed)         1.250     6.598    Barrel_Shifter_module/Output_Reg/FSM_selector_D
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.152     6.750 r  Barrel_Shifter_module/Output_Reg/Q[3]_i_3__1/O
                         net (fo=2, routed)           0.954     7.703    Oper_Start_in_module/XRegister/S_A_S_Oper_A[0]
    SLICE_X85Y87         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  Oper_Start_in_module/XRegister/Q[6]_i_2__0/O
                         net (fo=1, routed)           0.687     8.717    Oper_Start_in_module/XRegister/Q[6]_i_2__0_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.841 r  Oper_Start_in_module/XRegister/Q[6]_i_1__1/O
                         net (fo=4, routed)           0.474     9.315    Oper_Start_in_module/XRegister/Q_reg[24]_0[5]
    SLICE_X84Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.439 r  Oper_Start_in_module/XRegister/Q[11]_i_2__0/O
                         net (fo=1, routed)           0.429     9.868    Oper_Start_in_module/XRegister/Q[11]_i_2__0_n_0
    SLICE_X83Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.992 r  Oper_Start_in_module/XRegister/Q[11]_i_1__1/O
                         net (fo=4, routed)           0.451    10.443    Oper_Start_in_module/XRegister/Q_reg[24]_0[10]
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  Oper_Start_in_module/XRegister/Q[16]_i_2__1/O
                         net (fo=1, routed)           0.556    11.123    Oper_Start_in_module/XRegister/Q[16]_i_2__1_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  Oper_Start_in_module/XRegister/Q[16]_i_1__1/O
                         net (fo=4, routed)           0.570    11.817    Oper_Start_in_module/XRegister/Q_reg[24]_0[15]
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  Oper_Start_in_module/XRegister/Q[21]_i_2__1/O
                         net (fo=1, routed)           0.407    12.348    Oper_Start_in_module/XRegister/Q[21]_i_2__1_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.472 r  Oper_Start_in_module/XRegister/Q[21]_i_1__1/O
                         net (fo=3, routed)           0.595    13.067    Oper_Start_in_module/XRegister/Q_reg[24]_0[20]
    SLICE_X81Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.191 r  Oper_Start_in_module/XRegister/Q[22]_i_1__1/O
                         net (fo=3, routed)           0.494    13.685    Add_Subt_Sgf_module/C_Result/Q_reg[0]_3[22]
    SLICE_X81Y93         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.600    14.459    Add_Subt_Sgf_module/C_Result/CLK
    SLICE_X81Y93         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[22]/C
                         clock pessimism              0.323    14.782    
                         clock uncertainty           -0.035    14.746    
    SLICE_X81Y93         FDCE (Setup_fdce_C_D)       -0.047    14.699    Add_Subt_Sgf_module/C_Result/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -13.685    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 Sel_D/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 2.112ns (23.677%)  route 6.808ns (76.323%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.466 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.728     4.830    Sel_D/clk_IBUF_BUFG
    SLICE_X88Y89         FDCE                                         r  Sel_D/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDCE (Prop_fdce_C_Q)         0.518     5.348 r  Sel_D/Q_reg[0]/Q
                         net (fo=124, routed)         1.250     6.598    Barrel_Shifter_module/Output_Reg/FSM_selector_D
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.152     6.750 r  Barrel_Shifter_module/Output_Reg/Q[3]_i_3__1/O
                         net (fo=2, routed)           0.954     7.703    Oper_Start_in_module/XRegister/S_A_S_Oper_A[0]
    SLICE_X85Y87         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  Oper_Start_in_module/XRegister/Q[6]_i_2__0/O
                         net (fo=1, routed)           0.687     8.717    Oper_Start_in_module/XRegister/Q[6]_i_2__0_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.841 r  Oper_Start_in_module/XRegister/Q[6]_i_1__1/O
                         net (fo=4, routed)           0.474     9.315    Oper_Start_in_module/XRegister/Q_reg[24]_0[5]
    SLICE_X84Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.439 r  Oper_Start_in_module/XRegister/Q[11]_i_2__0/O
                         net (fo=1, routed)           0.429     9.868    Oper_Start_in_module/XRegister/Q[11]_i_2__0_n_0
    SLICE_X83Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.992 r  Oper_Start_in_module/XRegister/Q[11]_i_1__1/O
                         net (fo=4, routed)           0.451    10.443    Oper_Start_in_module/XRegister/Q_reg[24]_0[10]
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  Oper_Start_in_module/XRegister/Q[16]_i_2__1/O
                         net (fo=1, routed)           0.556    11.123    Oper_Start_in_module/XRegister/Q[16]_i_2__1_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  Oper_Start_in_module/XRegister/Q[16]_i_1__1/O
                         net (fo=4, routed)           0.570    11.817    Oper_Start_in_module/XRegister/Q_reg[24]_0[15]
    SLICE_X79Y90         LUT6 (Prop_lut6_I5_O)        0.124    11.941 r  Oper_Start_in_module/XRegister/Q[21]_i_2__1/O
                         net (fo=1, routed)           0.407    12.348    Oper_Start_in_module/XRegister/Q[21]_i_2__1_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.472 r  Oper_Start_in_module/XRegister/Q[21]_i_1__1/O
                         net (fo=3, routed)           0.700    13.172    Oper_Start_in_module/XRegister/Q_reg[24]_0[20]
    SLICE_X83Y94         LUT5 (Prop_lut5_I0_O)        0.124    13.296 r  Oper_Start_in_module/XRegister/Q[23]_i_1__1/O
                         net (fo=4, routed)           0.330    13.626    Oper_Start_in_module/MRegister/Q_reg[22]_0
    SLICE_X83Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  Oper_Start_in_module/MRegister/Q[25]_i_1__1/O
                         net (fo=1, routed)           0.000    13.750    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]_0[25]
    SLICE_X83Y93         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.607    14.466    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X83Y93         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]/C
                         clock pessimism              0.323    14.789    
                         clock uncertainty           -0.035    14.753    
    SLICE_X83Y93         FDCE (Setup_fdce_C_D)        0.029    14.782    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -13.750    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 Sel_D/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/C_Result/Q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 1.864ns (22.559%)  route 6.399ns (77.441%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.728     4.830    Sel_D/clk_IBUF_BUFG
    SLICE_X88Y89         FDCE                                         r  Sel_D/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDCE (Prop_fdce_C_Q)         0.518     5.348 r  Sel_D/Q_reg[0]/Q
                         net (fo=124, routed)         1.250     6.598    Barrel_Shifter_module/Output_Reg/FSM_selector_D
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.152     6.750 r  Barrel_Shifter_module/Output_Reg/Q[3]_i_3__1/O
                         net (fo=2, routed)           0.954     7.703    Oper_Start_in_module/XRegister/S_A_S_Oper_A[0]
    SLICE_X85Y87         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  Oper_Start_in_module/XRegister/Q[6]_i_2__0/O
                         net (fo=1, routed)           0.687     8.717    Oper_Start_in_module/XRegister/Q[6]_i_2__0_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.841 r  Oper_Start_in_module/XRegister/Q[6]_i_1__1/O
                         net (fo=4, routed)           0.474     9.315    Oper_Start_in_module/XRegister/Q_reg[24]_0[5]
    SLICE_X84Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.439 r  Oper_Start_in_module/XRegister/Q[11]_i_2__0/O
                         net (fo=1, routed)           0.429     9.868    Oper_Start_in_module/XRegister/Q[11]_i_2__0_n_0
    SLICE_X83Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.992 r  Oper_Start_in_module/XRegister/Q[11]_i_1__1/O
                         net (fo=4, routed)           0.451    10.443    Oper_Start_in_module/XRegister/Q_reg[24]_0[10]
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  Oper_Start_in_module/XRegister/Q[16]_i_2__1/O
                         net (fo=1, routed)           0.556    11.123    Oper_Start_in_module/XRegister/Q[16]_i_2__1_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  Oper_Start_in_module/XRegister/Q[16]_i_1__1/O
                         net (fo=4, routed)           0.610    11.857    Oper_Start_in_module/XRegister/Q_reg[24]_0[15]
    SLICE_X79Y90         LUT5 (Prop_lut5_I0_O)        0.124    11.981 r  Oper_Start_in_module/XRegister/Q[18]_i_1__1/O
                         net (fo=3, routed)           0.426    12.406    Oper_Start_in_module/XRegister/Q_reg[24]_0[17]
    SLICE_X79Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.530 r  Oper_Start_in_module/XRegister/Q[20]_i_1__1/O
                         net (fo=2, routed)           0.562    13.093    Add_Subt_Sgf_module/C_Result/Q_reg[0]_3[20]
    SLICE_X81Y92         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.599    14.458    Add_Subt_Sgf_module/C_Result/CLK
    SLICE_X81Y92         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[20]/C
                         clock pessimism              0.323    14.781    
                         clock uncertainty           -0.035    14.745    
    SLICE_X81Y92         FDCE (Setup_fdce_C_D)       -0.072    14.673    Add_Subt_Sgf_module/C_Result/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -13.093    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 Sel_D/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 1.988ns (23.937%)  route 6.317ns (76.063%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 14.459 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.728     4.830    Sel_D/clk_IBUF_BUFG
    SLICE_X88Y89         FDCE                                         r  Sel_D/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDCE (Prop_fdce_C_Q)         0.518     5.348 r  Sel_D/Q_reg[0]/Q
                         net (fo=124, routed)         1.250     6.598    Barrel_Shifter_module/Output_Reg/FSM_selector_D
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.152     6.750 r  Barrel_Shifter_module/Output_Reg/Q[3]_i_3__1/O
                         net (fo=2, routed)           0.954     7.703    Oper_Start_in_module/XRegister/S_A_S_Oper_A[0]
    SLICE_X85Y87         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  Oper_Start_in_module/XRegister/Q[6]_i_2__0/O
                         net (fo=1, routed)           0.687     8.717    Oper_Start_in_module/XRegister/Q[6]_i_2__0_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.841 r  Oper_Start_in_module/XRegister/Q[6]_i_1__1/O
                         net (fo=4, routed)           0.474     9.315    Oper_Start_in_module/XRegister/Q_reg[24]_0[5]
    SLICE_X84Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.439 r  Oper_Start_in_module/XRegister/Q[11]_i_2__0/O
                         net (fo=1, routed)           0.429     9.868    Oper_Start_in_module/XRegister/Q[11]_i_2__0_n_0
    SLICE_X83Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.992 r  Oper_Start_in_module/XRegister/Q[11]_i_1__1/O
                         net (fo=4, routed)           0.451    10.443    Oper_Start_in_module/XRegister/Q_reg[24]_0[10]
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  Oper_Start_in_module/XRegister/Q[16]_i_2__1/O
                         net (fo=1, routed)           0.556    11.123    Oper_Start_in_module/XRegister/Q[16]_i_2__1_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  Oper_Start_in_module/XRegister/Q[16]_i_1__1/O
                         net (fo=4, routed)           0.610    11.857    Oper_Start_in_module/XRegister/Q_reg[24]_0[15]
    SLICE_X79Y90         LUT5 (Prop_lut5_I0_O)        0.124    11.981 r  Oper_Start_in_module/XRegister/Q[18]_i_1__1/O
                         net (fo=3, routed)           0.426    12.406    Oper_Start_in_module/XRegister/Q_reg[24]_0[17]
    SLICE_X79Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.530 r  Oper_Start_in_module/XRegister/Q[20]_i_1__1/O
                         net (fo=2, routed)           0.480    13.011    Oper_Start_in_module/MRegister/Q_reg[0]_1[10]
    SLICE_X80Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.135 r  Oper_Start_in_module/MRegister/Q[22]_i_1__2/O
                         net (fo=1, routed)           0.000    13.135    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]_0[22]
    SLICE_X80Y93         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.600    14.459    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X80Y93         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[22]/C
                         clock pessimism              0.323    14.782    
                         clock uncertainty           -0.035    14.746    
    SLICE_X80Y93         FDCE (Setup_fdce_C_D)        0.077    14.823    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 Sel_D/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/C_Result/Q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 1.864ns (22.888%)  route 6.280ns (77.112%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.728     4.830    Sel_D/clk_IBUF_BUFG
    SLICE_X88Y89         FDCE                                         r  Sel_D/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDCE (Prop_fdce_C_Q)         0.518     5.348 r  Sel_D/Q_reg[0]/Q
                         net (fo=124, routed)         1.250     6.598    Barrel_Shifter_module/Output_Reg/FSM_selector_D
    SLICE_X85Y89         LUT3 (Prop_lut3_I1_O)        0.152     6.750 r  Barrel_Shifter_module/Output_Reg/Q[3]_i_3__1/O
                         net (fo=2, routed)           0.954     7.703    Oper_Start_in_module/XRegister/S_A_S_Oper_A[0]
    SLICE_X85Y87         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  Oper_Start_in_module/XRegister/Q[6]_i_2__0/O
                         net (fo=1, routed)           0.687     8.717    Oper_Start_in_module/XRegister/Q[6]_i_2__0_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.841 r  Oper_Start_in_module/XRegister/Q[6]_i_1__1/O
                         net (fo=4, routed)           0.474     9.315    Oper_Start_in_module/XRegister/Q_reg[24]_0[5]
    SLICE_X84Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.439 r  Oper_Start_in_module/XRegister/Q[11]_i_2__0/O
                         net (fo=1, routed)           0.429     9.868    Oper_Start_in_module/XRegister/Q[11]_i_2__0_n_0
    SLICE_X83Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.992 r  Oper_Start_in_module/XRegister/Q[11]_i_1__1/O
                         net (fo=4, routed)           0.451    10.443    Oper_Start_in_module/XRegister/Q_reg[24]_0[10]
    SLICE_X82Y86         LUT6 (Prop_lut6_I5_O)        0.124    10.567 r  Oper_Start_in_module/XRegister/Q[16]_i_2__1/O
                         net (fo=1, routed)           0.556    11.123    Oper_Start_in_module/XRegister/Q[16]_i_2__1_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  Oper_Start_in_module/XRegister/Q[16]_i_1__1/O
                         net (fo=4, routed)           0.610    11.857    Oper_Start_in_module/XRegister/Q_reg[24]_0[15]
    SLICE_X79Y90         LUT5 (Prop_lut5_I0_O)        0.124    11.981 r  Oper_Start_in_module/XRegister/Q[18]_i_1__1/O
                         net (fo=3, routed)           0.478    12.458    Oper_Start_in_module/XRegister/Q_reg[24]_0[17]
    SLICE_X80Y91         LUT5 (Prop_lut5_I0_O)        0.124    12.582 r  Oper_Start_in_module/XRegister/Q[19]_i_1__1/O
                         net (fo=3, routed)           0.391    12.974    Add_Subt_Sgf_module/C_Result/Q_reg[0]_3[19]
    SLICE_X81Y92         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.599    14.458    Add_Subt_Sgf_module/C_Result/CLK
    SLICE_X81Y92         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[19]/C
                         clock pessimism              0.323    14.781    
                         clock uncertainty           -0.035    14.745    
    SLICE_X81Y92         FDCE (Setup_fdce_C_D)       -0.067    14.678    Add_Subt_Sgf_module/C_Result/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                  1.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.466%)  route 0.138ns (42.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.604     1.483    Barrel_Shifter_module/Mux_Array/Mid_Reg/CLK
    SLICE_X86Y91         FDCE                                         r  Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[22]/Q
                         net (fo=4, routed)           0.138     1.762    Barrel_Shifter_module/Mux_Array/Mid_Reg/Q[12]
    SLICE_X88Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  Barrel_Shifter_module/Mux_Array/Mid_Reg/Q[22]_i_1/O
                         net (fo=1, routed)           0.000     1.807    Barrel_Shifter_module/Output_Reg/D[22]
    SLICE_X88Y90         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.876     2.002    Barrel_Shifter_module/Output_Reg/CLK
    SLICE_X88Y90         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[22]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X88Y90         FDCE (Hold_fdce_C_D)         0.120     1.619    Barrel_Shifter_module/Output_Reg/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/YRegister/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/mRegister/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.566%)  route 0.157ns (45.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.597     1.476    Oper_Start_in_module/YRegister/clk_IBUF_BUFG
    SLICE_X79Y90         FDCE                                         r  Oper_Start_in_module/YRegister/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  Oper_Start_in_module/YRegister/Q_reg[1]/Q
                         net (fo=5, routed)           0.157     1.775    Oper_Start_in_module/XRegister/Q_reg[31]_0[1]
    SLICE_X78Y91         LUT3 (Prop_lut3_I0_O)        0.048     1.823 r  Oper_Start_in_module/XRegister/Q[1]_i_1__7/O
                         net (fo=1, routed)           0.000     1.823    Oper_Start_in_module/mRegister/D[1]
    SLICE_X78Y91         FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.869     1.995    Oper_Start_in_module/mRegister/clk_IBUF_BUFG
    SLICE_X78Y91         FDCE                                         r  Oper_Start_in_module/mRegister/Q_reg[1]/C
                         clock pessimism             -0.503     1.492    
    SLICE_X78Y91         FDCE (Hold_fdce_C_D)         0.131     1.623    Oper_Start_in_module/mRegister/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/YRegister/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Oper_Start_in_module/MRegister/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.169%)  route 0.157ns (45.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.597     1.476    Oper_Start_in_module/YRegister/clk_IBUF_BUFG
    SLICE_X79Y90         FDCE                                         r  Oper_Start_in_module/YRegister/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  Oper_Start_in_module/YRegister/Q_reg[1]/Q
                         net (fo=5, routed)           0.157     1.775    Oper_Start_in_module/XRegister/Q_reg[31]_0[1]
    SLICE_X78Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.820 r  Oper_Start_in_module/XRegister/Q[1]_i_1__6/O
                         net (fo=1, routed)           0.000     1.820    Oper_Start_in_module/MRegister/D[1]
    SLICE_X78Y91         FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.869     1.995    Oper_Start_in_module/MRegister/clk_IBUF_BUFG
    SLICE_X78Y91         FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[1]/C
                         clock pessimism             -0.503     1.492    
    SLICE_X78Y91         FDCE (Hold_fdce_C_D)         0.121     1.613    Oper_Start_in_module/MRegister/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/MRegister/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.382%)  route 0.175ns (45.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.597     1.476    Oper_Start_in_module/MRegister/clk_IBUF_BUFG
    SLICE_X78Y92         FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  Oper_Start_in_module/MRegister/Q_reg[18]/Q
                         net (fo=4, routed)           0.175     1.816    Oper_Start_in_module/ASRegister/Q[6]
    SLICE_X80Y92         LUT5 (Prop_lut5_I3_O)        0.045     1.861 r  Oper_Start_in_module/ASRegister/Q[20]_i_1__2/O
                         net (fo=1, routed)           0.000     1.861    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]_0[20]
    SLICE_X80Y92         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.871     1.997    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X80Y92         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[20]/C
                         clock pessimism             -0.481     1.516    
    SLICE_X80Y92         FDCE (Hold_fdce_C_D)         0.120     1.636    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Oper_Start_in_module/MRegister/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.822%)  route 0.179ns (46.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.597     1.476    Oper_Start_in_module/MRegister/clk_IBUF_BUFG
    SLICE_X78Y92         FDCE                                         r  Oper_Start_in_module/MRegister/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  Oper_Start_in_module/MRegister/Q_reg[18]/Q
                         net (fo=4, routed)           0.179     1.820    Oper_Start_in_module/MRegister/Q[18]
    SLICE_X80Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.865 r  Oper_Start_in_module/MRegister/Q[21]_i_1__2/O
                         net (fo=1, routed)           0.000     1.865    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[25]_0[21]
    SLICE_X80Y92         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.871     1.997    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X80Y92         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[21]/C
                         clock pessimism             -0.481     1.516    
    SLICE_X80Y92         FDCE (Hold_fdce_C_D)         0.121     1.637    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sel_D/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.261%)  route 0.177ns (48.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.604     1.483    FS_Module/clk_IBUF_BUFG
    SLICE_X89Y90         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  FS_Module/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=30, routed)          0.177     1.801    FS_Module/out[0]
    SLICE_X88Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  FS_Module/Q[0]_i_1__11/O
                         net (fo=1, routed)           0.000     1.846    Sel_D/FSM_sequential_state_reg_reg[2]
    SLICE_X88Y89         FDCE                                         r  Sel_D/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.875     2.001    Sel_D/clk_IBUF_BUFG
    SLICE_X88Y89         FDCE                                         r  Sel_D/Q_reg[0]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X88Y89         FDCE (Hold_fdce_C_D)         0.120     1.618    Sel_D/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FS_Module/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.414%)  route 0.169ns (47.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.604     1.483    FS_Module/clk_IBUF_BUFG
    SLICE_X89Y90         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=30, routed)          0.169     1.793    FS_Module/state_reg[0]
    SLICE_X89Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.838 r  FS_Module/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    FS_Module/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X89Y89         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.875     2.001    FS_Module/clk_IBUF_BUFG
    SLICE_X89Y89         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.503     1.498    
    SLICE_X89Y89         FDCE (Hold_fdce_C_D)         0.091     1.589    FS_Module/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Barrel_Shifter_module/Output_Reg/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.755%)  route 0.203ns (52.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.605     1.484    Barrel_Shifter_module/Mux_Array/Mid_Reg/CLK
    SLICE_X86Y94         FDCE                                         r  Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[24]/Q
                         net (fo=5, routed)           0.203     1.829    Sel_B/Q[14]
    SLICE_X88Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.874 r  Sel_B/Q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.874    Barrel_Shifter_module/Output_Reg/D[1]
    SLICE_X88Y92         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.876     2.002    Barrel_Shifter_module/Output_Reg/CLK
    SLICE_X88Y92         FDCE                                         r  Barrel_Shifter_module/Output_Reg/Q_reg[1]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X88Y92         FDCE (Hold_fdce_C_D)         0.121     1.620    Barrel_Shifter_module/Output_Reg/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FS_Module/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.974%)  route 0.159ns (46.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.604     1.483    FS_Module/clk_IBUF_BUFG
    SLICE_X89Y90         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y90         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  FS_Module/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=30, routed)          0.159     1.783    FS_Module/state_reg[0]
    SLICE_X89Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  FS_Module/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    FS_Module/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X89Y90         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.876     2.002    FS_Module/clk_IBUF_BUFG
    SLICE_X89Y90         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism             -0.519     1.483    
    SLICE_X89Y90         FDCE (Hold_fdce_C_D)         0.091     1.574    FS_Module/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Sel_C/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sel_C/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.680%)  route 0.160ns (46.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.604     1.483    Sel_C/clk_IBUF_BUFG
    SLICE_X85Y93         FDCE                                         r  Sel_C/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  Sel_C/Q_reg[0]/Q
                         net (fo=35, routed)          0.160     1.785    FS_Module/FSM_selector_C
    SLICE_X85Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  FS_Module/Q[0]_i_1__13/O
                         net (fo=1, routed)           0.000     1.830    Sel_C/FSM_sequential_state_reg_reg[1]
    SLICE_X85Y93         FDCE                                         r  Sel_C/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.876     2.002    Sel_C/clk_IBUF_BUFG
    SLICE_X85Y93         FDCE                                         r  Sel_C/Q_reg[0]/C
                         clock pessimism             -0.519     1.483    
    SLICE_X85Y93         FDCE (Hold_fdce_C_D)         0.092     1.575    Sel_C/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y89   Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y88   Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X83Y91   Add_Subt_Sgf_module/Add_overflow_Result/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y93   Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y91   Barrel_Shifter_module/Mux_Array/Mid_Reg/Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y93   Barrel_Shifter_module/Output_Reg/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X88Y90   Barrel_Shifter_module/Output_Reg/Q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y88   Barrel_Shifter_module/Output_Reg/Q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X89Y91   Barrel_Shifter_module/Output_Reg/Q_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86   final_result_ieee_Module/Final_Result_IEEE/Q_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86   final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86   final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86   final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85   final_result_ieee_Module/Final_Result_IEEE/Q_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85   final_result_ieee_Module/Final_Result_IEEE/Q_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y85   final_result_ieee_Module/Final_Result_IEEE/Q_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86   final_result_ieee_Module/Final_Result_IEEE/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y85   final_result_ieee_Module/Final_Result_IEEE/Q_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86   final_result_ieee_Module/Final_Result_IEEE/Q_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y93   Barrel_Shifter_module/Output_Reg/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y91   Barrel_Shifter_module/Output_Reg/Q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y91   Barrel_Shifter_module/Output_Reg/Q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91   Barrel_Shifter_module/Output_Reg/Q_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y92   Barrel_Shifter_module/Output_Reg/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y92   Barrel_Shifter_module/Output_Reg/Q_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y91   Barrel_Shifter_module/Output_Reg/Q_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y93   Exp_Operation_Module/Underflowflow/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X79Y90   Oper_Start_in_module/YRegister/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X77Y86   Oper_Start_in_module/YRegister/Q_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/P_Result/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.642ns (11.650%)  route 4.869ns (88.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 14.461 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.727     4.829    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.829     7.175    FS_Module/out[1]
    SLICE_X83Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.299 f  FS_Module/Q[30]_i_1/O
                         net (fo=92, routed)          3.040    10.339    Add_Subt_Sgf_module/P_Result/AR[1]
    SLICE_X82Y86         FDCE                                         f  Add_Subt_Sgf_module/P_Result/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.602    14.461    Add_Subt_Sgf_module/P_Result/CLK
    SLICE_X82Y86         FDCE                                         r  Add_Subt_Sgf_module/P_Result/Q_reg[10]/C
                         clock pessimism              0.323    14.784    
                         clock uncertainty           -0.035    14.748    
    SLICE_X82Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.343    Add_Subt_Sgf_module/P_Result/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/P_Result/Q_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 0.642ns (11.660%)  route 4.864ns (88.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 14.461 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.727     4.829    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.829     7.175    FS_Module/out[1]
    SLICE_X83Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.299 f  FS_Module/Q[30]_i_1/O
                         net (fo=92, routed)          3.036    10.335    Add_Subt_Sgf_module/P_Result/AR[1]
    SLICE_X83Y86         FDCE                                         f  Add_Subt_Sgf_module/P_Result/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.602    14.461    Add_Subt_Sgf_module/P_Result/CLK
    SLICE_X83Y86         FDCE                                         r  Add_Subt_Sgf_module/P_Result/Q_reg[13]/C
                         clock pessimism              0.323    14.784    
                         clock uncertainty           -0.035    14.748    
    SLICE_X83Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.343    Add_Subt_Sgf_module/P_Result/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.642ns (11.733%)  route 4.830ns (88.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.727     4.829    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.891     7.238    FS_Module/out[1]
    SLICE_X86Y95         LUT5 (Prop_lut5_I0_O)        0.124     7.362 f  FS_Module/Q[31]_i_2/O
                         net (fo=92, routed)          2.938    10.300    Add_Subt_Sgf_module/Add_Subt_Result/AR[0]
    SLICE_X80Y88         FDCE                                         f  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.597    14.456    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X80Y88         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]/C
                         clock pessimism              0.323    14.779    
                         clock uncertainty           -0.035    14.743    
    SLICE_X80Y88         FDCE (Recov_fdce_C_CLR)     -0.319    14.424    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.642ns (11.733%)  route 4.830ns (88.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 14.456 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.727     4.829    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.891     7.238    FS_Module/out[1]
    SLICE_X86Y95         LUT5 (Prop_lut5_I0_O)        0.124     7.362 f  FS_Module/Q[31]_i_2/O
                         net (fo=92, routed)          2.938    10.300    Add_Subt_Sgf_module/Add_Subt_Result/AR[0]
    SLICE_X80Y88         FDCE                                         f  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.597    14.456    Add_Subt_Sgf_module/Add_Subt_Result/CLK
    SLICE_X80Y88         FDCE                                         r  Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[16]/C
                         clock pessimism              0.323    14.779    
                         clock uncertainty           -0.035    14.743    
    SLICE_X80Y88         FDCE (Recov_fdce_C_CLR)     -0.319    14.424    Add_Subt_Sgf_module/Add_Subt_Result/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/C_Result/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 0.642ns (11.976%)  route 4.719ns (88.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.727     4.829    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.829     7.175    FS_Module/out[1]
    SLICE_X83Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.299 f  FS_Module/Q[30]_i_1/O
                         net (fo=92, routed)          2.890    10.189    Add_Subt_Sgf_module/C_Result/AR[1]
    SLICE_X82Y87         FDCE                                         f  Add_Subt_Sgf_module/C_Result/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.603    14.462    Add_Subt_Sgf_module/C_Result/CLK
    SLICE_X82Y87         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[10]/C
                         clock pessimism              0.323    14.785    
                         clock uncertainty           -0.035    14.749    
    SLICE_X82Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.344    Add_Subt_Sgf_module/C_Result/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/C_Result/Q_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 0.642ns (11.976%)  route 4.719ns (88.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.727     4.829    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.829     7.175    FS_Module/out[1]
    SLICE_X83Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.299 f  FS_Module/Q[30]_i_1/O
                         net (fo=92, routed)          2.890    10.189    Add_Subt_Sgf_module/C_Result/AR[1]
    SLICE_X82Y87         FDCE                                         f  Add_Subt_Sgf_module/C_Result/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.603    14.462    Add_Subt_Sgf_module/C_Result/CLK
    SLICE_X82Y87         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[11]/C
                         clock pessimism              0.323    14.785    
                         clock uncertainty           -0.035    14.749    
    SLICE_X82Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.344    Add_Subt_Sgf_module/C_Result/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/C_Result/Q_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 0.642ns (11.976%)  route 4.719ns (88.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.727     4.829    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.829     7.175    FS_Module/out[1]
    SLICE_X83Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.299 f  FS_Module/Q[30]_i_1/O
                         net (fo=92, routed)          2.890    10.189    Add_Subt_Sgf_module/C_Result/AR[1]
    SLICE_X82Y87         FDCE                                         f  Add_Subt_Sgf_module/C_Result/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.603    14.462    Add_Subt_Sgf_module/C_Result/CLK
    SLICE_X82Y87         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[12]/C
                         clock pessimism              0.323    14.785    
                         clock uncertainty           -0.035    14.749    
    SLICE_X82Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.344    Add_Subt_Sgf_module/C_Result/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/C_Result/Q_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 0.642ns (11.976%)  route 4.719ns (88.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.727     4.829    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.829     7.175    FS_Module/out[1]
    SLICE_X83Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.299 f  FS_Module/Q[30]_i_1/O
                         net (fo=92, routed)          2.890    10.189    Add_Subt_Sgf_module/C_Result/AR[1]
    SLICE_X82Y87         FDCE                                         f  Add_Subt_Sgf_module/C_Result/Q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.603    14.462    Add_Subt_Sgf_module/C_Result/CLK
    SLICE_X82Y87         FDCE                                         r  Add_Subt_Sgf_module/C_Result/Q_reg[9]/C
                         clock pessimism              0.323    14.785    
                         clock uncertainty           -0.035    14.749    
    SLICE_X82Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.344    Add_Subt_Sgf_module/C_Result/Q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/P_Result/Q_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 0.642ns (11.976%)  route 4.719ns (88.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.727     4.829    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.829     7.175    FS_Module/out[1]
    SLICE_X83Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.299 f  FS_Module/Q[30]_i_1/O
                         net (fo=92, routed)          2.890    10.189    Add_Subt_Sgf_module/P_Result/AR[1]
    SLICE_X82Y87         FDCE                                         f  Add_Subt_Sgf_module/P_Result/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.603    14.462    Add_Subt_Sgf_module/P_Result/CLK
    SLICE_X82Y87         FDCE                                         r  Add_Subt_Sgf_module/P_Result/Q_reg[11]/C
                         clock pessimism              0.323    14.785    
                         clock uncertainty           -0.035    14.749    
    SLICE_X82Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.344    Add_Subt_Sgf_module/P_Result/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Add_Subt_Sgf_module/P_Result/Q_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 0.642ns (11.976%)  route 4.719ns (88.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.727     4.829    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.518     5.347 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          1.829     7.175    FS_Module/out[1]
    SLICE_X83Y96         LUT5 (Prop_lut5_I0_O)        0.124     7.299 f  FS_Module/Q[30]_i_1/O
                         net (fo=92, routed)          2.890    10.189    Add_Subt_Sgf_module/P_Result/AR[1]
    SLICE_X82Y87         FDCE                                         f  Add_Subt_Sgf_module/P_Result/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    R3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.847    10.847 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    12.767    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.858 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         1.603    14.462    Add_Subt_Sgf_module/P_Result/CLK
    SLICE_X82Y87         FDCE                                         r  Add_Subt_Sgf_module/P_Result/Q_reg[12]/C
                         clock pessimism              0.323    14.785    
                         clock uncertainty           -0.035    14.749    
    SLICE_X82Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.344    Add_Subt_Sgf_module/P_Result/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[25]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.209ns (30.216%)  route 0.483ns (69.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.603     1.482    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          0.268     1.914    FS_Module/out[1]
    SLICE_X88Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.959 f  FS_Module/Q[27]_i_2/O
                         net (fo=33, routed)          0.215     2.174    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X88Y87         FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.873     1.999    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X88Y87         FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[25]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X88Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.429    final_result_ieee_Module/Final_Result_IEEE/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[26]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.209ns (30.216%)  route 0.483ns (69.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.603     1.482    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          0.268     1.914    FS_Module/out[1]
    SLICE_X88Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.959 f  FS_Module/Q[27]_i_2/O
                         net (fo=33, routed)          0.215     2.174    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X88Y87         FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.873     1.999    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X88Y87         FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[26]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X88Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.429    final_result_ieee_Module/Final_Result_IEEE/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[27]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.209ns (30.216%)  route 0.483ns (69.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.603     1.482    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          0.268     1.914    FS_Module/out[1]
    SLICE_X88Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.959 f  FS_Module/Q[27]_i_2/O
                         net (fo=33, routed)          0.215     2.174    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X88Y87         FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.873     1.999    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X88Y87         FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[27]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X88Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.429    final_result_ieee_Module/Final_Result_IEEE/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[28]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.209ns (30.216%)  route 0.483ns (69.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.603     1.482    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          0.268     1.914    FS_Module/out[1]
    SLICE_X88Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.959 f  FS_Module/Q[27]_i_2/O
                         net (fo=33, routed)          0.215     2.174    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X88Y87         FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.873     1.999    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X88Y87         FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[28]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X88Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.429    final_result_ieee_Module/Final_Result_IEEE/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.179%)  route 0.484ns (69.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.603     1.482    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          0.268     1.914    FS_Module/out[1]
    SLICE_X88Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.959 f  FS_Module/Q[27]_i_2/O
                         net (fo=33, routed)          0.216     2.175    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X88Y86         FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.872     1.998    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X88Y86         FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/C
                         clock pessimism             -0.503     1.495    
    SLICE_X88Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.428    final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.179%)  route 0.484ns (69.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.603     1.482    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          0.268     1.914    FS_Module/out[1]
    SLICE_X88Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.959 f  FS_Module/Q[27]_i_2/O
                         net (fo=33, routed)          0.216     2.175    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X88Y86         FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.872     1.998    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X88Y86         FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]/C
                         clock pessimism             -0.503     1.495    
    SLICE_X88Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.428    final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.179%)  route 0.484ns (69.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.603     1.482    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          0.268     1.914    FS_Module/out[1]
    SLICE_X88Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.959 f  FS_Module/Q[27]_i_2/O
                         net (fo=33, routed)          0.216     2.175    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X88Y86         FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.872     1.998    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X88Y86         FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[1]/C
                         clock pessimism             -0.503     1.495    
    SLICE_X88Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.428    final_result_ieee_Module/Final_Result_IEEE/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[21]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.179%)  route 0.484ns (69.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.603     1.482    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          0.268     1.914    FS_Module/out[1]
    SLICE_X88Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.959 f  FS_Module/Q[27]_i_2/O
                         net (fo=33, routed)          0.216     2.175    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X88Y86         FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.872     1.998    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X88Y86         FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[21]/C
                         clock pessimism             -0.503     1.495    
    SLICE_X88Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.428    final_result_ieee_Module/Final_Result_IEEE/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[22]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.179%)  route 0.484ns (69.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.603     1.482    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          0.268     1.914    FS_Module/out[1]
    SLICE_X88Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.959 f  FS_Module/Q[27]_i_2/O
                         net (fo=33, routed)          0.216     2.175    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X88Y86         FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.872     1.998    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X88Y86         FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[22]/C
                         clock pessimism             -0.503     1.495    
    SLICE_X88Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.428    final_result_ieee_Module/Final_Result_IEEE/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 FS_Module/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_result_ieee_Module/Final_Result_IEEE/Q_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.179%)  route 0.484ns (69.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.854    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.603     1.482    FS_Module/clk_IBUF_BUFG
    SLICE_X88Y88         FDCE                                         r  FS_Module/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  FS_Module/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=29, routed)          0.268     1.914    FS_Module/out[1]
    SLICE_X88Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.959 f  FS_Module/Q[27]_i_2/O
                         net (fo=33, routed)          0.216     2.175    final_result_ieee_Module/Final_Result_IEEE/AR[0]
    SLICE_X88Y86         FDCE                                         f  final_result_ieee_Module/Final_Result_IEEE/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R3                   IBUF (Prop_ibuf_I_O)         0.399     0.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.097    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.126 r  clk_IBUF_BUFG_inst/O
                         net (fo=314, routed)         0.872     1.998    final_result_ieee_Module/Final_Result_IEEE/clk_IBUF_BUFG
    SLICE_X88Y86         FDCE                                         r  final_result_ieee_Module/Final_Result_IEEE/Q_reg[2]/C
                         clock pessimism             -0.503     1.495    
    SLICE_X88Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.428    final_result_ieee_Module/Final_Result_IEEE/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.747    





