
ISP_USB_SPI_FLASH:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c190  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000c190  2000c190  00014190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000538  2000c198  2000c198  00014198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000418  2000c6d0  2000c6d0  000146d0  2**2
                  ALLOC
  4 .stack        00002000  2000cae8  2000cae8  000146d0  2**0
                  ALLOC
  5 .comment      000001d9  00000000  00000000  000146d0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000140  00000000  00000000  000148a9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001227  00000000  00000000  000149e9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000e2fb  00000000  00000000  00015c10  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000019c1  00000000  00000000  00023f0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000405a  00000000  00000000  000258cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001bf0  00000000  00000000  00029928  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000484d  00000000  00000000  0002b518  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00004100  00000000  00000000  0002fd65  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00057f44  00000000  00000000  00033e65  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0008bda9  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00001740  00000000  00000000  0008bdce  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000189 	.word	0x20000189
20000008:	200001f9 	.word	0x200001f9
2000000c:	200001fb 	.word	0x200001fb
20000010:	200001fd 	.word	0x200001fd
20000014:	200001ff 	.word	0x200001ff
20000018:	20000201 	.word	0x20000201
	...
2000002c:	20000203 	.word	0x20000203
20000030:	20000205 	.word	0x20000205
20000034:	00000000 	.word	0x00000000
20000038:	20000207 	.word	0x20000207
2000003c:	20000209 	.word	0x20000209
20000040:	2000020b 	.word	0x2000020b
20000044:	2000020d 	.word	0x2000020d
20000048:	2000556d 	.word	0x2000556d
2000004c:	2000558d 	.word	0x2000558d
20000050:	20000213 	.word	0x20000213
20000054:	20000215 	.word	0x20000215
20000058:	20000217 	.word	0x20000217
2000005c:	20000219 	.word	0x20000219
20000060:	2000021b 	.word	0x2000021b
20000064:	2000021d 	.word	0x2000021d
20000068:	20002365 	.word	0x20002365
2000006c:	20002345 	.word	0x20002345
20000070:	20000223 	.word	0x20000223
20000074:	20000225 	.word	0x20000225
20000078:	20000227 	.word	0x20000227
2000007c:	20000229 	.word	0x20000229
20000080:	2000022b 	.word	0x2000022b
20000084:	2000022d 	.word	0x2000022d
20000088:	2000022f 	.word	0x2000022f
2000008c:	20002e69 	.word	0x20002e69
20000090:	20000233 	.word	0x20000233
20000094:	20000235 	.word	0x20000235
20000098:	20000237 	.word	0x20000237
2000009c:	20000239 	.word	0x20000239
200000a0:	2000023b 	.word	0x2000023b
200000a4:	2000023d 	.word	0x2000023d
200000a8:	2000023f 	.word	0x2000023f
200000ac:	20000241 	.word	0x20000241
200000b0:	20000243 	.word	0x20000243
200000b4:	20000245 	.word	0x20000245
200000b8:	20000247 	.word	0x20000247
200000bc:	20000249 	.word	0x20000249
200000c0:	2000024b 	.word	0x2000024b
200000c4:	2000024d 	.word	0x2000024d
200000c8:	2000024f 	.word	0x2000024f
200000cc:	20000251 	.word	0x20000251
200000d0:	20000253 	.word	0x20000253
200000d4:	20000255 	.word	0x20000255
200000d8:	20000257 	.word	0x20000257
200000dc:	20000259 	.word	0x20000259
200000e0:	2000025b 	.word	0x2000025b
200000e4:	2000025d 	.word	0x2000025d
200000e8:	2000025f 	.word	0x2000025f
200000ec:	20000261 	.word	0x20000261
200000f0:	20000263 	.word	0x20000263
200000f4:	20000265 	.word	0x20000265
200000f8:	20000267 	.word	0x20000267
200000fc:	20000269 	.word	0x20000269
20000100:	2000026b 	.word	0x2000026b
20000104:	2000026d 	.word	0x2000026d
20000108:	2000026f 	.word	0x2000026f
2000010c:	20000271 	.word	0x20000271
20000110:	20000273 	.word	0x20000273
20000114:	20000275 	.word	0x20000275
20000118:	20000277 	.word	0x20000277
2000011c:	20000279 	.word	0x20000279
20000120:	2000027b 	.word	0x2000027b
20000124:	2000027d 	.word	0x2000027d
20000128:	2000027f 	.word	0x2000027f
2000012c:	20000281 	.word	0x20000281
20000130:	20000283 	.word	0x20000283
20000134:	20000285 	.word	0x20000285
20000138:	20000287 	.word	0x20000287
2000013c:	20000289 	.word	0x20000289
20000140:	2000028b 	.word	0x2000028b
20000144:	2000028d 	.word	0x2000028d
20000148:	2000028f 	.word	0x2000028f
2000014c:	20000291 	.word	0x20000291
20000150:	20000293 	.word	0x20000293
20000154:	20000295 	.word	0x20000295
20000158:	20000297 	.word	0x20000297
2000015c:	20000299 	.word	0x20000299
20000160:	2000029b 	.word	0x2000029b
20000164:	2000029d 	.word	0x2000029d
20000168:	2000029f 	.word	0x2000029f
2000016c:	200002a1 	.word	0x200002a1
20000170:	200002a3 	.word	0x200002a3
20000174:	200002a5 	.word	0x200002a5
20000178:	200002a7 	.word	0x200002a7
2000017c:	200002a9 	.word	0x200002a9
20000180:	200002ab 	.word	0x200002ab
20000184:	200002ad 	.word	0x200002ad

20000188 <Reset_Handler>:
20000188:	4849      	ldr	r0, [pc, #292]	; (200002b0 <mscc_post_hw_cfg_init+0x2>)
2000018a:	4780      	blx	r0
2000018c:	4849      	ldr	r0, [pc, #292]	; (200002b4 <mscc_post_hw_cfg_init+0x6>)
2000018e:	2800      	cmp	r0, #0
20000190:	d10b      	bne.n	200001aa <copy_data>
20000192:	4849      	ldr	r0, [pc, #292]	; (200002b8 <mscc_post_hw_cfg_init+0xa>)
20000194:	4949      	ldr	r1, [pc, #292]	; (200002bc <mscc_post_hw_cfg_init+0xe>)
20000196:	4a4a      	ldr	r2, [pc, #296]	; (200002c0 <mscc_post_hw_cfg_init+0x12>)
20000198:	4288      	cmp	r0, r1
2000019a:	d006      	beq.n	200001aa <copy_data>

2000019c <copy_code_loop>:
2000019c:	4291      	cmp	r1, r2
2000019e:	bf1c      	itt	ne
200001a0:	f850 3b04 	ldrne.w	r3, [r0], #4
200001a4:	f841 3b04 	strne.w	r3, [r1], #4
200001a8:	d1f8      	bne.n	2000019c <copy_code_loop>

200001aa <copy_data>:
200001aa:	4846      	ldr	r0, [pc, #280]	; (200002c4 <mscc_post_hw_cfg_init+0x16>)
200001ac:	4946      	ldr	r1, [pc, #280]	; (200002c8 <mscc_post_hw_cfg_init+0x1a>)
200001ae:	4a47      	ldr	r2, [pc, #284]	; (200002cc <mscc_post_hw_cfg_init+0x1e>)
200001b0:	4288      	cmp	r0, r1
200001b2:	d006      	beq.n	200001c2 <clear_bss>

200001b4 <copy_data_loop>:
200001b4:	4291      	cmp	r1, r2
200001b6:	bf1c      	itt	ne
200001b8:	f850 3b04 	ldrne.w	r3, [r0], #4
200001bc:	f841 3b04 	strne.w	r3, [r1], #4
200001c0:	d1f8      	bne.n	200001b4 <copy_data_loop>

200001c2 <clear_bss>:
200001c2:	4843      	ldr	r0, [pc, #268]	; (200002d0 <mscc_post_hw_cfg_init+0x22>)
200001c4:	4943      	ldr	r1, [pc, #268]	; (200002d4 <mscc_post_hw_cfg_init+0x26>)
200001c6:	4a44      	ldr	r2, [pc, #272]	; (200002d8 <mscc_post_hw_cfg_init+0x2a>)

200001c8 <clear_bss_loop>:
200001c8:	4291      	cmp	r1, r2
200001ca:	bf18      	it	ne
200001cc:	f841 0b04 	strne.w	r0, [r1], #4
200001d0:	d1fa      	bne.n	200001c8 <clear_bss_loop>
	...

200001e0 <call_glob_ctor>:
200001e0:	f8df 00f8 	ldr.w	r0, [pc, #248]	; 200002dc <mscc_post_hw_cfg_init+0x2e>
200001e4:	f20f 0e03 	addw	lr, pc, #3
200001e8:	4700      	bx	r0

200001ea <branch_to_main>:
200001ea:	f04f 0000 	mov.w	r0, #0
200001ee:	f04f 0100 	mov.w	r1, #0
200001f2:	f8df f0ec 	ldr.w	pc, [pc, #236]	; 200002e0 <mscc_post_hw_cfg_init+0x32>

200001f6 <ExitLoop>:
200001f6:	e7fe      	b.n	200001f6 <ExitLoop>

200001f8 <NMI_Handler>:
200001f8:	e7fe      	b.n	200001f8 <NMI_Handler>

200001fa <HardFault_Handler>:
200001fa:	e7fe      	b.n	200001fa <HardFault_Handler>

200001fc <MemManage_Handler>:
200001fc:	e7fe      	b.n	200001fc <MemManage_Handler>

200001fe <BusFault_Handler>:
200001fe:	e7fe      	b.n	200001fe <BusFault_Handler>

20000200 <UsageFault_Handler>:
20000200:	e7fe      	b.n	20000200 <UsageFault_Handler>

20000202 <SVC_Handler>:
20000202:	e7fe      	b.n	20000202 <SVC_Handler>

20000204 <DebugMon_Handler>:
20000204:	e7fe      	b.n	20000204 <DebugMon_Handler>

20000206 <PendSV_Handler>:
20000206:	e7fe      	b.n	20000206 <PendSV_Handler>

20000208 <SysTick_Handler>:
20000208:	e7fe      	b.n	20000208 <SysTick_Handler>

2000020a <WdogWakeup_IRQHandler>:
2000020a:	e7fe      	b.n	2000020a <WdogWakeup_IRQHandler>

2000020c <RTC_Wakeup_IRQHandler>:
2000020c:	e7fe      	b.n	2000020c <RTC_Wakeup_IRQHandler>
2000020e:	e7fe      	b.n	2000020e <RTC_Wakeup_IRQHandler+0x2>
20000210:	e7fe      	b.n	20000210 <RTC_Wakeup_IRQHandler+0x4>

20000212 <I2C0_IRQHandler>:
20000212:	e7fe      	b.n	20000212 <I2C0_IRQHandler>

20000214 <I2C0_SMBAlert_IRQHandler>:
20000214:	e7fe      	b.n	20000214 <I2C0_SMBAlert_IRQHandler>

20000216 <I2C0_SMBus_IRQHandler>:
20000216:	e7fe      	b.n	20000216 <I2C0_SMBus_IRQHandler>

20000218 <I2C1_IRQHandler>:
20000218:	e7fe      	b.n	20000218 <I2C1_IRQHandler>

2000021a <I2C1_SMBAlert_IRQHandler>:
2000021a:	e7fe      	b.n	2000021a <I2C1_SMBAlert_IRQHandler>

2000021c <I2C1_SMBus_IRQHandler>:
2000021c:	e7fe      	b.n	2000021c <I2C1_SMBus_IRQHandler>
2000021e:	e7fe      	b.n	2000021e <I2C1_SMBus_IRQHandler+0x2>
20000220:	e7fe      	b.n	20000220 <I2C1_SMBus_IRQHandler+0x4>

20000222 <EthernetMAC_IRQHandler>:
20000222:	e7fe      	b.n	20000222 <EthernetMAC_IRQHandler>

20000224 <DMA_IRQHandler>:
20000224:	e7fe      	b.n	20000224 <DMA_IRQHandler>

20000226 <Timer1_IRQHandler>:
20000226:	e7fe      	b.n	20000226 <Timer1_IRQHandler>

20000228 <Timer2_IRQHandler>:
20000228:	e7fe      	b.n	20000228 <Timer2_IRQHandler>

2000022a <CAN_IRQHandler>:
2000022a:	e7fe      	b.n	2000022a <CAN_IRQHandler>

2000022c <ENVM0_IRQHandler>:
2000022c:	e7fe      	b.n	2000022c <ENVM0_IRQHandler>

2000022e <ENVM1_IRQHandler>:
2000022e:	e7fe      	b.n	2000022e <ENVM1_IRQHandler>
20000230:	e7fe      	b.n	20000230 <ENVM1_IRQHandler+0x2>

20000232 <USB_IRQHandler>:
20000232:	e7fe      	b.n	20000232 <USB_IRQHandler>

20000234 <USB_DMA_IRQHandler>:
20000234:	e7fe      	b.n	20000234 <USB_DMA_IRQHandler>

20000236 <PLL_Lock_IRQHandler>:
20000236:	e7fe      	b.n	20000236 <PLL_Lock_IRQHandler>

20000238 <PLL_LockLost_IRQHandler>:
20000238:	e7fe      	b.n	20000238 <PLL_LockLost_IRQHandler>

2000023a <CommSwitchError_IRQHandler>:
2000023a:	e7fe      	b.n	2000023a <CommSwitchError_IRQHandler>

2000023c <CacheError_IRQHandler>:
2000023c:	e7fe      	b.n	2000023c <CacheError_IRQHandler>

2000023e <DDR_IRQHandler>:
2000023e:	e7fe      	b.n	2000023e <DDR_IRQHandler>

20000240 <HPDMA_Complete_IRQHandler>:
20000240:	e7fe      	b.n	20000240 <HPDMA_Complete_IRQHandler>

20000242 <HPDMA_Error_IRQHandler>:
20000242:	e7fe      	b.n	20000242 <HPDMA_Error_IRQHandler>

20000244 <ECC_Error_IRQHandler>:
20000244:	e7fe      	b.n	20000244 <ECC_Error_IRQHandler>

20000246 <MDDR_IOCalib_IRQHandler>:
20000246:	e7fe      	b.n	20000246 <MDDR_IOCalib_IRQHandler>

20000248 <FAB_PLL_Lock_IRQHandler>:
20000248:	e7fe      	b.n	20000248 <FAB_PLL_Lock_IRQHandler>

2000024a <FAB_PLL_LockLost_IRQHandler>:
2000024a:	e7fe      	b.n	2000024a <FAB_PLL_LockLost_IRQHandler>

2000024c <FIC64_IRQHandler>:
2000024c:	e7fe      	b.n	2000024c <FIC64_IRQHandler>

2000024e <FabricIrq0_IRQHandler>:
2000024e:	e7fe      	b.n	2000024e <FabricIrq0_IRQHandler>

20000250 <FabricIrq1_IRQHandler>:
20000250:	e7fe      	b.n	20000250 <FabricIrq1_IRQHandler>

20000252 <FabricIrq2_IRQHandler>:
20000252:	e7fe      	b.n	20000252 <FabricIrq2_IRQHandler>

20000254 <FabricIrq3_IRQHandler>:
20000254:	e7fe      	b.n	20000254 <FabricIrq3_IRQHandler>

20000256 <FabricIrq4_IRQHandler>:
20000256:	e7fe      	b.n	20000256 <FabricIrq4_IRQHandler>

20000258 <FabricIrq5_IRQHandler>:
20000258:	e7fe      	b.n	20000258 <FabricIrq5_IRQHandler>

2000025a <FabricIrq6_IRQHandler>:
2000025a:	e7fe      	b.n	2000025a <FabricIrq6_IRQHandler>

2000025c <FabricIrq7_IRQHandler>:
2000025c:	e7fe      	b.n	2000025c <FabricIrq7_IRQHandler>

2000025e <FabricIrq8_IRQHandler>:
2000025e:	e7fe      	b.n	2000025e <FabricIrq8_IRQHandler>

20000260 <FabricIrq9_IRQHandler>:
20000260:	e7fe      	b.n	20000260 <FabricIrq9_IRQHandler>

20000262 <FabricIrq10_IRQHandler>:
20000262:	e7fe      	b.n	20000262 <FabricIrq10_IRQHandler>

20000264 <FabricIrq11_IRQHandler>:
20000264:	e7fe      	b.n	20000264 <FabricIrq11_IRQHandler>

20000266 <FabricIrq12_IRQHandler>:
20000266:	e7fe      	b.n	20000266 <FabricIrq12_IRQHandler>

20000268 <FabricIrq13_IRQHandler>:
20000268:	e7fe      	b.n	20000268 <FabricIrq13_IRQHandler>

2000026a <FabricIrq14_IRQHandler>:
2000026a:	e7fe      	b.n	2000026a <FabricIrq14_IRQHandler>

2000026c <FabricIrq15_IRQHandler>:
2000026c:	e7fe      	b.n	2000026c <FabricIrq15_IRQHandler>

2000026e <GPIO0_IRQHandler>:
2000026e:	e7fe      	b.n	2000026e <GPIO0_IRQHandler>

20000270 <GPIO1_IRQHandler>:
20000270:	e7fe      	b.n	20000270 <GPIO1_IRQHandler>

20000272 <GPIO2_IRQHandler>:
20000272:	e7fe      	b.n	20000272 <GPIO2_IRQHandler>

20000274 <GPIO3_IRQHandler>:
20000274:	e7fe      	b.n	20000274 <GPIO3_IRQHandler>

20000276 <GPIO4_IRQHandler>:
20000276:	e7fe      	b.n	20000276 <GPIO4_IRQHandler>

20000278 <GPIO5_IRQHandler>:
20000278:	e7fe      	b.n	20000278 <GPIO5_IRQHandler>

2000027a <GPIO6_IRQHandler>:
2000027a:	e7fe      	b.n	2000027a <GPIO6_IRQHandler>

2000027c <GPIO7_IRQHandler>:
2000027c:	e7fe      	b.n	2000027c <GPIO7_IRQHandler>

2000027e <GPIO8_IRQHandler>:
2000027e:	e7fe      	b.n	2000027e <GPIO8_IRQHandler>

20000280 <GPIO9_IRQHandler>:
20000280:	e7fe      	b.n	20000280 <GPIO9_IRQHandler>

20000282 <GPIO10_IRQHandler>:
20000282:	e7fe      	b.n	20000282 <GPIO10_IRQHandler>

20000284 <GPIO11_IRQHandler>:
20000284:	e7fe      	b.n	20000284 <GPIO11_IRQHandler>

20000286 <GPIO12_IRQHandler>:
20000286:	e7fe      	b.n	20000286 <GPIO12_IRQHandler>

20000288 <GPIO13_IRQHandler>:
20000288:	e7fe      	b.n	20000288 <GPIO13_IRQHandler>

2000028a <GPIO14_IRQHandler>:
2000028a:	e7fe      	b.n	2000028a <GPIO14_IRQHandler>

2000028c <GPIO15_IRQHandler>:
2000028c:	e7fe      	b.n	2000028c <GPIO15_IRQHandler>

2000028e <GPIO16_IRQHandler>:
2000028e:	e7fe      	b.n	2000028e <GPIO16_IRQHandler>

20000290 <GPIO17_IRQHandler>:
20000290:	e7fe      	b.n	20000290 <GPIO17_IRQHandler>

20000292 <GPIO18_IRQHandler>:
20000292:	e7fe      	b.n	20000292 <GPIO18_IRQHandler>

20000294 <GPIO19_IRQHandler>:
20000294:	e7fe      	b.n	20000294 <GPIO19_IRQHandler>

20000296 <GPIO20_IRQHandler>:
20000296:	e7fe      	b.n	20000296 <GPIO20_IRQHandler>

20000298 <GPIO21_IRQHandler>:
20000298:	e7fe      	b.n	20000298 <GPIO21_IRQHandler>

2000029a <GPIO22_IRQHandler>:
2000029a:	e7fe      	b.n	2000029a <GPIO22_IRQHandler>

2000029c <GPIO23_IRQHandler>:
2000029c:	e7fe      	b.n	2000029c <GPIO23_IRQHandler>

2000029e <GPIO24_IRQHandler>:
2000029e:	e7fe      	b.n	2000029e <GPIO24_IRQHandler>

200002a0 <GPIO25_IRQHandler>:
200002a0:	e7fe      	b.n	200002a0 <GPIO25_IRQHandler>

200002a2 <GPIO26_IRQHandler>:
200002a2:	e7fe      	b.n	200002a2 <GPIO26_IRQHandler>

200002a4 <GPIO27_IRQHandler>:
200002a4:	e7fe      	b.n	200002a4 <GPIO27_IRQHandler>

200002a6 <GPIO28_IRQHandler>:
200002a6:	e7fe      	b.n	200002a6 <GPIO28_IRQHandler>

200002a8 <GPIO29_IRQHandler>:
200002a8:	e7fe      	b.n	200002a8 <GPIO29_IRQHandler>

200002aa <GPIO30_IRQHandler>:
200002aa:	e7fe      	b.n	200002aa <GPIO30_IRQHandler>

200002ac <GPIO31_IRQHandler>:
200002ac:	e7fe      	b.n	200002ac <GPIO31_IRQHandler>

200002ae <mscc_post_hw_cfg_init>:
200002ae:	4770      	bx	lr
200002b0:	20005d29 	.word	0x20005d29
200002b4:	00000000 	.word	0x00000000
200002b8:	20000000 	.word	0x20000000
200002bc:	20000000 	.word	0x20000000
200002c0:	2000c198 	.word	0x2000c198
200002c4:	2000c198 	.word	0x2000c198
200002c8:	2000c198 	.word	0x2000c198
200002cc:	2000c6d0 	.word	0x2000c6d0
200002d0:	00000000 	.word	0x00000000
200002d4:	2000c6d0 	.word	0x2000c6d0
200002d8:	2000cae8 	.word	0x2000cae8
200002dc:	20005ea5 	.word	0x20005ea5
200002e0:	20000939 	.word	0x20000939
	...

200002f0 <__do_global_dtors_aux>:
200002f0:	f24c 63d0 	movw	r3, #50896	; 0xc6d0
200002f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200002f8:	781a      	ldrb	r2, [r3, #0]
200002fa:	b90a      	cbnz	r2, 20000300 <__do_global_dtors_aux+0x10>
200002fc:	2001      	movs	r0, #1
200002fe:	7018      	strb	r0, [r3, #0]
20000300:	4770      	bx	lr
20000302:	bf00      	nop

20000304 <frame_dummy>:
20000304:	f24c 1098 	movw	r0, #49560	; 0xc198
20000308:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000030c:	b508      	push	{r3, lr}
2000030e:	6803      	ldr	r3, [r0, #0]
20000310:	b12b      	cbz	r3, 2000031e <frame_dummy+0x1a>
20000312:	f240 0300 	movw	r3, #0
20000316:	f2c0 0300 	movt	r3, #0
2000031a:	b103      	cbz	r3, 2000031e <frame_dummy+0x1a>
2000031c:	4798      	blx	r3
2000031e:	bd08      	pop	{r3, pc}

20000320 <int_to_hex_int>:
(
 uint32_t value,
 uint8_t * p_result,
 uint32_t result_size
 )
{
20000320:	b470      	push	{r4, r5, r6}
20000322:	b083      	sub	sp, #12
20000324:	2300      	movs	r3, #0
20000326:	466d      	mov	r5, sp
20000328:	e000      	b.n	2000032c <int_to_hex_int+0xc>
	{
	  conv_array[nibble_idx] = nibble  - 10 + 'A';
	}
      uvalue = (uvalue >> 4);
      nibble_idx++;
    } while ((nibble_idx < NB_NIBBLES_IN_INT) && (uvalue > 0));
2000032a:	4663      	mov	r3, ip
  unsigned int uvalue;
  nibble_idx = 0;
  uvalue = (unsigned int)value;
  
    do {
      int nibble = uvalue & 0x0F;
2000032c:	f000 0c0f 	and.w	ip, r0, #15
      if (nibble < 10)
20000330:	f1bc 0f09 	cmp.w	ip, #9
	{
	  conv_array[nibble_idx] = nibble + '0';
20000334:	bfd4      	ite	le
20000336:	f10c 0c30 	addle.w	ip, ip, #48	; 0x30
	}
      else
	{
	  conv_array[nibble_idx] = nibble  - 10 + 'A';
2000033a:	f10c 0c37 	addgt.w	ip, ip, #55	; 0x37
	}
      uvalue = (uvalue >> 4);
      nibble_idx++;
    } while ((nibble_idx < NB_NIBBLES_IN_INT) && (uvalue > 0));
2000033e:	0900      	lsrs	r0, r0, #4
	{
	  conv_array[nibble_idx] = nibble + '0';
	}
      else
	{
	  conv_array[nibble_idx] = nibble  - 10 + 'A';
20000340:	f805 c003 	strb.w	ip, [r5, r3]
	}
      uvalue = (uvalue >> 4);
      nibble_idx++;
    } while ((nibble_idx < NB_NIBBLES_IN_INT) && (uvalue > 0));
20000344:	bf0c      	ite	eq
20000346:	2400      	moveq	r4, #0
20000348:	2401      	movne	r4, #1
      else
	{
	  conv_array[nibble_idx] = nibble  - 10 + 'A';
	}
      uvalue = (uvalue >> 4);
      nibble_idx++;
2000034a:	f103 0c01 	add.w	ip, r3, #1
    } while ((nibble_idx < NB_NIBBLES_IN_INT) && (uvalue > 0));
2000034e:	f1bc 0f07 	cmp.w	ip, #7
20000352:	bfcc      	ite	gt
20000354:	2400      	movgt	r4, #0
20000356:	f004 0401 	andle.w	r4, r4, #1
2000035a:	2c00      	cmp	r4, #0
2000035c:	d1e5      	bne.n	2000032a <int_to_hex_int+0xa>
    
    nb_nibbles = nibble_idx;
    for (nibble_idx = 0; (nibble_idx < nb_nibbles) && (nibble_idx < result_size) ;nibble_idx++ )
2000035e:	1e10      	subs	r0, r2, #0
20000360:	bf18      	it	ne
20000362:	2001      	movne	r0, #1
20000364:	b190      	cbz	r0, 2000038c <int_to_hex_int+0x6c>
20000366:	4620      	mov	r0, r4
20000368:	18ec      	adds	r4, r5, r3
2000036a:	4603      	mov	r3, r0
2000036c:	3301      	adds	r3, #1
      {
        p_result[nibble_idx] = conv_array[nb_nibbles - nibble_idx - 1];
2000036e:	f814 6901 	ldrb.w	r6, [r4], #-1
      uvalue = (uvalue >> 4);
      nibble_idx++;
    } while ((nibble_idx < NB_NIBBLES_IN_INT) && (uvalue > 0));
    
    nb_nibbles = nibble_idx;
    for (nibble_idx = 0; (nibble_idx < nb_nibbles) && (nibble_idx < result_size) ;nibble_idx++ )
20000372:	4563      	cmp	r3, ip
20000374:	bfac      	ite	ge
20000376:	2500      	movge	r5, #0
20000378:	2501      	movlt	r5, #1
2000037a:	429a      	cmp	r2, r3
2000037c:	bf94      	ite	ls
2000037e:	2500      	movls	r5, #0
20000380:	f005 0501 	andhi.w	r5, r5, #1
      {
        p_result[nibble_idx] = conv_array[nb_nibbles - nibble_idx - 1];
20000384:	540e      	strb	r6, [r1, r0]
      uvalue = (uvalue >> 4);
      nibble_idx++;
    } while ((nibble_idx < NB_NIBBLES_IN_INT) && (uvalue > 0));
    
    nb_nibbles = nibble_idx;
    for (nibble_idx = 0; (nibble_idx < nb_nibbles) && (nibble_idx < result_size) ;nibble_idx++ )
20000386:	4618      	mov	r0, r3
20000388:	2d00      	cmp	r5, #0
2000038a:	d1ef      	bne.n	2000036c <int_to_hex_int+0x4c>
      {
        p_result[nibble_idx] = conv_array[nb_nibbles - nibble_idx - 1];
      }
    return nibble_idx;
}
2000038c:	b003      	add	sp, #12
2000038e:	bc70      	pop	{r4, r5, r6}
20000390:	4770      	bx	lr
20000392:	bf00      	nop

20000394 <delay>:
void delay(int n)
{
  while(n>0) {
    n--;
  }
}
20000394:	4770      	bx	lr
20000396:	bf00      	nop

20000398 <display_hex_values>:

static void display_hex_values(const uint8_t * in_buffer,  uint32_t byte_length){
20000398:	b5f0      	push	{r4, r5, r6, r7, lr}

  uint8_t display_buffer[128];
  uint32_t inc;

  if(byte_length > 16u){
2000039a:	2910      	cmp	r1, #16
  while(n>0) {
    n--;
  }
}

static void display_hex_values(const uint8_t * in_buffer,  uint32_t byte_length){
2000039c:	b0a1      	sub	sp, #132	; 0x84
2000039e:	460f      	mov	r7, r1
200003a0:	4606      	mov	r6, r0

  uint8_t display_buffer[128];
  uint32_t inc;

  if(byte_length > 16u){
200003a2:	d85f      	bhi.n	20000464 <display_hex_values+0xcc>
    MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
  }

  for(inc = 0; inc < byte_length; ++inc){
200003a4:	2900      	cmp	r1, #0
200003a6:	d050      	beq.n	2000044a <display_hex_values+0xb2>
200003a8:	2400      	movs	r4, #0
200003aa:	f017 0f01 	tst.w	r7, #1
200003ae:	466d      	mov	r5, sp
200003b0:	d038      	beq.n	20000424 <display_hex_values+0x8c>
    if((inc > 1u) &&(0u == (inc % 16u))){
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
    }
    snprintf((char *)display_buffer, sizeof(display_buffer), "%02x ", in_buffer[inc]);
200003b2:	f24b 5288 	movw	r2, #46472	; 0xb588
200003b6:	5d33      	ldrb	r3, [r6, r4]
200003b8:	2180      	movs	r1, #128	; 0x80
200003ba:	f2c2 0200 	movt	r2, #8192	; 0x2000
200003be:	4668      	mov	r0, sp
200003c0:	f005 fe60 	bl	20006084 <snprintf>
    MSS_UART_polled_tx_string(gp_my_uart, display_buffer);
200003c4:	f64c 106c 	movw	r0, #51564	; 0xc96c

  if(byte_length > 16u){
    MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
  }

  for(inc = 0; inc < byte_length; ++inc){
200003c8:	3401      	adds	r4, #1
    if((inc > 1u) &&(0u == (inc % 16u))){
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
    }
    snprintf((char *)display_buffer, sizeof(display_buffer), "%02x ", in_buffer[inc]);
    MSS_UART_polled_tx_string(gp_my_uart, display_buffer);
200003ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200003ce:	4669      	mov	r1, sp
200003d0:	f000 ffac 	bl	2000132c <MSS_UART_polled_tx_string>

  if(byte_length > 16u){
    MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
  }

  for(inc = 0; inc < byte_length; ++inc){
200003d4:	42a7      	cmp	r7, r4
200003d6:	d938      	bls.n	2000044a <display_hex_values+0xb2>
    if((inc > 1u) &&(0u == (inc % 16u))){
200003d8:	2c01      	cmp	r4, #1
200003da:	d902      	bls.n	200003e2 <display_hex_values+0x4a>
200003dc:	f014 0f0f 	tst.w	r4, #15
200003e0:	d035      	beq.n	2000044e <display_hex_values+0xb6>
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
    }
    snprintf((char *)display_buffer, sizeof(display_buffer), "%02x ", in_buffer[inc]);
200003e2:	f24b 5288 	movw	r2, #46472	; 0xb588
200003e6:	5d33      	ldrb	r3, [r6, r4]
200003e8:	2180      	movs	r1, #128	; 0x80
200003ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
200003ee:	4668      	mov	r0, sp
200003f0:	f005 fe48 	bl	20006084 <snprintf>
    MSS_UART_polled_tx_string(gp_my_uart, display_buffer);
200003f4:	f64c 106c 	movw	r0, #51564	; 0xc96c
200003f8:	f2c2 0000 	movt	r0, #8192	; 0x2000

  if(byte_length > 16u){
    MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
  }

  for(inc = 0; inc < byte_length; ++inc){
200003fc:	3401      	adds	r4, #1
    if((inc > 1u) &&(0u == (inc % 16u))){
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
    }
    snprintf((char *)display_buffer, sizeof(display_buffer), "%02x ", in_buffer[inc]);
    MSS_UART_polled_tx_string(gp_my_uart, display_buffer);
200003fe:	4669      	mov	r1, sp
20000400:	f000 ff94 	bl	2000132c <MSS_UART_polled_tx_string>
  if(byte_length > 16u){
    MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
  }

  for(inc = 0; inc < byte_length; ++inc){
    if((inc > 1u) &&(0u == (inc % 16u))){
20000404:	2c01      	cmp	r4, #1
20000406:	d9d4      	bls.n	200003b2 <display_hex_values+0x1a>
20000408:	f014 0f0f 	tst.w	r4, #15
2000040c:	d1d1      	bne.n	200003b2 <display_hex_values+0x1a>
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
2000040e:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000412:	f64b 7168 	movw	r1, #49000	; 0xbf68
20000416:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000041a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000041e:	f000 ff85 	bl	2000132c <MSS_UART_polled_tx_string>
20000422:	e7c6      	b.n	200003b2 <display_hex_values+0x1a>
    }
    snprintf((char *)display_buffer, sizeof(display_buffer), "%02x ", in_buffer[inc]);
20000424:	f24b 5288 	movw	r2, #46472	; 0xb588
20000428:	2180      	movs	r1, #128	; 0x80
2000042a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000042e:	7833      	ldrb	r3, [r6, #0]
20000430:	4668      	mov	r0, sp
20000432:	f005 fe27 	bl	20006084 <snprintf>
    MSS_UART_polled_tx_string(gp_my_uart, display_buffer);
20000436:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000043a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000043e:	4669      	mov	r1, sp

  if(byte_length > 16u){
    MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
  }

  for(inc = 0; inc < byte_length; ++inc){
20000440:	2401      	movs	r4, #1
    if((inc > 1u) &&(0u == (inc % 16u))){
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
    }
    snprintf((char *)display_buffer, sizeof(display_buffer), "%02x ", in_buffer[inc]);
    MSS_UART_polled_tx_string(gp_my_uart, display_buffer);
20000442:	f000 ff73 	bl	2000132c <MSS_UART_polled_tx_string>

  if(byte_length > 16u){
    MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
  }

  for(inc = 0; inc < byte_length; ++inc){
20000446:	42a7      	cmp	r7, r4
20000448:	d8b3      	bhi.n	200003b2 <display_hex_values+0x1a>
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
    }
    snprintf((char *)display_buffer, sizeof(display_buffer), "%02x ", in_buffer[inc]);
    MSS_UART_polled_tx_string(gp_my_uart, display_buffer);
  }
}
2000044a:	b021      	add	sp, #132	; 0x84
2000044c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
  }

  for(inc = 0; inc < byte_length; ++inc){
    if((inc > 1u) &&(0u == (inc % 16u))){
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
2000044e:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000452:	f64b 7168 	movw	r1, #49000	; 0xbf68
20000456:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000045a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000045e:	f000 ff65 	bl	2000132c <MSS_UART_polled_tx_string>
20000462:	e7be      	b.n	200003e2 <display_hex_values+0x4a>

  uint8_t display_buffer[128];
  uint32_t inc;

  if(byte_length > 16u){
    MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
20000464:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000468:	f64b 7168 	movw	r1, #49000	; 0xbf68
2000046c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000470:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000474:	f000 ff5a 	bl	2000132c <MSS_UART_polled_tx_string>
20000478:	e796      	b.n	200003a8 <display_hex_values+0x10>
2000047a:	bf00      	nop

2000047c <dump_spi_image>:
}

/*============================================================
* dump the SPI data
*/
void dump_spi_image(uint32_t Address, uint32_t Size){
2000047c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20000480:	4607      	mov	r7, r0
20000482:	b0c1      	sub	sp, #260	; 0x104
  uint32_t srcAddr = Address;
  uint32_t size = Size;

  unsigned int jj =0;
  unsigned long length = 0;
  while(size > 0){
20000484:	460c      	mov	r4, r1
20000486:	2900      	cmp	r1, #0
20000488:	d03f      	beq.n	2000050a <dump_spi_image+0x8e>
2000048a:	f100 38ff 	add.w	r8, r0, #4294967295
2000048e:	2300      	movs	r3, #0
20000490:	f411 7f80 	tst.w	r1, #256	; 0x100
20000494:	4646      	mov	r6, r8
20000496:	466d      	mov	r5, sp
20000498:	d13a      	bne.n	20000510 <dump_spi_image+0x94>
    if(size >=256){
      length = 256;
    }else{
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
2000049a:	f44f 7280 	mov.w	r2, #256	; 0x100
    display_hex_values(img_buffer, length); // sizeof(img_buffer));  
    jj += length;
    size -= length;
2000049e:	18b7      	adds	r7, r6, r2
    if(size >=256){
      length = 256;
    }else{
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
200004a0:	4630      	mov	r0, r6
    display_hex_values(img_buffer, length); // sizeof(img_buffer));  
    jj += length;
    size -= length;
200004a2:	18be      	adds	r6, r7, r2

  unsigned int jj =0;
  unsigned long length = 0;
  while(size > 0){

    if(size >=256){
200004a4:	2cff      	cmp	r4, #255	; 0xff
      length = 256;
    }else{
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
200004a6:	4669      	mov	r1, sp
    display_hex_values(img_buffer, length); // sizeof(img_buffer));  
    jj += length;
200004a8:	eb03 0a02 	add.w	sl, r3, r2

  unsigned int jj =0;
  unsigned long length = 0;
  while(size > 0){

    if(size >=256){
200004ac:	d923      	bls.n	200004f6 <dump_spi_image+0x7a>
      length = 256;
    }else{
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
200004ae:	f005 f943 	bl	20005738 <FLASH_read>
    display_hex_values(img_buffer, length); // sizeof(img_buffer));  
200004b2:	4668      	mov	r0, sp
200004b4:	f44f 7180 	mov.w	r1, #256	; 0x100
200004b8:	f7ff ff6e 	bl	20000398 <display_hex_values>
  uint32_t srcAddr = Address;
  uint32_t size = Size;

  unsigned int jj =0;
  unsigned long length = 0;
  while(size > 0){
200004bc:	f5b4 7480 	subs.w	r4, r4, #256	; 0x100
    if(size >=256){
      length = 256;
    }else{
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
200004c0:	4669      	mov	r1, sp
200004c2:	f44f 7280 	mov.w	r2, #256	; 0x100
200004c6:	4638      	mov	r0, r7
  uint32_t srcAddr = Address;
  uint32_t size = Size;

  unsigned int jj =0;
  unsigned long length = 0;
  while(size > 0){
200004c8:	d01f      	beq.n	2000050a <dump_spi_image+0x8e>
    if(size >=256){
      length = 256;
    }else{
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
200004ca:	f005 f935 	bl	20005738 <FLASH_read>
    display_hex_values(img_buffer, length); // sizeof(img_buffer));  
200004ce:	4668      	mov	r0, sp
200004d0:	f44f 7180 	mov.w	r1, #256	; 0x100
200004d4:	f7ff ff60 	bl	20000398 <display_hex_values>
  uint32_t srcAddr = Address;
  uint32_t size = Size;

  unsigned int jj =0;
  unsigned long length = 0;
  while(size > 0){
200004d8:	f5b4 7480 	subs.w	r4, r4, #256	; 0x100
200004dc:	d015      	beq.n	2000050a <dump_spi_image+0x8e>
    if(size >=256){
      length = 256;
    }else{
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
200004de:	f44f 7280 	mov.w	r2, #256	; 0x100
    display_hex_values(img_buffer, length); // sizeof(img_buffer));  
    jj += length;
    size -= length;
200004e2:	18b7      	adds	r7, r6, r2
    }else{
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
    display_hex_values(img_buffer, length); // sizeof(img_buffer));  
    jj += length;
200004e4:	f50a 7380 	add.w	r3, sl, #256	; 0x100
    if(size >=256){
      length = 256;
    }else{
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
200004e8:	4630      	mov	r0, r6
    display_hex_values(img_buffer, length); // sizeof(img_buffer));  
    jj += length;
    size -= length;
200004ea:	18be      	adds	r6, r7, r2

  unsigned int jj =0;
  unsigned long length = 0;
  while(size > 0){

    if(size >=256){
200004ec:	2cff      	cmp	r4, #255	; 0xff
      length = 256;
    }else{
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
200004ee:	4669      	mov	r1, sp
    display_hex_values(img_buffer, length); // sizeof(img_buffer));  
    jj += length;
200004f0:	eb03 0a02 	add.w	sl, r3, r2

  unsigned int jj =0;
  unsigned long length = 0;
  while(size > 0){

    if(size >=256){
200004f4:	d8db      	bhi.n	200004ae <dump_spi_image+0x32>
      length = 256;
    }else{
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
200004f6:	eb08 0003 	add.w	r0, r8, r3
200004fa:	4669      	mov	r1, sp
200004fc:	4622      	mov	r2, r4
200004fe:	f005 f91b 	bl	20005738 <FLASH_read>
    display_hex_values(img_buffer, length); // sizeof(img_buffer));  
20000502:	4668      	mov	r0, sp
20000504:	4621      	mov	r1, r4
20000506:	f7ff ff47 	bl	20000398 <display_hex_values>
    jj += length;
    size -= length;
  }
}
2000050a:	b041      	add	sp, #260	; 0x104
2000050c:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    if(size >=256){
      length = 256;
    }else{
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
20000510:	4669      	mov	r1, sp
20000512:	f44f 7280 	mov.w	r2, #256	; 0x100
20000516:	4640      	mov	r0, r8
20000518:	f005 f90e 	bl	20005738 <FLASH_read>
    display_hex_values(img_buffer, length); // sizeof(img_buffer));  
2000051c:	4668      	mov	r0, sp
2000051e:	f44f 7180 	mov.w	r1, #256	; 0x100
20000522:	f7ff ff39 	bl	20000398 <display_hex_values>
  uint32_t srcAddr = Address;
  uint32_t size = Size;

  unsigned int jj =0;
  unsigned long length = 0;
  while(size > 0){
20000526:	f5b4 7480 	subs.w	r4, r4, #256	; 0x100
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
    display_hex_values(img_buffer, length); // sizeof(img_buffer));  
    jj += length;
    size -= length;
2000052a:	f107 06ff 	add.w	r6, r7, #255	; 0xff
    }else{
      length = size;
    }
    FLASH_read(srcAddr +jj-1, img_buffer, length);
    display_hex_values(img_buffer, length); // sizeof(img_buffer));  
    jj += length;
2000052e:	bf18      	it	ne
20000530:	f44f 7380 	movne.w	r3, #256	; 0x100
  uint32_t srcAddr = Address;
  uint32_t size = Size;

  unsigned int jj =0;
  unsigned long length = 0;
  while(size > 0){
20000534:	d1b1      	bne.n	2000049a <dump_spi_image+0x1e>
20000536:	e7e8      	b.n	2000050a <dump_spi_image+0x8e>

20000538 <copy_spi_image>:
}

/*============================================================
* Copy the SPI Image for u-boot
*/
void copy_spi_image(uint32_t Address, uint32_t Size){
20000538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000053c:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
20000540:	b083      	sub	sp, #12

  unsigned char *destAddr = (unsigned char *)0xA0000000;



  while(size > 0){
20000542:	460f      	mov	r7, r1
20000544:	2900      	cmp	r1, #0
20000546:	d07a      	beq.n	2000063e <copy_spi_image+0x106>

    for(ii=0; ii<length; ii++){
      *destAddr++ = img_buffer[ii];
    }
    
    if(size == UBOOT_DATA_SIZE){
20000548:	f246 4a4c 	movw	sl, #25676	; 0x644c

  unsigned char *destAddr = (unsigned char *)0xA0000000;



  while(size > 0){
2000054c:	f100 39ff 	add.w	r9, r0, #4294967295

    for(ii=0; ii<length; ii++){
      *destAddr++ = img_buffer[ii];
    }
    
    if(size == UBOOT_DATA_SIZE){
20000550:	f2c0 0a01 	movt	sl, #1

  unsigned char *destAddr = (unsigned char *)0xA0000000;



  while(size > 0){
20000554:	f04f 0800 	mov.w	r8, #0
20000558:	f04f 4520 	mov.w	r5, #2684354560	; 0xa0000000

    if(size >=1024){
2000055c:	f240 3bff 	movw	fp, #1023	; 0x3ff
      length = 1024;
    }else{
      length = size;
    }

    FLASH_read(srcAddr+jj-1, img_buffer, length);
20000560:	ac02      	add	r4, sp, #8



  while(size > 0){

    if(size >=1024){
20000562:	455f      	cmp	r7, fp
20000564:	bf94      	ite	ls
20000566:	463e      	movls	r6, r7
20000568:	f44f 6680 	movhi.w	r6, #1024	; 0x400
      length = 1024;
    }else{
      length = size;
    }

    FLASH_read(srcAddr+jj-1, img_buffer, length);
2000056c:	eb08 0009 	add.w	r0, r8, r9
20000570:	4621      	mov	r1, r4
20000572:	4632      	mov	r2, r6
20000574:	f005 f8e0 	bl	20005738 <FLASH_read>
20000578:	1e71      	subs	r1, r6, #1

    for(ii=0; ii<length; ii++){
2000057a:	2201      	movs	r2, #1
      *destAddr++ = img_buffer[ii];
2000057c:	7820      	ldrb	r0, [r4, #0]
2000057e:	462b      	mov	r3, r5
20000580:	4011      	ands	r1, r2
      length = size;
    }

    FLASH_read(srcAddr+jj-1, img_buffer, length);

    for(ii=0; ii<length; ii++){
20000582:	4296      	cmp	r6, r2
      *destAddr++ = img_buffer[ii];
20000584:	f803 0b01 	strb.w	r0, [r3], #1
      length = size;
    }

    FLASH_read(srcAddr+jj-1, img_buffer, length);

    for(ii=0; ii<length; ii++){
20000588:	d913      	bls.n	200005b2 <copy_spi_image+0x7a>
2000058a:	b129      	cbz	r1, 20000598 <copy_spi_image+0x60>
      *destAddr++ = img_buffer[ii];
2000058c:	5ca0      	ldrb	r0, [r4, r2]
2000058e:	3301      	adds	r3, #1
20000590:	54a8      	strb	r0, [r5, r2]
      length = size;
    }

    FLASH_read(srcAddr+jj-1, img_buffer, length);

    for(ii=0; ii<length; ii++){
20000592:	2202      	movs	r2, #2
20000594:	4296      	cmp	r6, r2
20000596:	d90c      	bls.n	200005b2 <copy_spi_image+0x7a>
      *destAddr++ = img_buffer[ii];
20000598:	f814 e002 	ldrb.w	lr, [r4, r2]
      length = size;
    }

    FLASH_read(srcAddr+jj-1, img_buffer, length);

    for(ii=0; ii<length; ii++){
2000059c:	1c51      	adds	r1, r2, #1
      *destAddr++ = img_buffer[ii];
2000059e:	f805 e002 	strb.w	lr, [r5, r2]
200005a2:	f814 c001 	ldrb.w	ip, [r4, r1]
      length = size;
    }

    FLASH_read(srcAddr+jj-1, img_buffer, length);

    for(ii=0; ii<length; ii++){
200005a6:	1c4a      	adds	r2, r1, #1
      *destAddr++ = img_buffer[ii];
200005a8:	3302      	adds	r3, #2
      length = size;
    }

    FLASH_read(srcAddr+jj-1, img_buffer, length);

    for(ii=0; ii<length; ii++){
200005aa:	4296      	cmp	r6, r2
      *destAddr++ = img_buffer[ii];
200005ac:	f805 c001 	strb.w	ip, [r5, r1]
      length = size;
    }

    FLASH_read(srcAddr+jj-1, img_buffer, length);

    for(ii=0; ii<length; ii++){
200005b0:	d8f2      	bhi.n	20000598 <copy_spi_image+0x60>
      *destAddr++ = img_buffer[ii];
    }
    
    if(size == UBOOT_DATA_SIZE){
200005b2:	4557      	cmp	r7, sl
200005b4:	d004      	beq.n	200005c0 <copy_spi_image+0x88>

  unsigned char *destAddr = (unsigned char *)0xA0000000;



  while(size > 0){
200005b6:	1bbf      	subs	r7, r7, r6
200005b8:	d041      	beq.n	2000063e <copy_spi_image+0x106>
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)" data of u-boot.bin from DDR (first 128 words)\r\n" );
      display_hex_values(destAddr-length, 128); 
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );    
    }
    jj += length;
200005ba:	44b0      	add	r8, r6
200005bc:	461d      	mov	r5, r3
200005be:	e7d0      	b.n	20000562 <copy_spi_image+0x2a>
    for(ii=0; ii<length; ii++){
      *destAddr++ = img_buffer[ii];
    }
    
    if(size == UBOOT_DATA_SIZE){
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)" data of u-boot.bin from SPI Flash (first 128 words)\r\n" );
200005c0:	f64c 106c 	movw	r0, #51564	; 0xc96c
200005c4:	f24b 5190 	movw	r1, #46480	; 0xb590
200005c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200005cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005d0:	9301      	str	r3, [sp, #4]
200005d2:	f000 feab 	bl	2000132c <MSS_UART_polled_tx_string>
      display_hex_values(img_buffer, 128); // sizeof(img_buffer));      
200005d6:	2180      	movs	r1, #128	; 0x80
200005d8:	4620      	mov	r0, r4
200005da:	f7ff fedd 	bl	20000398 <display_hex_values>
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
200005de:	f64c 106c 	movw	r0, #51564	; 0xc96c
200005e2:	f64b 7168 	movw	r1, #49000	; 0xbf68
200005e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005ea:	f2c2 0100 	movt	r1, #8192	; 0x2000
200005ee:	f000 fe9d 	bl	2000132c <MSS_UART_polled_tx_string>
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
200005f2:	f64c 106c 	movw	r0, #51564	; 0xc96c
200005f6:	f64b 7168 	movw	r1, #49000	; 0xbf68
200005fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005fe:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000602:	f000 fe93 	bl	2000132c <MSS_UART_polled_tx_string>
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)" data of u-boot.bin from DDR (first 128 words)\r\n" );
20000606:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000060a:	f24b 51c8 	movw	r1, #46536	; 0xb5c8
2000060e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000612:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000616:	f000 fe89 	bl	2000132c <MSS_UART_polled_tx_string>
      display_hex_values(destAddr-length, 128); 
2000061a:	9b01      	ldr	r3, [sp, #4]
2000061c:	2180      	movs	r1, #128	; 0x80
2000061e:	1b98      	subs	r0, r3, r6
20000620:	f7ff feba 	bl	20000398 <display_hex_values>
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );    
20000624:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000628:	f64b 7168 	movw	r1, #49000	; 0xbf68
2000062c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000630:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000634:	f000 fe7a 	bl	2000132c <MSS_UART_polled_tx_string>

  unsigned char *destAddr = (unsigned char *)0xA0000000;



  while(size > 0){
20000638:	1bbf      	subs	r7, r7, r6
      display_hex_values(img_buffer, 128); // sizeof(img_buffer));      
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)" data of u-boot.bin from DDR (first 128 words)\r\n" );
      display_hex_values(destAddr-length, 128); 
      MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n" );    
2000063a:	9b01      	ldr	r3, [sp, #4]

  unsigned char *destAddr = (unsigned char *)0xA0000000;



  while(size > 0){
2000063c:	d1bd      	bne.n	200005ba <copy_spi_image+0x82>
    }
    jj += length;
    size -= length;
  }
  
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t *)"copy_spi_image done \n\r ");
2000063e:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000642:	f24b 51fc 	movw	r1, #46588	; 0xb5fc
20000646:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000064a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000064e:	f000 fe6d 	bl	2000132c <MSS_UART_polled_tx_string>


}
20000652:	b003      	add	sp, #12
20000654:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20000658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000065c <press_any_key>:
}
  
/*============================================================
* press any key
*/
void press_any_key(void){
2000065c:	b510      	push	{r4, lr}
  uint8_t rx_size = 0;
  uint8_t rx_data = 0;
  
  MSS_UART_polled_tx_string(gp_my_uart, (const uint8_t *)"\r\nPress any key to continue...");
2000065e:	f64c 106c 	movw	r0, #51564	; 0xc96c
}
  
/*============================================================
* press any key
*/
void press_any_key(void){
20000662:	b082      	sub	sp, #8
  uint8_t rx_size = 0;
  uint8_t rx_data = 0;
  
  MSS_UART_polled_tx_string(gp_my_uart, (const uint8_t *)"\r\nPress any key to continue...");
20000664:	f24b 6114 	movw	r1, #46612	; 0xb614
/*============================================================
* press any key
*/
void press_any_key(void){
  uint8_t rx_size = 0;
  uint8_t rx_data = 0;
20000668:	ac02      	add	r4, sp, #8
2000066a:	2300      	movs	r3, #0
  
  MSS_UART_polled_tx_string(gp_my_uart, (const uint8_t *)"\r\nPress any key to continue...");
2000066c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000670:	f2c2 0100 	movt	r1, #8192	; 0x2000
/*============================================================
* press any key
*/
void press_any_key(void){
  uint8_t rx_size = 0;
  uint8_t rx_data = 0;
20000674:	f804 3d01 	strb.w	r3, [r4, #-1]!
  
  MSS_UART_polled_tx_string(gp_my_uart, (const uint8_t *)"\r\nPress any key to continue...");
20000678:	f000 fe58 	bl	2000132c <MSS_UART_polled_tx_string>
  do {
    rx_size = MSS_UART_get_rx(gp_my_uart, &rx_data,1);
2000067c:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000680:	2201      	movs	r2, #1
20000682:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000686:	4621      	mov	r1, r4
20000688:	f000 ff16 	bl	200014b8 <MSS_UART_get_rx>
  } while(rx_size == 0);
2000068c:	f010 0fff 	tst.w	r0, #255	; 0xff
20000690:	d0f4      	beq.n	2000067c <press_any_key+0x20>

  //MSS_UART_polled_tx_string(gp_my_uart, (const uint8_t *)"\r\n---------------------------------------------- \r\n" );
  //display_command();

  return;
}
20000692:	b002      	add	sp, #8
20000694:	bd10      	pop	{r4, pc}
20000696:	bf00      	nop

20000698 <action_menu>:


/*============================================================
* display for action menu (manual boot)
*/
void action_menu(void){
20000698:	b510      	push	{r4, lr}

/*============================================================
* display for command 
*/
static void display_command(void){
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\nEnter desired action to perform in the below mentioned sequence:\n\r");
2000069a:	f64c 106c 	movw	r0, #51564	; 0xc96c


/*============================================================
* display for action menu (manual boot)
*/
void action_menu(void){
2000069e:	b082      	sub	sp, #8

/*============================================================
* display for command 
*/
static void display_command(void){
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\nEnter desired action to perform in the below mentioned sequence:\n\r");
200006a0:	f24b 6134 	movw	r1, #46644	; 0xb634

/*============================================================
* display for action menu (manual boot)
*/
void action_menu(void){
  uint8_t rx_data = 0;
200006a4:	2300      	movs	r3, #0

/*============================================================
* display for command 
*/
static void display_command(void){
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\nEnter desired action to perform in the below mentioned sequence:\n\r");
200006a6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006aa:	f2c2 0100 	movt	r1, #8192	; 0x2000

/*============================================================
* display for action menu (manual boot)
*/
void action_menu(void){
  uint8_t rx_data = 0;
200006ae:	ac02      	add	r4, sp, #8
200006b0:	f804 3d01 	strb.w	r3, [r4, #-1]!

/*============================================================
* display for command 
*/
static void display_command(void){
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\nEnter desired action to perform in the below mentioned sequence:\n\r");
200006b4:	f000 fe3a 	bl	2000132c <MSS_UART_polled_tx_string>
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"1. dump the data from SPI \n\r");
200006b8:	f64c 106c 	movw	r0, #51564	; 0xc96c
200006bc:	f24b 617c 	movw	r1, #46716	; 0xb67c
200006c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200006c8:	f000 fe30 	bl	2000132c <MSS_UART_polled_tx_string>
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"2. execute spi_flash_bootloader \n\r");
200006cc:	f64c 106c 	movw	r0, #51564	; 0xc96c
200006d0:	f24b 619c 	movw	r1, #46748	; 0xb69c
200006d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006d8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200006dc:	f000 fe26 	bl	2000132c <MSS_UART_polled_tx_string>
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"3. authentication of firmware \n\r");
200006e0:	f64c 106c 	movw	r0, #51564	; 0xc96c
200006e4:	f24b 61c0 	movw	r1, #46784	; 0xb6c0
200006e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
200006f0:	f000 fe1c 	bl	2000132c <MSS_UART_polled_tx_string>
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"4. programming of firmware \n\r");
200006f4:	f64c 106c 	movw	r0, #51564	; 0xc96c
200006f8:	f24b 61e4 	movw	r1, #46820	; 0xb6e4
200006fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000700:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000704:	f000 fe12 	bl	2000132c <MSS_UART_polled_tx_string>
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"5. verify the firmware\n\r");
20000708:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000070c:	f24b 7104 	movw	r1, #46852	; 0xb704
20000710:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000714:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000718:	f000 fe08 	bl	2000132c <MSS_UART_polled_tx_string>
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"6. RESET \n\r");
2000071c:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000720:	f24b 7120 	movw	r1, #46880	; 0xb720
20000724:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000728:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000072c:	f000 fdfe 	bl	2000132c <MSS_UART_polled_tx_string>
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"7. IDLE \n\r");
20000730:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000734:	f24b 712c 	movw	r1, #46892	; 0xb72c
20000738:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000073c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000740:	f000 fdf4 	bl	2000132c <MSS_UART_polled_tx_string>
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"Enter valid selection [1-6]: \n\r");
20000744:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000748:	f24b 7138 	movw	r1, #46904	; 0xb738
2000074c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000750:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000754:	f000 fdea 	bl	2000132c <MSS_UART_polled_tx_string>
  uint8_t rx_data = 0;
  uint8_t rx_size = 0;

  display_command();

  MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\n Wait for command...");
20000758:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000075c:	f24b 7158 	movw	r1, #46936	; 0xb758
20000760:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000764:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000768:	f000 fde0 	bl	2000132c <MSS_UART_polled_tx_string>
  do{
    rx_size = MSS_UART_get_rx(gp_my_uart, &rx_data,1);
2000076c:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000770:	2201      	movs	r2, #1
20000772:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000776:	4621      	mov	r1, r4
20000778:	f000 fe9e 	bl	200014b8 <MSS_UART_get_rx>
  }while(rx_size ==0 );
2000077c:	f010 0fff 	tst.w	r0, #255	; 0xff
20000780:	d0f4      	beq.n	2000076c <action_menu+0xd4>

  if (((rx_data < '1') || (rx_data > '7' )) && rx_size != 0){
20000782:	f89d 0007 	ldrb.w	r0, [sp, #7]
20000786:	f1a0 0131 	sub.w	r1, r0, #49	; 0x31
2000078a:	b2ca      	uxtb	r2, r1
2000078c:	2a06      	cmp	r2, #6
    MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\nInvalid action.  Please try again...");
  }else if(rx_size != 0){
    action_code = rx_data;
2000078e:	bf9e      	ittt	ls
20000790:	f24c 129c 	movwls	r2, #49564	; 0xc19c
20000794:	f2c2 0200 	movtls	r2, #8192	; 0x2000
20000798:	7010      	strbls	r0, [r2, #0]
  MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\n Wait for command...");
  do{
    rx_size = MSS_UART_get_rx(gp_my_uart, &rx_data,1);
  }while(rx_size ==0 );

  if (((rx_data < '1') || (rx_data > '7' )) && rx_size != 0){
2000079a:	d801      	bhi.n	200007a0 <action_menu+0x108>
  }else if(rx_size != 0){
    action_code = rx_data;
  }else{
  }
  return ;
}
2000079c:	b002      	add	sp, #8
2000079e:	bd10      	pop	{r4, pc}
  do{
    rx_size = MSS_UART_get_rx(gp_my_uart, &rx_data,1);
  }while(rx_size ==0 );

  if (((rx_data < '1') || (rx_data > '7' )) && rx_size != 0){
    MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\nInvalid action.  Please try again...");
200007a0:	f64c 106c 	movw	r0, #51564	; 0xc96c
200007a4:	f24b 7170 	movw	r1, #46960	; 0xb770
200007a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200007b0:	f000 fdbc 	bl	2000132c <MSS_UART_polled_tx_string>
200007b4:	e7f2      	b.n	2000079c <action_menu+0x104>
200007b6:	bf00      	nop

200007b8 <spi_flash_bootloader>:
}

/*============================================================
* U-boot bootloader from SPI Flash 
*/
void spi_flash_bootloader(){
200007b8:	b508      	push	{r3, lr}

  uint32_t DELAY_LOAD_VALUE=5000000;
  SystemInit();
200007ba:	f005 fab5 	bl	20005d28 <SystemInit>
  delay(DELAY_LOAD_VALUE);
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t *)"SystemInit Re-done \n\r ");
200007be:	f64c 106c 	movw	r0, #51564	; 0xc96c
200007c2:	f24b 7198 	movw	r1, #47000	; 0xb798
200007c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007ca:	f2c2 0100 	movt	r1, #8192	; 0x2000
200007ce:	f000 fdad 	bl	2000132c <MSS_UART_polled_tx_string>

  /* First copy the u-boot.bin in DDR */
  copy_spi_image(UBOOT_DATA_ADDRESS, UBOOT_DATA_SIZE);
200007d2:	f246 414c 	movw	r1, #25676	; 0x644c
200007d6:	f2c0 0101 	movt	r1, #1
200007da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
200007de:	f7ff feab 	bl	20000538 <copy_spi_image>
  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t *)"copy the SPI data to DDR done\n\r ");
200007e2:	f64c 106c 	movw	r0, #51564	; 0xc96c
200007e6:	f24b 71b0 	movw	r1, #47024	; 0xb7b0
200007ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007ee:	f2c2 0100 	movt	r1, #8192	; 0x2000
200007f2:	f000 fd9b 	bl	2000132c <MSS_UART_polled_tx_string>

  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t *)"trying to booting the u-boot by remapping DDR space to 0x00000000 \n\r ");
200007f6:	f64c 106c 	movw	r0, #51564	; 0xc96c
200007fa:	f24b 71d4 	movw	r1, #47060	; 0xb7d4
200007fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000802:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000806:	f000 fd91 	bl	2000132c <MSS_UART_polled_tx_string>
  delay(DELAY_LOAD_VALUE);
  

  MSS_UART_disable_irq(gp_my_uart, MSS_UART_RBF_IRQ );
2000080a:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000080e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000812:	2101      	movs	r1, #1
20000814:	f000 fede 	bl	200015d4 <MSS_UART_disable_irq>
  int * address = (int *)0x00000004;  //pointer to reset handler of application 
  __set_MSP(*(int*)0xA0000000); //set the stack pointer to that of the application
20000818:	f04f 4020 	mov.w	r0, #2684354560	; 0xa0000000
2000081c:	6803      	ldr	r3, [r0, #0]

    \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) );
2000081e:	f383 8808 	msr	MSP, r3
  *(volatile uint32_t *)(0x40038008) = 0x1;  //Remapping DDR address space to 0x00000000 
20000822:	f248 0108 	movw	r1, #32776	; 0x8008
20000826:	f2c4 0103 	movt	r1, #16387	; 0x4003
2000082a:	2201      	movs	r2, #1
  ((void (*)())(*address))(); // pointer recast as function pointer and the dereferenced/called 
2000082c:	2004      	movs	r0, #4
  

  MSS_UART_disable_irq(gp_my_uart, MSS_UART_RBF_IRQ );
  int * address = (int *)0x00000004;  //pointer to reset handler of application 
  __set_MSP(*(int*)0xA0000000); //set the stack pointer to that of the application
  *(volatile uint32_t *)(0x40038008) = 0x1;  //Remapping DDR address space to 0x00000000 
2000082e:	600a      	str	r2, [r1, #0]
  ((void (*)())(*address))(); // pointer recast as function pointer and the dereferenced/called 
20000830:	6803      	ldr	r3, [r0, #0]
20000832:	4798      	blx	r3
20000834:	e7fe      	b.n	20000834 <spi_flash_bootloader+0x7c>
20000836:	bf00      	nop

20000838 <isp_completion_handler>:
    return 0;
}


void isp_completion_handler(uint32_t value)
{
20000838:	b570      	push	{r4, r5, r6, lr}
  uint8_t value_text[50];
  uint32_t text_size;

  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\nExit status = ");
2000083a:	f64c 146c 	movw	r4, #51564	; 0xc96c
    return 0;
}


void isp_completion_handler(uint32_t value)
{
2000083e:	b08e      	sub	sp, #56	; 0x38
  uint8_t value_text[50];
  uint32_t text_size;

  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\nExit status = ");
20000840:	f2c2 0400 	movt	r4, #8192	; 0x2000
20000844:	f64b 011c 	movw	r1, #47132	; 0xb81c
    return 0;
}


void isp_completion_handler(uint32_t value)
{
20000848:	4605      	mov	r5, r0
  uint8_t value_text[50];
  uint32_t text_size;

  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\nExit status = ");
2000084a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000084e:	4620      	mov	r0, r4
  text_size = int_to_hex_int(value, value_text, 8);
20000850:	ae01      	add	r6, sp, #4
void isp_completion_handler(uint32_t value)
{
  uint8_t value_text[50];
  uint32_t text_size;

  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\nExit status = ");
20000852:	f000 fd6b 	bl	2000132c <MSS_UART_polled_tx_string>
  text_size = int_to_hex_int(value, value_text, 8);
20000856:	4631      	mov	r1, r6
20000858:	2208      	movs	r2, #8
2000085a:	4628      	mov	r0, r5
2000085c:	f7ff fd60 	bl	20000320 <int_to_hex_int>
  MSS_UART_polled_tx (gp_my_uart, value_text, text_size);
20000860:	4631      	mov	r1, r6
{
  uint8_t value_text[50];
  uint32_t text_size;

  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\nExit status = ");
  text_size = int_to_hex_int(value, value_text, 8);
20000862:	4602      	mov	r2, r0
  MSS_UART_polled_tx (gp_my_uart, value_text, text_size);
20000864:	4620      	mov	r0, r4
20000866:	f000 fcfb 	bl	20001260 <MSS_UART_polled_tx>

  g_error_flag = value;
2000086a:	f24c 139c 	movw	r3, #49564	; 0xc19c
2000086e:	f2c2 0300 	movt	r3, #8192	; 0x2000
  g_isp_operation_busy = 0;
20000872:	2200      	movs	r2, #0
20000874:	721a      	strb	r2, [r3, #8]

  MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\nExit status = ");
  text_size = int_to_hex_int(value, value_text, 8);
  MSS_UART_polled_tx (gp_my_uart, value_text, text_size);

  g_error_flag = value;
20000876:	605d      	str	r5, [r3, #4]
  g_isp_operation_busy = 0;
  
}
20000878:	b00e      	add	sp, #56	; 0x38
2000087a:	bd70      	pop	{r4, r5, r6, pc}

2000087c <sys_services_event_handler>:

/*
 * System Services event handler
 * */
static void sys_services_event_handler(uint8_t opcode, uint8_t response)
{
2000087c:	b500      	push	{lr}
   // volatile uint32_t inc;
  uint8_t manufacturer_id = 0;
2000087e:	2300      	movs	r3, #0

/*
 * System Services event handler
 * */
static void sys_services_event_handler(uint8_t opcode, uint8_t response)
{
20000880:	b083      	sub	sp, #12
   // volatile uint32_t inc;
  uint8_t manufacturer_id = 0;
  uint8_t device_id = 0;
  uint32_t DELAY_LOAD_VALUE=5000000;
  if(FLASH_FREEZE_SHUTDOWN_OPCODE == opcode)
20000882:	28e0      	cmp	r0, #224	; 0xe0
 * */
static void sys_services_event_handler(uint8_t opcode, uint8_t response)
{
   // volatile uint32_t inc;
  uint8_t manufacturer_id = 0;
  uint8_t device_id = 0;
20000884:	f88d 3006 	strb.w	r3, [sp, #6]
 * System Services event handler
 * */
static void sys_services_event_handler(uint8_t opcode, uint8_t response)
{
   // volatile uint32_t inc;
  uint8_t manufacturer_id = 0;
20000888:	f88d 3007 	strb.w	r3, [sp, #7]
  uint8_t device_id = 0;
  uint32_t DELAY_LOAD_VALUE=5000000;
  if(FLASH_FREEZE_SHUTDOWN_OPCODE == opcode)
2000088c:	d034      	beq.n	200008f8 <sys_services_event_handler+0x7c>
	MSS_UART_polled_tx_string(gp_my_uart, (uint8_t *)"\r\n Correct SPI Flash device IDs \r\n");
      }

      
    }
  else if(FLASH_FREEZE_EXIT_OPCODE == opcode)
2000088e:	28e1      	cmp	r0, #225	; 0xe1
20000890:	d001      	beq.n	20000896 <sys_services_event_handler+0x1a>
      }else{
	MSS_UART_polled_tx_string(gp_my_uart, (uint8_t *)"\r\n Correct SPI Flash device IDs \r\n");
      }
    }

}
20000892:	b003      	add	sp, #12
20000894:	bd00      	pop	{pc}
      
      /* Delay */
      delay(DELAY_LOAD_VALUE);

      /* Re-initialize the UART. */
      MSS_UART_init(gp_my_uart,
20000896:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000089a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000089e:	2203      	movs	r2, #3
200008a0:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
200008a4:	f002 f87a 	bl	2000299c <MSS_UART_init>
		    MSS_UART_115200_BAUD,
		    MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r Exit Flash*Freeze, UART driver is re-initialized \n\r ");
200008a8:	f64c 106c 	movw	r0, #51564	; 0xc96c
200008ac:	f64b 01bc 	movw	r1, #47292	; 0xb8bc
200008b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008b4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200008b8:	f000 fd38 	bl	2000132c <MSS_UART_polled_tx_string>
      
      /* Re-init flash driver */
      FLASH_init(4);
200008bc:	2004      	movs	r0, #4
200008be:	f005 f88d 	bl	200059dc <FLASH_init>
      FLASH_global_unprotect();
200008c2:	f004 ff0b 	bl	200056dc <FLASH_global_unprotect>
      FLASH_read_device_id(&manufacturer_id, &device_id);
200008c6:	f10d 0007 	add.w	r0, sp, #7
200008ca:	f10d 0106 	add.w	r1, sp, #6
200008ce:	f004 ff65 	bl	2000579c <FLASH_read_device_id>
      if ((manufacturer_id != FLASH_MANUFACTURER_ID) || (device_id != FLASH_DEVICE_ID)){
200008d2:	f89d 0007 	ldrb.w	r0, [sp, #7]
200008d6:	28ef      	cmp	r0, #239	; 0xef
200008d8:	d103      	bne.n	200008e2 <sys_services_event_handler+0x66>
200008da:	f89d 1006 	ldrb.w	r1, [sp, #6]
200008de:	2940      	cmp	r1, #64	; 0x40
200008e0:	d01f      	beq.n	20000922 <sys_services_event_handler+0xa6>
	MSS_UART_polled_tx_string(gp_my_uart, (uint8_t *) "\r\n Wrong SPI Flash device ID \r\n");
200008e2:	f64c 106c 	movw	r0, #51564	; 0xc96c
200008e6:	f64b 0178 	movw	r1, #47224	; 0xb878
200008ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008ee:	f2c2 0100 	movt	r1, #8192	; 0x2000
200008f2:	f000 fd1b 	bl	2000132c <MSS_UART_polled_tx_string>
      
      /* Re-init flash driver */
      FLASH_init(4);
      FLASH_global_unprotect();
      FLASH_read_device_id(&manufacturer_id, &device_id);
      if ((manufacturer_id != FLASH_MANUFACTURER_ID) || (device_id != FLASH_DEVICE_ID)){
200008f6:	e7cc      	b.n	20000892 <sys_services_event_handler+0x16>
      /* Delay */
      delay(DELAY_LOAD_VALUE);
      
      
      /* Re-initialize the UART. */
      MSS_UART_init(gp_my_uart,
200008f8:	f64c 106c 	movw	r0, #51564	; 0xc96c
200008fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000900:	2203      	movs	r2, #3
20000902:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20000906:	f002 f849 	bl	2000299c <MSS_UART_init>
		    MSS_UART_115200_BAUD,
		    MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r Entered Flash*Freeze, UART and Flash drivers are re-initialized \n\r ");
2000090a:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000090e:	f64b 0130 	movw	r1, #47152	; 0xb830
20000912:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000916:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000091a:	f000 fd07 	bl	2000132c <MSS_UART_polled_tx_string>

      /* Re-init flash driver */
      FLASH_init(5);
2000091e:	2005      	movs	r0, #5
20000920:	e7cd      	b.n	200008be <sys_services_event_handler+0x42>
      FLASH_global_unprotect();
      FLASH_read_device_id(&manufacturer_id, &device_id);
      if ((manufacturer_id != FLASH_MANUFACTURER_ID) || (device_id != FLASH_DEVICE_ID)){
	MSS_UART_polled_tx_string(gp_my_uart, (uint8_t *) "\r\n Wrong SPI Flash device ID \r\n");
      }else{
	MSS_UART_polled_tx_string(gp_my_uart, (uint8_t *)"\r\n Correct SPI Flash device IDs \r\n");
20000922:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000926:	f64b 0198 	movw	r1, #47256	; 0xb898
2000092a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000092e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000932:	f000 fcfb 	bl	2000132c <MSS_UART_polled_tx_string>
20000936:	e7ac      	b.n	20000892 <sys_services_event_handler+0x16>

20000938 <main>:
---------------------------------------------------------------------\r\n";
/***************************************************************************//**
 * main function.
 */
int main()
{
20000938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint8_t do_programming = 0;
    uint8_t manual_boot = 0;



    g_result[0] = 0;
2000093c:	f24c 65d4 	movw	r5, #50900	; 0xc6d4
20000940:	f2c2 0500 	movt	r5, #8192	; 0x2000
/***************************************************************************//**
 * main function.
 */
int main()
{
    volatile uint32_t errors = 0;
20000944:	2400      	movs	r4, #0
    uint8_t do_programming = 0;
    uint8_t manual_boot = 0;



    g_result[0] = 0;
20000946:	462e      	mov	r6, r5
---------------------------------------------------------------------\r\n";
/***************************************************************************//**
 * main function.
 */
int main()
{
20000948:	b095      	sub	sp, #84	; 0x54
    uint8_t do_programming = 0;
    uint8_t manual_boot = 0;



    g_result[0] = 0;
2000094a:	f806 4b04 	strb.w	r4, [r6], #4
/***************************************************************************//**
 * main function.
 */
int main()
{
    volatile uint32_t errors = 0;
2000094e:	9410      	str	r4, [sp, #64]	; 0x40
    uint32_t address = 0;
    uint16_t loop_count;
    uint8_t i;
    uint8_t manufacturer_id = 0;
20000950:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
    uint8_t device_id = 0;
20000954:	f88d 404e 	strb.w	r4, [sp, #78]	; 0x4e



    g_result[0] = 0;

    SystemInit(); //including DDR Configurations
20000958:	f005 f9e6 	bl	20005d28 <SystemInit>


    /* Disable Watchdog */
    SYSREG->WDOG_CR = 0x00000000;
2000095c:	f248 0300 	movw	r3, #32768	; 0x8000
20000960:	f2c4 0303 	movt	r3, #16387	; 0x4003
    MSS_UART_init(gp_my_uart,
20000964:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000968:	2203      	movs	r2, #3

    SystemInit(); //including DDR Configurations


    /* Disable Watchdog */
    SYSREG->WDOG_CR = 0x00000000;
2000096a:	66dc      	str	r4, [r3, #108]	; 0x6c
    MSS_UART_init(gp_my_uart,
2000096c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000970:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20000974:	f002 f812 	bl	2000299c <MSS_UART_init>
                       MSS_UART_115200_BAUD,
                       MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
    MSS_UART_polled_tx_string(gp_my_uart, g_greeting_msg);
20000978:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000097c:	f24b 31d0 	movw	r1, #46032	; 0xb3d0
20000980:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000984:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000988:	f000 fcd0 	bl	2000132c <MSS_UART_polled_tx_string>
2000098c:	f505 7282 	add.w	r2, r5, #260	; 0x104
     * Initialize the write and read Buffers
    */
    for(loop_count = 0; loop_count <(BUFFER_A_SIZE); loop_count++)
    {
        g_flash_wr_buf[loop_count] = loop_count;
        g_flash_rd_buf[loop_count] = 0x00;
20000990:	4621      	mov	r1, r4
20000992:	1c63      	adds	r3, r4, #1
    /*--------------------------------------------------------------------------
     * Initialize the write and read Buffers
    */
    for(loop_count = 0; loop_count <(BUFFER_A_SIZE); loop_count++)
    {
        g_flash_wr_buf[loop_count] = loop_count;
20000994:	5534      	strb	r4, [r6, r4]
        g_flash_rd_buf[loop_count] = 0x00;
20000996:	5511      	strb	r1, [r2, r4]
20000998:	1c5c      	adds	r4, r3, #1
2000099a:	2700      	movs	r7, #0
    MSS_UART_polled_tx_string(gp_my_uart, g_greeting_msg);

    /*--------------------------------------------------------------------------
     * Initialize the write and read Buffers
    */
    for(loop_count = 0; loop_count <(BUFFER_A_SIZE); loop_count++)
2000099c:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
    {
        g_flash_wr_buf[loop_count] = loop_count;
200009a0:	54f3      	strb	r3, [r6, r3]
        g_flash_rd_buf[loop_count] = 0x00;
200009a2:	54d7      	strb	r7, [r2, r3]
    MSS_UART_polled_tx_string(gp_my_uart, g_greeting_msg);

    /*--------------------------------------------------------------------------
     * Initialize the write and read Buffers
    */
    for(loop_count = 0; loop_count <(BUFFER_A_SIZE); loop_count++)
200009a4:	d1f5      	bne.n	20000992 <main+0x5a>
        g_flash_wr_buf[loop_count] = loop_count;
        g_flash_rd_buf[loop_count] = 0x00;
    }

    uint32_t clock_setting[2];
    clock_setting[0] = SYSREG->MSSDDR_FACC1_CR;
200009a6:	f248 0100 	movw	r1, #32768	; 0x8000
200009aa:	f2c4 0103 	movt	r1, #16387	; 0x4003
200009ae:	f8d1 2098 	ldr.w	r2, [r1, #152]	; 0x98
    clock_setting[1] = 0x0;
    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r reading MSSDDR_FACC1_CR register ... \n\r ");
200009b2:	f64c 106c 	movw	r0, #51564	; 0xc96c
200009b6:	f64b 01f8 	movw	r1, #47352	; 0xb8f8
200009ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009be:	f2c2 0100 	movt	r1, #8192	; 0x2000
    display_hex_values(clock_setting, sizeof(clock_setting));
200009c2:	f10d 0838 	add.w	r8, sp, #56	; 0x38
        g_flash_wr_buf[loop_count] = loop_count;
        g_flash_rd_buf[loop_count] = 0x00;
    }

    uint32_t clock_setting[2];
    clock_setting[0] = SYSREG->MSSDDR_FACC1_CR;
200009c6:	920e      	str	r2, [sp, #56]	; 0x38
    clock_setting[1] = 0x0;
200009c8:	970f      	str	r7, [sp, #60]	; 0x3c
    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r reading MSSDDR_FACC1_CR register ... \n\r ");
200009ca:	f000 fcaf 	bl	2000132c <MSS_UART_polled_tx_string>
    display_hex_values(clock_setting, sizeof(clock_setting));
200009ce:	4640      	mov	r0, r8
200009d0:	2108      	movs	r1, #8
200009d2:	f7ff fce1 	bl	20000398 <display_hex_values>
    MSS_UART_polled_tx_string(gp_my_uart,
200009d6:	f64c 106c 	movw	r0, #51564	; 0xc96c
200009da:	f64b 7168 	movw	r1, #49000	; 0xbf68
200009de:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009e2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200009e6:	f000 fca1 	bl	2000132c <MSS_UART_polled_tx_string>
     * select auto-boot or manual boot 
     * auto-boot: bootloader --> (ISP --> reset if version number is different) --> uboot
     * manual-boot: selectable of each sequence (ISP(1), reset(2), u-boot(3))
    */

    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r Waiting for uart interrupt to do manual boot... \n\r ");
200009ea:	f64c 106c 	movw	r0, #51564	; 0xc96c
200009ee:	f64b 1128 	movw	r1, #47400	; 0xb928
200009f2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009f6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200009fa:	f000 fc97 	bl	2000132c <MSS_UART_polled_tx_string>
    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r (please wait 10 secs in case of auto-boot...\n\r ");
200009fe:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000a02:	f64b 1160 	movw	r1, #47456	; 0xb960
20000a06:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a0a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000a0e:	f000 fc8d 	bl	2000132c <MSS_UART_polled_tx_string>
    for(i=0;i<10;i++){
      time = DELAY_LOAD_VALUE;
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)".");
20000a12:	f64c 166c 	movw	r6, #51564	; 0xc96c
     * auto-boot: bootloader --> (ISP --> reset if version number is different) --> uboot
     * manual-boot: selectable of each sequence (ISP(1), reset(2), u-boot(3))
    */

    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r Waiting for uart interrupt to do manual boot... \n\r ");
    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r (please wait 10 secs in case of auto-boot...\n\r ");
20000a16:	463c      	mov	r4, r7
    for(i=0;i<10;i++){
      time = DELAY_LOAD_VALUE;
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)".");
20000a18:	f2c2 0600 	movt	r6, #8192	; 0x2000
20000a1c:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000a20:	f64b 1194 	movw	r1, #47508	; 0xb994
20000a24:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a28:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000a2c:	f000 fc7e 	bl	2000132c <MSS_UART_polled_tx_string>
      while(abort==0 && time>0){
20000a30:	b9af      	cbnz	r7, 20000a5e <main+0x126>
	if((g_mss_uart1.hw_reg->LSR & 0x1) !=0){
20000a32:	6831      	ldr	r1, [r6, #0]
20000a34:	7d0b      	ldrb	r3, [r1, #20]
20000a36:	f013 0f01 	tst.w	r3, #1
20000a3a:	bf04      	itt	eq
20000a3c:	f644 3340 	movweq	r3, #19264	; 0x4b40
20000a40:	f2c0 034c 	movteq	r3, #76	; 0x4c
20000a44:	d005      	beq.n	20000a52 <main+0x11a>
20000a46:	e0d3      	b.n	20000bf0 <main+0x2b8>
20000a48:	7d0f      	ldrb	r7, [r1, #20]
20000a4a:	f017 0f01 	tst.w	r7, #1
20000a4e:	f040 80cf 	bne.w	20000bf0 <main+0x2b8>
    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r Waiting for uart interrupt to do manual boot... \n\r ");
    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r (please wait 10 secs in case of auto-boot...\n\r ");
    for(i=0;i<10;i++){
      time = DELAY_LOAD_VALUE;
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)".");
      while(abort==0 && time>0){
20000a52:	3b01      	subs	r3, #1
20000a54:	bf0c      	ite	eq
20000a56:	2700      	moveq	r7, #0
20000a58:	2701      	movne	r7, #1
20000a5a:	2f00      	cmp	r7, #0
20000a5c:	d1f4      	bne.n	20000a48 <main+0x110>
20000a5e:	3401      	adds	r4, #1
     * manual-boot: selectable of each sequence (ISP(1), reset(2), u-boot(3))
    */

    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r Waiting for uart interrupt to do manual boot... \n\r ");
    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r (please wait 10 secs in case of auto-boot...\n\r ");
    for(i=0;i<10;i++){
20000a60:	2c0a      	cmp	r4, #10
20000a62:	d1db      	bne.n	20000a1c <main+0xe4>
	}
	--time;
      }
    }

    if(abort==0){
20000a64:	2f00      	cmp	r7, #0
20000a66:	f000 8325 	beq.w	200010b4 <main+0x77c>
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r autoboot is selected \n\r ");
      manual_boot = 0;
    }else if(abort==1){
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r manual boot is selected \n\r ");
20000a6a:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000a6e:	f64b 11b8 	movw	r1, #47544	; 0xb9b8
20000a72:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a76:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000a7a:	f000 fc57 	bl	2000132c <MSS_UART_polled_tx_string>
20000a7e:	2701      	movs	r7, #1
    }

    /*--------------------------------------------------------------------------
     * Flash Driver Initialization
    */
    FLASH_init(4);
20000a80:	2004      	movs	r0, #4
20000a82:	f004 ffab 	bl	200059dc <FLASH_init>
    FLASH_global_unprotect();
20000a86:	f004 fe29 	bl	200056dc <FLASH_global_unprotect>
    FLASH_erase_4k_block(SPI_WRITE_ADDR_BASE);
20000a8a:	f44f 00e0 	mov.w	r0, #7340032	; 0x700000
20000a8e:	f004 fdc1 	bl	20005614 <FLASH_erase_4k_block>
    /*--------------------------------------------------------------------------
     * Check SPI Flash part manufacturer and device ID.
    */
    FLASH_read_device_id(&manufacturer_id, &device_id);
20000a92:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
20000a96:	f10d 014e 	add.w	r1, sp, #78	; 0x4e
20000a9a:	f004 fe7f 	bl	2000579c <FLASH_read_device_id>
    if ((manufacturer_id != FLASH_MANUFACTURER_ID) || (device_id != FLASH_DEVICE_ID)){
20000a9e:	f89d 404f 	ldrb.w	r4, [sp, #79]	; 0x4f
20000aa2:	2cef      	cmp	r4, #239	; 0xef
20000aa4:	d104      	bne.n	20000ab0 <main+0x178>
20000aa6:	f89d 604e 	ldrb.w	r6, [sp, #78]	; 0x4e
20000aaa:	2e40      	cmp	r6, #64	; 0x40
20000aac:	f000 8319 	beq.w	200010e2 <main+0x7aa>
      ++errors;
20000ab0:	9a10      	ldr	r2, [sp, #64]	; 0x40
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t *) "\r\n Wrong SPI Flash device ID \r\n");
20000ab2:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000ab6:	f64b 0178 	movw	r1, #47224	; 0xb878
    /*--------------------------------------------------------------------------
     * Check SPI Flash part manufacturer and device ID.
    */
    FLASH_read_device_id(&manufacturer_id, &device_id);
    if ((manufacturer_id != FLASH_MANUFACTURER_ID) || (device_id != FLASH_DEVICE_ID)){
      ++errors;
20000aba:	1c53      	adds	r3, r2, #1
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t *) "\r\n Wrong SPI Flash device ID \r\n");
20000abc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ac0:	f2c2 0100 	movt	r1, #8192	; 0x2000
    /*--------------------------------------------------------------------------
     * Check SPI Flash part manufacturer and device ID.
    */
    FLASH_read_device_id(&manufacturer_id, &device_id);
    if ((manufacturer_id != FLASH_MANUFACTURER_ID) || (device_id != FLASH_DEVICE_ID)){
      ++errors;
20000ac4:	9310      	str	r3, [sp, #64]	; 0x40
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t *) "\r\n Wrong SPI Flash device ID \r\n");
20000ac6:	f000 fc31 	bl	2000132c <MSS_UART_polled_tx_string>


    /*----------------------------------------------------------------------------
     * design version from firmware 
     */
    MSS_SYS_init(sys_services_event_handler);
20000aca:	f640 007d 	movw	r0, #2173	; 0x87d
20000ace:	f2c2 0000 	movt	r0, #8192	; 0x2000
    status = MSS_SYS_get_design_version(design_version_mss);
20000ad2:	ae13      	add	r6, sp, #76	; 0x4c


    /*----------------------------------------------------------------------------
     * design version from firmware 
     */
    MSS_SYS_init(sys_services_event_handler);
20000ad4:	f004 f92c 	bl	20004d30 <MSS_SYS_init>
    status = MSS_SYS_get_design_version(design_version_mss);
20000ad8:	4630      	mov	r0, r6
20000ada:	f003 ffbb 	bl	20004a54 <MSS_SYS_get_design_version>
    if(MSS_SYS_SUCCESS == status){
20000ade:	4604      	mov	r4, r0
20000ae0:	2800      	cmp	r0, #0
20000ae2:	f040 81ac 	bne.w	20000e3e <main+0x506>
      MSS_UART_polled_tx_string(gp_my_uart,
20000ae6:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000aea:	f64b 11d8 	movw	r1, #47576	; 0xb9d8
20000aee:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000af2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000af6:	f000 fc19 	bl	2000132c <MSS_UART_polled_tx_string>
				(const uint8_t*)"Design version (install in the fabric) : ");
      display_hex_values(design_version_mss, sizeof(design_version_mss));
20000afa:	4630      	mov	r0, r6
20000afc:	2102      	movs	r1, #2
20000afe:	f7ff fc4b 	bl	20000398 <display_hex_values>
      MSS_UART_polled_tx_string(gp_my_uart,
20000b02:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000b06:	f64b 7168 	movw	r1, #49000	; 0xbf68
20000b0a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b0e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000b12:	f000 fc0b 	bl	2000132c <MSS_UART_polled_tx_string>
    }

    /*----------------------------------------------------------------------------
     * design version from spi flash 
    */
    FLASH_read(SPI_DATA_ADDR + VERSION_ID_ADDR -1, design_version_spi, 2);
20000b16:	f10d 0b44 	add.w	fp, sp, #68	; 0x44
20000b1a:	f240 107c 	movw	r0, #380	; 0x17c
20000b1e:	2202      	movs	r2, #2
20000b20:	f2c0 0020 	movt	r0, #32
20000b24:	4659      	mov	r1, fp
20000b26:	f004 fe07 	bl	20005738 <FLASH_read>
    MSS_UART_polled_tx_string(gp_my_uart,
20000b2a:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000b2e:	f64b 2150 	movw	r1, #47696	; 0xba50
20000b32:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000b36:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b3a:	f000 fbf7 	bl	2000132c <MSS_UART_polled_tx_string>
			      (const uint8_t*)"Design version (install in the SPI Flash) : ");
    display_hex_values(design_version_spi, sizeof(design_version_spi));
20000b3e:	2102      	movs	r1, #2
20000b40:	4658      	mov	r0, fp
20000b42:	f7ff fc29 	bl	20000398 <display_hex_values>
    MSS_UART_polled_tx_string(gp_my_uart,
20000b46:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000b4a:	f64b 7168 	movw	r1, #49000	; 0xbf68
20000b4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b52:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000b56:	f000 fbe9 	bl	2000132c <MSS_UART_polled_tx_string>


    /*----------------------------------------------------------------------------
     * write this information in the SPI Flash
     */
    FLASH_program(SPI_WRITE_ADDR_BASE+VERSION_OLD_ADDR, design_version_mss, sizeof(design_version_mss));
20000b5a:	f240 0006 	movw	r0, #6
20000b5e:	2202      	movs	r2, #2
20000b60:	f2c0 0070 	movt	r0, #112	; 0x70
20000b64:	4631      	mov	r1, r6
20000b66:	f004 fe9b 	bl	200058a0 <FLASH_program>
    FLASH_program(SPI_WRITE_ADDR_BASE+VERSION_SPI_ADDR, design_version_spi, sizeof(design_version_spi));
20000b6a:	f240 0004 	movw	r0, #4
20000b6e:	2202      	movs	r2, #2
20000b70:	f2c0 0070 	movt	r0, #112	; 0x70
20000b74:	4659      	mov	r1, fp
20000b76:	f004 fe93 	bl	200058a0 <FLASH_program>
    
    /*----------------------------------------------------------------------------
     * judge whether the programming will be executed or not....
    */
    if(design_version_mss[0]==design_version_spi[0]){
20000b7a:	f89d 904c 	ldrb.w	r9, [sp, #76]	; 0x4c
20000b7e:	f89d a044 	ldrb.w	sl, [sp, #68]	; 0x44
20000b82:	45d1      	cmp	r9, sl
20000b84:	f000 82a1 	beq.w	200010ca <main+0x792>
20000b88:	2601      	movs	r6, #1
      do_programming = 0;
    }else{
      do_programming = 1;
    }

    if(manual_boot==0){
20000b8a:	2f00      	cmp	r7, #0
20000b8c:	f000 816f 	beq.w	20000e6e <main+0x536>
20000b90:	f24c 149c 	movw	r4, #49564	; 0xc19c
					(const uint8_t*)"Error - MSS memory access error \r\n.");
	    }
	  }
          FLASH_program(SPI_WRITE_ADDR_BASE+VERSION_NEW_ADDR,design_version_mss_new, sizeof(design_version_mss_new));

	  clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
20000b94:	f248 0600 	movw	r6, #32768	; 0x8000

	  press_any_key();
	  break;
	case CMD_RESET:
	  delay(DELAY_LOAD_VALUE);
	  AIRCR->AIRCR_Bits = 0x05FA0004u;
20000b98:	f64e 5a0c 	movw	sl, #60684	; 0xed0c
20000b9c:	f240 0904 	movw	r9, #4
20000ba0:	f2c2 0400 	movt	r4, #8192	; 0x2000
					(const uint8_t*)"Error - MSS memory access error \r\n.");
	    }
	  }
          FLASH_program(SPI_WRITE_ADDR_BASE+VERSION_NEW_ADDR,design_version_mss_new, sizeof(design_version_mss_new));

	  clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
20000ba4:	f2c4 0603 	movt	r6, #16387	; 0x4003

	  press_any_key();
	  break;
	case CMD_RESET:
	  delay(DELAY_LOAD_VALUE);
	  AIRCR->AIRCR_Bits = 0x05FA0004u;
20000ba8:	f2ce 0a00 	movt	sl, #57344	; 0xe000
20000bac:	f2c0 59fa 	movt	r9, #1530	; 0x5fa
20000bb0:	af12      	add	r7, sp, #72	; 0x48
      }	
      ///next step is to boot the u-boot
      spi_flash_bootloader();
    }else if(manual_boot == 1){
      while(1){
	action_menu();
20000bb2:	f7ff fd71 	bl	20000698 <action_menu>
	MSS_SYS_init(sys_services_event_handler);
20000bb6:	f640 007d 	movw	r0, #2173	; 0x87d
20000bba:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000bbe:	f004 f8b7 	bl	20004d30 <MSS_SYS_init>
	
	switch (action_code){
20000bc2:	7823      	ldrb	r3, [r4, #0]
20000bc4:	3b31      	subs	r3, #49	; 0x31
20000bc6:	2b06      	cmp	r3, #6
20000bc8:	f200 8110 	bhi.w	20000dec <main+0x4b4>
20000bcc:	a201      	add	r2, pc, #4	; (adr r2, 20000bd4 <main+0x29c>)
20000bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000bd2:	bf00      	nop
20000bd4:	20000dcf 	.word	0x20000dcf
20000bd8:	20000db7 	.word	0x20000db7
20000bdc:	20000d75 	.word	0x20000d75
20000be0:	20000d33 	.word	0x20000d33
20000be4:	20000bf5 	.word	0x20000bf5
20000be8:	20000e07 	.word	0x20000e07
20000bec:	20000bb3 	.word	0x20000bb3
    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r Waiting for uart interrupt to do manual boot... \n\r ");
    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r (please wait 10 secs in case of auto-boot...\n\r ");
    for(i=0;i<10;i++){
      time = DELAY_LOAD_VALUE;
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)".");
      while(abort==0 && time>0){
20000bf0:	2701      	movs	r7, #1
20000bf2:	e734      	b.n	20000a5e <main+0x126>
	  while(g_isp_operation_busy) {;}
	  delay(DELAY_LOAD_VALUE);
	  press_any_key();
	  break;
	case CMD_VERIFY:
	  MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\nPerforming verification.  Please wait...\r\n");
20000bf4:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000bf8:	f64b 41e4 	movw	r1, #48356	; 0xbce4
20000bfc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c00:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000c04:	f000 fb92 	bl	2000132c <MSS_UART_polled_tx_string>
	  delay(DELAY_LOAD_VALUE);
	  g_isp_operation_busy = 1;
20000c08:	2301      	movs	r3, #1
	  g_src_image_target_address = SPI_DATA_ADDR;
	  MSS_SYS_start_isp(MSS_SYS_PROG_VERIFY, page_read_handler, isp_completion_handler);
20000c0a:	f241 11bd 	movw	r1, #4541	; 0x11bd
20000c0e:	f640 0239 	movw	r2, #2105	; 0x839
	  press_any_key();
	  break;
	case CMD_VERIFY:
	  MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\nPerforming verification.  Please wait...\r\n");
	  delay(DELAY_LOAD_VALUE);
	  g_isp_operation_busy = 1;
20000c12:	7223      	strb	r3, [r4, #8]
	  g_src_image_target_address = SPI_DATA_ADDR;
20000c14:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
	  MSS_SYS_start_isp(MSS_SYS_PROG_VERIFY, page_read_handler, isp_completion_handler);
20000c18:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000c1c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000c20:	2002      	movs	r0, #2
	  break;
	case CMD_VERIFY:
	  MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\nPerforming verification.  Please wait...\r\n");
	  delay(DELAY_LOAD_VALUE);
	  g_isp_operation_busy = 1;
	  g_src_image_target_address = SPI_DATA_ADDR;
20000c22:	f8c5 3204 	str.w	r3, [r5, #516]	; 0x204
	  MSS_SYS_start_isp(MSS_SYS_PROG_VERIFY, page_read_handler, isp_completion_handler);
20000c26:	f003 ff33 	bl	20004a90 <MSS_SYS_start_isp>
	  while(g_isp_operation_busy) {;}
20000c2a:	7a21      	ldrb	r1, [r4, #8]
20000c2c:	2900      	cmp	r1, #0
20000c2e:	d1fc      	bne.n	20000c2a <main+0x2f2>



	  MSS_SYS_init(sys_services_event_handler);
20000c30:	f640 007d 	movw	r0, #2173	; 0x87d
20000c34:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c38:	f004 f87a 	bl	20004d30 <MSS_SYS_init>
	  status = MSS_SYS_get_design_version(design_version_mss_new);
20000c3c:	4638      	mov	r0, r7
20000c3e:	f003 ff09 	bl	20004a54 <MSS_SYS_get_design_version>
	  if(MSS_SYS_SUCCESS == status){
20000c42:	4683      	mov	fp, r0
20000c44:	2800      	cmp	r0, #0
20000c46:	f040 80e1 	bne.w	20000e0c <main+0x4d4>
	    MSS_UART_polled_tx_string(gp_my_uart,
20000c4a:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000c4e:	f64b 3174 	movw	r1, #47988	; 0xbb74
20000c52:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000c56:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c5a:	f000 fb67 	bl	2000132c <MSS_UART_polled_tx_string>
				      (const uint8_t*)"Design version Newly install in the fabric : ");
	    display_hex_values(design_version_mss_new, sizeof(design_version_mss_new));
20000c5e:	4638      	mov	r0, r7
20000c60:	2102      	movs	r1, #2
20000c62:	f7ff fb99 	bl	20000398 <display_hex_values>
	    MSS_UART_polled_tx_string(gp_my_uart,
20000c66:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000c6a:	f64b 7168 	movw	r1, #49000	; 0xbf68
20000c6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c72:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000c76:	f000 fb59 	bl	2000132c <MSS_UART_polled_tx_string>
	    if(MSS_SYS_MEM_ACCESS_ERROR == status){
	      MSS_UART_polled_tx_string(gp_my_uart,
					(const uint8_t*)"Error - MSS memory access error \r\n.");
	    }
	  }
          FLASH_program(SPI_WRITE_ADDR_BASE+VERSION_NEW_ADDR,design_version_mss_new, sizeof(design_version_mss_new));
20000c7a:	f240 0002 	movw	r0, #2
20000c7e:	2202      	movs	r2, #2
20000c80:	4639      	mov	r1, r7
20000c82:	f2c0 0070 	movt	r0, #112	; 0x70
20000c86:	f004 fe0b 	bl	200058a0 <FLASH_program>

	  clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
20000c8a:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
	  MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r reading MSSDDR_FACC1_CR register ... \n\r ");
20000c8e:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000c92:	f64b 01f8 	movw	r1, #47352	; 0xb8f8
20000c96:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000c9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
					(const uint8_t*)"Error - MSS memory access error \r\n.");
	    }
	  }
          FLASH_program(SPI_WRITE_ADDR_BASE+VERSION_NEW_ADDR,design_version_mss_new, sizeof(design_version_mss_new));

	  clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
20000c9e:	930f      	str	r3, [sp, #60]	; 0x3c
	  MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r reading MSSDDR_FACC1_CR register ... \n\r ");
20000ca0:	f000 fb44 	bl	2000132c <MSS_UART_polled_tx_string>
	  display_hex_values(clock_setting, sizeof(clock_setting));
20000ca4:	4640      	mov	r0, r8
20000ca6:	2108      	movs	r1, #8
20000ca8:	f7ff fb76 	bl	20000398 <display_hex_values>
	  MSS_UART_polled_tx_string(gp_my_uart,
20000cac:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000cb0:	f64b 7168 	movw	r1, #49000	; 0xbf68
20000cb4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cb8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000cbc:	f000 fb36 	bl	2000132c <MSS_UART_polled_tx_string>
				    (const uint8_t*)"\r\n");
	  
	  MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r write original value in MSSDDR_FACC1_CR ... \n\r ");
20000cc0:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000cc4:	f64b 31a4 	movw	r1, #48036	; 0xbba4
20000cc8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ccc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000cd0:	f000 fb2c 	bl	2000132c <MSS_UART_polled_tx_string>
	  delay(DELAY_LOAD_VALUE);
	  SYSREG->MSSDDR_FACC1_CR = clock_setting[0];
20000cd4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	  delay(DELAY_LOAD_VALUE);
	  clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
	  
	  MSS_UART_init(gp_my_uart,
20000cd6:	f64c 106c 	movw	r0, #51564	; 0xc96c
	  MSS_UART_polled_tx_string(gp_my_uart,
				    (const uint8_t*)"\r\n");
	  
	  MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r write original value in MSSDDR_FACC1_CR ... \n\r ");
	  delay(DELAY_LOAD_VALUE);
	  SYSREG->MSSDDR_FACC1_CR = clock_setting[0];
20000cda:	f8c6 2098 	str.w	r2, [r6, #152]	; 0x98
	  delay(DELAY_LOAD_VALUE);
	  clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
20000cde:	f8d6 3098 	ldr.w	r3, [r6, #152]	; 0x98
	  
	  MSS_UART_init(gp_my_uart,
20000ce2:	2203      	movs	r2, #3
20000ce4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ce8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
	  
	  MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r write original value in MSSDDR_FACC1_CR ... \n\r ");
	  delay(DELAY_LOAD_VALUE);
	  SYSREG->MSSDDR_FACC1_CR = clock_setting[0];
	  delay(DELAY_LOAD_VALUE);
	  clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
20000cec:	930f      	str	r3, [sp, #60]	; 0x3c
	  
	  MSS_UART_init(gp_my_uart,
20000cee:	f001 fe55 	bl	2000299c <MSS_UART_init>
			MSS_UART_115200_BAUD,
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
	  MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r reading MSSDDR_FACC1_CR register again ... \n\r ");
20000cf2:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000cf6:	f64b 5114 	movw	r1, #48404	; 0xbd14
20000cfa:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000cfe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d02:	f000 fb13 	bl	2000132c <MSS_UART_polled_tx_string>
	  display_hex_values(clock_setting, sizeof(clock_setting));
20000d06:	4640      	mov	r0, r8
20000d08:	2108      	movs	r1, #8
20000d0a:	f7ff fb45 	bl	20000398 <display_hex_values>
	  MSS_UART_polled_tx_string(gp_my_uart,
20000d0e:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000d12:	f64b 7168 	movw	r1, #49000	; 0xbf68
20000d16:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d1a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d1e:	f000 fb05 	bl	2000132c <MSS_UART_polled_tx_string>
				    (const uint8_t*)"\r\n");
	  
	  FLASH_init(4);
20000d22:	2004      	movs	r0, #4
20000d24:	f004 fe5a 	bl	200059dc <FLASH_init>
	  FLASH_global_unprotect();
20000d28:	f004 fcd8 	bl	200056dc <FLASH_global_unprotect>

	  press_any_key();
20000d2c:	f7ff fc96 	bl	2000065c <press_any_key>
	  break;
20000d30:	e73f      	b.n	20000bb2 <main+0x27a>
	  MSS_SYS_start_isp(MSS_SYS_PROG_AUTHENTICATE, page_read_handler, isp_completion_handler);
	  while(g_isp_operation_busy) {;}
	  press_any_key();
	  break;
	case CMD_PROGRAM:
	  MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\nPerforming programming.  Please wait...\r\n");
20000d32:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000d36:	f64b 41b8 	movw	r1, #48312	; 0xbcb8
20000d3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d3e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d42:	f000 faf3 	bl	2000132c <MSS_UART_polled_tx_string>
	  delay(DELAY_LOAD_VALUE);
	  g_isp_operation_busy = 1;
20000d46:	2301      	movs	r3, #1
	  g_src_image_target_address = SPI_DATA_ADDR;
	  MSS_SYS_start_isp(MSS_SYS_PROG_PROGRAM, page_read_handler, isp_completion_handler);
20000d48:	f241 11bd 	movw	r1, #4541	; 0x11bd
20000d4c:	f640 0239 	movw	r2, #2105	; 0x839
	  break;
	case CMD_PROGRAM:
	  MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\nPerforming programming.  Please wait...\r\n");
	  delay(DELAY_LOAD_VALUE);
	  g_isp_operation_busy = 1;
	  g_src_image_target_address = SPI_DATA_ADDR;
20000d50:	f44f 1c00 	mov.w	ip, #2097152	; 0x200000
	  MSS_SYS_start_isp(MSS_SYS_PROG_PROGRAM, page_read_handler, isp_completion_handler);
20000d54:	4618      	mov	r0, r3
20000d56:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d5a:	f2c2 0200 	movt	r2, #8192	; 0x2000
	  break;
	case CMD_PROGRAM:
	  MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\nPerforming programming.  Please wait...\r\n");
	  delay(DELAY_LOAD_VALUE);
	  g_isp_operation_busy = 1;
	  g_src_image_target_address = SPI_DATA_ADDR;
20000d5e:	f8c5 c204 	str.w	ip, [r5, #516]	; 0x204
	  press_any_key();
	  break;
	case CMD_PROGRAM:
	  MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\nPerforming programming.  Please wait...\r\n");
	  delay(DELAY_LOAD_VALUE);
	  g_isp_operation_busy = 1;
20000d62:	7223      	strb	r3, [r4, #8]
	  g_src_image_target_address = SPI_DATA_ADDR;
	  MSS_SYS_start_isp(MSS_SYS_PROG_PROGRAM, page_read_handler, isp_completion_handler);
20000d64:	f003 fe94 	bl	20004a90 <MSS_SYS_start_isp>
	  while(g_isp_operation_busy) {;}
20000d68:	7a20      	ldrb	r0, [r4, #8]
20000d6a:	2800      	cmp	r0, #0
20000d6c:	d1fc      	bne.n	20000d68 <main+0x430>
				    (const uint8_t*)"\r\n");
	  
	  FLASH_init(4);
	  FLASH_global_unprotect();

	  press_any_key();
20000d6e:	f7ff fc75 	bl	2000065c <press_any_key>
20000d72:	e71e      	b.n	20000bb2 <main+0x27a>
	  MSS_UART_disable_irq(gp_my_uart, MSS_UART_RBF_IRQ );
	  spi_flash_bootloader();
	  press_any_key();
	  break;
	case CMD_AUTHENTICATE:
	  MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\nPerforming authentication.  Please wait...\r\n");
20000d74:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000d78:	f64b 4188 	movw	r1, #48264	; 0xbc88
20000d7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d80:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d84:	f000 fad2 	bl	2000132c <MSS_UART_polled_tx_string>
	  delay(DELAY_LOAD_VALUE);
	  g_isp_operation_busy = 1;
20000d88:	2301      	movs	r3, #1
	  g_src_image_target_address = SPI_DATA_ADDR;
	  MSS_SYS_start_isp(MSS_SYS_PROG_AUTHENTICATE, page_read_handler, isp_completion_handler);
20000d8a:	f241 11bd 	movw	r1, #4541	; 0x11bd
20000d8e:	f640 0239 	movw	r2, #2105	; 0x839
	  press_any_key();
	  break;
	case CMD_AUTHENTICATE:
	  MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\nPerforming authentication.  Please wait...\r\n");
	  delay(DELAY_LOAD_VALUE);
	  g_isp_operation_busy = 1;
20000d92:	7223      	strb	r3, [r4, #8]
	  g_src_image_target_address = SPI_DATA_ADDR;
20000d94:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
	  MSS_SYS_start_isp(MSS_SYS_PROG_AUTHENTICATE, page_read_handler, isp_completion_handler);
20000d98:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d9c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000da0:	2000      	movs	r0, #0
	  break;
	case CMD_AUTHENTICATE:
	  MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\nPerforming authentication.  Please wait...\r\n");
	  delay(DELAY_LOAD_VALUE);
	  g_isp_operation_busy = 1;
	  g_src_image_target_address = SPI_DATA_ADDR;
20000da2:	f8c5 3204 	str.w	r3, [r5, #516]	; 0x204
	  MSS_SYS_start_isp(MSS_SYS_PROG_AUTHENTICATE, page_read_handler, isp_completion_handler);
20000da6:	f003 fe73 	bl	20004a90 <MSS_SYS_start_isp>
	  while(g_isp_operation_busy) {;}
20000daa:	7a22      	ldrb	r2, [r4, #8]
20000dac:	2a00      	cmp	r2, #0
20000dae:	d1fc      	bne.n	20000daa <main+0x472>
				    (const uint8_t*)"\r\n");
	  
	  FLASH_init(4);
	  FLASH_global_unprotect();

	  press_any_key();
20000db0:	f7ff fc54 	bl	2000065c <press_any_key>
20000db4:	e6fd      	b.n	20000bb2 <main+0x27a>
	  MSS_UART_disable_irq(gp_my_uart, MSS_UART_RBF_IRQ );
	  dump_spi_image(SPI_DATA_ADDR, 100);
	  press_any_key();
	  break;
	case CMD_UBOOT_UP:
	  MSS_UART_disable_irq(gp_my_uart, MSS_UART_RBF_IRQ );
20000db6:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000dba:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dbe:	2101      	movs	r1, #1
20000dc0:	f000 fc08 	bl	200015d4 <MSS_UART_disable_irq>
	  spi_flash_bootloader();
20000dc4:	f7ff fcf8 	bl	200007b8 <spi_flash_bootloader>
	  press_any_key();
20000dc8:	f7ff fc48 	bl	2000065c <press_any_key>
	  break;
20000dcc:	e6f1      	b.n	20000bb2 <main+0x27a>
	action_menu();
	MSS_SYS_init(sys_services_event_handler);
	
	switch (action_code){
	case CMD_DUMP_DATA:
	  MSS_UART_disable_irq(gp_my_uart, MSS_UART_RBF_IRQ );
20000dce:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000dd2:	2101      	movs	r1, #1
20000dd4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dd8:	f000 fbfc 	bl	200015d4 <MSS_UART_disable_irq>
	  dump_spi_image(SPI_DATA_ADDR, 100);
20000ddc:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
20000de0:	2164      	movs	r1, #100	; 0x64
20000de2:	f7ff fb4b 	bl	2000047c <dump_spi_image>
	  press_any_key();
20000de6:	f7ff fc39 	bl	2000065c <press_any_key>
	  break;
20000dea:	e6e2      	b.n	20000bb2 <main+0x27a>
	  delay(DELAY_LOAD_VALUE);
	  AIRCR->AIRCR_Bits = 0x05FA0004u;
	case IDLE:
	  break;
	default:
	  MSS_UART_polled_tx_string( gp_my_uart, (const uint8_t *)"\r\nError: Invalid action. ");
20000dec:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000df0:	f64b 5148 	movw	r1, #48456	; 0xbd48
20000df4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000df8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000dfc:	f000 fa96 	bl	2000132c <MSS_UART_polled_tx_string>
	  press_any_key();
20000e00:	f7ff fc2c 	bl	2000065c <press_any_key>
20000e04:	e6d5      	b.n	20000bb2 <main+0x27a>

	  press_any_key();
	  break;
	case CMD_RESET:
	  delay(DELAY_LOAD_VALUE);
	  AIRCR->AIRCR_Bits = 0x05FA0004u;
20000e06:	f8ca 9000 	str.w	r9, [sl]
20000e0a:	e6d2      	b.n	20000bb2 <main+0x27a>
				      (const uint8_t*)"Design version Newly install in the fabric : ");
	    display_hex_values(design_version_mss_new, sizeof(design_version_mss_new));
	    MSS_UART_polled_tx_string(gp_my_uart,
				      (const uint8_t*)"\r\n");
	  }else{
	    MSS_UART_polled_tx_string(gp_my_uart,
20000e0c:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000e10:	f64b 2104 	movw	r1, #47620	; 0xba04
20000e14:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e18:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000e1c:	f000 fa86 	bl	2000132c <MSS_UART_polled_tx_string>
				      (const uint8_t*)"Service get design version failed.\r\n");
	    if(MSS_SYS_MEM_ACCESS_ERROR == status){
20000e20:	f1bb 0f7f 	cmp.w	fp, #127	; 0x7f
20000e24:	f47f af29 	bne.w	20000c7a <main+0x342>
	      MSS_UART_polled_tx_string(gp_my_uart,
20000e28:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000e2c:	f64b 212c 	movw	r1, #47660	; 0xba2c
20000e30:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e34:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000e38:	f000 fa78 	bl	2000132c <MSS_UART_polled_tx_string>
20000e3c:	e71d      	b.n	20000c7a <main+0x342>
				(const uint8_t*)"Design version (install in the fabric) : ");
      display_hex_values(design_version_mss, sizeof(design_version_mss));
      MSS_UART_polled_tx_string(gp_my_uart,
				(const uint8_t*)"\r\n");
    }else{
      MSS_UART_polled_tx_string(gp_my_uart,
20000e3e:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000e42:	f64b 2104 	movw	r1, #47620	; 0xba04
20000e46:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e4a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000e4e:	f000 fa6d 	bl	2000132c <MSS_UART_polled_tx_string>
				(const uint8_t*)"Service get design version failed.\r\n");
      if(MSS_SYS_MEM_ACCESS_ERROR == status){
20000e52:	2c7f      	cmp	r4, #127	; 0x7f
20000e54:	f47f ae5f 	bne.w	20000b16 <main+0x1de>
	MSS_UART_polled_tx_string(gp_my_uart,
20000e58:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000e5c:	f64b 212c 	movw	r1, #47660	; 0xba2c
20000e60:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e64:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000e68:	f000 fa60 	bl	2000132c <MSS_UART_polled_tx_string>
20000e6c:	e653      	b.n	20000b16 <main+0x1de>
    }else{
      do_programming = 1;
    }

    if(manual_boot==0){
      if(do_programming==1){
20000e6e:	b916      	cbnz	r6, 20000e76 <main+0x53e>
	}
      }else{ //no programming. do verify???
	
      }	
      ///next step is to boot the u-boot
      spi_flash_bootloader();
20000e70:	f7ff fca2 	bl	200007b8 <spi_flash_bootloader>
20000e74:	e7fe      	b.n	20000e74 <main+0x53c>

    if(manual_boot==0){
      if(do_programming==1){

	/* TEST */
	MSS_SYS_init(sys_services_event_handler);
20000e76:	f640 007d 	movw	r0, #2173	; 0x87d
20000e7a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e7e:	f003 ff57 	bl	20004d30 <MSS_SYS_init>
	MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r Authenticate... \n\r ");
20000e82:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000e86:	f64b 21a0 	movw	r1, #47776	; 0xbaa0
20000e8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e8e:	f2c2 0100 	movt	r1, #8192	; 0x2000
	g_isp_operation_busy = 1;
20000e92:	f24c 149c 	movw	r4, #49564	; 0xc19c
    if(manual_boot==0){
      if(do_programming==1){

	/* TEST */
	MSS_SYS_init(sys_services_event_handler);
	MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r Authenticate... \n\r ");
20000e96:	f000 fa49 	bl	2000132c <MSS_UART_polled_tx_string>
	g_isp_operation_busy = 1;
20000e9a:	f2c2 0400 	movt	r4, #8192	; 0x2000
	g_src_image_target_address = SPI_DATA_ADDR;
	MSS_SYS_start_isp(MSS_SYS_PROG_AUTHENTICATE,page_read_handler,isp_completion_handler);
20000e9e:	f241 11bd 	movw	r1, #4541	; 0x11bd
20000ea2:	f640 0239 	movw	r2, #2105	; 0x839
20000ea6:	4638      	mov	r0, r7

	/* TEST */
	MSS_SYS_init(sys_services_event_handler);
	MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r Authenticate... \n\r ");
	g_isp_operation_busy = 1;
	g_src_image_target_address = SPI_DATA_ADDR;
20000ea8:	f44f 1700 	mov.w	r7, #2097152	; 0x200000
	MSS_SYS_start_isp(MSS_SYS_PROG_AUTHENTICATE,page_read_handler,isp_completion_handler);
20000eac:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000eb0:	f2c2 0200 	movt	r2, #8192	; 0x2000
      if(do_programming==1){

	/* TEST */
	MSS_SYS_init(sys_services_event_handler);
	MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r Authenticate... \n\r ");
	g_isp_operation_busy = 1;
20000eb4:	7226      	strb	r6, [r4, #8]
	g_src_image_target_address = SPI_DATA_ADDR;
20000eb6:	f8c5 7204 	str.w	r7, [r5, #516]	; 0x204
	MSS_SYS_start_isp(MSS_SYS_PROG_AUTHENTICATE,page_read_handler,isp_completion_handler);
20000eba:	f003 fde9 	bl	20004a90 <MSS_SYS_start_isp>
	while(g_isp_operation_busy){;}
20000ebe:	7a20      	ldrb	r0, [r4, #8]
20000ec0:	f24c 169c 	movw	r6, #49564	; 0xc19c
20000ec4:	f2c2 0600 	movt	r6, #8192	; 0x2000
20000ec8:	2800      	cmp	r0, #0
20000eca:	d1f8      	bne.n	20000ebe <main+0x586>
	if(g_error_flag == MSS_SYS_SUCCESS){
20000ecc:	6870      	ldr	r0, [r6, #4]
20000ece:	2800      	cmp	r0, #0
20000ed0:	f040 8112 	bne.w	200010f8 <main+0x7c0>
	  MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r ISP Authentication completed successfully \n\r ");
20000ed4:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000ed8:	f64b 21b8 	movw	r1, #47800	; 0xbab8
20000edc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ee0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000ee4:	f000 fa22 	bl	2000132c <MSS_UART_polled_tx_string>
	  MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r Continuing with ISP Programming... \n\r ");
20000ee8:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000eec:	f64b 21ec 	movw	r1, #47852	; 0xbaec
20000ef0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000ef4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ef8:	f000 fa18 	bl	2000132c <MSS_UART_polled_tx_string>
	  MSS_SYS_init(sys_services_event_handler);
20000efc:	f640 007d 	movw	r0, #2173	; 0x87d
20000f00:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f04:	f003 ff14 	bl	20004d30 <MSS_SYS_init>

	  /*
	   * Do programming
	   */
	  g_isp_operation_busy = 1;
20000f08:	2301      	movs	r3, #1
	  g_src_image_target_address = SPI_DATA_ADDR;
	  MSS_SYS_start_isp(MSS_SYS_PROG_PROGRAM,page_read_handler,isp_completion_handler);
20000f0a:	f241 11bd 	movw	r1, #4541	; 0x11bd
20000f0e:	f640 0239 	movw	r2, #2105	; 0x839
	  MSS_SYS_init(sys_services_event_handler);

	  /*
	   * Do programming
	   */
	  g_isp_operation_busy = 1;
20000f12:	7233      	strb	r3, [r6, #8]
	  g_src_image_target_address = SPI_DATA_ADDR;
20000f14:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
	  MSS_SYS_start_isp(MSS_SYS_PROG_PROGRAM,page_read_handler,isp_completion_handler);
20000f18:	4618      	mov	r0, r3
20000f1a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000f1e:	f2c2 0200 	movt	r2, #8192	; 0x2000

	  /*
	   * Do programming
	   */
	  g_isp_operation_busy = 1;
	  g_src_image_target_address = SPI_DATA_ADDR;
20000f22:	f8c5 6204 	str.w	r6, [r5, #516]	; 0x204
	  MSS_SYS_start_isp(MSS_SYS_PROG_PROGRAM,page_read_handler,isp_completion_handler);
20000f26:	f003 fdb3 	bl	20004a90 <MSS_SYS_start_isp>
	  while(g_isp_operation_busy){;}
20000f2a:	7a21      	ldrb	r1, [r4, #8]
20000f2c:	f24c 169c 	movw	r6, #49564	; 0xc19c
20000f30:	f2c2 0600 	movt	r6, #8192	; 0x2000
20000f34:	2900      	cmp	r1, #0
20000f36:	d1f8      	bne.n	20000f2a <main+0x5f2>
	  if(g_error_flag == MSS_SYS_SUCCESS){
20000f38:	6870      	ldr	r0, [r6, #4]
20000f3a:	2800      	cmp	r0, #0
20000f3c:	f040 8108 	bne.w	20001150 <main+0x818>
	    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r ISP programming completed successfully \n\r ");	    
20000f40:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000f44:	f64b 3118 	movw	r1, #47896	; 0xbb18
20000f48:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000f4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f50:	f000 f9ec 	bl	2000132c <MSS_UART_polled_tx_string>
	    MSS_SYS_init(sys_services_event_handler);
20000f54:	f640 007d 	movw	r0, #2173	; 0x87d
20000f58:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f5c:	f003 fee8 	bl	20004d30 <MSS_SYS_init>
	    /*
	     * Do Verify 
	     */
	    g_isp_operation_busy = 1;
	    g_src_image_target_address = SPI_DATA_ADDR;
20000f60:	f44f 1700 	mov.w	r7, #2097152	; 0x200000
	    MSS_SYS_start_isp(MSS_SYS_PROG_VERIFY,page_read_handler,isp_completion_handler);	  
20000f64:	f241 11bd 	movw	r1, #4541	; 0x11bd
20000f68:	f640 0239 	movw	r2, #2105	; 0x839
	    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r ISP programming completed successfully \n\r ");	    
	    MSS_SYS_init(sys_services_event_handler);
	    /*
	     * Do Verify 
	     */
	    g_isp_operation_busy = 1;
20000f6c:	2301      	movs	r3, #1
	    g_src_image_target_address = SPI_DATA_ADDR;
	    MSS_SYS_start_isp(MSS_SYS_PROG_VERIFY,page_read_handler,isp_completion_handler);	  
20000f6e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000f72:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000f76:	2002      	movs	r0, #2
	    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r ISP programming completed successfully \n\r ");	    
	    MSS_SYS_init(sys_services_event_handler);
	    /*
	     * Do Verify 
	     */
	    g_isp_operation_busy = 1;
20000f78:	7233      	strb	r3, [r6, #8]
	    g_src_image_target_address = SPI_DATA_ADDR;
20000f7a:	f8c5 7204 	str.w	r7, [r5, #516]	; 0x204
	    MSS_SYS_start_isp(MSS_SYS_PROG_VERIFY,page_read_handler,isp_completion_handler);	  
20000f7e:	f003 fd87 	bl	20004a90 <MSS_SYS_start_isp>
	    while(g_isp_operation_busy){;}
20000f82:	7a25      	ldrb	r5, [r4, #8]
20000f84:	f24c 139c 	movw	r3, #49564	; 0xc19c
20000f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f8c:	2d00      	cmp	r5, #0
20000f8e:	d1f8      	bne.n	20000f82 <main+0x64a>
	    if(g_error_flag == MSS_SYS_SUCCESS){
20000f90:	6858      	ldr	r0, [r3, #4]
20000f92:	2800      	cmp	r0, #0
20000f94:	f040 80eb 	bne.w	2000116e <main+0x836>
	      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r ISP verifyng completed successfully \n\r ");
20000f98:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000f9c:	f64b 3148 	movw	r1, #47944	; 0xbb48
20000fa0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000fa4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fa8:	f000 f9c0 	bl	2000132c <MSS_UART_polled_tx_string>
	      
	      
	      MSS_SYS_init(sys_services_event_handler);
20000fac:	f640 007d 	movw	r0, #2173	; 0x87d
20000fb0:	f2c2 0000 	movt	r0, #8192	; 0x2000

	      status = MSS_SYS_get_design_version(design_version_mss_new);
20000fb4:	ad12      	add	r5, sp, #72	; 0x48
	    while(g_isp_operation_busy){;}
	    if(g_error_flag == MSS_SYS_SUCCESS){
	      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r ISP verifyng completed successfully \n\r ");
	      
	      
	      MSS_SYS_init(sys_services_event_handler);
20000fb6:	f003 febb 	bl	20004d30 <MSS_SYS_init>

	      status = MSS_SYS_get_design_version(design_version_mss_new);
20000fba:	4628      	mov	r0, r5
20000fbc:	f003 fd4a 	bl	20004a54 <MSS_SYS_get_design_version>
	      if(MSS_SYS_SUCCESS == status){
20000fc0:	4604      	mov	r4, r0
20000fc2:	2800      	cmp	r0, #0
20000fc4:	f040 80e2 	bne.w	2000118c <main+0x854>
		MSS_UART_polled_tx_string(gp_my_uart,
20000fc8:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000fcc:	f64b 3174 	movw	r1, #47988	; 0xbb74
20000fd0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000fd4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fd8:	f000 f9a8 	bl	2000132c <MSS_UART_polled_tx_string>
					  (const uint8_t*)"Design version Newly install in the fabric : ");
		display_hex_values(design_version_mss_new, sizeof(design_version_mss_new));
20000fdc:	4628      	mov	r0, r5
20000fde:	2102      	movs	r1, #2
20000fe0:	f7ff f9da 	bl	20000398 <display_hex_values>
		MSS_UART_polled_tx_string(gp_my_uart,
20000fe4:	f64c 106c 	movw	r0, #51564	; 0xc96c
20000fe8:	f64b 7168 	movw	r1, #49000	; 0xbf68
20000fec:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ff0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000ff4:	f000 f99a 	bl	2000132c <MSS_UART_polled_tx_string>
					    (const uint8_t*)"Error - MSS memory access error \r\n.");
		}
	      }
	      	      
	      ///// Flash write the programming results 
	      FLASH_program(SPI_WRITE_ADDR_BASE+VERSION_NEW_ADDR,design_version_mss_new,sizeof(design_version_mss_new)); 
20000ff8:	f240 0002 	movw	r0, #2
	      clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
20000ffc:	f248 0400 	movw	r4, #32768	; 0x8000
					    (const uint8_t*)"Error - MSS memory access error \r\n.");
		}
	      }
	      	      
	      ///// Flash write the programming results 
	      FLASH_program(SPI_WRITE_ADDR_BASE+VERSION_NEW_ADDR,design_version_mss_new,sizeof(design_version_mss_new)); 
20001000:	2202      	movs	r2, #2
	      clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
20001002:	f2c4 0403 	movt	r4, #16387	; 0x4003
					    (const uint8_t*)"Error - MSS memory access error \r\n.");
		}
	      }
	      	      
	      ///// Flash write the programming results 
	      FLASH_program(SPI_WRITE_ADDR_BASE+VERSION_NEW_ADDR,design_version_mss_new,sizeof(design_version_mss_new)); 
20001006:	4629      	mov	r1, r5
20001008:	f2c0 0070 	movt	r0, #112	; 0x70
2000100c:	f004 fc48 	bl	200058a0 <FLASH_program>
	      clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
20001010:	f8d4 7098 	ldr.w	r7, [r4, #152]	; 0x98
	      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r reading MSSDDR_FACC1_CR register ... \n\r ");
20001014:	f64c 106c 	movw	r0, #51564	; 0xc96c
20001018:	f64b 01f8 	movw	r1, #47352	; 0xb8f8
2000101c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001020:	f2c2 0000 	movt	r0, #8192	; 0x2000
		}
	      }
	      	      
	      ///// Flash write the programming results 
	      FLASH_program(SPI_WRITE_ADDR_BASE+VERSION_NEW_ADDR,design_version_mss_new,sizeof(design_version_mss_new)); 
	      clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
20001024:	970f      	str	r7, [sp, #60]	; 0x3c
	      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r reading MSSDDR_FACC1_CR register ... \n\r ");
20001026:	f000 f981 	bl	2000132c <MSS_UART_polled_tx_string>
	      display_hex_values(clock_setting, sizeof(clock_setting));
2000102a:	4640      	mov	r0, r8
2000102c:	2108      	movs	r1, #8
2000102e:	f7ff f9b3 	bl	20000398 <display_hex_values>
	      MSS_UART_polled_tx_string(gp_my_uart,
20001032:	f64c 106c 	movw	r0, #51564	; 0xc96c
20001036:	f64b 7168 	movw	r1, #49000	; 0xbf68
2000103a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000103e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001042:	f000 f973 	bl	2000132c <MSS_UART_polled_tx_string>
					(const uint8_t*)"\r\n");

	      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r write original value in MSSDDR_FACC1_CR ... \n\r ");
20001046:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000104a:	f64b 31a4 	movw	r1, #48036	; 0xbba4
2000104e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001052:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001056:	f000 f969 	bl	2000132c <MSS_UART_polled_tx_string>
	      delay(DELAY_LOAD_VALUE);
	      SYSREG->MSSDDR_FACC1_CR = clock_setting[0];
2000105a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	      delay(DELAY_LOAD_VALUE);
	      clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
	      
	      MSS_UART_init(gp_my_uart,
2000105c:	f64c 106c 	movw	r0, #51564	; 0xc96c
	      MSS_UART_polled_tx_string(gp_my_uart,
					(const uint8_t*)"\r\n");

	      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r write original value in MSSDDR_FACC1_CR ... \n\r ");
	      delay(DELAY_LOAD_VALUE);
	      SYSREG->MSSDDR_FACC1_CR = clock_setting[0];
20001060:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	      delay(DELAY_LOAD_VALUE);
	      clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
20001064:	f8d4 6098 	ldr.w	r6, [r4, #152]	; 0x98
	      
	      MSS_UART_init(gp_my_uart,
20001068:	2203      	movs	r2, #3
2000106a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000106e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200

	      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r write original value in MSSDDR_FACC1_CR ... \n\r ");
	      delay(DELAY_LOAD_VALUE);
	      SYSREG->MSSDDR_FACC1_CR = clock_setting[0];
	      delay(DELAY_LOAD_VALUE);
	      clock_setting[1] = SYSREG->MSSDDR_FACC1_CR;
20001072:	960f      	str	r6, [sp, #60]	; 0x3c
	      
	      MSS_UART_init(gp_my_uart,
20001074:	f001 fc92 	bl	2000299c <MSS_UART_init>
			    MSS_UART_115200_BAUD,
			    MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
	      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r reading MSSDDR_FACC1_CR register again... \n\r ");
20001078:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000107c:	f64b 31d8 	movw	r1, #48088	; 0xbbd8
20001080:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001084:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001088:	f000 f950 	bl	2000132c <MSS_UART_polled_tx_string>
	      display_hex_values(clock_setting, sizeof(clock_setting));
2000108c:	4640      	mov	r0, r8
2000108e:	2108      	movs	r1, #8
20001090:	f7ff f982 	bl	20000398 <display_hex_values>
	      MSS_UART_polled_tx_string(gp_my_uart,
20001094:	f64c 106c 	movw	r0, #51564	; 0xc96c
20001098:	f64b 7168 	movw	r1, #49000	; 0xbf68
2000109c:	f2c2 0100 	movt	r1, #8192	; 0x2000
200010a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010a4:	f000 f942 	bl	2000132c <MSS_UART_polled_tx_string>
					(const uint8_t*)"\r\n");

	      FLASH_init(4);
200010a8:	2004      	movs	r0, #4
200010aa:	f004 fc97 	bl	200059dc <FLASH_init>
	      FLASH_global_unprotect();
200010ae:	f004 fb15 	bl	200056dc <FLASH_global_unprotect>
200010b2:	e6dd      	b.n	20000e70 <main+0x538>
	--time;
      }
    }

    if(abort==0){
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r autoboot is selected \n\r ");
200010b4:	f64c 106c 	movw	r0, #51564	; 0xc96c
200010b8:	f64b 1198 	movw	r1, #47512	; 0xb998
200010bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010c0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200010c4:	f000 f932 	bl	2000132c <MSS_UART_polled_tx_string>
200010c8:	e4da      	b.n	20000a80 <main+0x148>
    
    /*----------------------------------------------------------------------------
     * judge whether the programming will be executed or not....
    */
    if(design_version_mss[0]==design_version_spi[0]){
      MSS_UART_polled_tx_string(gp_my_uart,
200010ca:	f64c 106c 	movw	r0, #51564	; 0xc96c
200010ce:	f64b 2180 	movw	r1, #47744	; 0xba80
200010d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010d6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200010da:	f000 f927 	bl	2000132c <MSS_UART_polled_tx_string>
200010de:	2600      	movs	r6, #0
200010e0:	e553      	b.n	20000b8a <main+0x252>
    FLASH_read_device_id(&manufacturer_id, &device_id);
    if ((manufacturer_id != FLASH_MANUFACTURER_ID) || (device_id != FLASH_DEVICE_ID)){
      ++errors;
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t *) "\r\n Wrong SPI Flash device ID \r\n");
    }else{
      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t *)"\r\n Correct SPI Flash device IDs \r\n");
200010e2:	f64c 106c 	movw	r0, #51564	; 0xc96c
200010e6:	f64b 0198 	movw	r1, #47256	; 0xb898
200010ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010ee:	f2c2 0100 	movt	r1, #8192	; 0x2000
200010f2:	f000 f91b 	bl	2000132c <MSS_UART_polled_tx_string>
200010f6:	e4e8      	b.n	20000aca <main+0x192>
	    AIRCR->AIRCR_Bits = 0x05FA0004u;
	  }
	}else{
	  uint8_t value_text[50];
	  uint32_t textsize;
	  textsize = int_to_hex_int(g_error_flag, value_text, 2);
200010f8:	ac01      	add	r4, sp, #4
200010fa:	4621      	mov	r1, r4
200010fc:	2202      	movs	r2, #2
200010fe:	f7ff f90f 	bl	20000320 <int_to_hex_int>
	  MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r ISP Authentication failed with error: ");
20001102:	f64b 415c 	movw	r1, #48220	; 0xbc5c
	    AIRCR->AIRCR_Bits = 0x05FA0004u;
	  }
	}else{
	  uint8_t value_text[50];
	  uint32_t textsize;
	  textsize = int_to_hex_int(g_error_flag, value_text, 2);
20001106:	4605      	mov	r5, r0
	  MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r ISP Authentication failed with error: ");
20001108:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000110c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001110:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001114:	f000 f90a 	bl	2000132c <MSS_UART_polled_tx_string>
	  MSS_UART_polled_tx(gp_my_uart, value_text, textsize);
20001118:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000111c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001120:	4621      	mov	r1, r4
20001122:	462a      	mov	r2, r5
20001124:	f000 f89c 	bl	20001260 <MSS_UART_polled_tx>
	  MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)"\n\r");
20001128:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000112c:	f24b 7134 	movw	r1, #46900	; 0xb734
20001130:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001134:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001138:	f000 f8f8 	bl	2000132c <MSS_UART_polled_tx_string>
	  /// do reset 
	  delay(DELAY_LOAD_VALUE);
	  AIRCR->AIRCR_Bits = 0x05FA0004u;
2000113c:	f64e 510c 	movw	r1, #60684	; 0xed0c
20001140:	f240 0004 	movw	r0, #4
20001144:	f2ce 0100 	movt	r1, #57344	; 0xe000
20001148:	f2c0 50fa 	movt	r0, #1530	; 0x5fa
2000114c:	6008      	str	r0, [r1, #0]
2000114e:	e68f      	b.n	20000e70 <main+0x538>
	      AIRCR->AIRCR_Bits = 0x05FA0004u;
	    }
	  }else{
	    uint8_t value_text[50];
	    uint32_t textsize;
	    textsize = int_to_hex_int(g_error_flag, value_text, 2);
20001150:	ac01      	add	r4, sp, #4
20001152:	4621      	mov	r1, r4
20001154:	2202      	movs	r2, #2
20001156:	f7ff f8e3 	bl	20000320 <int_to_hex_int>
	    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r ISP Programming failed with error: ");
2000115a:	f64b 4134 	movw	r1, #48180	; 0xbc34
	      AIRCR->AIRCR_Bits = 0x05FA0004u;
	    }
	  }else{
	    uint8_t value_text[50];
	    uint32_t textsize;
	    textsize = int_to_hex_int(g_error_flag, value_text, 2);
2000115e:	4605      	mov	r5, r0
	    MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r ISP Programming failed with error: ");
20001160:	f64c 106c 	movw	r0, #51564	; 0xc96c
20001164:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001168:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000116c:	e7d2      	b.n	20001114 <main+0x7dc>
	      //delay(DELAY_LOAD_VALUE);
	      //AIRCR->AIRCR_Bits = 0x05FA0004u;
	    }else{
	      uint8_t value_text[50];
	      uint32_t textsize;
	      textsize = int_to_hex_int(g_error_flag, value_text, 2);
2000116e:	ac01      	add	r4, sp, #4
20001170:	4621      	mov	r1, r4
20001172:	2202      	movs	r2, #2
20001174:	f7ff f8d4 	bl	20000320 <int_to_hex_int>
	      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r ISP verifyng failed with error: ");
20001178:	f64b 410c 	movw	r1, #48140	; 0xbc0c
	      //delay(DELAY_LOAD_VALUE);
	      //AIRCR->AIRCR_Bits = 0x05FA0004u;
	    }else{
	      uint8_t value_text[50];
	      uint32_t textsize;
	      textsize = int_to_hex_int(g_error_flag, value_text, 2);
2000117c:	4605      	mov	r5, r0
	      MSS_UART_polled_tx_string(gp_my_uart, (uint8_t*)" \n\r ISP verifyng failed with error: ");
2000117e:	f64c 106c 	movw	r0, #51564	; 0xc96c
20001182:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001186:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000118a:	e7c3      	b.n	20001114 <main+0x7dc>
					  (const uint8_t*)"Design version Newly install in the fabric : ");
		display_hex_values(design_version_mss_new, sizeof(design_version_mss_new));
		MSS_UART_polled_tx_string(gp_my_uart,
					  (const uint8_t*)"\r\n");
	      }else{
		MSS_UART_polled_tx_string(gp_my_uart,
2000118c:	f64c 106c 	movw	r0, #51564	; 0xc96c
20001190:	f64b 2104 	movw	r1, #47620	; 0xba04
20001194:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001198:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000119c:	f000 f8c6 	bl	2000132c <MSS_UART_polled_tx_string>
					  (const uint8_t*)"Service get design version failed.\r\n");
		if(MSS_SYS_MEM_ACCESS_ERROR == status){
200011a0:	2c7f      	cmp	r4, #127	; 0x7f
200011a2:	f47f af29 	bne.w	20000ff8 <main+0x6c0>
		  MSS_UART_polled_tx_string(gp_my_uart,
200011a6:	f64c 106c 	movw	r0, #51564	; 0xc96c
200011aa:	f64b 212c 	movw	r1, #47660	; 0xba2c
200011ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011b2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200011b6:	f000 f8b9 	bl	2000132c <MSS_UART_polled_tx_string>
200011ba:	e71d      	b.n	20000ff8 <main+0x6c0>

200011bc <page_read_handler>:
/* function called by COMM_BLK for input data bit stream*/
uint32_t page_read_handler
(
 uint8_t const ** pp_next_page
)
{
200011bc:	b570      	push	{r4, r5, r6, lr}
static uint32_t read_page_from_flash(uint8_t * g_buffer, uint32_t length)
{
  uint32_t num_bytes;
  num_bytes = length;
	
  FLASH_read(g_src_image_target_address-1, g_buffer, num_bytes);
200011be:	f24c 64d4 	movw	r4, #50900	; 0xc6d4
200011c2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200011c6:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
200011ca:	f504 7582 	add.w	r5, r4, #260	; 0x104
/* function called by COMM_BLK for input data bit stream*/
uint32_t page_read_handler
(
 uint8_t const ** pp_next_page
)
{
200011ce:	4606      	mov	r6, r0
static uint32_t read_page_from_flash(uint8_t * g_buffer, uint32_t length)
{
  uint32_t num_bytes;
  num_bytes = length;
	
  FLASH_read(g_src_image_target_address-1, g_buffer, num_bytes);
200011d0:	4629      	mov	r1, r5
200011d2:	1e58      	subs	r0, r3, #1
200011d4:	f44f 7280 	mov.w	r2, #256	; 0x100
200011d8:	f004 faae 	bl	20005738 <FLASH_read>

  //////////////////////
  if(g_src_image_target_address==SPI_DATA_ADDR){
200011dc:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
200011e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
200011e4:	d021      	beq.n	2000122a <page_read_handler+0x6e>
    display_hex_values(g_buffer, 128);
    MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n");
  }


  if(g_src_image_target_address%(NOTIFY) == 0)
200011e6:	f248 5e1f 	movw	lr, #34079	; 0x851f
200011ea:	f2c5 1eeb 	movt	lr, #20971	; 0x51eb
200011ee:	fb8e 1c03 	smull	r1, ip, lr, r3
200011f2:	17d9      	asrs	r1, r3, #31
200011f4:	ebc1 306c 	rsb	r0, r1, ip, asr #13
200011f8:	f44f 41c8 	mov.w	r1, #25600	; 0x6400
200011fc:	fb01 3210 	mls	r2, r1, r0, r3
20001200:	b95a      	cbnz	r2, 2000121a <page_read_handler+0x5e>
    MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)".");
20001202:	f64c 106c 	movw	r0, #51564	; 0xc96c
20001206:	f64b 1194 	movw	r1, #47508	; 0xb994
2000120a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000120e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001212:	f000 f88b 	bl	2000132c <MSS_UART_polled_tx_string>
20001216:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
  g_src_image_target_address += num_bytes;
2000121a:	f503 7380 	add.w	r3, r3, #256	; 0x100
2000121e:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
)
{
  uint32_t length;
  
  length = read_page_from_flash(g_flash_rd_buf, BUFFER_A_SIZE);
  *pp_next_page = g_flash_rd_buf;
20001222:	6035      	str	r5, [r6, #0]
  
  return length;
}
20001224:	f44f 7080 	mov.w	r0, #256	; 0x100
20001228:	bd70      	pop	{r4, r5, r6, pc}
	
  FLASH_read(g_src_image_target_address-1, g_buffer, num_bytes);

  //////////////////////
  if(g_src_image_target_address==SPI_DATA_ADDR){
    MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"Firmware bitstream (first 128 words)\r\n");
2000122a:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000122e:	f64b 5164 	movw	r1, #48484	; 0xbd64
20001232:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001236:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000123a:	f000 f877 	bl	2000132c <MSS_UART_polled_tx_string>
    display_hex_values(g_buffer, 128);
2000123e:	4628      	mov	r0, r5
20001240:	2180      	movs	r1, #128	; 0x80
20001242:	f7ff f8a9 	bl	20000398 <display_hex_values>
    MSS_UART_polled_tx_string(gp_my_uart,(const uint8_t*)"\r\n");
20001246:	f64c 106c 	movw	r0, #51564	; 0xc96c
2000124a:	f64b 7168 	movw	r1, #49000	; 0xbf68
2000124e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001252:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001256:	f000 f869 	bl	2000132c <MSS_UART_polled_tx_string>
2000125a:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
2000125e:	e7c2      	b.n	200011e6 <page_read_handler+0x2a>

20001260 <MSS_UART_polled_tx>:
{
    uint32_t char_idx = 0u;
    uint32_t size_sent;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001260:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001264:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001268:	4298      	cmp	r0, r3
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
2000126a:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0u;
    uint32_t size_sent;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000126e:	d006      	beq.n	2000127e <MSS_UART_polled_tx+0x1e>
20001270:	f64c 1c6c 	movw	ip, #51564	; 0xc96c
20001274:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001278:	4560      	cmp	r0, ip
2000127a:	d000      	beq.n	2000127e <MSS_UART_polled_tx+0x1e>
2000127c:	be00      	bkpt	0x0000
    ASSERT(pbuff != ( (uint8_t *)0));
2000127e:	2900      	cmp	r1, #0
20001280:	d04e      	beq.n	20001320 <MSS_UART_polled_tx+0xc0>
    ASSERT(tx_size > 0u);
20001282:	b902      	cbnz	r2, 20001286 <MSS_UART_polled_tx+0x26>
20001284:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001286:	4298      	cmp	r0, r3
20001288:	d008      	beq.n	2000129c <MSS_UART_polled_tx+0x3c>
2000128a:	f64c 136c 	movw	r3, #51564	; 0xc96c
2000128e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001292:	4298      	cmp	r0, r3
20001294:	d002      	beq.n	2000129c <MSS_UART_polled_tx+0x3c>
                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
            }
        } while(tx_size);
    }
}
20001296:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
2000129a:	4770      	bx	lr

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(pbuff != ( (uint8_t *)0));
    ASSERT(tx_size > 0u);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
2000129c:	1e0b      	subs	r3, r1, #0
2000129e:	bf18      	it	ne
200012a0:	2301      	movne	r3, #1
200012a2:	2a00      	cmp	r2, #0
200012a4:	bf0c      	ite	eq
200012a6:	2300      	moveq	r3, #0
200012a8:	f003 0301 	andne.w	r3, r3, #1
200012ac:	2b00      	cmp	r3, #0
200012ae:	d0f2      	beq.n	20001296 <MSS_UART_polled_tx+0x36>
200012b0:	f890 800d 	ldrb.w	r8, [r0, #13]
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
200012b4:	f8d0 a000 	ldr.w	sl, [r0]
200012b8:	2500      	movs	r5, #0
200012ba:	f89a c014 	ldrb.w	ip, [sl, #20]
            this_uart->status |= status;
200012be:	ea48 080c 	orr.w	r8, r8, ip

            /* Check if TX FIFO is empty. */
            if(status & MSS_UART_THRE)
200012c2:	f01c 0f20 	tst.w	ip, #32
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
200012c6:	f880 800d 	strb.w	r8, [r0, #13]

            /* Check if TX FIFO is empty. */
            if(status & MSS_UART_THRE)
200012ca:	d023      	beq.n	20001314 <MSS_UART_polled_tx+0xb4>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if(tx_size < TX_FIFO_SIZE)
200012cc:	2a0f      	cmp	r2, #15
200012ce:	d924      	bls.n	2000131a <MSS_UART_polled_tx+0xba>
200012d0:	2710      	movs	r7, #16

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
200012d2:	5d4e      	ldrb	r6, [r1, r5]
            if(status & MSS_UART_THRE)
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if(tx_size < TX_FIFO_SIZE)
200012d4:	6804      	ldr	r4, [r0, #0]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
200012d6:	2301      	movs	r3, #1
200012d8:	f107 3cff 	add.w	ip, r7, #4294967295
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
200012dc:	7026      	strb	r6, [r4, #0]
200012de:	ea0c 0603 	and.w	r6, ip, r3
                    char_idx++;
200012e2:	eb05 0c03 	add.w	ip, r5, r3
200012e6:	194d      	adds	r5, r1, r5
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
200012e8:	42bb      	cmp	r3, r7
200012ea:	d211      	bcs.n	20001310 <MSS_UART_polled_tx+0xb0>
200012ec:	b136      	cbz	r6, 200012fc <MSS_UART_polled_tx+0x9c>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
200012ee:	5cee      	ldrb	r6, [r5, r3]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
200012f0:	2302      	movs	r3, #2
200012f2:	42bb      	cmp	r3, r7
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
200012f4:	7026      	strb	r6, [r4, #0]
                    char_idx++;
200012f6:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
200012fa:	d209      	bcs.n	20001310 <MSS_UART_polled_tx+0xb0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
200012fc:	5cee      	ldrb	r6, [r5, r3]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
200012fe:	3301      	adds	r3, #1
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
20001300:	7026      	strb	r6, [r4, #0]
20001302:	5cee      	ldrb	r6, [r5, r3]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
20001304:	3301      	adds	r3, #1
20001306:	42bb      	cmp	r3, r7
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx];
20001308:	7026      	strb	r6, [r4, #0]
                    char_idx++;
2000130a:	f10c 0c02 	add.w	ip, ip, #2
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
2000130e:	d3f5      	bcc.n	200012fc <MSS_UART_polled_tx+0x9c>
20001310:	4665      	mov	r5, ip
                    this_uart->hw_reg->THR = pbuff[char_idx];
                    char_idx++;
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001312:	1ad2      	subs	r2, r2, r3
            }
        } while(tx_size);
20001314:	2a00      	cmp	r2, #0
20001316:	d1d0      	bne.n	200012ba <MSS_UART_polled_tx+0x5a>
20001318:	e7bd      	b.n	20001296 <MSS_UART_polled_tx+0x36>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
2000131a:	b11a      	cbz	r2, 20001324 <MSS_UART_polled_tx+0xc4>
2000131c:	4617      	mov	r7, r2
2000131e:	e7d8      	b.n	200012d2 <MSS_UART_polled_tx+0x72>
    uint32_t char_idx = 0u;
    uint32_t size_sent;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(pbuff != ( (uint8_t *)0));
20001320:	be00      	bkpt	0x0000
20001322:	e7ae      	b.n	20001282 <MSS_UART_polled_tx+0x22>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for(size_sent = 0u; size_sent < fill_size; ++size_sent)
20001324:	4613      	mov	r3, r2
                    this_uart->hw_reg->THR = pbuff[char_idx];
                    char_idx++;
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001326:	1ad2      	subs	r2, r2, r3
20001328:	e7f4      	b.n	20001314 <MSS_UART_polled_tx+0xb4>
2000132a:	bf00      	nop

2000132c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
2000132c:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0u;
    uint32_t fill_size;
    uint8_t data_byte;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001330:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001334:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001338:	4298      	cmp	r0, r3
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
2000133a:	b082      	sub	sp, #8
    uint32_t char_idx = 0u;
    uint32_t fill_size;
    uint8_t data_byte;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000133c:	d006      	beq.n	2000134c <MSS_UART_polled_tx_string+0x20>
2000133e:	f64c 126c 	movw	r2, #51564	; 0xc96c
20001342:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001346:	4290      	cmp	r0, r2
20001348:	d000      	beq.n	2000134c <MSS_UART_polled_tx_string+0x20>
2000134a:	be00      	bkpt	0x0000
    ASSERT(p_sz_string != ((uint8_t *)0));
2000134c:	2900      	cmp	r1, #0
2000134e:	d040      	beq.n	200013d2 <MSS_UART_polled_tx_string+0xa6>

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001350:	4298      	cmp	r0, r3
20001352:	d012      	beq.n	2000137a <MSS_UART_polled_tx_string+0x4e>
20001354:	f64c 136c 	movw	r3, #51564	; 0xc96c
20001358:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000135c:	4298      	cmp	r0, r3
2000135e:	d00c      	beq.n	2000137a <MSS_UART_polled_tx_string+0x4e>
            }
        }
    }

    volatile uint32_t timeout;
    timeout = DELAY_MORE_THAN_10US;
20001360:	f241 3088 	movw	r0, #5000	; 0x1388
20001364:	9001      	str	r0, [sp, #4]
   do
   {
	   --timeout;
20001366:	9b01      	ldr	r3, [sp, #4]
20001368:	1e5a      	subs	r2, r3, #1
2000136a:	9201      	str	r2, [sp, #4]
   }while ( (timeout != 0U));
2000136c:	9901      	ldr	r1, [sp, #4]
2000136e:	2900      	cmp	r1, #0
20001370:	d1f9      	bne.n	20001366 <MSS_UART_polled_tx_string+0x3a>


}
20001372:	b002      	add	sp, #8
20001374:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
20001378:	4770      	bx	lr
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(p_sz_string != ((uint8_t *)0));

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
2000137a:	2900      	cmp	r1, #0
2000137c:	d0f0      	beq.n	20001360 <MSS_UART_polled_tx_string+0x34>
       (p_sz_string != ((uint8_t *)0)))
    {
        /* Get the first data byte from the input buffer */
        data_byte = p_sz_string[char_idx];
2000137e:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while(0u != data_byte)
20001380:	2d00      	cmp	r5, #0
20001382:	d0ed      	beq.n	20001360 <MSS_UART_polled_tx_string+0x34>
20001384:	7b42      	ldrb	r2, [r0, #13]
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20001386:	6804      	ldr	r4, [r0, #0]
20001388:	f04f 0c00 	mov.w	ip, #0
2000138c:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
2000138e:	431a      	orrs	r2, r3
            } while (0u == (status & MSS_UART_THRE));
20001390:	f013 0f20 	tst.w	r3, #32
20001394:	d0fa      	beq.n	2000138c <MSS_UART_polled_tx_string+0x60>
20001396:	7342      	strb	r2, [r0, #13]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0u;
            while((0u != data_byte) && (fill_size < TX_FIFO_SIZE))
20001398:	b925      	cbnz	r5, 200013a4 <MSS_UART_polled_tx_string+0x78>
2000139a:	4663      	mov	r3, ip

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while(0u != data_byte)
2000139c:	2d00      	cmp	r5, #0
2000139e:	d0df      	beq.n	20001360 <MSS_UART_polled_tx_string+0x34>
200013a0:	469c      	mov	ip, r3
200013a2:	e7f3      	b.n	2000138c <MSS_UART_polled_tx_string+0x60>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0u;
            while((0u != data_byte) && (fill_size < TX_FIFO_SIZE))
200013a4:	f8d0 a000 	ldr.w	sl, [r0]
200013a8:	2600      	movs	r6, #0
200013aa:	eb01 080c 	add.w	r8, r1, ip
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
200013ae:	3601      	adds	r6, #1
             */
            fill_size = 0u;
            while((0u != data_byte) && (fill_size < TX_FIFO_SIZE))
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
200013b0:	f88a 5000 	strb.w	r5, [sl]
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = p_sz_string[char_idx];
200013b4:	f818 5006 	ldrb.w	r5, [r8, r6]
            fill_size = 0u;
            while((0u != data_byte) && (fill_size < TX_FIFO_SIZE))
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
200013b8:	eb06 030c 	add.w	r3, r6, ip

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0u;
            while((0u != data_byte) && (fill_size < TX_FIFO_SIZE))
200013bc:	1e2f      	subs	r7, r5, #0
200013be:	bf18      	it	ne
200013c0:	2701      	movne	r7, #1
200013c2:	2e0f      	cmp	r6, #15
200013c4:	bf8c      	ite	hi
200013c6:	2700      	movhi	r7, #0
200013c8:	f007 0701 	andls.w	r7, r7, #1
200013cc:	2f00      	cmp	r7, #0
200013ce:	d0e5      	beq.n	2000139c <MSS_UART_polled_tx_string+0x70>
200013d0:	e7ed      	b.n	200013ae <MSS_UART_polled_tx_string+0x82>
    uint32_t fill_size;
    uint8_t data_byte;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(p_sz_string != ((uint8_t *)0));
200013d2:	be00      	bkpt	0x0000
200013d4:	e7bc      	b.n	20001350 <MSS_UART_polled_tx_string+0x24>
200013d6:	bf00      	nop

200013d8 <MSS_UART_irq_tx>:
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200013d8:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
200013dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013e0:	4298      	cmp	r0, r3
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200013e2:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200013e6:	d006      	beq.n	200013f6 <MSS_UART_irq_tx+0x1e>
200013e8:	f64c 1c6c 	movw	ip, #51564	; 0xc96c
200013ec:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200013f0:	4560      	cmp	r0, ip
200013f2:	d000      	beq.n	200013f6 <MSS_UART_irq_tx+0x1e>
200013f4:	be00      	bkpt	0x0000
    ASSERT(pbuff != ((uint8_t *)0));
200013f6:	2900      	cmp	r1, #0
200013f8:	d03d      	beq.n	20001476 <MSS_UART_irq_tx+0x9e>
    ASSERT(tx_size > 0u);
200013fa:	b91a      	cbnz	r2, 20001404 <MSS_UART_irq_tx+0x2c>
200013fc:	be00      	bkpt	0x0000
        set_bit_reg8(&this_uart->hw_reg->IER,ETBEI);

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
    }
}
200013fe:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
20001402:	4770      	bx	lr
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(pbuff != ((uint8_t *)0));
    ASSERT(tx_size > 0u);

    if((tx_size > 0u) && ( pbuff != ((uint8_t *)0)) &&
20001404:	2900      	cmp	r1, #0
20001406:	d0fa      	beq.n	200013fe <MSS_UART_irq_tx+0x26>
      ((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)))
20001408:	4298      	cmp	r0, r3
2000140a:	d005      	beq.n	20001418 <MSS_UART_irq_tx+0x40>
2000140c:	f64c 136c 	movw	r3, #51564	; 0xc96c
20001410:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001414:	4298      	cmp	r0, r3
20001416:	d1f2      	bne.n	200013fe <MSS_UART_irq_tx+0x26>
        this_uart->tx_buffer = pbuff;
        this_uart->tx_buff_size = tx_size;
        this_uart->tx_idx = (uint16_t)0;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ(this_uart->irqn);
20001418:	f890 a004 	ldrb.w	sl, [r0, #4]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000141c:	f04f 0801 	mov.w	r8, #1
20001420:	f00a 071f 	and.w	r7, sl, #31
20001424:	fa08 f707 	lsl.w	r7, r8, r7

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;

        /* enables TX interrupt */
        set_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
20001428:	6805      	ldr	r5, [r0, #0]
2000142a:	fa4f f68a 	sxtb.w	r6, sl
2000142e:	f105 0c04 	add.w	ip, r5, #4
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20001432:	f02c 447f 	bic.w	r4, ip, #4278190080	; 0xff000000
20001436:	f00c 4370 	and.w	r3, ip, #4026531840	; 0xf0000000
2000143a:	f103 7a00 	add.w	sl, r3, #33554432	; 0x2000000
2000143e:	0976      	lsrs	r6, r6, #5
20001440:	f424 0570 	bic.w	r5, r4, #15728640	; 0xf00000
20001444:	f24e 1300 	movw	r3, #57600	; 0xe100

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ(this_uart->irqn);

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
20001448:	f242 3485 	movw	r4, #9093	; 0x2385
    if((tx_size > 0u) && ( pbuff != ((uint8_t *)0)) &&
      ((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)))
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
        this_uart->tx_buff_size = tx_size;
2000144c:	6142      	str	r2, [r0, #20]
2000144e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001452:	f10a 0c04 	add.w	ip, sl, #4

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ(this_uart->irqn);

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
20001456:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000145a:	016d      	lsls	r5, r5, #5
2000145c:	f106 0a60 	add.w	sl, r6, #96	; 0x60
      ((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)))
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
        this_uart->tx_buff_size = tx_size;
        this_uart->tx_idx = (uint16_t)0;
20001460:	2200      	movs	r2, #0
20001462:	6182      	str	r2, [r0, #24]

    if((tx_size > 0u) && ( pbuff != ((uint8_t *)0)) &&
      ((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)))
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
20001464:	6101      	str	r1, [r0, #16]
20001466:	f843 702a 	str.w	r7, [r3, sl, lsl #2]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ(this_uart->irqn);

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
2000146a:	6244      	str	r4, [r0, #36]	; 0x24
2000146c:	f84c 8005 	str.w	r8, [ip, r5]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001470:	f843 7026 	str.w	r7, [r3, r6, lsl #2]
20001474:	e7c3      	b.n	200013fe <MSS_UART_irq_tx+0x26>
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(pbuff != ((uint8_t *)0));
20001476:	be00      	bkpt	0x0000
20001478:	e7bf      	b.n	200013fa <MSS_UART_irq_tx+0x22>
2000147a:	bf00      	nop

2000147c <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0u;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000147c:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001480:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001484:	4298      	cmp	r0, r3
20001486:	d008      	beq.n	2000149a <MSS_UART_tx_complete+0x1e>
20001488:	f64c 116c 	movw	r1, #51564	; 0xc96c
2000148c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001490:	4288      	cmp	r0, r1
20001492:	d002      	beq.n	2000149a <MSS_UART_tx_complete+0x1e>
20001494:	be00      	bkpt	0x0000
20001496:	2000      	movs	r0, #0
20001498:	4770      	bx	lr

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000149a:	6803      	ldr	r3, [r0, #0]
        this_uart->status |= status;
2000149c:	7b41      	ldrb	r1, [r0, #13]
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000149e:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;

        if((TX_COMPLETE == this_uart->tx_buff_size) &&
200014a0:	6942      	ldr	r2, [r0, #20]

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;
200014a2:	ea43 0c01 	orr.w	ip, r3, r1
200014a6:	f880 c00d 	strb.w	ip, [r0, #13]

        if((TX_COMPLETE == this_uart->tx_buff_size) &&
200014aa:	b912      	cbnz	r2, 200014b2 <MSS_UART_tx_complete+0x36>
200014ac:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
200014b0:	4770      	bx	lr
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if((TX_COMPLETE == this_uart->tx_buff_size) &&
200014b2:	2000      	movs	r0, #0
200014b4:	4770      	bx	lr
200014b6:	bf00      	nop

200014b8 <MSS_UART_get_rx>:
)
{
    size_t rx_size = 0u;
    uint8_t status = 0u;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200014b8:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
200014bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014c0:	4298      	cmp	r0, r3
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
200014c2:	b470      	push	{r4, r5, r6}
    size_t rx_size = 0u;
    uint8_t status = 0u;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200014c4:	d006      	beq.n	200014d4 <MSS_UART_get_rx+0x1c>
200014c6:	f64c 1c6c 	movw	ip, #51564	; 0xc96c
200014ca:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200014ce:	4560      	cmp	r0, ip
200014d0:	d000      	beq.n	200014d4 <MSS_UART_get_rx+0x1c>
200014d2:	be00      	bkpt	0x0000
    ASSERT(rx_buff != ((uint8_t *)0));
200014d4:	2900      	cmp	r1, #0
200014d6:	d035      	beq.n	20001544 <MSS_UART_get_rx+0x8c>
    ASSERT(buff_size > 0u);
200014d8:	b902      	cbnz	r2, 200014dc <MSS_UART_get_rx+0x24>
200014da:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
200014dc:	4298      	cmp	r0, r3
200014de:	d009      	beq.n	200014f4 <MSS_UART_get_rx+0x3c>
200014e0:	f64c 136c 	movw	r3, #51564	; 0xc96c
200014e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014e8:	4298      	cmp	r0, r3
200014ea:	d003      	beq.n	200014f4 <MSS_UART_get_rx+0x3c>
       (rx_buff != ((uint8_t *)0)) && (buff_size > 0u))
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while(((status & MSS_UART_DATA_READY) != 0u) &&
200014ec:	2300      	movs	r3, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
200014ee:	4618      	mov	r0, r3
200014f0:	bc70      	pop	{r4, r5, r6}
200014f2:	4770      	bx	lr

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(rx_buff != ((uint8_t *)0));
    ASSERT(buff_size > 0u);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
200014f4:	1e0b      	subs	r3, r1, #0
200014f6:	bf18      	it	ne
200014f8:	2301      	movne	r3, #1
200014fa:	2a00      	cmp	r2, #0
200014fc:	bf0c      	ite	eq
200014fe:	2300      	moveq	r3, #0
20001500:	f003 0301 	andne.w	r3, r3, #1
20001504:	2b00      	cmp	r3, #0
20001506:	d0f1      	beq.n	200014ec <MSS_UART_get_rx+0x34>
       (rx_buff != ((uint8_t *)0)) && (buff_size > 0u))
    {
        status = this_uart->hw_reg->LSR;
20001508:	6804      	ldr	r4, [r0, #0]
        this_uart->status |= status;
2000150a:	f890 c00d 	ldrb.w	ip, [r0, #13]
    ASSERT(buff_size > 0u);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (rx_buff != ((uint8_t *)0)) && (buff_size > 0u))
    {
        status = this_uart->hw_reg->LSR;
2000150e:	7d23      	ldrb	r3, [r4, #20]
        this_uart->status |= status;
20001510:	ea43 0c0c 	orr.w	ip, r3, ip

        while(((status & MSS_UART_DATA_READY) != 0u) &&
20001514:	f013 0f01 	tst.w	r3, #1

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (rx_buff != ((uint8_t *)0)) && (buff_size > 0u))
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;
20001518:	f880 c00d 	strb.w	ip, [r0, #13]

        while(((status & MSS_UART_DATA_READY) != 0u) &&
2000151c:	d0e6      	beq.n	200014ec <MSS_UART_get_rx+0x34>
2000151e:	2300      	movs	r3, #0
              (rx_size < buff_size))
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20001520:	7825      	ldrb	r5, [r4, #0]
20001522:	54cd      	strb	r5, [r1, r3]
            ++rx_size;
            status = this_uart->hw_reg->LSR;
20001524:	6804      	ldr	r4, [r0, #0]
            this_uart->status |= status;
20001526:	7b46      	ldrb	r6, [r0, #13]
        while(((status & MSS_UART_DATA_READY) != 0u) &&
              (rx_size < buff_size))
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
            ++rx_size;
            status = this_uart->hw_reg->LSR;
20001528:	f894 c014 	ldrb.w	ip, [r4, #20]

        while(((status & MSS_UART_DATA_READY) != 0u) &&
              (rx_size < buff_size))
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
            ++rx_size;
2000152c:	3301      	adds	r3, #1
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
2000152e:	ea4c 0606 	orr.w	r6, ip, r6
       (rx_buff != ((uint8_t *)0)) && (buff_size > 0u))
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while(((status & MSS_UART_DATA_READY) != 0u) &&
20001532:	429a      	cmp	r2, r3
20001534:	bf94      	ite	ls
20001536:	2500      	movls	r5, #0
20001538:	f00c 0501 	andhi.w	r5, ip, #1
              (rx_size < buff_size))
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
2000153c:	7346      	strb	r6, [r0, #13]
       (rx_buff != ((uint8_t *)0)) && (buff_size > 0u))
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while(((status & MSS_UART_DATA_READY) != 0u) &&
2000153e:	2d00      	cmp	r5, #0
20001540:	d1ee      	bne.n	20001520 <MSS_UART_get_rx+0x68>
20001542:	e7d4      	b.n	200014ee <MSS_UART_get_rx+0x36>
{
    size_t rx_size = 0u;
    uint8_t status = 0u;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(rx_buff != ((uint8_t *)0));
20001544:	be00      	bkpt	0x0000
20001546:	e7c7      	b.n	200014d8 <MSS_UART_get_rx+0x20>

20001548 <MSS_UART_enable_irq>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_t irq_mask
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001548:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
2000154c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001550:	4298      	cmp	r0, r3
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_t irq_mask
)
{
20001552:	b430      	push	{r4, r5}
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001554:	d006      	beq.n	20001564 <MSS_UART_enable_irq+0x1c>
20001556:	f64c 126c 	movw	r2, #51564	; 0xc96c
2000155a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000155e:	4290      	cmp	r0, r2
20001560:	d000      	beq.n	20001564 <MSS_UART_enable_irq+0x1c>
20001562:	be00      	bkpt	0x0000
    ASSERT(MSS_UART_INVALID_IRQ > irq_mask);
20001564:	f64f 7cff 	movw	ip, #65535	; 0xffff
20001568:	4561      	cmp	r1, ip
2000156a:	d030      	beq.n	200015ce <MSS_UART_enable_irq+0x86>

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) && 
2000156c:	4298      	cmp	r0, r3
2000156e:	d007      	beq.n	20001580 <MSS_UART_enable_irq+0x38>
20001570:	f64c 136c 	movw	r3, #51564	; 0xc96c
20001574:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001578:	4298      	cmp	r0, r3
2000157a:	d001      	beq.n	20001580 <MSS_UART_enable_irq+0x38>
        this_uart->hw_reg->IEM |= (uint8_t)(((uint32_t)irq_mask & ~((uint32_t)IIRF_MASK)) >> 4u);

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
    }
}
2000157c:	bc30      	pop	{r4, r5}
2000157e:	4770      	bx	lr
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(MSS_UART_INVALID_IRQ > irq_mask);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) && 
20001580:	f64f 72ff 	movw	r2, #65535	; 0xffff
20001584:	4291      	cmp	r1, r2
20001586:	d0f9      	beq.n	2000157c <MSS_UART_enable_irq+0x34>
       (MSS_UART_INVALID_IRQ > irq_mask))
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ(this_uart->irqn);
20001588:	f890 c004 	ldrb.w	ip, [r0, #4]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000158c:	2401      	movs	r4, #1
2000158e:	f00c 021f 	and.w	r2, ip, #31
20001592:	4094      	lsls	r4, r2
20001594:	fa4f f38c 	sxtb.w	r3, ip
20001598:	ea4f 1c53 	mov.w	ip, r3, lsr #5
2000159c:	f24e 1300 	movw	r3, #57600	; 0xe100
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= (uint8_t)irq_mask & IIRF_MASK;
200015a0:	6802      	ldr	r2, [r0, #0]
200015a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200015a6:	f10c 0560 	add.w	r5, ip, #96	; 0x60
200015aa:	f843 4025 	str.w	r4, [r3, r5, lsl #2]
200015ae:	7915      	ldrb	r5, [r2, #4]
200015b0:	f001 000f 	and.w	r0, r1, #15
200015b4:	ea45 0000 	orr.w	r0, r5, r0
200015b8:	7110      	strb	r0, [r2, #4]
         * bit 5 - NACK / ERR signal interrupt
         * bit 6 - PID parity error interrupt 
         * bit 7 - LIN break detection interrupt
         * bit 8 - LIN Sync detection interrupt
         */
        this_uart->hw_reg->IEM |= (uint8_t)(((uint32_t)irq_mask & ~((uint32_t)IIRF_MASK)) >> 4u);
200015ba:	f892 0024 	ldrb.w	r0, [r2, #36]	; 0x24
200015be:	ea40 1111 	orr.w	r1, r0, r1, lsr #4
200015c2:	b2c9      	uxtb	r1, r1
200015c4:	f882 1024 	strb.w	r1, [r2, #36]	; 0x24

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200015c8:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
200015cc:	e7d6      	b.n	2000157c <MSS_UART_enable_irq+0x34>
    mss_uart_instance_t * this_uart,
    mss_uart_irq_t irq_mask
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(MSS_UART_INVALID_IRQ > irq_mask);
200015ce:	be00      	bkpt	0x0000
200015d0:	e7cc      	b.n	2000156c <MSS_UART_enable_irq+0x24>
200015d2:	bf00      	nop

200015d4 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_t irq_mask
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200015d4:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
200015d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015dc:	4298      	cmp	r0, r3
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_t irq_mask
)
{
200015de:	b410      	push	{r4}
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200015e0:	d008      	beq.n	200015f4 <MSS_UART_disable_irq+0x20>
200015e2:	f64c 126c 	movw	r2, #51564	; 0xc96c
200015e6:	f2c2 0200 	movt	r2, #8192	; 0x2000
200015ea:	4290      	cmp	r0, r2
200015ec:	d002      	beq.n	200015f4 <MSS_UART_disable_irq+0x20>
200015ee:	be00      	bkpt	0x0000
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ(this_uart->irqn);

        }
    }
}
200015f0:	bc10      	pop	{r4}
200015f2:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ((uint8_t)(~((uint32_t)irq_mask & (uint32_t)IIRF_MASK)));
200015f4:	6803      	ldr	r3, [r0, #0]
200015f6:	f001 040f 	and.w	r4, r1, #15
200015fa:	791a      	ldrb	r2, [r3, #4]
         * bit 5 - NACK / ERR signal interrupt
         * bit 6 - PID parity error interrupt 
         * bit 7 - LIN break detection interrupt
         * bit 8 - LIN Sync detection interrupt
         */
        this_uart->hw_reg->IEM |= (uint8_t)(~(((uint32_t)irq_mask & ~((uint32_t)IIRF_MASK)) >> 8u));
200015fc:	f481 4c7f 	eor.w	ip, r1, #65280	; 0xff00
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ((uint8_t)(~((uint32_t)irq_mask & (uint32_t)IIRF_MASK)));
20001600:	ea22 0204 	bic.w	r2, r2, r4
20001604:	711a      	strb	r2, [r3, #4]
         * bit 5 - NACK / ERR signal interrupt
         * bit 6 - PID parity error interrupt 
         * bit 7 - LIN break detection interrupt
         * bit 8 - LIN Sync detection interrupt
         */
        this_uart->hw_reg->IEM |= (uint8_t)(~(((uint32_t)irq_mask & ~((uint32_t)IIRF_MASK)) >> 8u));
20001606:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
2000160a:	ea42 221c 	orr.w	r2, r2, ip, lsr #8
2000160e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ(this_uart->irqn);
20001612:	7902      	ldrb	r2, [r0, #4]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001614:	f04f 0c01 	mov.w	ip, #1
20001618:	f002 001f 	and.w	r0, r2, #31
2000161c:	fa0c f000 	lsl.w	r0, ip, r0
20001620:	b252      	sxtb	r2, r2
20001622:	0952      	lsrs	r2, r2, #5
20001624:	f24e 1300 	movw	r3, #57600	; 0xe100
20001628:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000162c:	f102 0c60 	add.w	ip, r2, #96	; 0x60

        if(irq_mask == IIRF_MASK)
20001630:	290f      	cmp	r1, #15
20001632:	f843 002c 	str.w	r0, [r3, ip, lsl #2]
20001636:	d1db      	bne.n	200015f0 <MSS_UART_disable_irq+0x1c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001638:	3220      	adds	r2, #32
2000163a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
2000163e:	e7d7      	b.n	200015f0 <MSS_UART_disable_irq+0x1c>

20001640 <MSS_UART_set_rx_handler>:
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001640:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001644:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001648:	4298      	cmp	r0, r3
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
2000164a:	b430      	push	{r4, r5}
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000164c:	d006      	beq.n	2000165c <MSS_UART_set_rx_handler+0x1c>
2000164e:	f64c 1c6c 	movw	ip, #51564	; 0xc96c
20001652:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001656:	4560      	cmp	r0, ip
20001658:	d000      	beq.n	2000165c <MSS_UART_set_rx_handler+0x1c>
2000165a:	be00      	bkpt	0x0000
    ASSERT(handler != INVALID_IRQ_HANDLER );
2000165c:	2900      	cmp	r1, #0
2000165e:	d03e      	beq.n	200016de <MSS_UART_set_rx_handler+0x9e>
    ASSERT(trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL);
20001660:	2ac0      	cmp	r2, #192	; 0xc0
20001662:	d900      	bls.n	20001666 <MSS_UART_set_rx_handler+0x26>
20001664:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001666:	4298      	cmp	r0, r3
20001668:	d007      	beq.n	2000167a <MSS_UART_set_rx_handler+0x3a>
2000166a:	f64c 136c 	movw	r3, #51564	; 0xc96c
2000166e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001672:	4298      	cmp	r0, r3
20001674:	d001      	beq.n	2000167a <MSS_UART_set_rx_handler+0x3a>
        set_bit_reg8(&this_uart->hw_reg->IER,ERBFI);

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
    }
}
20001676:	bc30      	pop	{r4, r5}
20001678:	4770      	bx	lr
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER );
    ASSERT(trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
2000167a:	1e0b      	subs	r3, r1, #0
2000167c:	bf18      	it	ne
2000167e:	2301      	movne	r3, #1
20001680:	2ac0      	cmp	r2, #192	; 0xc0
20001682:	bf8c      	ite	hi
20001684:	2300      	movhi	r3, #0
20001686:	f003 0301 	andls.w	r3, r3, #1
2000168a:	2b00      	cmp	r3, #0
2000168c:	d0f3      	beq.n	20001676 <MSS_UART_set_rx_handler+0x36>
       (trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL))
    {
        this_uart->rx_handler = handler;

        /* Set the receive interrupt trigger level. */
        this_uart->hw_reg->FCR = (this_uart->hw_reg->FCR &
2000168e:	6805      	ldr	r5, [r0, #0]

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (handler != INVALID_IRQ_HANDLER) &&
       (trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL))
    {
        this_uart->rx_handler = handler;
20001690:	6201      	str	r1, [r0, #32]

        /* Set the receive interrupt trigger level. */
        this_uart->hw_reg->FCR = (this_uart->hw_reg->FCR &
20001692:	f895 c008 	ldrb.w	ip, [r5, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001696:	2401      	movs	r4, #1
20001698:	f00c 033f 	and.w	r3, ip, #63	; 0x3f
2000169c:	431a      	orrs	r2, r3
2000169e:	722a      	strb	r2, [r5, #8]
                                 (uint8_t)(~((uint8_t)FCR_TRIG_LEVEL_MASK))) |
                                 (uint8_t)trigger_level;
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ(this_uart->irqn);
200016a0:	7902      	ldrb	r2, [r0, #4]

        /* Enable receive interrupt. */
        set_bit_reg8(&this_uart->hw_reg->IER,ERBFI);
200016a2:	f105 0c04 	add.w	ip, r5, #4
200016a6:	f002 001f 	and.w	r0, r2, #31
200016aa:	fa14 f000 	lsls.w	r0, r4, r0
200016ae:	f02c 437f 	bic.w	r3, ip, #4278190080	; 0xff000000
200016b2:	b251      	sxtb	r1, r2
200016b4:	f423 0570 	bic.w	r5, r3, #15728640	; 0xf00000
200016b8:	0949      	lsrs	r1, r1, #5
200016ba:	f24e 1300 	movw	r3, #57600	; 0xe100
200016be:	f00c 4c70 	and.w	ip, ip, #4026531840	; 0xf0000000
200016c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200016c6:	016a      	lsls	r2, r5, #5
200016c8:	f10c 7c00 	add.w	ip, ip, #33554432	; 0x2000000
200016cc:	f101 0560 	add.w	r5, r1, #96	; 0x60
200016d0:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
200016d4:	f84c 4002 	str.w	r4, [ip, r2]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200016d8:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
200016dc:	e7cb      	b.n	20001676 <MSS_UART_set_rx_handler+0x36>
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER );
200016de:	be00      	bkpt	0x0000
200016e0:	e7be      	b.n	20001660 <MSS_UART_set_rx_handler+0x20>
200016e2:	bf00      	nop

200016e4 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200016e4:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
200016e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016ec:	4298      	cmp	r0, r3
200016ee:	d006      	beq.n	200016fe <MSS_UART_set_loopback+0x1a>
200016f0:	f64c 126c 	movw	r2, #51564	; 0xc96c
200016f4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200016f8:	4290      	cmp	r0, r2
200016fa:	d000      	beq.n	200016fe <MSS_UART_set_loopback+0x1a>
200016fc:	be00      	bkpt	0x0000
    ASSERT(MSS_UART_INVALID_LOOPBACK > loopback);
200016fe:	2905      	cmp	r1, #5
20001700:	d900      	bls.n	20001704 <MSS_UART_set_loopback+0x20>
20001702:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) ||
20001704:	4298      	cmp	r0, r3
20001706:	d00c      	beq.n	20001722 <MSS_UART_set_loopback+0x3e>
20001708:	f64c 1c6c 	movw	ip, #51564	; 0xc96c
2000170c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001710:	4560      	cmp	r0, ip
20001712:	bf14      	ite	ne
20001714:	2300      	movne	r3, #0
20001716:	2301      	moveq	r3, #1
20001718:	2905      	cmp	r1, #5
2000171a:	bf98      	it	ls
2000171c:	f043 0301 	orrls.w	r3, r3, #1
20001720:	b13b      	cbz	r3, 20001732 <MSS_UART_set_loopback+0x4e>
       (MSS_UART_INVALID_LOOPBACK > loopback))
    {
        switch(loopback)
20001722:	2905      	cmp	r1, #5
20001724:	d804      	bhi.n	20001730 <MSS_UART_set_loopback+0x4c>
20001726:	e8df f001 	tbb	[pc, r1]
2000172a:	1b0c      	.short	0x1b0c
2000172c:	052a302a 	.word	0x052a302a
                break;
                
            case MSS_UART_INVALID_LOOPBACK:
                /* Fall through to default. */
            default:
                ASSERT(0);
20001730:	be00      	bkpt	0x0000
20001732:	4770      	bx	lr
                this_uart->hw_reg->MCR |= (1u << RLOOP);
                break;
                
            case MSS_UART_AUTO_ECHO_ON:
                /* Enable automatic echo */
                this_uart->hw_reg->MCR |= (1u << ECHO);
20001734:	6803      	ldr	r3, [r0, #0]
20001736:	f893 c010 	ldrb.w	ip, [r3, #16]
2000173a:	f04c 0040 	orr.w	r0, ip, #64	; 0x40
2000173e:	7418      	strb	r0, [r3, #16]
                break;
20001740:	4770      	bx	lr
    {
        switch(loopback)
        {
            case MSS_UART_LOCAL_LOOPBACK_OFF:
                /* Disable local loopback */
                clear_bit_reg8(&this_uart->hw_reg->MCR,LOOP);
20001742:	6803      	ldr	r3, [r0, #0]
20001744:	3310      	adds	r3, #16
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20001746:	f023 4c7f 	bic.w	ip, r3, #4278190080	; 0xff000000
2000174a:	f003 4170 	and.w	r1, r3, #4026531840	; 0xf0000000
2000174e:	f101 7300 	add.w	r3, r1, #33554432	; 0x2000000
20001752:	f42c 0270 	bic.w	r2, ip, #15728640	; 0xf00000
20001756:	3310      	adds	r3, #16
20001758:	0150      	lsls	r0, r2, #5
2000175a:	2100      	movs	r1, #0
2000175c:	5019      	str	r1, [r3, r0]
2000175e:	4770      	bx	lr
                break;
                
            case MSS_UART_LOCAL_LOOPBACK_ON:
                /* Enable local loopback */
                set_bit_reg8(&this_uart->hw_reg->MCR,LOOP);
20001760:	6802      	ldr	r2, [r0, #0]
20001762:	3210      	adds	r2, #16
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20001764:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
20001768:	f002 4370 	and.w	r3, r2, #4026531840	; 0xf0000000
2000176c:	f42c 0070 	bic.w	r0, ip, #15728640	; 0xf00000
20001770:	f103 7100 	add.w	r1, r3, #33554432	; 0x2000000
20001774:	0142      	lsls	r2, r0, #5
20001776:	3110      	adds	r1, #16
20001778:	2001      	movs	r0, #1
2000177a:	5088      	str	r0, [r1, r2]
2000177c:	4770      	bx	lr
                break;
            
            case MSS_UART_REMOTE_LOOPBACK_OFF:
            case MSS_UART_AUTO_ECHO_OFF:
                /* Disable remote loopback & automatic echo*/
                this_uart->hw_reg->MCR &= ~RLOOP_MASK;
2000177e:	6803      	ldr	r3, [r0, #0]
20001780:	7c18      	ldrb	r0, [r3, #16]
20001782:	f000 01f9 	and.w	r1, r0, #249	; 0xf9
20001786:	7419      	strb	r1, [r3, #16]
                break;
20001788:	4770      	bx	lr
            
            case MSS_UART_REMOTE_LOOPBACK_ON:
                /* Enable remote loopback */
                this_uart->hw_reg->MCR |= (1u << RLOOP);
2000178a:	6801      	ldr	r1, [r0, #0]
2000178c:	7c0a      	ldrb	r2, [r1, #16]
2000178e:	f042 0c20 	orr.w	ip, r2, #32
20001792:	f881 c010 	strb.w	ip, [r1, #16]
                break;
20001796:	4770      	bx	lr

20001798 <MSS_UART_set_rxstatus_handler>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001798:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
2000179c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017a0:	4298      	cmp	r0, r3
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200017a2:	b4f0      	push	{r4, r5, r6, r7}
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200017a4:	d006      	beq.n	200017b4 <MSS_UART_set_rxstatus_handler+0x1c>
200017a6:	f64c 126c 	movw	r2, #51564	; 0xc96c
200017aa:	f2c2 0200 	movt	r2, #8192	; 0x2000
200017ae:	4290      	cmp	r0, r2
200017b0:	d000      	beq.n	200017b4 <MSS_UART_set_rxstatus_handler+0x1c>
200017b2:	be00      	bkpt	0x0000
    ASSERT(handler != INVALID_IRQ_HANDLER);
200017b4:	2900      	cmp	r1, #0
200017b6:	d030      	beq.n	2000181a <MSS_UART_set_rxstatus_handler+0x82>

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
200017b8:	4298      	cmp	r0, r3
200017ba:	d007      	beq.n	200017cc <MSS_UART_set_rxstatus_handler+0x34>
200017bc:	f64c 136c 	movw	r3, #51564	; 0xc96c
200017c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017c4:	4298      	cmp	r0, r3
200017c6:	d001      	beq.n	200017cc <MSS_UART_set_rxstatus_handler+0x34>
        set_bit_reg8(&this_uart->hw_reg->IER,ELSI);

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
    }
}
200017c8:	bcf0      	pop	{r4, r5, r6, r7}
200017ca:	4770      	bx	lr
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
200017cc:	2900      	cmp	r1, #0
200017ce:	d0fb      	beq.n	200017c8 <MSS_UART_set_rxstatus_handler+0x30>
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->linests_handler = handler;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ(this_uart->irqn);
200017d0:	f890 c004 	ldrb.w	ip, [r0, #4]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200017d4:	2601      	movs	r6, #1
200017d6:	f00c 051f 	and.w	r5, ip, #31
200017da:	fa16 f505 	lsls.w	r5, r6, r5

        /* Enable receiver line status interrupt. */
        set_bit_reg8(&this_uart->hw_reg->IER,ELSI);
200017de:	6803      	ldr	r3, [r0, #0]
200017e0:	fa4f f48c 	sxtb.w	r4, ip
200017e4:	1d1f      	adds	r7, r3, #4
200017e6:	f027 437f 	bic.w	r3, r7, #4278190080	; 0xff000000
200017ea:	f007 4270 	and.w	r2, r7, #4026531840	; 0xf0000000
200017ee:	0964      	lsrs	r4, r4, #5
200017f0:	f423 0770 	bic.w	r7, r3, #15728640	; 0xf00000
200017f4:	f102 7200 	add.w	r2, r2, #33554432	; 0x2000000
200017f8:	f24e 1300 	movw	r3, #57600	; 0xe100
200017fc:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001800:	ea4f 1c47 	mov.w	ip, r7, lsl #5
20001804:	3208      	adds	r2, #8
20001806:	f104 0760 	add.w	r7, r4, #96	; 0x60
2000180a:	f843 5027 	str.w	r5, [r3, r7, lsl #2]
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->linests_handler = handler;
2000180e:	61c1      	str	r1, [r0, #28]
20001810:	f842 600c 	str.w	r6, [r2, ip]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001814:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
20001818:	e7d6      	b.n	200017c8 <MSS_UART_set_rxstatus_handler+0x30>
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);
2000181a:	be00      	bkpt	0x0000
2000181c:	e7cc      	b.n	200017b8 <MSS_UART_set_rxstatus_handler+0x20>
2000181e:	bf00      	nop

20001820 <MSS_UART_set_tx_handler>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001820:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001824:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001828:	4298      	cmp	r0, r3
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
2000182a:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000182e:	d006      	beq.n	2000183e <MSS_UART_set_tx_handler+0x1e>
20001830:	f64c 126c 	movw	r2, #51564	; 0xc96c
20001834:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001838:	4290      	cmp	r0, r2
2000183a:	d000      	beq.n	2000183e <MSS_UART_set_tx_handler+0x1e>
2000183c:	be00      	bkpt	0x0000
    ASSERT(handler != INVALID_IRQ_HANDLER);
2000183e:	2900      	cmp	r1, #0
20001840:	d034      	beq.n	200018ac <MSS_UART_set_tx_handler+0x8c>

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001842:	4298      	cmp	r0, r3
20001844:	d008      	beq.n	20001858 <MSS_UART_set_tx_handler+0x38>
20001846:	f64c 136c 	movw	r3, #51564	; 0xc96c
2000184a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000184e:	4298      	cmp	r0, r3
20001850:	d002      	beq.n	20001858 <MSS_UART_set_tx_handler+0x38>
        set_bit_reg8(&this_uart->hw_reg->IER,ETBEI);

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
    }
}
20001852:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
20001856:	4770      	bx	lr
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001858:	2900      	cmp	r1, #0
2000185a:	d0fa      	beq.n	20001852 <MSS_UART_set_tx_handler+0x32>
        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
        this_uart->tx_buff_size = 0u;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ(this_uart->irqn);
2000185c:	f890 c004 	ldrb.w	ip, [r0, #4]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001860:	2701      	movs	r7, #1
20001862:	f00c 061f 	and.w	r6, ip, #31
20001866:	fa17 f606 	lsls.w	r6, r7, r6

        /* Enable transmitter holding register Empty interrupt. */
        set_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
2000186a:	6802      	ldr	r2, [r0, #0]
2000186c:	fa4f f58c 	sxtb.w	r5, ip
20001870:	1d14      	adds	r4, r2, #4
20001872:	f004 4370 	and.w	r3, r4, #4026531840	; 0xf0000000
20001876:	f024 487f 	bic.w	r8, r4, #4278190080	; 0xff000000
2000187a:	f428 0470 	bic.w	r4, r8, #15728640	; 0xf00000
2000187e:	096d      	lsrs	r5, r5, #5
20001880:	f103 7200 	add.w	r2, r3, #33554432	; 0x2000000
20001884:	f24e 1300 	movw	r3, #57600	; 0xe100
20001888:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000188c:	ea4f 1c44 	mov.w	ip, r4, lsl #5
20001890:	3204      	adds	r2, #4
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->tx_handler = handler;

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
20001892:	2400      	movs	r4, #0
20001894:	f105 0860 	add.w	r8, r5, #96	; 0x60
        this_uart->tx_buff_size = 0u;
20001898:	6144      	str	r4, [r0, #20]
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->tx_handler = handler;
2000189a:	6241      	str	r1, [r0, #36]	; 0x24
2000189c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
200018a0:	6104      	str	r4, [r0, #16]
200018a2:	f842 700c 	str.w	r7, [r2, ip]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200018a6:	f843 6025 	str.w	r6, [r3, r5, lsl #2]
200018aa:	e7d2      	b.n	20001852 <MSS_UART_set_tx_handler+0x32>
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);
200018ac:	be00      	bkpt	0x0000
200018ae:	e7c8      	b.n	20001842 <MSS_UART_set_tx_handler+0x22>

200018b0 <MSS_UART_set_modemstatus_handler>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200018b0:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
200018b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018b8:	4298      	cmp	r0, r3
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200018ba:	b4f0      	push	{r4, r5, r6, r7}
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200018bc:	d006      	beq.n	200018cc <MSS_UART_set_modemstatus_handler+0x1c>
200018be:	f64c 126c 	movw	r2, #51564	; 0xc96c
200018c2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200018c6:	4290      	cmp	r0, r2
200018c8:	d000      	beq.n	200018cc <MSS_UART_set_modemstatus_handler+0x1c>
200018ca:	be00      	bkpt	0x0000
    ASSERT(handler != INVALID_IRQ_HANDLER);
200018cc:	2900      	cmp	r1, #0
200018ce:	d030      	beq.n	20001932 <MSS_UART_set_modemstatus_handler+0x82>

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
200018d0:	4298      	cmp	r0, r3
200018d2:	d007      	beq.n	200018e4 <MSS_UART_set_modemstatus_handler+0x34>
200018d4:	f64c 136c 	movw	r3, #51564	; 0xc96c
200018d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018dc:	4298      	cmp	r0, r3
200018de:	d001      	beq.n	200018e4 <MSS_UART_set_modemstatus_handler+0x34>
        set_bit_reg8(&this_uart->hw_reg->IER,EDSSI);

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
    }
}
200018e0:	bcf0      	pop	{r4, r5, r6, r7}
200018e2:	4770      	bx	lr
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
200018e4:	2900      	cmp	r1, #0
200018e6:	d0fb      	beq.n	200018e0 <MSS_UART_set_modemstatus_handler+0x30>
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->modemsts_handler = handler;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ(this_uart->irqn);
200018e8:	f890 c004 	ldrb.w	ip, [r0, #4]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200018ec:	2601      	movs	r6, #1
200018ee:	f00c 051f 	and.w	r5, ip, #31
200018f2:	fa16 f505 	lsls.w	r5, r6, r5

        /* Enable modem status interrupt. */
        set_bit_reg8(&this_uart->hw_reg->IER,EDSSI);
200018f6:	6803      	ldr	r3, [r0, #0]
200018f8:	fa4f f48c 	sxtb.w	r4, ip
200018fc:	1d1f      	adds	r7, r3, #4
200018fe:	f027 437f 	bic.w	r3, r7, #4278190080	; 0xff000000
20001902:	f007 4270 	and.w	r2, r7, #4026531840	; 0xf0000000
20001906:	0964      	lsrs	r4, r4, #5
20001908:	f423 0770 	bic.w	r7, r3, #15728640	; 0xf00000
2000190c:	f102 7200 	add.w	r2, r2, #33554432	; 0x2000000
20001910:	f24e 1300 	movw	r3, #57600	; 0xe100
20001914:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001918:	ea4f 1c47 	mov.w	ip, r7, lsl #5
2000191c:	320c      	adds	r2, #12
2000191e:	f104 0760 	add.w	r7, r4, #96	; 0x60
20001922:	f843 5027 	str.w	r5, [r3, r7, lsl #2]
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->modemsts_handler = handler;
20001926:	6281      	str	r1, [r0, #40]	; 0x28
20001928:	f842 600c 	str.w	r6, [r2, ip]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000192c:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
20001930:	e7d6      	b.n	200018e0 <MSS_UART_set_modemstatus_handler+0x30>
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);
20001932:	be00      	bkpt	0x0000
20001934:	e7cc      	b.n	200018d0 <MSS_UART_set_modemstatus_handler+0x20>
20001936:	bf00      	nop

20001938 <MSS_UART_fill_tx_fifo>:
)
{
    uint8_t status = 0u;
    size_t size_sent = 0u;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001938:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
2000193c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001940:	4298      	cmp	r0, r3
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20001942:	b410      	push	{r4}
    uint8_t status = 0u;
    size_t size_sent = 0u;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001944:	d006      	beq.n	20001954 <MSS_UART_fill_tx_fifo+0x1c>
20001946:	f64c 1c6c 	movw	ip, #51564	; 0xc96c
2000194a:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000194e:	4560      	cmp	r0, ip
20001950:	d000      	beq.n	20001954 <MSS_UART_fill_tx_fifo+0x1c>
20001952:	be00      	bkpt	0x0000
    ASSERT(tx_buffer != ( (uint8_t *)0));
20001954:	2900      	cmp	r1, #0
20001956:	d042      	beq.n	200019de <MSS_UART_fill_tx_fifo+0xa6>
    ASSERT(tx_size > 0);
20001958:	b902      	cbnz	r2, 2000195c <MSS_UART_fill_tx_fifo+0x24>
2000195a:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
2000195c:	4298      	cmp	r0, r3
2000195e:	d008      	beq.n	20001972 <MSS_UART_fill_tx_fifo+0x3a>
20001960:	f64c 136c 	movw	r3, #51564	; 0xc96c
20001964:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001968:	4298      	cmp	r0, r3
2000196a:	d002      	beq.n	20001972 <MSS_UART_fill_tx_fifo+0x3a>
            if(tx_size < TX_FIFO_SIZE)
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for(size_sent = 0u; size_sent < fill_size; ++size_sent)
2000196c:	2000      	movs	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
2000196e:	bc10      	pop	{r4}
20001970:	4770      	bx	lr
    ASSERT(tx_buffer != ( (uint8_t *)0));
    ASSERT(tx_size > 0);

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001972:	1e0b      	subs	r3, r1, #0
20001974:	bf18      	it	ne
20001976:	2301      	movne	r3, #1
20001978:	2a00      	cmp	r2, #0
2000197a:	bf0c      	ite	eq
2000197c:	2300      	moveq	r3, #0
2000197e:	f003 0301 	andne.w	r3, r3, #1
20001982:	2b00      	cmp	r3, #0
20001984:	d0f2      	beq.n	2000196c <MSS_UART_fill_tx_fifo+0x34>
       (tx_buffer != ((uint8_t *)0))   &&
       (tx_size > 0u))
    {
        status = this_uart->hw_reg->LSR;
20001986:	6803      	ldr	r3, [r0, #0]
        this_uart->status |= status;
20001988:	7b44      	ldrb	r4, [r0, #13]
     * buffer has been written. */
    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (tx_buffer != ((uint8_t *)0))   &&
       (tx_size > 0u))
    {
        status = this_uart->hw_reg->LSR;
2000198a:	f893 c014 	ldrb.w	ip, [r3, #20]
        this_uart->status |= status;
2000198e:	ea4c 0404 	orr.w	r4, ip, r4

        if(status & MSS_UART_THRE)
20001992:	f01c 0f20 	tst.w	ip, #32
    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (tx_buffer != ((uint8_t *)0))   &&
       (tx_size > 0u))
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;
20001996:	7344      	strb	r4, [r0, #13]

        if(status & MSS_UART_THRE)
20001998:	d0e8      	beq.n	2000196c <MSS_UART_fill_tx_fifo+0x34>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if(tx_size < TX_FIFO_SIZE)
2000199a:	2a0f      	cmp	r2, #15
2000199c:	bf88      	it	hi
2000199e:	2210      	movhi	r2, #16
200019a0:	1e50      	subs	r0, r2, #1
            /* Fill up FIFO */
            for(size_sent = 0u; size_sent < fill_size; ++size_sent)
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
200019a2:	f891 c000 	ldrb.w	ip, [r1]
200019a6:	f000 0401 	and.w	r4, r0, #1
            if(tx_size < TX_FIFO_SIZE)
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for(size_sent = 0u; size_sent < fill_size; ++size_sent)
200019aa:	2001      	movs	r0, #1
200019ac:	4282      	cmp	r2, r0
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
200019ae:	f883 c000 	strb.w	ip, [r3]
            if(tx_size < TX_FIFO_SIZE)
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for(size_sent = 0u; size_sent < fill_size; ++size_sent)
200019b2:	d9dc      	bls.n	2000196e <MSS_UART_fill_tx_fifo+0x36>
200019b4:	b134      	cbz	r4, 200019c4 <MSS_UART_fill_tx_fifo+0x8c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
200019b6:	f891 c001 	ldrb.w	ip, [r1, #1]
            if(tx_size < TX_FIFO_SIZE)
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for(size_sent = 0u; size_sent < fill_size; ++size_sent)
200019ba:	2002      	movs	r0, #2
200019bc:	4282      	cmp	r2, r0
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
200019be:	f883 c000 	strb.w	ip, [r3]
            if(tx_size < TX_FIFO_SIZE)
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for(size_sent = 0u; size_sent < fill_size; ++size_sent)
200019c2:	d9d4      	bls.n	2000196e <MSS_UART_fill_tx_fifo+0x36>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
200019c4:	f811 c000 	ldrb.w	ip, [r1, r0]
            if(tx_size < TX_FIFO_SIZE)
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for(size_sent = 0u; size_sent < fill_size; ++size_sent)
200019c8:	3001      	adds	r0, #1
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
200019ca:	f883 c000 	strb.w	ip, [r3]
200019ce:	f811 c000 	ldrb.w	ip, [r1, r0]
            if(tx_size < TX_FIFO_SIZE)
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for(size_sent = 0u; size_sent < fill_size; ++size_sent)
200019d2:	3001      	adds	r0, #1
200019d4:	4282      	cmp	r2, r0
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
200019d6:	f883 c000 	strb.w	ip, [r3]
            if(tx_size < TX_FIFO_SIZE)
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for(size_sent = 0u; size_sent < fill_size; ++size_sent)
200019da:	d8f3      	bhi.n	200019c4 <MSS_UART_fill_tx_fifo+0x8c>
200019dc:	e7c7      	b.n	2000196e <MSS_UART_fill_tx_fifo+0x36>
{
    uint8_t status = 0u;
    size_t size_sent = 0u;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(tx_buffer != ( (uint8_t *)0));
200019de:	be00      	bkpt	0x0000
200019e0:	e7ba      	b.n	20001958 <MSS_UART_fill_tx_fifo+0x20>
200019e2:	bf00      	nop

200019e4 <MSS_UART_get_rx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200019e4:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
200019e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019ec:	4298      	cmp	r0, r3
200019ee:	d008      	beq.n	20001a02 <MSS_UART_get_rx_status+0x1e>
200019f0:	f64c 116c 	movw	r1, #51564	; 0xc96c
200019f4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200019f8:	4288      	cmp	r0, r1
200019fa:	d002      	beq.n	20001a02 <MSS_UART_get_rx_status+0x1e>
200019fc:	be00      	bkpt	0x0000
200019fe:	20ff      	movs	r0, #255	; 0xff
20001a00:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
20001a02:	6802      	ldr	r2, [r0, #0]
        status = (this_uart->status & STATUS_ERROR_MASK);
20001a04:	7b43      	ldrb	r3, [r0, #13]
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
20001a06:	7d11      	ldrb	r1, [r2, #20]
        status = (this_uart->status & STATUS_ERROR_MASK);
        /* Clear the sticky status after reading */
        this_uart->status = 0u;
20001a08:	2200      	movs	r2, #0
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
        status = (this_uart->status & STATUS_ERROR_MASK);
20001a0a:	ea41 0c03 	orr.w	ip, r1, r3
        /* Clear the sticky status after reading */
        this_uart->status = 0u;
20001a0e:	7342      	strb	r2, [r0, #13]
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
        status = (this_uart->status & STATUS_ERROR_MASK);
20001a10:	f00c 009e 	and.w	r0, ip, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0u;
    }
    return status;
}
20001a14:	4770      	bx	lr
20001a16:	bf00      	nop

20001a18 <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001a18:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a20:	4298      	cmp	r0, r3
20001a22:	d008      	beq.n	20001a36 <MSS_UART_get_modem_status+0x1e>
20001a24:	f64c 116c 	movw	r1, #51564	; 0xc96c
20001a28:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a2c:	4288      	cmp	r0, r1
20001a2e:	d002      	beq.n	20001a36 <MSS_UART_get_modem_status+0x1e>
20001a30:	be00      	bkpt	0x0000
20001a32:	20ff      	movs	r0, #255	; 0xff
20001a34:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
20001a36:	6802      	ldr	r2, [r0, #0]
20001a38:	7e10      	ldrb	r0, [r2, #24]
    }
    return status;
}
20001a3a:	4770      	bx	lr

20001a3c <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001a3c:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a44:	4298      	cmp	r0, r3
20001a46:	d008      	beq.n	20001a5a <MSS_UART_get_tx_status+0x1e>
20001a48:	f64c 116c 	movw	r1, #51564	; 0xc96c
20001a4c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a50:	4288      	cmp	r0, r1
20001a52:	d002      	beq.n	20001a5a <MSS_UART_get_tx_status+0x1e>
20001a54:	be00      	bkpt	0x0000
20001a56:	2000      	movs	r0, #0
20001a58:	4770      	bx	lr

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001a5a:	6803      	ldr	r3, [r0, #0]
        this_uart->status |= status;
20001a5c:	7b41      	ldrb	r1, [r0, #13]
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001a5e:	f893 c014 	ldrb.w	ip, [r3, #20]
        this_uart->status |= status;
20001a62:	ea4c 0201 	orr.w	r2, ip, r1
20001a66:	7342      	strb	r2, [r0, #13]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= (MSS_UART_THRE | MSS_UART_TEMT);
20001a68:	f00c 0060 	and.w	r0, ip, #96	; 0x60
    }
    return status;
}
20001a6c:	4770      	bx	lr
20001a6e:	bf00      	nop

20001a70 <MSS_UART_set_break>:
MSS_UART_set_break
(
    mss_uart_instance_t * this_uart
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001a70:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a78:	4298      	cmp	r0, r3
20001a7a:	d007      	beq.n	20001a8c <MSS_UART_set_break+0x1c>
20001a7c:	f64c 116c 	movw	r1, #51564	; 0xc96c
20001a80:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a84:	4288      	cmp	r0, r1
20001a86:	d001      	beq.n	20001a8c <MSS_UART_set_break+0x1c>
20001a88:	be00      	bkpt	0x0000
20001a8a:	4770      	bx	lr
    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* set break charecter on Tx line */
        set_bit_reg8(&this_uart->hw_reg->LCR,SB);
20001a8c:	6802      	ldr	r2, [r0, #0]
20001a8e:	320c      	adds	r2, #12
20001a90:	f002 4070 	and.w	r0, r2, #4026531840	; 0xf0000000
20001a94:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
20001a98:	f100 7300 	add.w	r3, r0, #33554432	; 0x2000000
20001a9c:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
20001aa0:	3318      	adds	r3, #24
20001aa2:	014a      	lsls	r2, r1, #5
20001aa4:	2001      	movs	r0, #1
20001aa6:	5098      	str	r0, [r3, r2]
20001aa8:	4770      	bx	lr
20001aaa:	bf00      	nop

20001aac <MSS_UART_clear_break>:
MSS_UART_clear_break
(
    mss_uart_instance_t * this_uart
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001aac:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ab4:	4298      	cmp	r0, r3
20001ab6:	d007      	beq.n	20001ac8 <MSS_UART_clear_break+0x1c>
20001ab8:	f64c 116c 	movw	r1, #51564	; 0xc96c
20001abc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ac0:	4288      	cmp	r0, r1
20001ac2:	d001      	beq.n	20001ac8 <MSS_UART_clear_break+0x1c>
20001ac4:	be00      	bkpt	0x0000
20001ac6:	4770      	bx	lr
    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* remove break charecter from Tx line */
        clear_bit_reg8(&this_uart->hw_reg->LCR,SB);
20001ac8:	6802      	ldr	r2, [r0, #0]
20001aca:	320c      	adds	r2, #12
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20001acc:	f002 4070 	and.w	r0, r2, #4026531840	; 0xf0000000
20001ad0:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
20001ad4:	f100 7300 	add.w	r3, r0, #33554432	; 0x2000000
20001ad8:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
20001adc:	3318      	adds	r3, #24
20001ade:	014a      	lsls	r2, r1, #5
20001ae0:	2000      	movs	r0, #0
20001ae2:	5098      	str	r0, [r3, r2]
20001ae4:	4770      	bx	lr
20001ae6:	bf00      	nop

20001ae8 <MSS_UART_set_pidpei_handler>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001ae8:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001af0:	4298      	cmp	r0, r3
MSS_UART_set_pidpei_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001af2:	b4f0      	push	{r4, r5, r6, r7}
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001af4:	d006      	beq.n	20001b04 <MSS_UART_set_pidpei_handler+0x1c>
20001af6:	f64c 126c 	movw	r2, #51564	; 0xc96c
20001afa:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001afe:	4290      	cmp	r0, r2
20001b00:	d000      	beq.n	20001b04 <MSS_UART_set_pidpei_handler+0x1c>
20001b02:	be00      	bkpt	0x0000
    ASSERT(handler != INVALID_IRQ_HANDLER);
20001b04:	2900      	cmp	r1, #0
20001b06:	d030      	beq.n	20001b6a <MSS_UART_set_pidpei_handler+0x82>

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001b08:	4298      	cmp	r0, r3
20001b0a:	d007      	beq.n	20001b1c <MSS_UART_set_pidpei_handler+0x34>
20001b0c:	f64c 136c 	movw	r3, #51564	; 0xc96c
20001b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b14:	4298      	cmp	r0, r3
20001b16:	d001      	beq.n	20001b1c <MSS_UART_set_pidpei_handler+0x34>
        set_bit_reg8(&this_uart->hw_reg->IEM,EPID_PEI);

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
    }
}
20001b18:	bcf0      	pop	{r4, r5, r6, r7}
20001b1a:	4770      	bx	lr
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001b1c:	2900      	cmp	r1, #0
20001b1e:	d0fb      	beq.n	20001b18 <MSS_UART_set_pidpei_handler+0x30>
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->pid_pei_handler = handler;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001b20:	f890 c004 	ldrb.w	ip, [r0, #4]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001b24:	2601      	movs	r6, #1
20001b26:	f00c 051f 	and.w	r5, ip, #31
20001b2a:	fa16 f505 	lsls.w	r5, r6, r5

        /* Enable PID parity error interrupt. */
        set_bit_reg8(&this_uart->hw_reg->IEM,EPID_PEI);
20001b2e:	6807      	ldr	r7, [r0, #0]
20001b30:	fa4f f48c 	sxtb.w	r4, ip
20001b34:	3724      	adds	r7, #36	; 0x24
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20001b36:	f027 437f 	bic.w	r3, r7, #4278190080	; 0xff000000
20001b3a:	f007 4270 	and.w	r2, r7, #4026531840	; 0xf0000000
20001b3e:	0964      	lsrs	r4, r4, #5
20001b40:	f423 0770 	bic.w	r7, r3, #15728640	; 0xf00000
20001b44:	f102 7200 	add.w	r2, r2, #33554432	; 0x2000000
20001b48:	f24e 1300 	movw	r3, #57600	; 0xe100
20001b4c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001b50:	ea4f 1c47 	mov.w	ip, r7, lsl #5
20001b54:	3208      	adds	r2, #8
20001b56:	f104 0760 	add.w	r7, r4, #96	; 0x60
20001b5a:	f843 5027 	str.w	r5, [r3, r7, lsl #2]
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->pid_pei_handler = handler;
20001b5e:	6341      	str	r1, [r0, #52]	; 0x34
20001b60:	f842 600c 	str.w	r6, [r2, ip]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001b64:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
20001b68:	e7d6      	b.n	20001b18 <MSS_UART_set_pidpei_handler+0x30>
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);
20001b6a:	be00      	bkpt	0x0000
20001b6c:	e7cc      	b.n	20001b08 <MSS_UART_set_pidpei_handler+0x20>
20001b6e:	bf00      	nop

20001b70 <MSS_UART_set_linbreak_handler>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001b70:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b78:	4298      	cmp	r0, r3
MSS_UART_set_linbreak_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001b7a:	b4f0      	push	{r4, r5, r6, r7}
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001b7c:	d006      	beq.n	20001b8c <MSS_UART_set_linbreak_handler+0x1c>
20001b7e:	f64c 126c 	movw	r2, #51564	; 0xc96c
20001b82:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001b86:	4290      	cmp	r0, r2
20001b88:	d000      	beq.n	20001b8c <MSS_UART_set_linbreak_handler+0x1c>
20001b8a:	be00      	bkpt	0x0000
    ASSERT(handler != INVALID_IRQ_HANDLER);
20001b8c:	2900      	cmp	r1, #0
20001b8e:	d030      	beq.n	20001bf2 <MSS_UART_set_linbreak_handler+0x82>

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001b90:	4298      	cmp	r0, r3
20001b92:	d007      	beq.n	20001ba4 <MSS_UART_set_linbreak_handler+0x34>
20001b94:	f64c 136c 	movw	r3, #51564	; 0xc96c
20001b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b9c:	4298      	cmp	r0, r3
20001b9e:	d001      	beq.n	20001ba4 <MSS_UART_set_linbreak_handler+0x34>
        set_bit_reg8(&this_uart->hw_reg->IEM,ELINBI);

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
    }
}
20001ba0:	bcf0      	pop	{r4, r5, r6, r7}
20001ba2:	4770      	bx	lr
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001ba4:	2900      	cmp	r1, #0
20001ba6:	d0fb      	beq.n	20001ba0 <MSS_UART_set_linbreak_handler+0x30>
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->break_handler = handler;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001ba8:	f890 c004 	ldrb.w	ip, [r0, #4]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001bac:	2601      	movs	r6, #1
20001bae:	f00c 051f 	and.w	r5, ip, #31
20001bb2:	fa16 f505 	lsls.w	r5, r6, r5

        /* Enable LIN break detection interrupt. */
        set_bit_reg8(&this_uart->hw_reg->IEM,ELINBI);
20001bb6:	6807      	ldr	r7, [r0, #0]
20001bb8:	fa4f f48c 	sxtb.w	r4, ip
20001bbc:	3724      	adds	r7, #36	; 0x24
20001bbe:	f027 437f 	bic.w	r3, r7, #4278190080	; 0xff000000
20001bc2:	f007 4270 	and.w	r2, r7, #4026531840	; 0xf0000000
20001bc6:	0964      	lsrs	r4, r4, #5
20001bc8:	f423 0770 	bic.w	r7, r3, #15728640	; 0xf00000
20001bcc:	f102 7200 	add.w	r2, r2, #33554432	; 0x2000000
20001bd0:	f24e 1300 	movw	r3, #57600	; 0xe100
20001bd4:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001bd8:	ea4f 1c47 	mov.w	ip, r7, lsl #5
20001bdc:	320c      	adds	r2, #12
20001bde:	f104 0760 	add.w	r7, r4, #96	; 0x60
20001be2:	f843 5027 	str.w	r5, [r3, r7, lsl #2]
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->break_handler = handler;
20001be6:	6381      	str	r1, [r0, #56]	; 0x38
20001be8:	f842 600c 	str.w	r6, [r2, ip]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001bec:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
20001bf0:	e7d6      	b.n	20001ba0 <MSS_UART_set_linbreak_handler+0x30>
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);
20001bf2:	be00      	bkpt	0x0000
20001bf4:	e7cc      	b.n	20001b90 <MSS_UART_set_linbreak_handler+0x20>
20001bf6:	bf00      	nop

20001bf8 <MSS_UART_set_linsync_handler>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001bf8:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c00:	4298      	cmp	r0, r3
MSS_UART_set_linsync_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001c02:	b4f0      	push	{r4, r5, r6, r7}
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001c04:	d006      	beq.n	20001c14 <MSS_UART_set_linsync_handler+0x1c>
20001c06:	f64c 126c 	movw	r2, #51564	; 0xc96c
20001c0a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001c0e:	4290      	cmp	r0, r2
20001c10:	d000      	beq.n	20001c14 <MSS_UART_set_linsync_handler+0x1c>
20001c12:	be00      	bkpt	0x0000
    ASSERT(handler != INVALID_IRQ_HANDLER);
20001c14:	2900      	cmp	r1, #0
20001c16:	d030      	beq.n	20001c7a <MSS_UART_set_linsync_handler+0x82>

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001c18:	4298      	cmp	r0, r3
20001c1a:	d007      	beq.n	20001c2c <MSS_UART_set_linsync_handler+0x34>
20001c1c:	f64c 136c 	movw	r3, #51564	; 0xc96c
20001c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c24:	4298      	cmp	r0, r3
20001c26:	d001      	beq.n	20001c2c <MSS_UART_set_linsync_handler+0x34>
        set_bit_reg8(&this_uart->hw_reg->IEM,ELINSI);

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
    }
}
20001c28:	bcf0      	pop	{r4, r5, r6, r7}
20001c2a:	4770      	bx	lr
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001c2c:	2900      	cmp	r1, #0
20001c2e:	d0fb      	beq.n	20001c28 <MSS_UART_set_linsync_handler+0x30>
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->sync_handler = handler;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001c30:	f890 c004 	ldrb.w	ip, [r0, #4]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001c34:	2601      	movs	r6, #1
20001c36:	f00c 051f 	and.w	r5, ip, #31
20001c3a:	fa16 f505 	lsls.w	r5, r6, r5

        /* Enable LIN sync detection interrupt. */
        set_bit_reg8(&this_uart->hw_reg->IEM,ELINSI);
20001c3e:	6807      	ldr	r7, [r0, #0]
20001c40:	fa4f f48c 	sxtb.w	r4, ip
20001c44:	3724      	adds	r7, #36	; 0x24
20001c46:	f027 437f 	bic.w	r3, r7, #4278190080	; 0xff000000
20001c4a:	f007 4270 	and.w	r2, r7, #4026531840	; 0xf0000000
20001c4e:	0964      	lsrs	r4, r4, #5
20001c50:	f423 0770 	bic.w	r7, r3, #15728640	; 0xf00000
20001c54:	f102 7200 	add.w	r2, r2, #33554432	; 0x2000000
20001c58:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c5c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c60:	ea4f 1c47 	mov.w	ip, r7, lsl #5
20001c64:	3210      	adds	r2, #16
20001c66:	f104 0760 	add.w	r7, r4, #96	; 0x60
20001c6a:	f843 5027 	str.w	r5, [r3, r7, lsl #2]
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->sync_handler = handler;
20001c6e:	63c1      	str	r1, [r0, #60]	; 0x3c
20001c70:	f842 600c 	str.w	r6, [r2, ip]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001c74:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
20001c78:	e7d6      	b.n	20001c28 <MSS_UART_set_linsync_handler+0x30>
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);
20001c7a:	be00      	bkpt	0x0000
20001c7c:	e7cc      	b.n	20001c18 <MSS_UART_set_linsync_handler+0x20>
20001c7e:	bf00      	nop

20001c80 <MSS_UART_set_nack_handler>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001c80:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c88:	4298      	cmp	r0, r3
MSS_UART_set_nack_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001c8a:	b4f0      	push	{r4, r5, r6, r7}
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001c8c:	d006      	beq.n	20001c9c <MSS_UART_set_nack_handler+0x1c>
20001c8e:	f64c 126c 	movw	r2, #51564	; 0xc96c
20001c92:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001c96:	4290      	cmp	r0, r2
20001c98:	d000      	beq.n	20001c9c <MSS_UART_set_nack_handler+0x1c>
20001c9a:	be00      	bkpt	0x0000
    ASSERT(handler != INVALID_IRQ_HANDLER);
20001c9c:	2900      	cmp	r1, #0
20001c9e:	d02e      	beq.n	20001cfe <MSS_UART_set_nack_handler+0x7e>

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001ca0:	4298      	cmp	r0, r3
20001ca2:	d007      	beq.n	20001cb4 <MSS_UART_set_nack_handler+0x34>
20001ca4:	f64c 136c 	movw	r3, #51564	; 0xc96c
20001ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cac:	4298      	cmp	r0, r3
20001cae:	d001      	beq.n	20001cb4 <MSS_UART_set_nack_handler+0x34>
        set_bit_reg8(&this_uart->hw_reg->IEM,ENACKI);

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
    }
}
20001cb0:	bcf0      	pop	{r4, r5, r6, r7}
20001cb2:	4770      	bx	lr
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001cb4:	2900      	cmp	r1, #0
20001cb6:	d0fb      	beq.n	20001cb0 <MSS_UART_set_nack_handler+0x30>
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->nack_handler = handler;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001cb8:	7902      	ldrb	r2, [r0, #4]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001cba:	2601      	movs	r6, #1
20001cbc:	f002 051f 	and.w	r5, r2, #31
20001cc0:	fa16 f505 	lsls.w	r5, r6, r5

        /* Enable LIN sync detection interrupt. */
        set_bit_reg8(&this_uart->hw_reg->IEM,ENACKI);
20001cc4:	6807      	ldr	r7, [r0, #0]
20001cc6:	b254      	sxtb	r4, r2
20001cc8:	3724      	adds	r7, #36	; 0x24
20001cca:	f007 4c70 	and.w	ip, r7, #4026531840	; 0xf0000000
20001cce:	f027 437f 	bic.w	r3, r7, #4278190080	; 0xff000000
20001cd2:	f423 0770 	bic.w	r7, r3, #15728640	; 0xf00000
20001cd6:	0964      	lsrs	r4, r4, #5
20001cd8:	f10c 7200 	add.w	r2, ip, #33554432	; 0x2000000
20001cdc:	f24e 1300 	movw	r3, #57600	; 0xe100
20001ce0:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001ce4:	ea4f 1c47 	mov.w	ip, r7, lsl #5
20001ce8:	3204      	adds	r2, #4
20001cea:	f104 0760 	add.w	r7, r4, #96	; 0x60
20001cee:	f843 5027 	str.w	r5, [r3, r7, lsl #2]
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->nack_handler = handler;
20001cf2:	6301      	str	r1, [r0, #48]	; 0x30
20001cf4:	f842 600c 	str.w	r6, [r2, ip]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001cf8:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
20001cfc:	e7d8      	b.n	20001cb0 <MSS_UART_set_nack_handler+0x30>
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);
20001cfe:	be00      	bkpt	0x0000
20001d00:	e7ce      	b.n	20001ca0 <MSS_UART_set_nack_handler+0x20>
20001d02:	bf00      	nop

20001d04 <MSS_UART_set_rx_timeout_handler>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001d04:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d0c:	4298      	cmp	r0, r3
MSS_UART_set_rx_timeout_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001d0e:	b4f0      	push	{r4, r5, r6, r7}
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001d10:	d006      	beq.n	20001d20 <MSS_UART_set_rx_timeout_handler+0x1c>
20001d12:	f64c 126c 	movw	r2, #51564	; 0xc96c
20001d16:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001d1a:	4290      	cmp	r0, r2
20001d1c:	d000      	beq.n	20001d20 <MSS_UART_set_rx_timeout_handler+0x1c>
20001d1e:	be00      	bkpt	0x0000
    ASSERT(handler != INVALID_IRQ_HANDLER);
20001d20:	2900      	cmp	r1, #0
20001d22:	d02d      	beq.n	20001d80 <MSS_UART_set_rx_timeout_handler+0x7c>

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001d24:	4298      	cmp	r0, r3
20001d26:	d007      	beq.n	20001d38 <MSS_UART_set_rx_timeout_handler+0x34>
20001d28:	f64c 136c 	movw	r3, #51564	; 0xc96c
20001d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d30:	4298      	cmp	r0, r3
20001d32:	d001      	beq.n	20001d38 <MSS_UART_set_rx_timeout_handler+0x34>
        set_bit_reg8(&this_uart->hw_reg->IEM,ERTOI);

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
    }
}
20001d34:	bcf0      	pop	{r4, r5, r6, r7}
20001d36:	4770      	bx	lr
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20001d38:	2900      	cmp	r1, #0
20001d3a:	d0fb      	beq.n	20001d34 <MSS_UART_set_rx_timeout_handler+0x30>
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->rto_handler = handler;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001d3c:	7902      	ldrb	r2, [r0, #4]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001d3e:	2501      	movs	r5, #1
20001d40:	f002 041f 	and.w	r4, r2, #31
20001d44:	fa15 f404 	lsls.w	r4, r5, r4

        /* Enable receiver timeout interrupt. */
        set_bit_reg8(&this_uart->hw_reg->IEM,ERTOI);
20001d48:	6806      	ldr	r6, [r0, #0]
20001d4a:	fa4f fc82 	sxtb.w	ip, r2
20001d4e:	3624      	adds	r6, #36	; 0x24
20001d50:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
20001d54:	f423 0770 	bic.w	r7, r3, #15728640	; 0xf00000
20001d58:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
20001d5c:	f24e 1300 	movw	r3, #57600	; 0xe100
20001d60:	f006 4670 	and.w	r6, r6, #4026531840	; 0xf0000000
20001d64:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001d68:	017a      	lsls	r2, r7, #5
20001d6a:	f106 7600 	add.w	r6, r6, #33554432	; 0x2000000
20001d6e:	f10c 0760 	add.w	r7, ip, #96	; 0x60
20001d72:	f843 4027 	str.w	r4, [r3, r7, lsl #2]
    ASSERT(handler != INVALID_IRQ_HANDLER);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (handler != INVALID_IRQ_HANDLER))
    {
        this_uart->rto_handler = handler;
20001d76:	62c1      	str	r1, [r0, #44]	; 0x2c
20001d78:	50b5      	str	r5, [r6, r2]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001d7a:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
20001d7e:	e7d9      	b.n	20001d34 <MSS_UART_set_rx_timeout_handler+0x30>
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(handler != INVALID_IRQ_HANDLER);
20001d80:	be00      	bkpt	0x0000
20001d82:	e7cf      	b.n	20001d24 <MSS_UART_set_rx_timeout_handler+0x20>

20001d84 <MSS_UART_enable_half_duplex>:
MSS_UART_enable_half_duplex
(
    mss_uart_instance_t * this_uart
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001d84:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d8c:	4298      	cmp	r0, r3
20001d8e:	d007      	beq.n	20001da0 <MSS_UART_enable_half_duplex+0x1c>
20001d90:	f64c 116c 	movw	r1, #51564	; 0xc96c
20001d94:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001d98:	4288      	cmp	r0, r1
20001d9a:	d001      	beq.n	20001da0 <MSS_UART_enable_half_duplex+0x1c>
20001d9c:	be00      	bkpt	0x0000
20001d9e:	4770      	bx	lr
    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* enable single wire half-duplex mode */
        set_bit_reg8(&this_uart->hw_reg->MM2,ESWM);
20001da0:	6802      	ldr	r2, [r0, #0]
20001da2:	3238      	adds	r2, #56	; 0x38
20001da4:	f002 4070 	and.w	r0, r2, #4026531840	; 0xf0000000
20001da8:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
20001dac:	f100 7300 	add.w	r3, r0, #33554432	; 0x2000000
20001db0:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
20001db4:	330c      	adds	r3, #12
20001db6:	014a      	lsls	r2, r1, #5
20001db8:	2001      	movs	r0, #1
20001dba:	5098      	str	r0, [r3, r2]
20001dbc:	4770      	bx	lr
20001dbe:	bf00      	nop

20001dc0 <MSS_UART_disable_half_duplex>:
MSS_UART_disable_half_duplex
(
    mss_uart_instance_t * this_uart
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001dc0:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dc8:	4298      	cmp	r0, r3
20001dca:	d007      	beq.n	20001ddc <MSS_UART_disable_half_duplex+0x1c>
20001dcc:	f64c 116c 	movw	r1, #51564	; 0xc96c
20001dd0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001dd4:	4288      	cmp	r0, r1
20001dd6:	d001      	beq.n	20001ddc <MSS_UART_disable_half_duplex+0x1c>
20001dd8:	be00      	bkpt	0x0000
20001dda:	4770      	bx	lr
    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* enable single wire half-duplex mode */
        clear_bit_reg8(&this_uart->hw_reg->MM2,ESWM);
20001ddc:	6802      	ldr	r2, [r0, #0]
20001dde:	3238      	adds	r2, #56	; 0x38
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20001de0:	f002 4070 	and.w	r0, r2, #4026531840	; 0xf0000000
20001de4:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
20001de8:	f100 7300 	add.w	r3, r0, #33554432	; 0x2000000
20001dec:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
20001df0:	330c      	adds	r3, #12
20001df2:	014a      	lsls	r2, r1, #5
20001df4:	2000      	movs	r0, #0
20001df6:	5098      	str	r0, [r3, r2]
20001df8:	4770      	bx	lr
20001dfa:	bf00      	nop

20001dfc <MSS_UART_set_rx_endian>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_endian_t endian    
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001dfc:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e04:	4298      	cmp	r0, r3
20001e06:	d006      	beq.n	20001e16 <MSS_UART_set_rx_endian+0x1a>
20001e08:	f64c 126c 	movw	r2, #51564	; 0xc96c
20001e0c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001e10:	4290      	cmp	r0, r2
20001e12:	d000      	beq.n	20001e16 <MSS_UART_set_rx_endian+0x1a>
20001e14:	be00      	bkpt	0x0000
    ASSERT(MSS_UART_INVALID_ENDIAN > endian);
20001e16:	2901      	cmp	r1, #1
20001e18:	d900      	bls.n	20001e1c <MSS_UART_set_rx_endian+0x20>
20001e1a:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) && 
20001e1c:	4298      	cmp	r0, r3
20001e1e:	d006      	beq.n	20001e2e <MSS_UART_set_rx_endian+0x32>
20001e20:	f64c 136c 	movw	r3, #51564	; 0xc96c
20001e24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e28:	4298      	cmp	r0, r3
20001e2a:	d000      	beq.n	20001e2e <MSS_UART_set_rx_endian+0x32>
20001e2c:	4770      	bx	lr
20001e2e:	2901      	cmp	r1, #1
20001e30:	d8fc      	bhi.n	20001e2c <MSS_UART_set_rx_endian+0x30>
       (MSS_UART_INVALID_ENDIAN > endian))
    {
        /* Configure MSB first / LSB first for receiver */
        ((MSS_UART_LITTLEEND == endian) ? (clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_RX)) :
20001e32:	b171      	cbz	r1, 20001e52 <MSS_UART_set_rx_endian+0x56>
                                          (set_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_RX)));
20001e34:	6801      	ldr	r1, [r0, #0]
20001e36:	3134      	adds	r1, #52	; 0x34
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20001e38:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
20001e3c:	f42c 0070 	bic.w	r0, ip, #15728640	; 0xf00000
20001e40:	f001 4270 	and.w	r2, r1, #4026531840	; 0xf0000000
20001e44:	f102 7c00 	add.w	ip, r2, #33554432	; 0x2000000
20001e48:	0143      	lsls	r3, r0, #5
20001e4a:	2101      	movs	r1, #1
20001e4c:	f84c 1003 	str.w	r1, [ip, r3]
20001e50:	e7ec      	b.n	20001e2c <MSS_UART_set_rx_endian+0x30>

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) && 
       (MSS_UART_INVALID_ENDIAN > endian))
    {
        /* Configure MSB first / LSB first for receiver */
        ((MSS_UART_LITTLEEND == endian) ? (clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_RX)) :
20001e52:	6802      	ldr	r2, [r0, #0]
20001e54:	3234      	adds	r2, #52	; 0x34
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20001e56:	f022 407f 	bic.w	r0, r2, #4278190080	; 0xff000000
20001e5a:	f420 0370 	bic.w	r3, r0, #15728640	; 0xf00000
20001e5e:	f002 4c70 	and.w	ip, r2, #4026531840	; 0xf0000000
20001e62:	f10c 7000 	add.w	r0, ip, #33554432	; 0x2000000
20001e66:	015b      	lsls	r3, r3, #5
20001e68:	50c1      	str	r1, [r0, r3]
20001e6a:	4770      	bx	lr

20001e6c <MSS_UART_set_tx_endian>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_endian_t endian    
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001e6c:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e74:	4298      	cmp	r0, r3
20001e76:	d006      	beq.n	20001e86 <MSS_UART_set_tx_endian+0x1a>
20001e78:	f64c 126c 	movw	r2, #51564	; 0xc96c
20001e7c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001e80:	4290      	cmp	r0, r2
20001e82:	d000      	beq.n	20001e86 <MSS_UART_set_tx_endian+0x1a>
20001e84:	be00      	bkpt	0x0000
    ASSERT(MSS_UART_INVALID_ENDIAN > endian);
20001e86:	2901      	cmp	r1, #1
20001e88:	d900      	bls.n	20001e8c <MSS_UART_set_tx_endian+0x20>
20001e8a:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) && 
20001e8c:	4298      	cmp	r0, r3
20001e8e:	d006      	beq.n	20001e9e <MSS_UART_set_tx_endian+0x32>
20001e90:	f64c 136c 	movw	r3, #51564	; 0xc96c
20001e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e98:	4298      	cmp	r0, r3
20001e9a:	d000      	beq.n	20001e9e <MSS_UART_set_tx_endian+0x32>
20001e9c:	4770      	bx	lr
20001e9e:	2901      	cmp	r1, #1
20001ea0:	d8fc      	bhi.n	20001e9c <MSS_UART_set_tx_endian+0x30>
       (MSS_UART_INVALID_ENDIAN > endian))
    {
        /* Configure MSB first / LSB first for transmitter */
        ((MSS_UART_LITTLEEND == endian) ? (clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_TX)) :
20001ea2:	b171      	cbz	r1, 20001ec2 <MSS_UART_set_tx_endian+0x56>
                                          (set_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_TX)) ) ;
20001ea4:	6803      	ldr	r3, [r0, #0]
20001ea6:	3334      	adds	r3, #52	; 0x34
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20001ea8:	f003 4070 	and.w	r0, r3, #4026531840	; 0xf0000000
20001eac:	f023 4c7f 	bic.w	ip, r3, #4278190080	; 0xff000000
20001eb0:	f100 7100 	add.w	r1, r0, #33554432	; 0x2000000
20001eb4:	f42c 0270 	bic.w	r2, ip, #15728640	; 0xf00000
20001eb8:	1d0b      	adds	r3, r1, #4
20001eba:	0150      	lsls	r0, r2, #5
20001ebc:	2101      	movs	r1, #1
20001ebe:	5019      	str	r1, [r3, r0]
20001ec0:	e7ec      	b.n	20001e9c <MSS_UART_set_tx_endian+0x30>

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) && 
       (MSS_UART_INVALID_ENDIAN > endian))
    {
        /* Configure MSB first / LSB first for transmitter */
        ((MSS_UART_LITTLEEND == endian) ? (clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_TX)) :
20001ec2:	6802      	ldr	r2, [r0, #0]
20001ec4:	3234      	adds	r2, #52	; 0x34
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20001ec6:	f002 4370 	and.w	r3, r2, #4026531840	; 0xf0000000
20001eca:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
20001ece:	f103 7000 	add.w	r0, r3, #33554432	; 0x2000000
20001ed2:	f42c 0270 	bic.w	r2, ip, #15728640	; 0xf00000
20001ed6:	1d03      	adds	r3, r0, #4
20001ed8:	0150      	lsls	r0, r2, #5
20001eda:	5019      	str	r1, [r3, r0]
20001edc:	4770      	bx	lr
20001ede:	bf00      	nop

20001ee0 <MSS_UART_set_filter_length>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_filter_length_t length
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001ee0:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ee8:	4298      	cmp	r0, r3
20001eea:	d006      	beq.n	20001efa <MSS_UART_set_filter_length+0x1a>
20001eec:	f64c 126c 	movw	r2, #51564	; 0xc96c
20001ef0:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001ef4:	4290      	cmp	r0, r2
20001ef6:	d000      	beq.n	20001efa <MSS_UART_set_filter_length+0x1a>
20001ef8:	be00      	bkpt	0x0000
    ASSERT(MSS_UART_INVALID_FILTER_LENGTH > length);
20001efa:	2907      	cmp	r1, #7
20001efc:	d900      	bls.n	20001f00 <MSS_UART_set_filter_length+0x20>
20001efe:	be00      	bkpt	0x0000
    
    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) && 
20001f00:	4298      	cmp	r0, r3
20001f02:	d006      	beq.n	20001f12 <MSS_UART_set_filter_length+0x32>
20001f04:	f64c 136c 	movw	r3, #51564	; 0xc96c
20001f08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f0c:	4298      	cmp	r0, r3
20001f0e:	d000      	beq.n	20001f12 <MSS_UART_set_filter_length+0x32>
20001f10:	4770      	bx	lr
20001f12:	2907      	cmp	r1, #7
       (MSS_UART_INVALID_FILTER_LENGTH > length))
    {
        /* Configure glitch filter length */
        this_uart->hw_reg->GFR = (uint8_t)length;
20001f14:	bf9c      	itt	ls
20001f16:	6803      	ldrls	r3, [r0, #0]
20001f18:	f883 1044 	strbls.w	r1, [r3, #68]	; 0x44
20001f1c:	4770      	bx	lr
20001f1e:	bf00      	nop

20001f20 <MSS_UART_enable_afm>:
MSS_UART_enable_afm
(
     mss_uart_instance_t * this_uart
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001f20:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f28:	4298      	cmp	r0, r3
20001f2a:	d007      	beq.n	20001f3c <MSS_UART_enable_afm+0x1c>
20001f2c:	f64c 116c 	movw	r1, #51564	; 0xc96c
20001f30:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001f34:	4288      	cmp	r0, r1
20001f36:	d001      	beq.n	20001f3c <MSS_UART_enable_afm+0x1c>
20001f38:	be00      	bkpt	0x0000
20001f3a:	4770      	bx	lr

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* Disable RX FIFO till address flag with correct address is received */
        set_bit_reg8(&this_uart->hw_reg->MM2,EAFM);
20001f3c:	6803      	ldr	r3, [r0, #0]
20001f3e:	3338      	adds	r3, #56	; 0x38
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20001f40:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
20001f44:	f023 4c7f 	bic.w	ip, r3, #4278190080	; 0xff000000
20001f48:	f102 7000 	add.w	r0, r2, #33554432	; 0x2000000
20001f4c:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
20001f50:	1d03      	adds	r3, r0, #4
20001f52:	014a      	lsls	r2, r1, #5
20001f54:	2001      	movs	r0, #1
20001f56:	5098      	str	r0, [r3, r2]
20001f58:	4770      	bx	lr
20001f5a:	bf00      	nop

20001f5c <MSS_UART_disable_afm>:
MSS_UART_disable_afm
(
     mss_uart_instance_t * this_uart
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001f5c:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f64:	4298      	cmp	r0, r3
20001f66:	d007      	beq.n	20001f78 <MSS_UART_disable_afm+0x1c>
20001f68:	f64c 116c 	movw	r1, #51564	; 0xc96c
20001f6c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001f70:	4288      	cmp	r0, r1
20001f72:	d001      	beq.n	20001f78 <MSS_UART_disable_afm+0x1c>
20001f74:	be00      	bkpt	0x0000
20001f76:	4770      	bx	lr

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* Enable RX FIFO irrespective of address flag and
           correct address is received */
        clear_bit_reg8(&this_uart->hw_reg->MM2,EAFM);
20001f78:	6803      	ldr	r3, [r0, #0]
20001f7a:	3338      	adds	r3, #56	; 0x38
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20001f7c:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
20001f80:	f023 4c7f 	bic.w	ip, r3, #4278190080	; 0xff000000
20001f84:	f102 7000 	add.w	r0, r2, #33554432	; 0x2000000
20001f88:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
20001f8c:	1d03      	adds	r3, r0, #4
20001f8e:	014a      	lsls	r2, r1, #5
20001f90:	2000      	movs	r0, #0
20001f92:	5098      	str	r0, [r3, r2]
20001f94:	4770      	bx	lr
20001f96:	bf00      	nop

20001f98 <MSS_UART_enable_afclear>:
MSS_UART_enable_afclear
(
     mss_uart_instance_t * this_uart
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001f98:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001f9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fa0:	4298      	cmp	r0, r3
20001fa2:	d007      	beq.n	20001fb4 <MSS_UART_enable_afclear+0x1c>
20001fa4:	f64c 116c 	movw	r1, #51564	; 0xc96c
20001fa8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001fac:	4288      	cmp	r0, r1
20001fae:	d001      	beq.n	20001fb4 <MSS_UART_enable_afclear+0x1c>
20001fb0:	be00      	bkpt	0x0000
20001fb2:	4770      	bx	lr
    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* Enable address flag clearing */
        /* Disable RX FIFO till another address flag with 
           correct address is received */
        set_bit_reg8(&this_uart->hw_reg->MM2,EAFC);
20001fb4:	6802      	ldr	r2, [r0, #0]
20001fb6:	3238      	adds	r2, #56	; 0x38
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20001fb8:	f002 4070 	and.w	r0, r2, #4026531840	; 0xf0000000
20001fbc:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
20001fc0:	f100 7300 	add.w	r3, r0, #33554432	; 0x2000000
20001fc4:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
20001fc8:	3308      	adds	r3, #8
20001fca:	014a      	lsls	r2, r1, #5
20001fcc:	2001      	movs	r0, #1
20001fce:	5098      	str	r0, [r3, r2]
20001fd0:	4770      	bx	lr
20001fd2:	bf00      	nop

20001fd4 <MSS_UART_disable_afclear>:
MSS_UART_disable_afclear
(
     mss_uart_instance_t * this_uart
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001fd4:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20001fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fdc:	4298      	cmp	r0, r3
20001fde:	d007      	beq.n	20001ff0 <MSS_UART_disable_afclear+0x1c>
20001fe0:	f64c 116c 	movw	r1, #51564	; 0xc96c
20001fe4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001fe8:	4288      	cmp	r0, r1
20001fea:	d001      	beq.n	20001ff0 <MSS_UART_disable_afclear+0x1c>
20001fec:	be00      	bkpt	0x0000
20001fee:	4770      	bx	lr

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* Disable address flag clearing */
        clear_bit_reg8(&this_uart->hw_reg->MM2,EAFC);
20001ff0:	6802      	ldr	r2, [r0, #0]
20001ff2:	3238      	adds	r2, #56	; 0x38
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20001ff4:	f002 4070 	and.w	r0, r2, #4026531840	; 0xf0000000
20001ff8:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
20001ffc:	f100 7300 	add.w	r3, r0, #33554432	; 0x2000000
20002000:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
20002004:	3308      	adds	r3, #8
20002006:	014a      	lsls	r2, r1, #5
20002008:	2000      	movs	r0, #0
2000200a:	5098      	str	r0, [r3, r2]
2000200c:	4770      	bx	lr
2000200e:	bf00      	nop

20002010 <MSS_UART_enable_rx_timeout>:
(
    mss_uart_instance_t * this_uart,
    uint8_t timeout
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002010:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20002014:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002018:	4298      	cmp	r0, r3
2000201a:	d007      	beq.n	2000202c <MSS_UART_enable_rx_timeout+0x1c>
2000201c:	f64c 126c 	movw	r2, #51564	; 0xc96c
20002020:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002024:	4290      	cmp	r0, r2
20002026:	d001      	beq.n	2000202c <MSS_UART_enable_rx_timeout+0x1c>
20002028:	be00      	bkpt	0x0000
2000202a:	4770      	bx	lr

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* Load the receive timeout value */
        this_uart->hw_reg->RTO = timeout;
2000202c:	6800      	ldr	r0, [r0, #0]
        /*Enable receiver time-out */
        set_bit_reg8(&this_uart->hw_reg->MM0,ERTO);
2000202e:	f100 0230 	add.w	r2, r0, #48	; 0x30
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002032:	f002 4370 	and.w	r3, r2, #4026531840	; 0xf0000000
20002036:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
2000203a:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
2000203e:	f42c 0270 	bic.w	r2, ip, #15728640	; 0xf00000
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* Load the receive timeout value */
        this_uart->hw_reg->RTO = timeout;
20002042:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
20002046:	3318      	adds	r3, #24
20002048:	0152      	lsls	r2, r2, #5
2000204a:	2101      	movs	r1, #1
2000204c:	5099      	str	r1, [r3, r2]
2000204e:	4770      	bx	lr

20002050 <MSS_UART_disable_rx_timeout>:
MSS_UART_disable_rx_timeout
(
    mss_uart_instance_t * this_uart
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002050:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20002054:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002058:	4298      	cmp	r0, r3
2000205a:	d007      	beq.n	2000206c <MSS_UART_disable_rx_timeout+0x1c>
2000205c:	f64c 116c 	movw	r1, #51564	; 0xc96c
20002060:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002064:	4288      	cmp	r0, r1
20002066:	d001      	beq.n	2000206c <MSS_UART_disable_rx_timeout+0x1c>
20002068:	be00      	bkpt	0x0000
2000206a:	4770      	bx	lr

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /*Disable receiver time-out */
        clear_bit_reg8(&this_uart->hw_reg->MM0,ERTO);
2000206c:	6802      	ldr	r2, [r0, #0]
2000206e:	3230      	adds	r2, #48	; 0x30
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002070:	f002 4070 	and.w	r0, r2, #4026531840	; 0xf0000000
20002074:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
20002078:	f100 7300 	add.w	r3, r0, #33554432	; 0x2000000
2000207c:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
20002080:	3318      	adds	r3, #24
20002082:	014a      	lsls	r2, r1, #5
20002084:	2000      	movs	r0, #0
20002086:	5098      	str	r0, [r3, r2]
20002088:	4770      	bx	lr
2000208a:	bf00      	nop

2000208c <MSS_UART_enable_tx_time_guard>:
(
    mss_uart_instance_t * this_uart,
    uint8_t timeguard
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000208c:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20002090:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002094:	4298      	cmp	r0, r3
20002096:	d007      	beq.n	200020a8 <MSS_UART_enable_tx_time_guard+0x1c>
20002098:	f64c 126c 	movw	r2, #51564	; 0xc96c
2000209c:	f2c2 0200 	movt	r2, #8192	; 0x2000
200020a0:	4290      	cmp	r0, r2
200020a2:	d001      	beq.n	200020a8 <MSS_UART_enable_tx_time_guard+0x1c>
200020a4:	be00      	bkpt	0x0000
200020a6:	4770      	bx	lr

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* Load the transmitter time guard value */
        this_uart->hw_reg->TTG = timeguard;
200020a8:	6800      	ldr	r0, [r0, #0]
        /*Enable transmitter time guard */
        set_bit_reg8(&this_uart->hw_reg->MM0,ETTG);
200020aa:	f100 0230 	add.w	r2, r0, #48	; 0x30
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200020ae:	f002 4370 	and.w	r3, r2, #4026531840	; 0xf0000000
200020b2:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
200020b6:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
200020ba:	f42c 0270 	bic.w	r2, ip, #15728640	; 0xf00000
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /* Load the transmitter time guard value */
        this_uart->hw_reg->TTG = timeguard;
200020be:	f880 1048 	strb.w	r1, [r0, #72]	; 0x48
200020c2:	3314      	adds	r3, #20
200020c4:	0152      	lsls	r2, r2, #5
200020c6:	2101      	movs	r1, #1
200020c8:	5099      	str	r1, [r3, r2]
200020ca:	4770      	bx	lr

200020cc <MSS_UART_disable_tx_time_guard>:
MSS_UART_disable_tx_time_guard
(
    mss_uart_instance_t * this_uart
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200020cc:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
200020d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020d4:	4298      	cmp	r0, r3
200020d6:	d007      	beq.n	200020e8 <MSS_UART_disable_tx_time_guard+0x1c>
200020d8:	f64c 116c 	movw	r1, #51564	; 0xc96c
200020dc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200020e0:	4288      	cmp	r0, r1
200020e2:	d001      	beq.n	200020e8 <MSS_UART_disable_tx_time_guard+0x1c>
200020e4:	be00      	bkpt	0x0000
200020e6:	4770      	bx	lr

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        /*Disable transmitter time guard */
        clear_bit_reg8(&this_uart->hw_reg->MM0,ETTG);
200020e8:	6802      	ldr	r2, [r0, #0]
200020ea:	3230      	adds	r2, #48	; 0x30
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200020ec:	f002 4070 	and.w	r0, r2, #4026531840	; 0xf0000000
200020f0:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
200020f4:	f100 7300 	add.w	r3, r0, #33554432	; 0x2000000
200020f8:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
200020fc:	3314      	adds	r3, #20
200020fe:	014a      	lsls	r2, r1, #5
20002100:	2000      	movs	r0, #0
20002102:	5098      	str	r0, [r3, r2]
20002104:	4770      	bx	lr
20002106:	bf00      	nop

20002108 <MSS_UART_set_address>:
(
    mss_uart_instance_t * this_uart,
    uint8_t address
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002108:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
2000210c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002110:	4298      	cmp	r0, r3
20002112:	d007      	beq.n	20002124 <MSS_UART_set_address+0x1c>
20002114:	f64c 126c 	movw	r2, #51564	; 0xc96c
20002118:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000211c:	4290      	cmp	r0, r2
2000211e:	d001      	beq.n	20002124 <MSS_UART_set_address+0x1c>
20002120:	be00      	bkpt	0x0000
20002122:	4770      	bx	lr

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        this_uart->hw_reg->ADR = address;
20002124:	6803      	ldr	r3, [r0, #0]
20002126:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
2000212a:	4770      	bx	lr

2000212c <MSS_UART_set_ready_mode>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_ready_mode_t mode    
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000212c:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20002130:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002134:	4298      	cmp	r0, r3
20002136:	d006      	beq.n	20002146 <MSS_UART_set_ready_mode+0x1a>
20002138:	f64c 126c 	movw	r2, #51564	; 0xc96c
2000213c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002140:	4290      	cmp	r0, r2
20002142:	d000      	beq.n	20002146 <MSS_UART_set_ready_mode+0x1a>
20002144:	be00      	bkpt	0x0000
    ASSERT(MSS_UART_INVALID_READY_MODE > mode);
20002146:	2901      	cmp	r1, #1
20002148:	d900      	bls.n	2000214c <MSS_UART_set_ready_mode+0x20>
2000214a:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
2000214c:	4298      	cmp	r0, r3
2000214e:	d006      	beq.n	2000215e <MSS_UART_set_ready_mode+0x32>
20002150:	f64c 136c 	movw	r3, #51564	; 0xc96c
20002154:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002158:	4298      	cmp	r0, r3
2000215a:	d000      	beq.n	2000215e <MSS_UART_set_ready_mode+0x32>
2000215c:	4770      	bx	lr
2000215e:	2901      	cmp	r1, #1
20002160:	d8fc      	bhi.n	2000215c <MSS_UART_set_ready_mode+0x30>
       (MSS_UART_INVALID_READY_MODE > mode ) )
    {
        /* Configure mode 0 or mode 1 for TXRDY and RXRDY */
        ((MSS_UART_READY_MODE0 == mode) ? clear_bit_reg8(&this_uart->hw_reg->FCR,RDYMODE) :
20002162:	b171      	cbz	r1, 20002182 <MSS_UART_set_ready_mode+0x56>
                                 set_bit_reg8(&this_uart->hw_reg->FCR,RDYMODE) );    
20002164:	6802      	ldr	r2, [r0, #0]
20002166:	3208      	adds	r2, #8
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002168:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
2000216c:	f002 4370 	and.w	r3, r2, #4026531840	; 0xf0000000
20002170:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
20002174:	f103 7000 	add.w	r0, r3, #33554432	; 0x2000000
20002178:	014a      	lsls	r2, r1, #5
2000217a:	300c      	adds	r0, #12
2000217c:	2101      	movs	r1, #1
2000217e:	5081      	str	r1, [r0, r2]
20002180:	e7ec      	b.n	2000215c <MSS_UART_set_ready_mode+0x30>

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (MSS_UART_INVALID_READY_MODE > mode ) )
    {
        /* Configure mode 0 or mode 1 for TXRDY and RXRDY */
        ((MSS_UART_READY_MODE0 == mode) ? clear_bit_reg8(&this_uart->hw_reg->FCR,RDYMODE) :
20002182:	6803      	ldr	r3, [r0, #0]
20002184:	3308      	adds	r3, #8
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002186:	f023 4c7f 	bic.w	ip, r3, #4278190080	; 0xff000000
2000218a:	f003 4070 	and.w	r0, r3, #4026531840	; 0xf0000000
2000218e:	f100 7300 	add.w	r3, r0, #33554432	; 0x2000000
20002192:	f42c 0270 	bic.w	r2, ip, #15728640	; 0xf00000
20002196:	330c      	adds	r3, #12
20002198:	0150      	lsls	r0, r2, #5
2000219a:	5019      	str	r1, [r3, r0]
2000219c:	4770      	bx	lr
2000219e:	bf00      	nop

200021a0 <MSS_UART_set_usart_mode>:
(
    mss_uart_instance_t * this_uart,
    mss_uart_usart_mode_t mode
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200021a0:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
200021a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021a8:	4298      	cmp	r0, r3
200021aa:	d006      	beq.n	200021ba <MSS_UART_set_usart_mode+0x1a>
200021ac:	f64c 126c 	movw	r2, #51564	; 0xc96c
200021b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200021b4:	4290      	cmp	r0, r2
200021b6:	d000      	beq.n	200021ba <MSS_UART_set_usart_mode+0x1a>
200021b8:	be00      	bkpt	0x0000
    ASSERT(MSS_UART_INVALID_SYNC_MODE > mode);
200021ba:	2904      	cmp	r1, #4
200021bc:	d900      	bls.n	200021c0 <MSS_UART_set_usart_mode+0x20>
200021be:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
200021c0:	4298      	cmp	r0, r3
200021c2:	d006      	beq.n	200021d2 <MSS_UART_set_usart_mode+0x32>
200021c4:	f64c 136c 	movw	r3, #51564	; 0xc96c
200021c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021cc:	4298      	cmp	r0, r3
200021ce:	d000      	beq.n	200021d2 <MSS_UART_set_usart_mode+0x32>
200021d0:	4770      	bx	lr
200021d2:	2904      	cmp	r1, #4
200021d4:	d8fc      	bhi.n	200021d0 <MSS_UART_set_usart_mode+0x30>
       (MSS_UART_INVALID_SYNC_MODE > mode))
    {
        /* Nothing to do for the baudrate: operates at PCLK / 2 + glitch filter length */
        /* Clear the ESYN bits 2:0 */
        this_uart->hw_reg->MM0 &= ~SYNC_ASYNC_MODE_MASK;
200021d6:	6803      	ldr	r3, [r0, #0]
200021d8:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
200021dc:	f002 0cf8 	and.w	ip, r2, #248	; 0xf8
200021e0:	f883 c030 	strb.w	ip, [r3, #48]	; 0x30
        this_uart->hw_reg->MM0 |= (uint8_t)mode;
200021e4:	f893 0030 	ldrb.w	r0, [r3, #48]	; 0x30
200021e8:	4301      	orrs	r1, r0
200021ea:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
200021ee:	4770      	bx	lr

200021f0 <MSS_UART_isr>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t iirf;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200021f0:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
200021f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021f8:	4298      	cmp	r0, r3
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
200021fa:	b510      	push	{r4, lr}
200021fc:	4604      	mov	r4, r0
    uint8_t iirf;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200021fe:	d007      	beq.n	20002210 <MSS_UART_isr+0x20>
20002200:	f64c 106c 	movw	r0, #51564	; 0xc96c
20002204:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002208:	4284      	cmp	r4, r0
2000220a:	d001      	beq.n	20002210 <MSS_UART_isr+0x20>
2000220c:	be00      	bkpt	0x0000
2000220e:	bd10      	pop	{r4, pc}

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20002210:	6822      	ldr	r2, [r4, #0]
20002212:	7a11      	ldrb	r1, [r2, #8]

        switch (iirf)
20002214:	f001 0c0f 	and.w	ip, r1, #15
20002218:	f1bc 0f0c 	cmp.w	ip, #12
2000221c:	f200 8086 	bhi.w	2000232c <MSS_UART_isr+0x13c>
20002220:	e8df f00c 	tbb	[pc, ip]
20002224:	127a847f 	.word	0x127a847f
20002228:	8407840d 	.word	0x8407840d
2000222c:	84848484 	.word	0x84848484
20002230:	0d          	.byte	0x0d
20002231:	00          	.byte	0x00
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->linests_handler);
20002232:	69e3      	ldr	r3, [r4, #28]
20002234:	2b00      	cmp	r3, #0
20002236:	d07b      	beq.n	20002330 <MSS_UART_isr+0x140>
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINSI))
                {
                    ASSERT(NULL_HANDLER != this_uart->sync_handler);
                    if(NULL_HANDLER != this_uart->sync_handler)
                    {
                        (*(this_uart->sync_handler))(this_uart);
20002238:	4620      	mov	r0, r4
2000223a:	4798      	blx	r3
2000223c:	bd10      	pop	{r4, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT(NULL_HANDLER != this_uart->rx_handler);
2000223e:	6a23      	ldr	r3, [r4, #32]
20002240:	2b00      	cmp	r3, #0
20002242:	d1f9      	bne.n	20002238 <MSS_UART_isr+0x48>
20002244:	be00      	bkpt	0x0000
20002246:	bd10      	pop	{r4, pc}
            case IIRF_MMI:
            {
                /* Identify multimode interrupts and handle */

                /* Receiver time-out interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ERTOI))
20002248:	3228      	adds	r2, #40	; 0x28
{
    return (HW_REG_BIT(reg,bit));
}
static __INLINE uint8_t read_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    return (HW_REG_BIT(reg,bit));
2000224a:	f022 407f 	bic.w	r0, r2, #4278190080	; 0xff000000
2000224e:	f420 0370 	bic.w	r3, r0, #15728640	; 0xf00000
20002252:	f002 4170 	and.w	r1, r2, #4026531840	; 0xf0000000
20002256:	0158      	lsls	r0, r3, #5
20002258:	f101 7c00 	add.w	ip, r1, #33554432	; 0x2000000
2000225c:	f85c 3000 	ldr.w	r3, [ip, r0]
20002260:	f013 0fff 	tst.w	r3, #255	; 0xff
20002264:	d006      	beq.n	20002274 <MSS_UART_isr+0x84>
                {
                    ASSERT(NULL_HANDLER != this_uart->rto_handler);
20002266:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
20002268:	2b00      	cmp	r3, #0
2000226a:	d069      	beq.n	20002340 <MSS_UART_isr+0x150>
                    if(NULL_HANDLER != this_uart->rto_handler)
                    {
                        (*(this_uart->rto_handler))(this_uart);
2000226c:	4620      	mov	r0, r4
2000226e:	4798      	blx	r3
20002270:	6822      	ldr	r2, [r4, #0]
20002272:	3228      	adds	r2, #40	; 0x28
20002274:	f002 4070 	and.w	r0, r2, #4026531840	; 0xf0000000
20002278:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
2000227c:	f100 7300 	add.w	r3, r0, #33554432	; 0x2000000
20002280:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
20002284:	1d18      	adds	r0, r3, #4
20002286:	0149      	lsls	r1, r1, #5
20002288:	5843      	ldr	r3, [r0, r1]
                    }
                }
                /* NACK interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ENACKI))
2000228a:	f013 0fff 	tst.w	r3, #255	; 0xff
2000228e:	d006      	beq.n	2000229e <MSS_UART_isr+0xae>
                {
                    ASSERT(NULL_HANDLER != this_uart->nack_handler);
20002290:	6b23      	ldr	r3, [r4, #48]	; 0x30
20002292:	2b00      	cmp	r3, #0
20002294:	d050      	beq.n	20002338 <MSS_UART_isr+0x148>
                    if(NULL_HANDLER != this_uart->nack_handler)
                    {
                        (*(this_uart->nack_handler))(this_uart);
20002296:	4620      	mov	r0, r4
20002298:	4798      	blx	r3
2000229a:	6822      	ldr	r2, [r4, #0]
2000229c:	3228      	adds	r2, #40	; 0x28
2000229e:	f002 4370 	and.w	r3, r2, #4026531840	; 0xf0000000
200022a2:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
200022a6:	f103 7000 	add.w	r0, r3, #33554432	; 0x2000000
200022aa:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
200022ae:	3008      	adds	r0, #8
200022b0:	0149      	lsls	r1, r1, #5
200022b2:	5843      	ldr	r3, [r0, r1]
                    }
                }

                /* PID parity error interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,EPID_PEI))
200022b4:	f013 0fff 	tst.w	r3, #255	; 0xff
200022b8:	d006      	beq.n	200022c8 <MSS_UART_isr+0xd8>
                {
                    ASSERT(NULL_HANDLER != this_uart->pid_pei_handler);
200022ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
200022bc:	2b00      	cmp	r3, #0
200022be:	d03d      	beq.n	2000233c <MSS_UART_isr+0x14c>
                    if(NULL_HANDLER != this_uart->pid_pei_handler)
                    {
                        (*(this_uart->pid_pei_handler))(this_uart);
200022c0:	4620      	mov	r0, r4
200022c2:	4798      	blx	r3
200022c4:	6822      	ldr	r2, [r4, #0]
200022c6:	3228      	adds	r2, #40	; 0x28
200022c8:	f002 4370 	and.w	r3, r2, #4026531840	; 0xf0000000
200022cc:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
200022d0:	f42c 0070 	bic.w	r0, ip, #15728640	; 0xf00000
200022d4:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
200022d8:	330c      	adds	r3, #12
200022da:	0141      	lsls	r1, r0, #5
200022dc:	5858      	ldr	r0, [r3, r1]
                    }
                }

                /* LIN break detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINBI))
200022de:	f010 0fff 	tst.w	r0, #255	; 0xff
200022e2:	d006      	beq.n	200022f2 <MSS_UART_isr+0x102>
                {
                    ASSERT(NULL_HANDLER != this_uart->break_handler);
200022e4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
200022e6:	2b00      	cmp	r3, #0
200022e8:	d024      	beq.n	20002334 <MSS_UART_isr+0x144>
                    if(NULL_HANDLER != this_uart->break_handler)
                    {
                        (*(this_uart->break_handler))(this_uart);
200022ea:	4620      	mov	r0, r4
200022ec:	4798      	blx	r3
200022ee:	6822      	ldr	r2, [r4, #0]
200022f0:	3228      	adds	r2, #40	; 0x28
200022f2:	f022 4c7f 	bic.w	ip, r2, #4278190080	; 0xff000000
200022f6:	f002 4170 	and.w	r1, r2, #4026531840	; 0xf0000000
200022fa:	f101 7200 	add.w	r2, r1, #33554432	; 0x2000000
200022fe:	f42c 0370 	bic.w	r3, ip, #15728640	; 0xf00000
20002302:	3210      	adds	r2, #16
20002304:	0158      	lsls	r0, r3, #5
20002306:	5811      	ldr	r1, [r2, r0]
                    }
                }

                /* LIN Sync detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINSI))
20002308:	f011 0fff 	tst.w	r1, #255	; 0xff
2000230c:	d00f      	beq.n	2000232e <MSS_UART_isr+0x13e>
                {
                    ASSERT(NULL_HANDLER != this_uart->sync_handler);
2000230e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
20002310:	2b00      	cmp	r3, #0
20002312:	d191      	bne.n	20002238 <MSS_UART_isr+0x48>
20002314:	be00      	bkpt	0x0000
20002316:	bd10      	pop	{r4, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT(NULL_HANDLER != this_uart->tx_handler);
20002318:	6a63      	ldr	r3, [r4, #36]	; 0x24
2000231a:	2b00      	cmp	r3, #0
2000231c:	d18c      	bne.n	20002238 <MSS_UART_isr+0x48>
2000231e:	be00      	bkpt	0x0000
20002320:	bd10      	pop	{r4, pc}

        switch (iirf)
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->modemsts_handler);
20002322:	6aa3      	ldr	r3, [r4, #40]	; 0x28
20002324:	2b00      	cmp	r3, #0
20002326:	d187      	bne.n	20002238 <MSS_UART_isr+0x48>
20002328:	be00      	bkpt	0x0000
2000232a:	bd10      	pop	{r4, pc}
                break;
            }

            default:
            {
                ASSERT(INVALID_INTERRUPT);
2000232c:	be00      	bkpt	0x0000
2000232e:	bd10      	pop	{r4, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->linests_handler);
20002330:	be00      	bkpt	0x0000
20002332:	bd10      	pop	{r4, pc}
                }

                /* LIN break detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINBI))
                {
                    ASSERT(NULL_HANDLER != this_uart->break_handler);
20002334:	be00      	bkpt	0x0000
20002336:	e7dc      	b.n	200022f2 <MSS_UART_isr+0x102>
                    }
                }
                /* NACK interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ENACKI))
                {
                    ASSERT(NULL_HANDLER != this_uart->nack_handler);
20002338:	be00      	bkpt	0x0000
2000233a:	e7b0      	b.n	2000229e <MSS_UART_isr+0xae>
                }

                /* PID parity error interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,EPID_PEI))
                {
                    ASSERT(NULL_HANDLER != this_uart->pid_pei_handler);
2000233c:	be00      	bkpt	0x0000
2000233e:	e7c3      	b.n	200022c8 <MSS_UART_isr+0xd8>
                /* Identify multimode interrupts and handle */

                /* Receiver time-out interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ERTOI))
                {
                    ASSERT(NULL_HANDLER != this_uart->rto_handler);
20002340:	be00      	bkpt	0x0000
20002342:	e797      	b.n	20002274 <MSS_UART_isr+0x84>

20002344 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler(void)
#else
void UART1_IRQHandler(void)
#endif
{
20002344:	4668      	mov	r0, sp
20002346:	f020 0107 	bic.w	r1, r0, #7
2000234a:	468d      	mov	sp, r1
2000234c:	b501      	push	{r0, lr}
    MSS_UART_isr(&g_mss_uart1);
2000234e:	f64c 106c 	movw	r0, #51564	; 0xc96c
20002352:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002356:	f7ff ff4b 	bl	200021f0 <MSS_UART_isr>
}
2000235a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
2000235e:	4685      	mov	sp, r0
20002360:	4770      	bx	lr
20002362:	bf00      	nop

20002364 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler(void)
#else
void UART0_IRQHandler(void)
#endif
{
20002364:	4668      	mov	r0, sp
20002366:	f020 0107 	bic.w	r1, r0, #7
2000236a:	468d      	mov	sp, r1
2000236c:	b501      	push	{r0, lr}
    MSS_UART_isr(&g_mss_uart0);
2000236e:	f64c 10ac 	movw	r0, #51628	; 0xc9ac
20002372:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002376:	f7ff ff3b 	bl	200021f0 <MSS_UART_isr>
}
2000237a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
2000237e:	4685      	mov	sp, r0
20002380:	4770      	bx	lr
20002382:	bf00      	nop

20002384 <default_tx_handler>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002384:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20002388:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000238c:	4298      	cmp	r0, r3
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
2000238e:	b430      	push	{r4, r5}
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002390:	d006      	beq.n	200023a0 <default_tx_handler+0x1c>
20002392:	f64c 126c 	movw	r2, #51564	; 0xc96c
20002396:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000239a:	4290      	cmp	r0, r2
2000239c:	d000      	beq.n	200023a0 <default_tx_handler+0x1c>
2000239e:	be00      	bkpt	0x0000
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
200023a0:	6901      	ldr	r1, [r0, #16]
200023a2:	2900      	cmp	r1, #0
200023a4:	d053      	beq.n	2000244e <default_tx_handler+0xca>
    ASSERT(0u < this_uart->tx_buff_size);
200023a6:	6942      	ldr	r2, [r0, #20]
200023a8:	b902      	cbnz	r2, 200023ac <default_tx_handler+0x28>
200023aa:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
200023ac:	4298      	cmp	r0, r3
200023ae:	d007      	beq.n	200023c0 <default_tx_handler+0x3c>
200023b0:	f64c 136c 	movw	r3, #51564	; 0xc96c
200023b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023b8:	4298      	cmp	r0, r3
200023ba:	d001      	beq.n	200023c0 <default_tx_handler+0x3c>
            this_uart->tx_buff_size = TX_COMPLETE;
            /* disables TX interrupt */
            clear_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
        }
    }
}
200023bc:	bc30      	pop	{r4, r5}
200023be:	4770      	bx	lr

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    ASSERT(0u < this_uart->tx_buff_size);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
200023c0:	2900      	cmp	r1, #0
200023c2:	d0fb      	beq.n	200023bc <default_tx_handler+0x38>
200023c4:	2a00      	cmp	r2, #0
200023c6:	d0f9      	beq.n	200023bc <default_tx_handler+0x38>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200023c8:	6805      	ldr	r5, [r0, #0]
        this_uart->status |= status;
200023ca:	7b43      	ldrb	r3, [r0, #13]
    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200023cc:	7d2c      	ldrb	r4, [r5, #20]
        this_uart->status |= status;
200023ce:	ea44 0c03 	orr.w	ip, r4, r3

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if(status & MSS_UART_THRE)
200023d2:	f014 0f20 	tst.w	r4, #32
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;
200023d6:	f880 c00d 	strb.w	ip, [r0, #13]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if(status & MSS_UART_THRE)
200023da:	6984      	ldr	r4, [r0, #24]
200023dc:	d025      	beq.n	2000242a <default_tx_handler+0xa6>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200023de:	1b13      	subs	r3, r2, r4

            /* Calculate the number of bytes to transmit. */
            if(tx_remain < TX_FIFO_SIZE)
200023e0:	2b0f      	cmp	r3, #15
200023e2:	d936      	bls.n	20002452 <default_tx_handler+0xce>
200023e4:	f04f 0c10 	mov.w	ip, #16
200023e8:	1909      	adds	r1, r1, r4

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
200023ea:	780a      	ldrb	r2, [r1, #0]
200023ec:	f10c 33ff 	add.w	r3, ip, #4294967295
200023f0:	702a      	strb	r2, [r5, #0]
200023f2:	f003 0201 	and.w	r2, r3, #1
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
200023f6:	2301      	movs	r3, #1
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
                ++this_uart->tx_idx;
200023f8:	3401      	adds	r4, #1
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
200023fa:	459c      	cmp	ip, r3
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
                ++this_uart->tx_idx;
200023fc:	6184      	str	r4, [r0, #24]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
200023fe:	d913      	bls.n	20002428 <default_tx_handler+0xa4>
20002400:	b132      	cbz	r2, 20002410 <default_tx_handler+0x8c>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002402:	784a      	ldrb	r2, [r1, #1]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
20002404:	2302      	movs	r3, #2
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
                ++this_uart->tx_idx;
20002406:	3401      	adds	r4, #1
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
20002408:	459c      	cmp	ip, r3
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000240a:	702a      	strb	r2, [r5, #0]
                ++this_uart->tx_idx;
2000240c:	6184      	str	r4, [r0, #24]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
2000240e:	d90b      	bls.n	20002428 <default_tx_handler+0xa4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002410:	5cca      	ldrb	r2, [r1, r3]
                ++this_uart->tx_idx;
20002412:	3401      	adds	r4, #1

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002414:	702a      	strb	r2, [r5, #0]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
20002416:	3301      	adds	r3, #1
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
                ++this_uart->tx_idx;
20002418:	6184      	str	r4, [r0, #24]

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000241a:	5cca      	ldrb	r2, [r1, r3]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
2000241c:	3301      	adds	r3, #1
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
                ++this_uart->tx_idx;
2000241e:	3401      	adds	r4, #1
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
20002420:	459c      	cmp	ip, r3
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002422:	702a      	strb	r2, [r5, #0]
                ++this_uart->tx_idx;
20002424:	6184      	str	r4, [r0, #24]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
20002426:	d8f3      	bhi.n	20002410 <default_tx_handler+0x8c>
20002428:	6942      	ldr	r2, [r0, #20]
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if(this_uart->tx_idx == this_uart->tx_buff_size)
2000242a:	4294      	cmp	r4, r2
2000242c:	d1c6      	bne.n	200023bc <default_tx_handler+0x38>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
            /* disables TX interrupt */
            clear_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
2000242e:	6802      	ldr	r2, [r0, #0]
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if(this_uart->tx_idx == this_uart->tx_buff_size)
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20002430:	2100      	movs	r1, #0
            /* disables TX interrupt */
            clear_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
20002432:	1d13      	adds	r3, r2, #4
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002434:	f023 4c7f 	bic.w	ip, r3, #4278190080	; 0xff000000
20002438:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
2000243c:	f102 7300 	add.w	r3, r2, #33554432	; 0x2000000
20002440:	f42c 0270 	bic.w	r2, ip, #15728640	; 0xf00000
20002444:	3304      	adds	r3, #4
20002446:	0152      	lsls	r2, r2, #5
20002448:	5099      	str	r1, [r3, r2]
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if(this_uart->tx_idx == this_uart->tx_buff_size)
        {
            this_uart->tx_buff_size = TX_COMPLETE;
2000244a:	6141      	str	r1, [r0, #20]
2000244c:	e7b6      	b.n	200023bc <default_tx_handler+0x38>
)
{
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
2000244e:	be00      	bkpt	0x0000
20002450:	e7a9      	b.n	200023a6 <default_tx_handler+0x22>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
20002452:	2b00      	cmp	r3, #0
20002454:	d0e9      	beq.n	2000242a <default_tx_handler+0xa6>
20002456:	469c      	mov	ip, r3
20002458:	e7c6      	b.n	200023e8 <default_tx_handler+0x64>
2000245a:	bf00      	nop

2000245c <global_init>:
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
2000245c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002460:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20002464:	f2c2 0300 	movt	r3, #8192	; 0x2000
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20002468:	b08f      	sub	sp, #60	; 0x3c
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000246a:	4298      	cmp	r0, r3
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
2000246c:	4604      	mov	r4, r0
2000246e:	910d      	str	r1, [sp, #52]	; 0x34
20002470:	920b      	str	r2, [sp, #44]	; 0x2c
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002472:	f000 8146 	beq.w	20002702 <global_init+0x2a6>
20002476:	f64c 126c 	movw	r2, #51564	; 0xc96c
2000247a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000247e:	4290      	cmp	r0, r2
20002480:	d000      	beq.n	20002484 <global_init+0x28>
20002482:	be00      	bkpt	0x0000
    else
    {
        this_uart->hw_reg = UART1;
        this_uart->irqn = UART1_IRQn;
        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART1_SOFTRESET_MASK;
20002484:	f248 0200 	movw	r2, #32768	; 0x8000
20002488:	f2c4 0203 	movt	r2, #16387	; 0x4003
2000248c:	6c97      	ldr	r7, [r2, #72]	; 0x48

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000248e:	f24e 1100 	movw	r1, #57600	; 0xe100
20002492:	f447 7680 	orr.w	r6, r7, #256	; 0x100
20002496:	f2ce 0100 	movt	r1, #57344	; 0xe000
2000249a:	f44f 6500 	mov.w	r5, #2048	; 0x800
2000249e:	6496      	str	r6, [r2, #72]	; 0x48
200024a0:	f8c1 5180 	str.w	r5, [r1, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ(UART1_IRQn);
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART1_SOFTRESET_MASK;
200024a4:	6c90      	ldr	r0, [r2, #72]	; 0x48
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
    }
    else
    {
        this_uart->hw_reg = UART1;
200024a6:	f240 0100 	movw	r1, #0
200024aa:	f2c4 0101 	movt	r1, #16385	; 0x4001
        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART1_SOFTRESET_MASK;
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ(UART1_IRQn);
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART1_SOFTRESET_MASK;
200024ae:	f420 7780 	bic.w	r7, r0, #256	; 0x100
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
    }
    else
    {
        this_uart->hw_reg = UART1;
        this_uart->irqn = UART1_IRQn;
200024b2:	260b      	movs	r6, #11
        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART1_SOFTRESET_MASK;
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ(UART1_IRQn);
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART1_SOFTRESET_MASK;
200024b4:	6497      	str	r7, [r2, #72]	; 0x48
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
    }
    else
    {
        this_uart->hw_reg = UART1;
        this_uart->irqn = UART1_IRQn;
200024b6:	7126      	strb	r6, [r4, #4]
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
    }
    else
    {
        this_uart->hw_reg = UART1;
200024b8:	6021      	str	r1, [r4, #0]
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART1_SOFTRESET_MASK;
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0u;
200024ba:	2200      	movs	r2, #0

    /* FIFO configuration */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE;
200024bc:	460d      	mov	r5, r1
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART1_SOFTRESET_MASK;
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0u;
200024be:	710a      	strb	r2, [r1, #4]
    /* enable RXRDYN and TXRDYN pins. The earlier FCR write to set the TX FIFO
     * trigger level inadvertently disabled the FCR_RXRDY_TXRDYN_EN bit. */
    set_bit_reg8(&this_uart->hw_reg->FCR,RXRDY_TXRDYN_EN);

    /* disable loopback : local * remote */
    clear_bit_reg8(&this_uart->hw_reg->MCR,LOOP);
200024c0:	f101 0610 	add.w	r6, r1, #16

    /* disable interrupts */
    this_uart->hw_reg->IER = 0u;

    /* FIFO configuration */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE;
200024c4:	f805 2f08 	strb.w	r2, [r5, #8]!
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_TX);
    /* set default RX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_RX);

    /* default AFM : disabled */
    clear_bit_reg8(&this_uart->hw_reg->MM2,EAFM);
200024c8:	f101 0a38 	add.w	sl, r1, #56	; 0x38
200024cc:	f02a 4b7f 	bic.w	fp, sl, #4278190080	; 0xff000000
    /* disable loopback : local * remote */
    clear_bit_reg8(&this_uart->hw_reg->MCR,LOOP);
    clear_bit_reg8(&this_uart->hw_reg->MCR,RLOOP);

    /* set default TX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_TX);
200024d0:	f101 0934 	add.w	r9, r1, #52	; 0x34
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200024d4:	f025 477f 	bic.w	r7, r5, #4278190080	; 0xff000000
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200024d8:	f026 487f 	bic.w	r8, r6, #4278190080	; 0xff000000
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200024dc:	f005 4570 	and.w	r5, r5, #4026531840	; 0xf0000000
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200024e0:	f006 4670 	and.w	r6, r6, #4026531840	; 0xf0000000
200024e4:	f00a 4a70 	and.w	sl, sl, #4026531840	; 0xf0000000
200024e8:	f8cd a010 	str.w	sl, [sp, #16]
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200024ec:	9506      	str	r5, [sp, #24]
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200024ee:	f029 407f 	bic.w	r0, r9, #4278190080	; 0xff000000
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200024f2:	f106 7500 	add.w	r5, r6, #33554432	; 0x2000000
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200024f6:	9003      	str	r0, [sp, #12]
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200024f8:	9501      	str	r5, [sp, #4]
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200024fa:	f009 4970 	and.w	r9, r9, #4026531840	; 0xf0000000
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200024fe:	9d04      	ldr	r5, [sp, #16]
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002500:	f8cd 901c 	str.w	r9, [sp, #28]
20002504:	f8dd 900c 	ldr.w	r9, [sp, #12]
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002508:	f105 7500 	add.w	r5, r5, #33554432	; 0x2000000
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
2000250c:	f429 0a70 	bic.w	sl, r9, #15728640	; 0xf00000
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002510:	950a      	str	r5, [sp, #40]	; 0x28
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002512:	f42b 0970 	bic.w	r9, fp, #15728640	; 0xf00000
20002516:	9d07      	ldr	r5, [sp, #28]
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002518:	f8dd b018 	ldr.w	fp, [sp, #24]
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
2000251c:	f8cd 9014 	str.w	r9, [sp, #20]
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002520:	f10b 7900 	add.w	r9, fp, #33554432	; 0x2000000
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002524:	f105 7b00 	add.w	fp, r5, #33554432	; 0x2000000
20002528:	9d04      	ldr	r5, [sp, #16]

    /* default AFM : disabled */
    clear_bit_reg8(&this_uart->hw_reg->MM2,EAFM);

    /* disable TX time gaurd */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ETTG); 
2000252a:	f101 0c30 	add.w	ip, r1, #48	; 0x30
2000252e:	f02c 407f 	bic.w	r0, ip, #4278190080	; 0xff000000
20002532:	f105 7500 	add.w	r5, r5, #33554432	; 0x2000000
20002536:	f00c 4c70 	and.w	ip, ip, #4026531840	; 0xf0000000
2000253a:	f8cd a00c 	str.w	sl, [sp, #12]
2000253e:	9504      	str	r5, [sp, #16]
20002540:	f10c 7500 	add.w	r5, ip, #33554432	; 0x2000000
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002544:	f10c 7a00 	add.w	sl, ip, #33554432	; 0x2000000
20002548:	46ac      	mov	ip, r5
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
2000254a:	9d03      	ldr	r5, [sp, #12]
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
2000254c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002550:	016d      	lsls	r5, r5, #5
20002552:	9503      	str	r5, [sp, #12]
20002554:	9d05      	ldr	r5, [sp, #20]
20002556:	f428 0870 	bic.w	r8, r8, #15728640	; 0xf00000
2000255a:	016d      	lsls	r5, r5, #5
2000255c:	9505      	str	r5, [sp, #20]
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
2000255e:	9d06      	ldr	r5, [sp, #24]
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002560:	46ca      	mov	sl, r9
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002562:	f105 7500 	add.w	r5, r5, #33554432	; 0x2000000
20002566:	9506      	str	r5, [sp, #24]
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002568:	9d01      	ldr	r5, [sp, #4]
2000256a:	ea4f 1848 	mov.w	r8, r8, lsl #5
2000256e:	3514      	adds	r5, #20
20002570:	9501      	str	r5, [sp, #4]
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002572:	9d07      	ldr	r5, [sp, #28]
20002574:	f427 0770 	bic.w	r7, r7, #15728640	; 0xf00000
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002578:	f105 7500 	add.w	r5, r5, #33554432	; 0x2000000
2000257c:	9507      	str	r5, [sp, #28]
2000257e:	9d04      	ldr	r5, [sp, #16]
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002580:	017f      	lsls	r7, r7, #5
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002582:	3504      	adds	r5, #4
20002584:	9504      	str	r5, [sp, #16]
20002586:	4665      	mov	r5, ip
20002588:	3514      	adds	r5, #20
2000258a:	9508      	str	r5, [sp, #32]
2000258c:	9d09      	ldr	r5, [sp, #36]	; 0x24
2000258e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
20002592:	351c      	adds	r5, #28
20002594:	9509      	str	r5, [sp, #36]	; 0x24
20002596:	9d0a      	ldr	r5, [sp, #40]	; 0x28
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002598:	f04f 0801 	mov.w	r8, #1
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
2000259c:	350c      	adds	r5, #12
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
2000259e:	f10a 0a08 	add.w	sl, sl, #8
200025a2:	f109 0904 	add.w	r9, r9, #4
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200025a6:	950a      	str	r5, [sp, #40]	; 0x28
200025a8:	f106 7600 	add.w	r6, r6, #33554432	; 0x2000000
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200025ac:	f849 8007 	str.w	r8, [r9, r7]
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200025b0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200025b2:	f84a 8007 	str.w	r8, [sl, r7]
200025b6:	f8dd a018 	ldr.w	sl, [sp, #24]
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200025ba:	3610      	adds	r6, #16
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200025bc:	f84a 8007 	str.w	r8, [sl, r7]
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200025c0:	5172      	str	r2, [r6, r5]
200025c2:	f8dd a00c 	ldr.w	sl, [sp, #12]
200025c6:	9e01      	ldr	r6, [sp, #4]
200025c8:	f10b 0b04 	add.w	fp, fp, #4
200025cc:	5172      	str	r2, [r6, r5]
200025ce:	f84b 200a 	str.w	r2, [fp, sl]
200025d2:	f8dd b01c 	ldr.w	fp, [sp, #28]
200025d6:	9d05      	ldr	r5, [sp, #20]
200025d8:	f84b 200a 	str.w	r2, [fp, sl]
200025dc:	9e04      	ldr	r6, [sp, #16]
200025de:	f8dd a020 	ldr.w	sl, [sp, #32]
200025e2:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
200025e6:	0140      	lsls	r0, r0, #5
200025e8:	f10c 0c18 	add.w	ip, ip, #24
200025ec:	5172      	str	r2, [r6, r5]
200025ee:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
200025f2:	f84a 2000 	str.w	r2, [sl, r0]
200025f6:	f84c 2000 	str.w	r2, [ip, r0]
200025fa:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
(
    mss_uart_instance_t * this_uart,
    uint32_t baudrate    
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200025fe:	429c      	cmp	r4, r3
20002600:	f84b 2000 	str.w	r2, [fp, r0]
20002604:	f84c 2005 	str.w	r2, [ip, r5]

    /* disable single wire mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2,ESWM);

    /* set filter to minimum value */
    this_uart->hw_reg->GFR = 0u;
20002608:	f881 2044 	strb.w	r2, [r1, #68]	; 0x44
    /* set default TX time gaurd */
    this_uart->hw_reg->TTG = 0u;
2000260c:	f881 2048 	strb.w	r2, [r1, #72]	; 0x48
    /* set default RX timeout */
    this_uart->hw_reg->RTO = 0u;
20002610:	f881 204c 	strb.w	r2, [r1, #76]	; 0x4c
(
    mss_uart_instance_t * this_uart,
    uint32_t baudrate    
)
{
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002614:	d06b      	beq.n	200026ee <global_init+0x292>
20002616:	f64c 136c 	movw	r3, #51564	; 0xc96c
2000261a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000261e:	429c      	cmp	r4, r3
20002620:	d016      	beq.n	20002650 <global_init+0x1f4>
20002622:	be00      	bkpt	0x0000
     * where possible to provide the most accurate baud rat possible.
     */
    config_baud_divisors(this_uart, baud_rate);

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20002624:	9d0b      	ldr	r5, [sp, #44]	; 0x2c

    /* Instance setup */
    this_uart->baudrate = baud_rate;
    this_uart->lineconfig = line_config;
    this_uart->tx_buff_size = TX_COMPLETE;
20002626:	2000      	movs	r0, #0
     * where possible to provide the most accurate baud rat possible.
     */
    config_baud_divisors(this_uart, baud_rate);

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20002628:	730d      	strb	r5, [r1, #12]
    this_uart->pid_pei_handler  = NULL_HANDLER;
    this_uart->break_handler    = NULL_HANDLER;    
    this_uart->sync_handler     = NULL_HANDLER;   

    /* Initialize the sticky status */
    this_uart->status = 0u;
2000262a:	7360      	strb	r0, [r4, #13]

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;

    /* Instance setup */
    this_uart->baudrate = baud_rate;
2000262c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    this_uart->lineconfig = line_config;
    this_uart->tx_buff_size = TX_COMPLETE;
2000262e:	6160      	str	r0, [r4, #20]

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;

    /* Instance setup */
    this_uart->baudrate = baud_rate;
20002630:	60a6      	str	r6, [r4, #8]
    this_uart->lineconfig = line_config;
20002632:	7325      	strb	r5, [r4, #12]
    this_uart->tx_buff_size = TX_COMPLETE;
    this_uart->tx_buffer = (const uint8_t *)0;
20002634:	6120      	str	r0, [r4, #16]
    this_uart->tx_idx = 0u;
20002636:	61a0      	str	r0, [r4, #24]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20002638:	6220      	str	r0, [r4, #32]
    this_uart->tx_handler       = NULL_HANDLER;
2000263a:	6260      	str	r0, [r4, #36]	; 0x24
    this_uart->linests_handler  = NULL_HANDLER;
2000263c:	61e0      	str	r0, [r4, #28]
    this_uart->modemsts_handler = NULL_HANDLER;
2000263e:	62a0      	str	r0, [r4, #40]	; 0x28
    this_uart->rto_handler      = NULL_HANDLER;    
20002640:	62e0      	str	r0, [r4, #44]	; 0x2c
    this_uart->nack_handler     = NULL_HANDLER;   
20002642:	6320      	str	r0, [r4, #48]	; 0x30
    this_uart->pid_pei_handler  = NULL_HANDLER;
20002644:	6360      	str	r0, [r4, #52]	; 0x34
    this_uart->break_handler    = NULL_HANDLER;    
20002646:	63a0      	str	r0, [r4, #56]	; 0x38
    this_uart->sync_handler     = NULL_HANDLER;   
20002648:	63e0      	str	r0, [r4, #60]	; 0x3c

    /* Initialize the sticky status */
    this_uart->status = 0u;
}
2000264a:	b00f      	add	sp, #60	; 0x3c
2000264c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t baud_value_by_64;
        uint32_t baud_value_by_128;
        uint32_t fractional_baud_value;
        uint32_t pclk_freq;

        this_uart->baudrate = baudrate;
20002650:	9b0d      	ldr	r3, [sp, #52]	; 0x34
20002652:	60a3      	str	r3, [r4, #8]

        /* Force the value of the CMSIS global variables holding the various system
          * clock frequencies to be updated. */
        SystemCoreClockUpdate();
20002654:	f003 f9d8 	bl	20005a08 <SystemCoreClockUpdate>
        {
            pclk_freq = g_FrequencyPCLK0;
        }
        else
        {
            pclk_freq = g_FrequencyPCLK1;
20002658:	f24c 11b8 	movw	r1, #49592	; 0xc1b8
2000265c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002660:	680a      	ldr	r2, [r1, #0]
        /*
         * Compute baud value based on requested baud rate and PCLK frequency.
         * The baud value is computed using the following equation:
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
20002662:	9d0d      	ldr	r5, [sp, #52]	; 0x34
20002664:	00d6      	lsls	r6, r2, #3
20002666:	fbb6 f2f5 	udiv	r2, r6, r5
        baud_value_by_64 = baud_value_by_128 / 2u;
        baud_value = baud_value_by_64 / 64u;
2000266a:	09d3      	lsrs	r3, r2, #7
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
        
        /* Assert if integer baud value fits in 16-bit. */
        ASSERT(baud_value <= UINT16_MAX);
2000266c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
         * Compute baud value based on requested baud rate and PCLK frequency.
         * The baud value is computed using the following equation:
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
        baud_value_by_64 = baud_value_by_128 / 2u;
20002670:	ea4f 0c52 	mov.w	ip, r2, lsr #1
        baud_value = baud_value_by_64 / 64u;
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
        
        /* Assert if integer baud value fits in 16-bit. */
        ASSERT(baud_value <= UINT16_MAX);
20002674:	d238      	bcs.n	200026e8 <global_init+0x28c>
    
        if(baud_value <= (uint32_t)UINT16_MAX)
        {
            if(baud_value > 1u)
20002676:	2b01      	cmp	r3, #1
            {
                /* 
                 * Use Frational baud rate divisors
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
20002678:	6821      	ldr	r1, [r4, #0]
        /* Assert if integer baud value fits in 16-bit. */
        ASSERT(baud_value <= UINT16_MAX);
    
        if(baud_value <= (uint32_t)UINT16_MAX)
        {
            if(baud_value > 1u)
2000267a:	d95c      	bls.n	20002736 <global_init+0x2da>
            {
                /* 
                 * Use Frational baud rate divisors
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
2000267c:	f101 000c 	add.w	r0, r1, #12
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002680:	f020 4a7f 	bic.w	sl, r0, #4278190080	; 0xff000000
20002684:	f000 4670 	and.w	r6, r0, #4026531840	; 0xf0000000
20002688:	f106 7000 	add.w	r0, r6, #33554432	; 0x2000000
2000268c:	f42a 0770 	bic.w	r7, sl, #15728640	; 0xf00000
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20002690:	f3c2 3ec7 	ubfx	lr, r2, #15, #8
20002694:	301c      	adds	r0, #28
20002696:	017f      	lsls	r7, r7, #5
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
20002698:	460d      	mov	r5, r1
2000269a:	2601      	movs	r6, #1
2000269c:	fa5f fa83 	uxtb.w	sl, r3
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
        baud_value_by_64 = baud_value_by_128 / 2u;
        baud_value = baud_value_by_64 / 64u;
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
200026a0:	ebac 1c83 	sub.w	ip, ip, r3, lsl #6
200026a4:	51c6      	str	r6, [r0, r7]
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
200026a6:	ebac 13c3 	sub.w	r3, ip, r3, lsl #7
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
200026aa:	f881 e004 	strb.w	lr, [r1, #4]
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
200026ae:	f805 ab30 	strb.w	sl, [r5], #48
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
        baud_value_by_64 = baud_value_by_128 / 2u;
        baud_value = baud_value_by_64 / 64u;
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
200026b2:	189b      	adds	r3, r3, r2
200026b4:	f025 487f 	bic.w	r8, r5, #4278190080	; 0xff000000
200026b8:	f005 4570 	and.w	r5, r5, #4026531840	; 0xf0000000
200026bc:	eba3 0c4c 	sub.w	ip, r3, ip, lsl #1
200026c0:	f105 7200 	add.w	r2, r5, #33554432	; 0x2000000
200026c4:	f428 0e70 	bic.w	lr, r8, #15728640	; 0xf00000
200026c8:	321c      	adds	r2, #28
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200026ca:	2300      	movs	r3, #0
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200026cc:	ea4f 184e 	mov.w	r8, lr, lsl #5
        
                /* Enable Fractional baud rate */
                set_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
        
                /* Load the fractional baud rate register */
                ASSERT(fractional_baud_value <= (uint32_t)UINT8_MAX);
200026d0:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200026d4:	51c3      	str	r3, [r0, r7]
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200026d6:	f842 6008 	str.w	r6, [r2, r8]
200026da:	d900      	bls.n	200026de <global_init+0x282>
200026dc:	be00      	bkpt	0x0000
                this_uart->hw_reg->DFR = (uint8_t)fractional_baud_value;
200026de:	fa5f f28c 	uxtb.w	r2, ip
200026e2:	f881 203c 	strb.w	r2, [r1, #60]	; 0x3c
200026e6:	e79d      	b.n	20002624 <global_init+0x1c8>
        baud_value = baud_value_by_64 / 64u;
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
        
        /* Assert if integer baud value fits in 16-bit. */
        ASSERT(baud_value <= UINT16_MAX);
200026e8:	be00      	bkpt	0x0000
200026ea:	6821      	ldr	r1, [r4, #0]
200026ec:	e79a      	b.n	20002624 <global_init+0x1c8>
        uint32_t baud_value_by_64;
        uint32_t baud_value_by_128;
        uint32_t fractional_baud_value;
        uint32_t pclk_freq;

        this_uart->baudrate = baudrate;
200026ee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
200026f0:	60a2      	str	r2, [r4, #8]

        /* Force the value of the CMSIS global variables holding the various system
          * clock frequencies to be updated. */
        SystemCoreClockUpdate();
200026f2:	f003 f989 	bl	20005a08 <SystemCoreClockUpdate>
        if(this_uart == &g_mss_uart0)
        {
            pclk_freq = g_FrequencyPCLK0;
200026f6:	f24c 11b4 	movw	r1, #49588	; 0xc1b4
200026fa:	f2c2 0100 	movt	r1, #8192	; 0x2000
200026fe:	680a      	ldr	r2, [r1, #0]
20002700:	e7af      	b.n	20002662 <global_init+0x206>
    if(this_uart == &g_mss_uart0)
    {
        this_uart->hw_reg = UART0;
        this_uart->irqn = UART0_IRQn;
        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART0_SOFTRESET_MASK;
20002702:	f248 0600 	movw	r6, #32768	; 0x8000
20002706:	f2c4 0603 	movt	r6, #16387	; 0x4003
2000270a:	6cb5      	ldr	r5, [r6, #72]	; 0x48
2000270c:	f24e 1100 	movw	r1, #57600	; 0xe100
20002710:	f045 0080 	orr.w	r0, r5, #128	; 0x80
20002714:	f2ce 0100 	movt	r1, #57344	; 0xe000
20002718:	f44f 6280 	mov.w	r2, #1024	; 0x400
2000271c:	64b0      	str	r0, [r6, #72]	; 0x48
2000271e:	f8c1 2180 	str.w	r2, [r1, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ(UART0_IRQn);
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
20002722:	6cb7      	ldr	r7, [r6, #72]	; 0x48
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));

    if(this_uart == &g_mss_uart0)
    {
        this_uart->hw_reg = UART0;
20002724:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART0_SOFTRESET_MASK;
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ(UART0_IRQn);
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
20002728:	f027 0580 	bic.w	r5, r7, #128	; 0x80
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));

    if(this_uart == &g_mss_uart0)
    {
        this_uart->hw_reg = UART0;
        this_uart->irqn = UART0_IRQn;
2000272c:	200a      	movs	r0, #10
        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART0_SOFTRESET_MASK;
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ(UART0_IRQn);
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
2000272e:	64b5      	str	r5, [r6, #72]	; 0x48
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));

    if(this_uart == &g_mss_uart0)
    {
        this_uart->hw_reg = UART0;
        this_uart->irqn = UART0_IRQn;
20002730:	7120      	strb	r0, [r4, #4]
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));

    if(this_uart == &g_mss_uart0)
    {
        this_uart->hw_reg = UART0;
20002732:	6021      	str	r1, [r4, #0]
20002734:	e6c1      	b.n	200024ba <global_init+0x5e>
            {
                /*
                 * Do NOT use Frational baud rate divisors.
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
20002736:	f101 0e0c 	add.w	lr, r1, #12
2000273a:	f02e 4c7f 	bic.w	ip, lr, #4278190080	; 0xff000000
2000273e:	f00e 4270 	and.w	r2, lr, #4026531840	; 0xf0000000
20002742:	f42c 0570 	bic.w	r5, ip, #15728640	; 0xf00000
20002746:	f102 7200 	add.w	r2, r2, #33554432	; 0x2000000
2000274a:	ea4f 1c45 	mov.w	ip, r5, lsl #5
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8u);
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
2000274e:	4608      	mov	r0, r1
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8u);
20002750:	2500      	movs	r5, #0
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
20002752:	b2db      	uxtb	r3, r3
20002754:	321c      	adds	r2, #28
20002756:	2601      	movs	r6, #1
20002758:	f842 600c 	str.w	r6, [r2, ip]
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8u);
2000275c:	710d      	strb	r5, [r1, #4]
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
2000275e:	f800 3b30 	strb.w	r3, [r0], #48
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002762:	f020 4e7f 	bic.w	lr, r0, #4278190080	; 0xff000000
20002766:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
2000276a:	f100 7600 	add.w	r6, r0, #33554432	; 0x2000000
2000276e:	f42e 0370 	bic.w	r3, lr, #15728640	; 0xf00000
20002772:	361c      	adds	r6, #28
20002774:	015b      	lsls	r3, r3, #5
    uint8_t line_config
)
{
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002776:	f842 500c 	str.w	r5, [r2, ip]
2000277a:	50f5      	str	r5, [r6, r3]
2000277c:	e752      	b.n	20002624 <global_init+0x1c8>
2000277e:	bf00      	nop

20002780 <MSS_UART_smartcard_init>:
20002780:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20002784:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002788:	4298      	cmp	r0, r3
(
    mss_uart_instance_t* this_uart, 
    uint32_t baud_rate,
    uint8_t line_config
)
{
2000278a:	b570      	push	{r4, r5, r6, lr}
2000278c:	4604      	mov	r4, r0
2000278e:	4615      	mov	r5, r2
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002790:	d006      	beq.n	200027a0 <MSS_UART_smartcard_init+0x20>
20002792:	f64c 106c 	movw	r0, #51564	; 0xc96c
20002796:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000279a:	4284      	cmp	r4, r0
2000279c:	d000      	beq.n	200027a0 <MSS_UART_smartcard_init+0x20>
2000279e:	be00      	bkpt	0x0000

    /* Perform generic initialization */
    global_init(this_uart, baud_rate, line_config);
200027a0:	4620      	mov	r0, r4
200027a2:	462a      	mov	r2, r5
200027a4:	f7ff fe5a 	bl	2000245c <global_init>
    
    /* Disable LIN mode */
    clear_bit_reg8(&this_uart->hw_reg->MM0, ELIN);
200027a8:	6824      	ldr	r4, [r4, #0]

    /* Disable IrDA mode */
    clear_bit_reg8(&this_uart->hw_reg->MM1, EIRD);

    /* Enable SmartCard Mode : Only when data is 8-bit and 2 stop bits*/
    if( ( MSS_UART_DATA_8_BITS | MSS_UART_TWO_STOP_BITS) == 
200027aa:	f005 0507 	and.w	r5, r5, #7

    /* Perform generic initialization */
    global_init(this_uart, baud_rate, line_config);
    
    /* Disable LIN mode */
    clear_bit_reg8(&this_uart->hw_reg->MM0, ELIN);
200027ae:	f104 0030 	add.w	r0, r4, #48	; 0x30

    /* Disable IrDA mode */
    clear_bit_reg8(&this_uart->hw_reg->MM1, EIRD);
200027b2:	f104 0334 	add.w	r3, r4, #52	; 0x34
200027b6:	f020 467f 	bic.w	r6, r0, #4278190080	; 0xff000000

    /* Enable SmartCard Mode : Only when data is 8-bit and 2 stop bits*/
    if( ( MSS_UART_DATA_8_BITS | MSS_UART_TWO_STOP_BITS) == 
200027ba:	f023 4c7f 	bic.w	ip, r3, #4278190080	; 0xff000000
200027be:	f000 4270 	and.w	r2, r0, #4026531840	; 0xf0000000
200027c2:	f003 4170 	and.w	r1, r3, #4026531840	; 0xf0000000
200027c6:	f426 0070 	bic.w	r0, r6, #15728640	; 0xf00000
200027ca:	f101 7300 	add.w	r3, r1, #33554432	; 0x2000000
200027ce:	f42c 0670 	bic.w	r6, ip, #15728640	; 0xf00000
200027d2:	f102 7200 	add.w	r2, r2, #33554432	; 0x2000000
200027d6:	0171      	lsls	r1, r6, #5
200027d8:	320c      	adds	r2, #12
200027da:	2600      	movs	r6, #0
200027dc:	0140      	lsls	r0, r0, #5
200027de:	3308      	adds	r3, #8
200027e0:	2d07      	cmp	r5, #7
200027e2:	5016      	str	r6, [r2, r0]
200027e4:	505e      	str	r6, [r3, r1]
200027e6:	d10f      	bne.n	20002808 <MSS_UART_smartcard_init+0x88>
        (line_config & (MSS_UART_DATA_8_BITS | MSS_UART_TWO_STOP_BITS)))
    {
        set_bit_reg8(&this_uart->hw_reg->MM2, EERR);    
200027e8:	3438      	adds	r4, #56	; 0x38
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200027ea:	f024 4e7f 	bic.w	lr, r4, #4278190080	; 0xff000000
200027ee:	f004 4470 	and.w	r4, r4, #4026531840	; 0xf0000000
    uint8_t line_config,
    mss_uart_rzi_polarity_t rxpol,
    mss_uart_rzi_polarity_t txpol,
    mss_uart_rzi_pulsewidth_t pw
)
{
200027f2:	f104 7300 	add.w	r3, r4, #33554432	; 0x2000000
200027f6:	f42e 0070 	bic.w	r0, lr, #15728640	; 0xf00000
200027fa:	0142      	lsls	r2, r0, #5
200027fc:	2101      	movs	r1, #1
200027fe:	330c      	adds	r3, #12
20002800:	f104 7400 	add.w	r4, r4, #33554432	; 0x2000000
20002804:	50a1      	str	r1, [r4, r2]
20002806:	5099      	str	r1, [r3, r2]
20002808:	bd70      	pop	{r4, r5, r6, pc}
2000280a:	bf00      	nop

2000280c <MSS_UART_irda_init>:
2000280c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002810:	f64c 1cac 	movw	ip, #51628	; 0xc9ac
20002814:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20002818:	4560      	cmp	r0, ip
    uint8_t line_config,
    mss_uart_rzi_polarity_t rxpol,
    mss_uart_rzi_polarity_t txpol,
    mss_uart_rzi_pulsewidth_t pw
)
{
2000281a:	4604      	mov	r4, r0
2000281c:	461e      	mov	r6, r3
2000281e:	f89d 5020 	ldrb.w	r5, [sp, #32]
20002822:	f89d 7024 	ldrb.w	r7, [sp, #36]	; 0x24
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002826:	d006      	beq.n	20002836 <MSS_UART_irda_init+0x2a>
20002828:	f64c 136c 	movw	r3, #51564	; 0xc96c
2000282c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002830:	4298      	cmp	r0, r3
20002832:	d000      	beq.n	20002836 <MSS_UART_irda_init+0x2a>
20002834:	be00      	bkpt	0x0000

    /* Perform generic initialization */
    global_init(this_uart, baud_rate, line_config);
20002836:	4620      	mov	r0, r4
20002838:	f7ff fe10 	bl	2000245c <global_init>

     /* Enable LIN mode */
    clear_bit_reg8(&this_uart->hw_reg->MM0, ELIN);
2000283c:	6822      	ldr	r2, [r4, #0]
2000283e:	f102 0830 	add.w	r8, r2, #48	; 0x30

    /* Disable IrDA mode */
    set_bit_reg8(&this_uart->hw_reg->MM1, EIRD);
20002842:	f102 0334 	add.w	r3, r2, #52	; 0x34
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002846:	f028 4c7f 	bic.w	ip, r8, #4278190080	; 0xff000000
2000284a:	f008 4170 	and.w	r1, r8, #4026531840	; 0xf0000000
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
2000284e:	f023 4a7f 	bic.w	sl, r3, #4278190080	; 0xff000000
20002852:	f003 4870 	and.w	r8, r3, #4026531840	; 0xf0000000
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002856:	f42c 0470 	bic.w	r4, ip, #15728640	; 0xf00000
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
2000285a:	f42a 0970 	bic.w	r9, sl, #15728640	; 0xf00000
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
2000285e:	f101 7000 	add.w	r0, r1, #33554432	; 0x2000000
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002862:	f108 7100 	add.w	r1, r8, #33554432	; 0x2000000
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002866:	ea4f 1a44 	mov.w	sl, r4, lsl #5
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
2000286a:	ea4f 1c49 	mov.w	ip, r9, lsl #5
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
2000286e:	300c      	adds	r0, #12
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002870:	3108      	adds	r1, #8
20002872:	2401      	movs	r4, #1
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002874:	f04f 0900 	mov.w	r9, #0
20002878:	f840 900a 	str.w	r9, [r0, sl]
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
2000287c:	f841 400c 	str.w	r4, [r1, ip]
    ((rxpol == MSS_UART_ACTIVE_LOW) ? clear_bit_reg8(&this_uart->hw_reg->MM1,EIRX) : 
20002880:	2e00      	cmp	r6, #0
20002882:	d146      	bne.n	20002912 <MSS_UART_irda_init+0x106>
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002884:	f108 7e00 	add.w	lr, r8, #33554432	; 0x2000000
20002888:	f10e 080c 	add.w	r8, lr, #12
2000288c:	f848 600c 	str.w	r6, [r8, ip]
                                      set_bit_reg8(&this_uart->hw_reg->MM1,EIRX));
                                      
    ((txpol == MSS_UART_ACTIVE_LOW) ? clear_bit_reg8(&this_uart->hw_reg->MM1,EITX) : 
20002890:	bb2d      	cbnz	r5, 200028de <MSS_UART_irda_init+0xd2>
20002892:	f003 4e70 	and.w	lr, r3, #4026531840	; 0xf0000000
20002896:	f023 4c7f 	bic.w	ip, r3, #4278190080	; 0xff000000
2000289a:	f10e 7100 	add.w	r1, lr, #33554432	; 0x2000000
2000289e:	f42c 0070 	bic.w	r0, ip, #15728640	; 0xf00000
200028a2:	3110      	adds	r1, #16
200028a4:	0140      	lsls	r0, r0, #5
200028a6:	500d      	str	r5, [r1, r0]
                                      set_bit_reg8(&this_uart->hw_reg->MM1,EITX));
                                      
    ((pw == MSS_UART_3_BY_16) ? clear_bit_reg8(&this_uart->hw_reg->MM1,EITP) : 
200028a8:	b33f      	cbz	r7, 200028fa <MSS_UART_irda_init+0xee>
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200028aa:	f023 4c7f 	bic.w	ip, r3, #4278190080	; 0xff000000
200028ae:	f003 4e70 	and.w	lr, r3, #4026531840	; 0xf0000000
200028b2:	f42c 0070 	bic.w	r0, ip, #15728640	; 0xf00000
200028b6:	f10e 7300 	add.w	r3, lr, #33554432	; 0x2000000
200028ba:	0141      	lsls	r1, r0, #5
200028bc:	3314      	adds	r3, #20
200028be:	2001      	movs	r0, #1
200028c0:	5058      	str	r0, [r3, r1]
                                      set_bit_reg8(&this_uart->hw_reg->MM1,EITP));
    /* Disable SmartCard Mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2, EERR);
200028c2:	3238      	adds	r2, #56	; 0x38
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200028c4:	f022 4e7f 	bic.w	lr, r2, #4278190080	; 0xff000000
200028c8:	f42e 0070 	bic.w	r0, lr, #15728640	; 0xf00000
200028cc:	f002 4c70 	and.w	ip, r2, #4026531840	; 0xf0000000
200028d0:	f10c 7200 	add.w	r2, ip, #33554432	; 0x2000000
200028d4:	0143      	lsls	r3, r0, #5
200028d6:	2100      	movs	r1, #0
200028d8:	50d1      	str	r1, [r2, r3]
}
200028da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
200028de:	f003 4e70 	and.w	lr, r3, #4026531840	; 0xf0000000
200028e2:	f023 4c7f 	bic.w	ip, r3, #4278190080	; 0xff000000
200028e6:	f42c 0470 	bic.w	r4, ip, #15728640	; 0xf00000
200028ea:	f10e 7100 	add.w	r1, lr, #33554432	; 0x2000000
200028ee:	0160      	lsls	r0, r4, #5
200028f0:	3110      	adds	r1, #16
200028f2:	2401      	movs	r4, #1
200028f4:	500c      	str	r4, [r1, r0]
                                      set_bit_reg8(&this_uart->hw_reg->MM1,EIRX));
                                      
    ((txpol == MSS_UART_ACTIVE_LOW) ? clear_bit_reg8(&this_uart->hw_reg->MM1,EITX) : 
                                      set_bit_reg8(&this_uart->hw_reg->MM1,EITX));
                                      
    ((pw == MSS_UART_3_BY_16) ? clear_bit_reg8(&this_uart->hw_reg->MM1,EITP) : 
200028f6:	2f00      	cmp	r7, #0
200028f8:	d1d7      	bne.n	200028aa <MSS_UART_irda_init+0x9e>
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
200028fa:	f023 4c7f 	bic.w	ip, r3, #4278190080	; 0xff000000
200028fe:	f003 4e70 	and.w	lr, r3, #4026531840	; 0xf0000000
20002902:	f10e 7300 	add.w	r3, lr, #33554432	; 0x2000000
20002906:	f42c 0170 	bic.w	r1, ip, #15728640	; 0xf00000
2000290a:	3314      	adds	r3, #20
2000290c:	0148      	lsls	r0, r1, #5
2000290e:	501f      	str	r7, [r3, r0]
20002910:	e7d7      	b.n	200028c2 <MSS_UART_irda_init+0xb6>
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002912:	f108 7000 	add.w	r0, r8, #33554432	; 0x2000000
20002916:	f100 080c 	add.w	r8, r0, #12
2000291a:	f848 400c 	str.w	r4, [r8, ip]
2000291e:	e7b7      	b.n	20002890 <MSS_UART_irda_init+0x84>

20002920 <MSS_UART_lin_init>:
    uint8_t line_config
)
{
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002920:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
20002924:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002928:	4298      	cmp	r0, r3
(
    mss_uart_instance_t* this_uart, 
    uint32_t baud_rate,
    uint8_t line_config
)
{
2000292a:	b570      	push	{r4, r5, r6, lr}
2000292c:	4604      	mov	r4, r0
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000292e:	d006      	beq.n	2000293e <MSS_UART_lin_init+0x1e>
20002930:	f64c 106c 	movw	r0, #51564	; 0xc96c
20002934:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002938:	4284      	cmp	r4, r0
2000293a:	d000      	beq.n	2000293e <MSS_UART_lin_init+0x1e>
2000293c:	be00      	bkpt	0x0000

    /* Perform generic initialization */
    global_init(this_uart, baud_rate, line_config);
2000293e:	4620      	mov	r0, r4
20002940:	f7ff fd8c 	bl	2000245c <global_init>

     /* Enable LIN mode */
    set_bit_reg8(&this_uart->hw_reg->MM0, ELIN);
20002944:	6823      	ldr	r3, [r4, #0]
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002946:	2400      	movs	r4, #0
20002948:	f103 0c30 	add.w	ip, r3, #48	; 0x30

    /* Disable IrDA mode */
    clear_bit_reg8(&this_uart->hw_reg->MM1, EIRD);

    /* Disable SmartCard Mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2, EERR);
2000294c:	f103 0538 	add.w	r5, r3, #56	; 0x38

     /* Enable LIN mode */
    set_bit_reg8(&this_uart->hw_reg->MM0, ELIN);

    /* Disable IrDA mode */
    clear_bit_reg8(&this_uart->hw_reg->MM1, EIRD);
20002950:	3334      	adds	r3, #52	; 0x34
20002952:	f023 467f 	bic.w	r6, r3, #4278190080	; 0xff000000
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002956:	f025 417f 	bic.w	r1, r5, #4278190080	; 0xff000000
2000295a:	f02c 407f 	bic.w	r0, ip, #4278190080	; 0xff000000
2000295e:	f00c 4270 	and.w	r2, ip, #4026531840	; 0xf0000000
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002962:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002966:	f420 0c70 	bic.w	ip, r0, #15728640	; 0xf00000
2000296a:	f102 7200 	add.w	r2, r2, #33554432	; 0x2000000
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
2000296e:	f426 0070 	bic.w	r0, r6, #15728640	; 0xf00000
20002972:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
20002976:	f421 0670 	bic.w	r6, r1, #15728640	; 0xf00000
2000297a:	f005 4570 	and.w	r5, r5, #4026531840	; 0xf0000000
2000297e:	0171      	lsls	r1, r6, #5
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
20002980:	320c      	adds	r2, #12
20002982:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002986:	3308      	adds	r3, #8
20002988:	0140      	lsls	r0, r0, #5
2000298a:	f105 7500 	add.w	r5, r5, #33554432	; 0x2000000
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
2000298e:	2601      	movs	r6, #1
20002990:	f842 600c 	str.w	r6, [r2, ip]
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
20002994:	501c      	str	r4, [r3, r0]
20002996:	506c      	str	r4, [r5, r1]

    /* Disable SmartCard Mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2, EERR);
}
20002998:	bd70      	pop	{r4, r5, r6, pc}
2000299a:	bf00      	nop

2000299c <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart, 
    uint32_t baud_rate,
    uint8_t line_config
)
{
2000299c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000299e:	f64c 13ac 	movw	r3, #51628	; 0xc9ac
200029a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029a6:	4298      	cmp	r0, r3
(
    mss_uart_instance_t* this_uart, 
    uint32_t baud_rate,
    uint8_t line_config
)
{
200029a8:	4604      	mov	r4, r0
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200029aa:	d006      	beq.n	200029ba <MSS_UART_init+0x1e>
200029ac:	f64c 106c 	movw	r0, #51564	; 0xc96c
200029b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200029b4:	4284      	cmp	r4, r0
200029b6:	d000      	beq.n	200029ba <MSS_UART_init+0x1e>
200029b8:	be00      	bkpt	0x0000

    /* Perform generic initialization */
    global_init(this_uart, baud_rate, line_config);
200029ba:	4620      	mov	r0, r4
200029bc:	f7ff fd4e 	bl	2000245c <global_init>

    /* Disable LIN mode */
    clear_bit_reg8(&this_uart->hw_reg->MM0, ELIN);
200029c0:	6825      	ldr	r5, [r4, #0]

    /* Disable SmartCard Mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2, EERR);

    /* set default tx handler for automated TX using interrupt in USART mode */
    this_uart->tx_handler = default_tx_handler;
200029c2:	f242 3185 	movw	r1, #9093	; 0x2385

    /* Perform generic initialization */
    global_init(this_uart, baud_rate, line_config);

    /* Disable LIN mode */
    clear_bit_reg8(&this_uart->hw_reg->MM0, ELIN);
200029c6:	f105 0230 	add.w	r2, r5, #48	; 0x30

    /* Disable IrDA mode */
    clear_bit_reg8(&this_uart->hw_reg->MM1, EIRD);

    /* Disable SmartCard Mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2, EERR);
200029ca:	f105 0638 	add.w	r6, r5, #56	; 0x38

    /* Disable LIN mode */
    clear_bit_reg8(&this_uart->hw_reg->MM0, ELIN);

    /* Disable IrDA mode */
    clear_bit_reg8(&this_uart->hw_reg->MM1, EIRD);
200029ce:	3534      	adds	r5, #52	; 0x34
200029d0:	f022 477f 	bic.w	r7, r2, #4278190080	; 0xff000000

    /* Disable SmartCard Mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2, EERR);

    /* set default tx handler for automated TX using interrupt in USART mode */
    this_uart->tx_handler = default_tx_handler;
200029d4:	f025 4c7f 	bic.w	ip, r5, #4278190080	; 0xff000000
200029d8:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
200029dc:	f002 4070 	and.w	r0, r2, #4026531840	; 0xf0000000
200029e0:	f005 4270 	and.w	r2, r5, #4026531840	; 0xf0000000
200029e4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200029e8:	f427 0570 	bic.w	r5, r7, #15728640	; 0xf00000
200029ec:	f100 7000 	add.w	r0, r0, #33554432	; 0x2000000
200029f0:	f42c 0770 	bic.w	r7, ip, #15728640	; 0xf00000
200029f4:	f102 7200 	add.w	r2, r2, #33554432	; 0x2000000
200029f8:	f006 4670 	and.w	r6, r6, #4026531840	; 0xf0000000
200029fc:	ea4f 1c47 	mov.w	ip, r7, lsl #5
20002a00:	300c      	adds	r0, #12
20002a02:	015f      	lsls	r7, r3, #5
20002a04:	016d      	lsls	r5, r5, #5
20002a06:	2300      	movs	r3, #0
20002a08:	3208      	adds	r2, #8
20002a0a:	f106 7600 	add.w	r6, r6, #33554432	; 0x2000000
20002a0e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002a12:	5143      	str	r3, [r0, r5]
20002a14:	6261      	str	r1, [r4, #36]	; 0x24
20002a16:	f842 300c 	str.w	r3, [r2, ip]
20002a1a:	51f3      	str	r3, [r6, r7]
}
20002a1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20002a1e:	bf00      	nop

20002a20 <MSS_COMBLK_init>:
void MSS_COMBLK_init
(
    comblk_async_event_handler_t async_event_handler,
    uint8_t* p_response
)
{
20002a20:	b4f0      	push	{r4, r5, r6, r7}
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
    COMBLK->INT_ENABLE = 0u;
    NVIC_ClearPendingIRQ(ComBlk_IRQn);
    
    g_async_event_handler = async_event_handler;
20002a22:	f64c 03e0 	movw	r3, #51424	; 0xc8e0

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20002a26:	f24e 1500 	movw	r5, #57600	; 0xe100
{
    /*
     * Disable and clear previous interrupts.
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
    COMBLK->INT_ENABLE = 0u;
20002a2a:	f246 0400 	movw	r4, #24576	; 0x6000
    NVIC_ClearPendingIRQ(ComBlk_IRQn);
    
    g_async_event_handler = async_event_handler;
20002a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
{
    /*
     * Disable and clear previous interrupts.
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
    COMBLK->INT_ENABLE = 0u;
20002a32:	2200      	movs	r2, #0
20002a34:	f2c4 0401 	movt	r4, #16385	; 0x4001
20002a38:	f2ce 0500 	movt	r5, #57344	; 0xe000
20002a3c:	f44f 2600 	mov.w	r6, #524288	; 0x80000
20002a40:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
20002a44:	60a2      	str	r2, [r4, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002a46:	f8c5 6180 	str.w	r6, [r5, #384]	; 0x180
    
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 0u;
    g_comblk_cmd_opcode = 0u;
20002a4a:	715a      	strb	r2, [r3, #5]
    g_comblk_p_response = p_response;
    g_comblk_response_size = 0u;
    g_comblk_response_idx = 0u;
    g_comblk_completion_handler = 0;
    
    g_comblk_state = COMBLK_IDLE;
20002a4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 0u;
    g_comblk_cmd_opcode = 0u;
    g_comblk_p_cmd = 0u;
    g_comblk_cmd_size = 0u;
20002a50:	819a      	strh	r2, [r3, #12]
    g_async_event_handler = async_event_handler;
    
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 0u;
20002a52:	711a      	strb	r2, [r3, #4]
    g_comblk_cmd_opcode = 0u;
    g_comblk_p_cmd = 0u;
    g_comblk_cmd_size = 0u;
    g_comblk_p_data = 0u;
    g_comblk_data_size = 0u;
20002a54:	615a      	str	r2, [r3, #20]
    g_comblk_p_response = p_response;
    g_comblk_response_size = 0u;
    g_comblk_response_idx = 0u;
20002a56:	83da      	strh	r2, [r3, #30]
    /*
     * Disable loopback before enabling the MSS COMM_BLK to ensure that any
     * codes waiting in the TX FIFO of the System Controllers COMM_BLK are
     * not lost.
     */
    COMBLK->CONTROL &= ~CR_LOOPBACK_MASK;
20002a58:	6827      	ldr	r7, [r4, #0]
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
    COMBLK->INT_ENABLE = 0u;
    NVIC_ClearPendingIRQ(ComBlk_IRQn);
    
    g_async_event_handler = async_event_handler;
20002a5a:	6018      	str	r0, [r3, #0]
    /*
     * Disable loopback before enabling the MSS COMM_BLK to ensure that any
     * codes waiting in the TX FIFO of the System Controllers COMM_BLK are
     * not lost.
     */
    COMBLK->CONTROL &= ~CR_LOOPBACK_MASK;
20002a5c:	f027 0720 	bic.w	r7, r7, #32
20002a60:	6027      	str	r7, [r4, #0]
    COMBLK->CONTROL |= CR_ENABLE_MASK;
20002a62:	6820      	ldr	r0, [r4, #0]
    g_comblk_cmd_opcode = 0u;
    g_comblk_p_cmd = 0u;
    g_comblk_cmd_size = 0u;
    g_comblk_p_data = 0u;
    g_comblk_data_size = 0u;
    g_comblk_p_response = p_response;
20002a64:	6199      	str	r1, [r3, #24]
     * Disable loopback before enabling the MSS COMM_BLK to ensure that any
     * codes waiting in the TX FIFO of the System Controllers COMM_BLK are
     * not lost.
     */
    COMBLK->CONTROL &= ~CR_LOOPBACK_MASK;
    COMBLK->CONTROL |= CR_ENABLE_MASK;
20002a66:	f040 0110 	orr.w	r1, r0, #16
20002a6a:	6021      	str	r1, [r4, #0]
    
    /*--------------------------------------------------------------------------
     * Enable receive interrupt to receive asynchronous events from the system
     * controller.
     */
    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
20002a6c:	68a0      	ldr	r0, [r4, #8]
    g_comblk_p_data = 0u;
    g_comblk_data_size = 0u;
    g_comblk_p_response = p_response;
    g_comblk_response_size = 0u;
    g_comblk_response_idx = 0u;
    g_comblk_completion_handler = 0;
20002a6e:	621a      	str	r2, [r3, #32]
    
    /*--------------------------------------------------------------------------
     * Enable receive interrupt to receive asynchronous events from the system
     * controller.
     */
    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
20002a70:	f020 0101 	bic.w	r1, r0, #1
20002a74:	60a1      	str	r1, [r4, #8]
    COMBLK->INT_ENABLE |= RCVOKAY_MASK;
20002a76:	68a0      	ldr	r0, [r4, #8]
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 0u;
    g_comblk_cmd_opcode = 0u;
    g_comblk_p_cmd = 0u;
20002a78:	609a      	str	r2, [r3, #8]
    /*--------------------------------------------------------------------------
     * Enable receive interrupt to receive asynchronous events from the system
     * controller.
     */
    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    COMBLK->INT_ENABLE |= RCVOKAY_MASK;
20002a7a:	f040 0102 	orr.w	r1, r0, #2
20002a7e:	60a1      	str	r1, [r4, #8]
     */
    g_request_in_progress = 0u;
    g_comblk_cmd_opcode = 0u;
    g_comblk_p_cmd = 0u;
    g_comblk_cmd_size = 0u;
    g_comblk_p_data = 0u;
20002a80:	611a      	str	r2, [r3, #16]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002a82:	602e      	str	r6, [r5, #0]
    g_comblk_data_size = 0u;
    g_comblk_p_response = p_response;
    g_comblk_response_size = 0u;
20002a84:	839a      	strh	r2, [r3, #28]
     * controller.
     */
    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
    COMBLK->INT_ENABLE |= RCVOKAY_MASK;
    NVIC_EnableIRQ(ComBlk_IRQn);
}
20002a86:	bcf0      	pop	{r4, r5, r6, r7}
20002a88:	4770      	bx	lr
20002a8a:	bf00      	nop

20002a8c <complete_request>:
 */
static void complete_request
(
    uint16_t response_length
)
{
20002a8c:	b510      	push	{r4, lr}
    if(g_comblk_completion_handler != 0)
20002a8e:	f64c 04e0 	movw	r4, #51424	; 0xc8e0
20002a92:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002a96:	6a23      	ldr	r3, [r4, #32]
20002a98:	b12b      	cbz	r3, 20002aa6 <complete_request+0x1a>
    {
        g_comblk_completion_handler(g_comblk_p_response, response_length);
20002a9a:	4601      	mov	r1, r0
20002a9c:	69a0      	ldr	r0, [r4, #24]
20002a9e:	4798      	blx	r3
        g_comblk_completion_handler = 0;
20002aa0:	2300      	movs	r3, #0
        g_request_in_progress = 0u;
20002aa2:	7123      	strb	r3, [r4, #4]
)
{
    if(g_comblk_completion_handler != 0)
    {
        g_comblk_completion_handler(g_comblk_p_response, response_length);
        g_comblk_completion_handler = 0;
20002aa4:	6223      	str	r3, [r4, #32]
20002aa6:	bd10      	pop	{r4, pc}

20002aa8 <abort_current_cmd>:

/*==============================================================================
 *
 */
static void abort_current_cmd(void)
{
20002aa8:	b508      	push	{r3, lr}
    if(g_request_in_progress)
20002aaa:	f64c 03e0 	movw	r3, #51424	; 0xc8e0
20002aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ab2:	791a      	ldrb	r2, [r3, #4]
20002ab4:	b902      	cbnz	r2, 20002ab8 <abort_current_cmd+0x10>
20002ab6:	bd08      	pop	{r3, pc}
        
        /*
         * Call completion handler just in case we are in a multi threaded system
         * to avoid a task lockup.
         */
        complete_request(g_comblk_response_idx);
20002ab8:	f8b3 c01e 	ldrh.w	ip, [r3, #30]
20002abc:	fa1f f08c 	uxth.w	r0, ip
20002ac0:	f7ff ffe4 	bl	20002a8c <complete_request>
        
        /*
         * Flush the FIFOs
         */
        COMBLK->CONTROL |= CR_FLUSHOUT_MASK;
20002ac4:	f246 0300 	movw	r3, #24576	; 0x6000
20002ac8:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002acc:	6818      	ldr	r0, [r3, #0]
        do {
            flush_in_progress = COMBLK->CONTROL & CR_FLUSHOUT_MASK;
20002ace:	461a      	mov	r2, r3
        complete_request(g_comblk_response_idx);
        
        /*
         * Flush the FIFOs
         */
        COMBLK->CONTROL |= CR_FLUSHOUT_MASK;
20002ad0:	f040 0101 	orr.w	r1, r0, #1
20002ad4:	6019      	str	r1, [r3, #0]
        do {
            flush_in_progress = COMBLK->CONTROL & CR_FLUSHOUT_MASK;
20002ad6:	6811      	ldr	r1, [r2, #0]
        } while(flush_in_progress);
20002ad8:	f011 0f01 	tst.w	r1, #1
20002adc:	d1fb      	bne.n	20002ad6 <abort_current_cmd+0x2e>
20002ade:	bd08      	pop	{r3, pc}

20002ae0 <MSS_COMBLK_send_cmd_with_ptr>:
    uint32_t cmd_params_ptr,
    uint8_t * p_response,
    uint16_t response_size,
    comblk_completion_handler_t completion_handler
)
{
20002ae0:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20002ae4:	f24e 1600 	movw	r6, #57600	; 0xe100
    
    /*--------------------------------------------------------------------------
     * Disable and clear previous interrupts.
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
    COMBLK->INT_ENABLE = 0u;
20002ae8:	f246 0500 	movw	r5, #24576	; 0x6000
20002aec:	2400      	movs	r4, #0
20002aee:	f2c4 0501 	movt	r5, #16385	; 0x4001
20002af2:	f2ce 0600 	movt	r6, #57344	; 0xe000
20002af6:	f44f 2700 	mov.w	r7, #524288	; 0x80000
20002afa:	f8c6 7080 	str.w	r7, [r6, #128]	; 0x80
20002afe:	60ac      	str	r4, [r5, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002b00:	f8c6 7180 	str.w	r7, [r6, #384]	; 0x180
    uint32_t cmd_params_ptr,
    uint8_t * p_response,
    uint16_t response_size,
    comblk_completion_handler_t completion_handler
)
{
20002b04:	4698      	mov	r8, r3
20002b06:	4606      	mov	r6, r0
20002b08:	4617      	mov	r7, r2
20002b0a:	468a      	mov	sl, r1
    NVIC_ClearPendingIRQ(ComBlk_IRQn);
    
    /*--------------------------------------------------------------------------
     * Abort current command if any.
     */
    abort_current_cmd();
20002b0c:	f7ff ffcc 	bl	20002aa8 <abort_current_cmd>
    
    /*--------------------------------------------------------------------------
     * Initialize COMBLK driver state variables.
     */
    g_request_in_progress = 1u;
20002b10:	f64c 02e0 	movw	r2, #51424	; 0xc8e0
20002b14:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002b18:	2101      	movs	r1, #1
    g_comblk_cmd_opcode = cmd_opcode;
20002b1a:	7156      	strb	r6, [r2, #5]
    abort_current_cmd();
    
    /*--------------------------------------------------------------------------
     * Initialize COMBLK driver state variables.
     */
    g_request_in_progress = 1u;
20002b1c:	7111      	strb	r1, [r2, #4]
    g_comblk_cmd_opcode = cmd_opcode;
    g_comblk_p_cmd = 0u;
    g_comblk_cmd_size = 0u;
20002b1e:	8194      	strh	r4, [r2, #12]
    g_comblk_p_data = 0u;
    g_comblk_data_size = 0u;
20002b20:	6154      	str	r4, [r2, #20]
    g_comblk_p_response = p_response;
    g_comblk_response_size = response_size;
    g_comblk_response_idx = 0u;
20002b22:	83d4      	strh	r4, [r2, #30]
    g_comblk_completion_handler = completion_handler;
    
    /*--------------------------------------------------------------------------
     * Send command opcode as a single byte write to the Tx FIFO.
     */
    send_cmd_opcode(g_comblk_cmd_opcode);
20002b24:	7951      	ldrb	r1, [r2, #5]
)
{
    uint32_t tx_okay;
    
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002b26:	682b      	ldr	r3, [r5, #0]
    g_comblk_data_size = 0u;
    g_comblk_p_response = p_response;
    g_comblk_response_size = response_size;
    g_comblk_response_idx = 0u;
    g_comblk_page_handler = 0u;
    g_comblk_completion_handler = completion_handler;
20002b28:	9808      	ldr	r0, [sp, #32]
)
{
    uint32_t tx_okay;
    
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002b2a:	f023 0304 	bic.w	r3, r3, #4
    g_comblk_cmd_opcode = cmd_opcode;
    g_comblk_p_cmd = 0u;
    g_comblk_cmd_size = 0u;
    g_comblk_p_data = 0u;
    g_comblk_data_size = 0u;
    g_comblk_p_response = p_response;
20002b2e:	6197      	str	r7, [r2, #24]
    g_comblk_response_size = response_size;
20002b30:	f8a2 801c 	strh.w	r8, [r2, #28]
    g_comblk_response_idx = 0u;
    g_comblk_page_handler = 0u;
20002b34:	6294      	str	r4, [r2, #40]	; 0x28
    g_comblk_completion_handler = completion_handler;
20002b36:	6210      	str	r0, [r2, #32]
)
{
    uint32_t tx_okay;
    
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002b38:	602b      	str	r3, [r5, #0]
    /*--------------------------------------------------------------------------
     * Initialize COMBLK driver state variables.
     */
    g_request_in_progress = 1u;
    g_comblk_cmd_opcode = cmd_opcode;
    g_comblk_p_cmd = 0u;
20002b3a:	6094      	str	r4, [r2, #8]
    g_comblk_cmd_size = 0u;
    g_comblk_p_data = 0u;
20002b3c:	6114      	str	r4, [r2, #16]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    /* Wait for space to become available in Tx FIFO. */
    do {
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002b3e:	686c      	ldr	r4, [r5, #4]
20002b40:	f246 0300 	movw	r3, #24576	; 0x6000
    } while(0u == tx_okay);
20002b44:	f014 0f01 	tst.w	r4, #1
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    /* Wait for space to become available in Tx FIFO. */
    do {
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002b48:	f2c4 0301 	movt	r3, #16385	; 0x4001
    } while(0u == tx_okay);
20002b4c:	d0f7      	beq.n	20002b3e <MSS_COMBLK_send_cmd_with_ptr+0x5e>
    
    /* Send command opcode. */
    COMBLK->FRAME_START8 = opcode;
20002b4e:	6199      	str	r1, [r3, #24]
    
    /*--------------------------------------------------------------------------
     * Send the command parameters pointer to the Tx FIFO as a single 4 bytes
     * write to the Tx FIFO.
     */
    COMBLK->CONTROL |= CR_SIZETX_MASK;
20002b50:	6819      	ldr	r1, [r3, #0]
    
    /* Wait for space to become available in Tx FIFO. */
    do {
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002b52:	461c      	mov	r4, r3
    
    /*--------------------------------------------------------------------------
     * Send the command parameters pointer to the Tx FIFO as a single 4 bytes
     * write to the Tx FIFO.
     */
    COMBLK->CONTROL |= CR_SIZETX_MASK;
20002b54:	f041 0004 	orr.w	r0, r1, #4
20002b58:	6018      	str	r0, [r3, #0]
    
    /* Wait for space to become available in Tx FIFO. */
    do {
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002b5a:	6860      	ldr	r0, [r4, #4]
20002b5c:	f246 0300 	movw	r3, #24576	; 0x6000
    } while(0u == tx_okay);
20002b60:	f010 0f01 	tst.w	r0, #1
     */
    COMBLK->CONTROL |= CR_SIZETX_MASK;
    
    /* Wait for space to become available in Tx FIFO. */
    do {
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002b64:	f2c4 0301 	movt	r3, #16385	; 0x4001
    } while(0u == tx_okay);
20002b68:	d0f7      	beq.n	20002b5a <MSS_COMBLK_send_cmd_with_ptr+0x7a>
    
    /* Send command opcode. */
    COMBLK->DATA32 = cmd_params_ptr;
20002b6a:	f8c3 a014 	str.w	sl, [r3, #20]
    
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002b6e:	6819      	ldr	r1, [r3, #0]
20002b70:	f021 0004 	bic.w	r0, r1, #4
    
    g_comblk_state = COMBLK_WAIT_RESPONSE;
20002b74:	2103      	movs	r1, #3
    } while(0u == tx_okay);
    
    /* Send command opcode. */
    COMBLK->DATA32 = cmd_params_ptr;
    
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002b76:	6018      	str	r0, [r3, #0]
    
    g_comblk_state = COMBLK_WAIT_RESPONSE;
20002b78:	f882 1024 	strb.w	r1, [r2, #36]	; 0x24
    
    /*--------------------------------------------------------------------------
     * Enable interrupt.
     */
    COMBLK->INT_ENABLE |= RCVOKAY_MASK;
20002b7c:	6898      	ldr	r0, [r3, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002b7e:	f24e 1200 	movw	r2, #57600	; 0xe100
20002b82:	f040 0102 	orr.w	r1, r0, #2
20002b86:	6099      	str	r1, [r3, #8]
20002b88:	f2ce 0200 	movt	r2, #57344	; 0xe000
20002b8c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
20002b90:	6013      	str	r3, [r2, #0]
    NVIC_EnableIRQ(ComBlk_IRQn);
}
20002b92:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20002b96:	bf00      	nop

20002b98 <MSS_COMBLK_send_paged_cmd>:
    uint8_t * p_response,
    uint16_t response_size,
    comblk_page_handler_t page_read_handler,
    comblk_completion_handler_t completion_handler
)
{
20002b98:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20002b9c:	4604      	mov	r4, r0
20002b9e:	b083      	sub	sp, #12
20002ba0:	4615      	mov	r5, r2
20002ba2:	461f      	mov	r7, r3
    uint32_t size_sent;
    uint8_t irq_enable = 0u;
    
    ASSERT(cmd_size > 0u);
20002ba4:	460e      	mov	r6, r1
20002ba6:	b901      	cbnz	r1, 20002baa <MSS_COMBLK_send_paged_cmd+0x12>
20002ba8:	be00      	bkpt	0x0000

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20002baa:	f24e 1000 	movw	r0, #57600	; 0xe100
    
    /*
     * Disable and clear previous interrupts.
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
    COMBLK->INT_ENABLE = 0u;
20002bae:	f246 0800 	movw	r8, #24576	; 0x6000
20002bb2:	f2c4 0801 	movt	r8, #16385	; 0x4001
20002bb6:	f2ce 0000 	movt	r0, #57344	; 0xe000
20002bba:	f04f 0a00 	mov.w	sl, #0
20002bbe:	f44f 2100 	mov.w	r1, #524288	; 0x80000
20002bc2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
20002bc6:	f8c8 a008 	str.w	sl, [r8, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002bca:	f8c0 1180 	str.w	r1, [r0, #384]	; 0x180
    NVIC_ClearPendingIRQ(ComBlk_IRQn);
    
    /*
     * Abort current command if any.
     */
    abort_current_cmd();
20002bce:	f7ff ff6b 	bl	20002aa8 <abort_current_cmd>
    
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 1u;
20002bd2:	f64c 01e0 	movw	r1, #51424	; 0xc8e0
20002bd6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002bda:	2201      	movs	r2, #1
20002bdc:	710a      	strb	r2, [r1, #4]
    g_comblk_cmd_opcode = p_cmd[0];
20002bde:	f894 c000 	ldrb.w	ip, [r4]
    g_comblk_p_cmd = p_cmd;
    g_comblk_cmd_size = cmd_size;
    g_comblk_p_data = 0;
    g_comblk_data_size = 0u;
    g_comblk_p_response = p_response;
20002be2:	618d      	str	r5, [r1, #24]
    
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 1u;
    g_comblk_cmd_opcode = p_cmd[0];
20002be4:	f881 c005 	strb.w	ip, [r1, #5]
    g_comblk_p_cmd = p_cmd;
    g_comblk_cmd_size = cmd_size;
20002be8:	818e      	strh	r6, [r1, #12]
    g_comblk_p_data = 0;
    g_comblk_data_size = 0u;
20002bea:	f8c1 a014 	str.w	sl, [r1, #20]
    g_comblk_p_response = p_response;
    g_comblk_response_size = response_size;
    g_comblk_response_idx = 0u;
20002bee:	f8a1 a01e 	strh.w	sl, [r1, #30]
    g_comblk_completion_handler = completion_handler;
    
    /*
     * Fill FIFO with command.
     */
    send_cmd_opcode(g_comblk_cmd_opcode);
20002bf2:	794d      	ldrb	r5, [r1, #5]
)
{
    uint32_t tx_okay;
    
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002bf4:	f8d8 3000 	ldr.w	r3, [r8]
    g_comblk_p_data = 0;
    g_comblk_data_size = 0u;
    g_comblk_p_response = p_response;
    g_comblk_response_size = response_size;
    g_comblk_response_idx = 0u;
    g_comblk_page_handler = page_read_handler;
20002bf8:	980a      	ldr	r0, [sp, #40]	; 0x28
    g_comblk_completion_handler = completion_handler;
20002bfa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
)
{
    uint32_t tx_okay;
    
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002bfc:	f023 0304 	bic.w	r3, r3, #4
    g_comblk_p_data = 0;
    g_comblk_data_size = 0u;
    g_comblk_p_response = p_response;
    g_comblk_response_size = response_size;
    g_comblk_response_idx = 0u;
    g_comblk_page_handler = page_read_handler;
20002c00:	6288      	str	r0, [r1, #40]	; 0x28
    g_comblk_p_cmd = p_cmd;
    g_comblk_cmd_size = cmd_size;
    g_comblk_p_data = 0;
    g_comblk_data_size = 0u;
    g_comblk_p_response = p_response;
    g_comblk_response_size = response_size;
20002c02:	838f      	strh	r7, [r1, #28]
    g_comblk_response_idx = 0u;
    g_comblk_page_handler = page_read_handler;
    g_comblk_completion_handler = completion_handler;
20002c04:	620a      	str	r2, [r1, #32]
)
{
    uint32_t tx_okay;
    
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002c06:	f8c8 3000 	str.w	r3, [r8]
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 1u;
    g_comblk_cmd_opcode = p_cmd[0];
    g_comblk_p_cmd = p_cmd;
20002c0a:	608c      	str	r4, [r1, #8]
    g_comblk_cmd_size = cmd_size;
    g_comblk_p_data = 0;
20002c0c:	f8c1 a010 	str.w	sl, [r1, #16]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    /* Wait for space to become available in Tx FIFO. */
    do {
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002c10:	4640      	mov	r0, r8
20002c12:	6842      	ldr	r2, [r0, #4]
20002c14:	f246 0300 	movw	r3, #24576	; 0x6000
    } while(0u == tx_okay);
20002c18:	f012 0f01 	tst.w	r2, #1
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    /* Wait for space to become available in Tx FIFO. */
    do {
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002c1c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    } while(0u == tx_okay);
20002c20:	d0f7      	beq.n	20002c12 <MSS_COMBLK_send_paged_cmd+0x7a>
    
    /* Send command opcode. */
    COMBLK->FRAME_START8 = opcode;
20002c22:	619d      	str	r5, [r3, #24]
{
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002c24:	6818      	ldr	r0, [r3, #0]
20002c26:	f020 0204 	bic.w	r2, r0, #4
20002c2a:	601a      	str	r2, [r3, #0]
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002c2c:	6858      	ldr	r0, [r3, #4]
20002c2e:	f000 0201 	and.w	r2, r0, #1
20002c32:	9201      	str	r2, [sp, #4]
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002c34:	9801      	ldr	r0, [sp, #4]
20002c36:	2800      	cmp	r0, #0
20002c38:	d056      	beq.n	20002ce8 <MSS_COMBLK_send_paged_cmd+0x150>
20002c3a:	f1b6 0c01 	subs.w	ip, r6, #1
20002c3e:	d053      	beq.n	20002ce8 <MSS_COMBLK_send_paged_cmd+0x150>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002c40:	7860      	ldrb	r0, [r4, #1]
20002c42:	461a      	mov	r2, r3
20002c44:	6118      	str	r0, [r3, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002c46:	685b      	ldr	r3, [r3, #4]
20002c48:	f10c 3eff 	add.w	lr, ip, #4294967295
20002c4c:	f003 0501 	and.w	r5, r3, #1
20002c50:	9501      	str	r5, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002c52:	9801      	ldr	r0, [sp, #4]
20002c54:	f00e 0501 	and.w	r5, lr, #1
    {
        COMBLK->DATA8 = p_cmd[size_sent];
        ++size_sent;
20002c58:	2301      	movs	r3, #1
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002c5a:	b1e8      	cbz	r0, 20002c98 <MSS_COMBLK_send_paged_cmd+0x100>
20002c5c:	f1bc 0f01 	cmp.w	ip, #1
20002c60:	d91a      	bls.n	20002c98 <MSS_COMBLK_send_paged_cmd+0x100>
20002c62:	b125      	cbz	r5, 20002c6e <MSS_COMBLK_send_paged_cmd+0xd6>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002c64:	78a0      	ldrb	r0, [r4, #2]
        ++size_sent;
20002c66:	2302      	movs	r3, #2
20002c68:	e00e      	b.n	20002c88 <MSS_COMBLK_send_paged_cmd+0xf0>
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002c6a:	459c      	cmp	ip, r3
20002c6c:	d914      	bls.n	20002c98 <MSS_COMBLK_send_paged_cmd+0x100>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002c6e:	18e5      	adds	r5, r4, r3
20002c70:	7868      	ldrb	r0, [r5, #1]
        ++size_sent;
20002c72:	3301      	adds	r3, #1
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002c74:	6110      	str	r0, [r2, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002c76:	6850      	ldr	r0, [r2, #4]
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002c78:	18e5      	adds	r5, r4, r3
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002c7a:	f000 0001 	and.w	r0, r0, #1
20002c7e:	9001      	str	r0, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002c80:	9801      	ldr	r0, [sp, #4]
20002c82:	b148      	cbz	r0, 20002c98 <MSS_COMBLK_send_paged_cmd+0x100>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002c84:	7868      	ldrb	r0, [r5, #1]
        ++size_sent;
20002c86:	3301      	adds	r3, #1
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002c88:	6110      	str	r0, [r2, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002c8a:	6850      	ldr	r0, [r2, #4]
20002c8c:	f000 0001 	and.w	r0, r0, #1
20002c90:	9001      	str	r0, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002c92:	9801      	ldr	r0, [sp, #4]
20002c94:	2800      	cmp	r0, #0
20002c96:	d1e8      	bne.n	20002c6a <MSS_COMBLK_send_paged_cmd+0xd2>
20002c98:	3301      	adds	r3, #1
     * Fill FIFO with command.
     */
    send_cmd_opcode(g_comblk_cmd_opcode);
    size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
    ++size_sent;    /* Adjust for opcode byte sent. */
    if(size_sent < cmd_size)
20002c9a:	429e      	cmp	r6, r3
20002c9c:	d818      	bhi.n	20002cd0 <MSS_COMBLK_send_paged_cmd+0x138>
        irq_enable = TXTOKAY_MASK | RCVOKAY_MASK;
    }
    else
    {
        g_comblk_cmd_size = 0u;
        g_comblk_state = COMBLK_TX_PAGED_DATA;
20002c9e:	2205      	movs	r2, #5
        g_comblk_state = COMBLK_TX_CMD;
        irq_enable = TXTOKAY_MASK | RCVOKAY_MASK;
    }
    else
    {
        g_comblk_cmd_size = 0u;
20002ca0:	f04f 0e00 	mov.w	lr, #0
        g_comblk_state = COMBLK_TX_PAGED_DATA;
20002ca4:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
        g_comblk_state = COMBLK_TX_CMD;
        irq_enable = TXTOKAY_MASK | RCVOKAY_MASK;
    }
    else
    {
        g_comblk_cmd_size = 0u;
20002ca8:	f8a1 e00c 	strh.w	lr, [r1, #12]
    }

    /*
     * Enable interrupt.
     */
    COMBLK->INT_ENABLE |= irq_enable;
20002cac:	f246 0300 	movw	r3, #24576	; 0x6000
20002cb0:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002cb4:	6899      	ldr	r1, [r3, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002cb6:	f24e 1000 	movw	r0, #57600	; 0xe100
20002cba:	f041 0203 	orr.w	r2, r1, #3
20002cbe:	f2ce 0000 	movt	r0, #57344	; 0xe000
20002cc2:	f44f 2100 	mov.w	r1, #524288	; 0x80000
20002cc6:	609a      	str	r2, [r3, #8]
20002cc8:	6001      	str	r1, [r0, #0]
    NVIC_EnableIRQ(ComBlk_IRQn);
}
20002cca:	b003      	add	sp, #12
20002ccc:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    send_cmd_opcode(g_comblk_cmd_opcode);
    size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
    ++size_sent;    /* Adjust for opcode byte sent. */
    if(size_sent < cmd_size)
    {
        g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
20002cd0:	8988      	ldrh	r0, [r1, #12]
        g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
20002cd2:	18e4      	adds	r4, r4, r3
    send_cmd_opcode(g_comblk_cmd_opcode);
    size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
    ++size_sent;    /* Adjust for opcode byte sent. */
    if(size_sent < cmd_size)
    {
        g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
20002cd4:	1ac3      	subs	r3, r0, r3
20002cd6:	fa1f fc83 	uxth.w	ip, r3
        g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
        
        g_comblk_state = COMBLK_TX_CMD;
20002cda:	2201      	movs	r2, #1
20002cdc:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
    send_cmd_opcode(g_comblk_cmd_opcode);
    size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
    ++size_sent;    /* Adjust for opcode byte sent. */
    if(size_sent < cmd_size)
    {
        g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
20002ce0:	f8a1 c00c 	strh.w	ip, [r1, #12]
        g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
20002ce4:	608c      	str	r4, [r1, #8]
20002ce6:	e7e1      	b.n	20002cac <MSS_COMBLK_send_paged_cmd+0x114>
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002ce8:	2301      	movs	r3, #1
20002cea:	e7d6      	b.n	20002c9a <MSS_COMBLK_send_paged_cmd+0x102>

20002cec <MSS_COMBLK_send_cmd>:
    uint32_t data_size,
    uint8_t * p_response,
    uint16_t response_size,
    comblk_completion_handler_t completion_handler
)
{
20002cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20002cf0:	b082      	sub	sp, #8
20002cf2:	4604      	mov	r4, r0
20002cf4:	4615      	mov	r5, r2
20002cf6:	4698      	mov	r8, r3
20002cf8:	f8bd 702c 	ldrh.w	r7, [sp, #44]	; 0x2c
    uint32_t size_sent;
    
    ASSERT(cmd_size > 0);
20002cfc:	460e      	mov	r6, r1
20002cfe:	b901      	cbnz	r1, 20002d02 <MSS_COMBLK_send_cmd+0x16>
20002d00:	be00      	bkpt	0x0000

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20002d02:	f24e 1300 	movw	r3, #57600	; 0xe100
    
    /*
     * Disable and clear previous interrupts.
     */
    NVIC_DisableIRQ(ComBlk_IRQn);
    COMBLK->INT_ENABLE = 0u;
20002d06:	f246 0a00 	movw	sl, #24576	; 0x6000
20002d0a:	f2c4 0a01 	movt	sl, #16385	; 0x4001
20002d0e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002d12:	f44f 2100 	mov.w	r1, #524288	; 0x80000
20002d16:	f04f 0900 	mov.w	r9, #0
20002d1a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
20002d1e:	f8ca 9008 	str.w	r9, [sl, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002d22:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ(ComBlk_IRQn);
    
    /*
     * Abort current command if any.
     */
    abort_current_cmd();
20002d26:	f7ff febf 	bl	20002aa8 <abort_current_cmd>
    
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 1u;
20002d2a:	f64c 01e0 	movw	r1, #51424	; 0xc8e0
20002d2e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002d32:	2001      	movs	r0, #1
20002d34:	7108      	strb	r0, [r1, #4]
    g_comblk_cmd_opcode = p_cmd[0];
20002d36:	f894 c000 	ldrb.w	ip, [r4]
    g_comblk_p_cmd = p_cmd;
    g_comblk_cmd_size = cmd_size;
    g_comblk_p_data = p_data;
20002d3a:	610d      	str	r5, [r1, #16]
    
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 1u;
    g_comblk_cmd_opcode = p_cmd[0];
20002d3c:	f881 c005 	strb.w	ip, [r1, #5]
    g_comblk_p_cmd = p_cmd;
    g_comblk_cmd_size = cmd_size;
20002d40:	818e      	strh	r6, [r1, #12]
    g_comblk_p_data = p_data;
    g_comblk_data_size = data_size;
20002d42:	f8c1 8014 	str.w	r8, [r1, #20]
    g_comblk_p_response = p_response;
    g_comblk_response_size = response_size;
    g_comblk_response_idx = 0u;
20002d46:	f8a1 901e 	strh.w	r9, [r1, #30]
    g_comblk_page_handler = 0u;
    g_comblk_completion_handler = completion_handler;
    
    COMBLK->INT_ENABLE |= RCVOKAY_MASK;
20002d4a:	f8da 3008 	ldr.w	r3, [sl, #8]
    g_comblk_cmd_opcode = p_cmd[0];
    g_comblk_p_cmd = p_cmd;
    g_comblk_cmd_size = cmd_size;
    g_comblk_p_data = p_data;
    g_comblk_data_size = data_size;
    g_comblk_p_response = p_response;
20002d4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    g_comblk_response_size = response_size;
    g_comblk_response_idx = 0u;
    g_comblk_page_handler = 0u;
    g_comblk_completion_handler = completion_handler;
    
    COMBLK->INT_ENABLE |= RCVOKAY_MASK;
20002d50:	f043 0502 	orr.w	r5, r3, #2
20002d54:	f8ca 5008 	str.w	r5, [sl, #8]

    /*
     * Fill FIFO with command.
     */
    send_cmd_opcode(g_comblk_cmd_opcode);
20002d58:	794d      	ldrb	r5, [r1, #5]
)
{
    uint32_t tx_okay;
    
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002d5a:	f8da 0000 	ldr.w	r0, [sl]
    g_comblk_cmd_opcode = p_cmd[0];
    g_comblk_p_cmd = p_cmd;
    g_comblk_cmd_size = cmd_size;
    g_comblk_p_data = p_data;
    g_comblk_data_size = data_size;
    g_comblk_p_response = p_response;
20002d5e:	618a      	str	r2, [r1, #24]
    g_comblk_response_size = response_size;
    g_comblk_response_idx = 0u;
    g_comblk_page_handler = 0u;
    g_comblk_completion_handler = completion_handler;
20002d60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
)
{
    uint32_t tx_okay;
    
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002d62:	f020 0304 	bic.w	r3, r0, #4
    g_comblk_p_cmd = p_cmd;
    g_comblk_cmd_size = cmd_size;
    g_comblk_p_data = p_data;
    g_comblk_data_size = data_size;
    g_comblk_p_response = p_response;
    g_comblk_response_size = response_size;
20002d66:	838f      	strh	r7, [r1, #28]
    g_comblk_response_idx = 0u;
    g_comblk_page_handler = 0u;
20002d68:	f8c1 9028 	str.w	r9, [r1, #40]	; 0x28
    g_comblk_completion_handler = completion_handler;
20002d6c:	620a      	str	r2, [r1, #32]
)
{
    uint32_t tx_okay;
    
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002d6e:	f8ca 3000 	str.w	r3, [sl]
    /*
     * Initialize COMBLK driver state variables:
     */
    g_request_in_progress = 1u;
    g_comblk_cmd_opcode = p_cmd[0];
    g_comblk_p_cmd = p_cmd;
20002d72:	608c      	str	r4, [r1, #8]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    /* Wait for space to become available in Tx FIFO. */
    do {
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002d74:	4650      	mov	r0, sl
20002d76:	6842      	ldr	r2, [r0, #4]
20002d78:	f246 0300 	movw	r3, #24576	; 0x6000
    } while(0u == tx_okay);
20002d7c:	f012 0f01 	tst.w	r2, #1
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    /* Wait for space to become available in Tx FIFO. */
    do {
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002d80:	f2c4 0301 	movt	r3, #16385	; 0x4001
    } while(0u == tx_okay);
20002d84:	d0f7      	beq.n	20002d76 <MSS_COMBLK_send_cmd+0x8a>
    
    /* Send command opcode. */
    COMBLK->FRAME_START8 = opcode;
20002d86:	619d      	str	r5, [r3, #24]
{
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002d88:	6818      	ldr	r0, [r3, #0]
20002d8a:	f020 0204 	bic.w	r2, r0, #4
20002d8e:	601a      	str	r2, [r3, #0]
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002d90:	6858      	ldr	r0, [r3, #4]
20002d92:	f000 0201 	and.w	r2, r0, #1
20002d96:	9201      	str	r2, [sp, #4]
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002d98:	9801      	ldr	r0, [sp, #4]
20002d9a:	2800      	cmp	r0, #0
20002d9c:	d058      	beq.n	20002e50 <MSS_COMBLK_send_cmd+0x164>
20002d9e:	f1b6 0c01 	subs.w	ip, r6, #1
20002da2:	d055      	beq.n	20002e50 <MSS_COMBLK_send_cmd+0x164>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002da4:	7860      	ldrb	r0, [r4, #1]
20002da6:	461a      	mov	r2, r3
20002da8:	6118      	str	r0, [r3, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002daa:	685b      	ldr	r3, [r3, #4]
20002dac:	f10c 3eff 	add.w	lr, ip, #4294967295
20002db0:	f003 0501 	and.w	r5, r3, #1
20002db4:	9501      	str	r5, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002db6:	9801      	ldr	r0, [sp, #4]
20002db8:	f00e 0501 	and.w	r5, lr, #1
    {
        COMBLK->DATA8 = p_cmd[size_sent];
        ++size_sent;
20002dbc:	2301      	movs	r3, #1
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002dbe:	b1e8      	cbz	r0, 20002dfc <MSS_COMBLK_send_cmd+0x110>
20002dc0:	f1bc 0f01 	cmp.w	ip, #1
20002dc4:	d91a      	bls.n	20002dfc <MSS_COMBLK_send_cmd+0x110>
20002dc6:	b125      	cbz	r5, 20002dd2 <MSS_COMBLK_send_cmd+0xe6>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002dc8:	78a0      	ldrb	r0, [r4, #2]
        ++size_sent;
20002dca:	2302      	movs	r3, #2
20002dcc:	e00e      	b.n	20002dec <MSS_COMBLK_send_cmd+0x100>
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002dce:	459c      	cmp	ip, r3
20002dd0:	d914      	bls.n	20002dfc <MSS_COMBLK_send_cmd+0x110>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002dd2:	18e5      	adds	r5, r4, r3
20002dd4:	7868      	ldrb	r0, [r5, #1]
        ++size_sent;
20002dd6:	3301      	adds	r3, #1
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002dd8:	6110      	str	r0, [r2, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002dda:	6850      	ldr	r0, [r2, #4]
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002ddc:	18e5      	adds	r5, r4, r3
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002dde:	f000 0001 	and.w	r0, r0, #1
20002de2:	9001      	str	r0, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002de4:	9801      	ldr	r0, [sp, #4]
20002de6:	b148      	cbz	r0, 20002dfc <MSS_COMBLK_send_cmd+0x110>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002de8:	7868      	ldrb	r0, [r5, #1]
        ++size_sent;
20002dea:	3301      	adds	r3, #1
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002dec:	6110      	str	r0, [r2, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002dee:	6850      	ldr	r0, [r2, #4]
20002df0:	f000 0001 	and.w	r0, r0, #1
20002df4:	9001      	str	r0, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002df6:	9801      	ldr	r0, [sp, #4]
20002df8:	2800      	cmp	r0, #0
20002dfa:	d1e8      	bne.n	20002dce <MSS_COMBLK_send_cmd+0xe2>
20002dfc:	3301      	adds	r3, #1
     * Fill FIFO with command.
     */
    send_cmd_opcode(g_comblk_cmd_opcode);
    size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
    ++size_sent;    /* Adjust for opcode byte sent. */
    if(size_sent < cmd_size)
20002dfe:	429e      	cmp	r6, r3
20002e00:	d81a      	bhi.n	20002e38 <MSS_COMBLK_send_cmd+0x14c>
        
        g_comblk_state = COMBLK_TX_CMD;
    }
    else
    {
        g_comblk_cmd_size = 0u;
20002e02:	f04f 0e00 	mov.w	lr, #0
20002e06:	f8a1 e00c 	strh.w	lr, [r1, #12]
        if(g_comblk_data_size > 0u)
20002e0a:	694a      	ldr	r2, [r1, #20]
        
        g_comblk_state = COMBLK_TX_CMD;
    }
    else
    {
        g_comblk_cmd_size = 0u;
20002e0c:	f64c 03e0 	movw	r3, #51424	; 0xc8e0
20002e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
        if(g_comblk_data_size > 0u)
20002e14:	b962      	cbnz	r2, 20002e30 <MSS_COMBLK_send_cmd+0x144>
        {
            g_comblk_state = COMBLK_TX_DATA;
        }
        else
        {
            g_comblk_state = COMBLK_WAIT_RESPONSE;
20002e16:	2003      	movs	r0, #3
20002e18:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002e1c:	f24e 1300 	movw	r3, #57600	; 0xe100
20002e20:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002e24:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20002e28:	601a      	str	r2, [r3, #0]

    /*
     * Enable interrupt.
     */
    NVIC_EnableIRQ(ComBlk_IRQn);
}
20002e2a:	b002      	add	sp, #8
20002e2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else
    {
        g_comblk_cmd_size = 0u;
        if(g_comblk_data_size > 0u)
        {
            g_comblk_state = COMBLK_TX_DATA;
20002e30:	2102      	movs	r1, #2
20002e32:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
20002e36:	e7f1      	b.n	20002e1c <MSS_COMBLK_send_cmd+0x130>
    send_cmd_opcode(g_comblk_cmd_opcode);
    size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
    ++size_sent;    /* Adjust for opcode byte sent. */
    if(size_sent < cmd_size)
    {
        g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
20002e38:	8988      	ldrh	r0, [r1, #12]
        g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
20002e3a:	18e4      	adds	r4, r4, r3
    send_cmd_opcode(g_comblk_cmd_opcode);
    size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
    ++size_sent;    /* Adjust for opcode byte sent. */
    if(size_sent < cmd_size)
    {
        g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
20002e3c:	1ac3      	subs	r3, r0, r3
20002e3e:	fa1f fc83 	uxth.w	ip, r3
        g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
        
        g_comblk_state = COMBLK_TX_CMD;
20002e42:	2201      	movs	r2, #1
20002e44:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
    send_cmd_opcode(g_comblk_cmd_opcode);
    size_sent = fill_tx_fifo(&p_cmd[1], cmd_size - 1u);
    ++size_sent;    /* Adjust for opcode byte sent. */
    if(size_sent < cmd_size)
    {
        g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
20002e48:	f8a1 c00c 	strh.w	ip, [r1, #12]
        g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
20002e4c:	608c      	str	r4, [r1, #8]
20002e4e:	e7e5      	b.n	20002e1c <MSS_COMBLK_send_cmd+0x130>
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002e50:	2301      	movs	r3, #1
20002e52:	e7d4      	b.n	20002dfe <MSS_COMBLK_send_cmd+0x112>

20002e54 <process_sys_ctrl_command>:

/*==============================================================================
 *
 */
static void process_sys_ctrl_command(uint8_t cmd_opcode)
{
20002e54:	b508      	push	{r3, lr}
    if(g_async_event_handler != 0)
20002e56:	f64c 03e0 	movw	r3, #51424	; 0xc8e0
20002e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e5e:	681b      	ldr	r3, [r3, #0]
20002e60:	b103      	cbz	r3, 20002e64 <process_sys_ctrl_command+0x10>
    {
        g_async_event_handler(cmd_opcode);
20002e62:	4798      	blx	r3
20002e64:	bd08      	pop	{r3, pc}
20002e66:	bf00      	nop

20002e68 <ComBlk_IRQHandler>:
{
    uint8_t status;
    uint8_t tx_okay;
    uint8_t rcv_okay;
    
    status = (uint8_t)COMBLK->STATUS;
20002e68:	f246 0300 	movw	r3, #24576	; 0x6000
20002e6c:	f2c4 0301 	movt	r3, #16385	; 0x4001

/*==============================================================================
 * COMBLK interrupt handler.
 */
void ComBlk_IRQHandler(void)
{
20002e70:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t status;
    uint8_t tx_okay;
    uint8_t rcv_okay;
    
    status = (uint8_t)COMBLK->STATUS;
20002e72:	685c      	ldr	r4, [r3, #4]
    
    /* Mask off interrupt that are not enabled.*/
    status &= COMBLK->INT_ENABLE;
20002e74:	689a      	ldr	r2, [r3, #8]
{
    uint8_t status;
    uint8_t tx_okay;
    uint8_t rcv_okay;
    
    status = (uint8_t)COMBLK->STATUS;
20002e76:	b2e4      	uxtb	r4, r4
    
    /* Mask off interrupt that are not enabled.*/
    status &= COMBLK->INT_ENABLE;
20002e78:	4014      	ands	r4, r2
    
    rcv_okay = status & RCVOKAY_MASK;
    
    if(rcv_okay)
20002e7a:	f014 0f02 	tst.w	r4, #2

/*==============================================================================
 * COMBLK interrupt handler.
 */
void ComBlk_IRQHandler(void)
{
20002e7e:	b083      	sub	sp, #12
    /* Mask off interrupt that are not enabled.*/
    status &= COMBLK->INT_ENABLE;
    
    rcv_okay = status & RCVOKAY_MASK;
    
    if(rcv_okay)
20002e80:	d120      	bne.n	20002ec4 <ComBlk_IRQHandler+0x5c>
    {
        handle_rx_okay_irq();
    }
        
    tx_okay = status & TXTOKAY_MASK;
    if(tx_okay)
20002e82:	f014 0f01 	tst.w	r4, #1
20002e86:	d101      	bne.n	20002e8c <ComBlk_IRQHandler+0x24>
    {
        handle_tx_okay_irq();
    }
}
20002e88:	b003      	add	sp, #12
20002e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
/*==============================================================================
 *
 */
static void handle_tx_okay_irq(void)
{
    switch(g_comblk_state)
20002e8c:	f64c 04e0 	movw	r4, #51424	; 0xc8e0
20002e90:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002e94:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
20002e98:	2902      	cmp	r1, #2
20002e9a:	d077      	beq.n	20002f8c <ComBlk_IRQHandler+0x124>
20002e9c:	2905      	cmp	r1, #5
20002e9e:	d027      	beq.n	20002ef0 <ComBlk_IRQHandler+0x88>
20002ea0:	2901      	cmp	r1, #1
20002ea2:	f000 80c8 	beq.w	20003036 <ComBlk_IRQHandler+0x1ce>
        case COMBLK_WAIT_RESPONSE:
            /* Fall through */
        case COMBLK_RX_RESPONSE:
            /* Fall through */
        default:
            COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
20002ea6:	f246 0300 	movw	r3, #24576	; 0x6000
20002eaa:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002eae:	689a      	ldr	r2, [r3, #8]
            complete_request(0u);
20002eb0:	2000      	movs	r0, #0
        case COMBLK_WAIT_RESPONSE:
            /* Fall through */
        case COMBLK_RX_RESPONSE:
            /* Fall through */
        default:
            COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
20002eb2:	f022 0101 	bic.w	r1, r2, #1
20002eb6:	6099      	str	r1, [r3, #8]
            complete_request(0u);
20002eb8:	f7ff fde8 	bl	20002a8c <complete_request>
            g_comblk_state = COMBLK_IDLE;
20002ebc:	2000      	movs	r0, #0
20002ebe:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
20002ec2:	e7e1      	b.n	20002e88 <ComBlk_IRQHandler+0x20>
    
    data16 = (uint16_t)COMBLK->DATA8;
    is_command = data16 & DATA8_COMMAND_MASK;
    data8 = (uint8_t)data16;
            
    switch(g_comblk_state)
20002ec4:	f64c 05e0 	movw	r5, #51424	; 0xc8e0
{
    uint16_t data16;
    uint16_t is_command;
    uint8_t data8;
    
    data16 = (uint16_t)COMBLK->DATA8;
20002ec8:	6919      	ldr	r1, [r3, #16]
    is_command = data16 & DATA8_COMMAND_MASK;
    data8 = (uint8_t)data16;
            
    switch(g_comblk_state)
20002eca:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002ece:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
{
    uint16_t data16;
    uint16_t is_command;
    uint8_t data8;
    
    data16 = (uint16_t)COMBLK->DATA8;
20002ed2:	b28e      	uxth	r6, r1
    is_command = data16 & DATA8_COMMAND_MASK;
    data8 = (uint8_t)data16;
20002ed4:	b2f3      	uxtb	r3, r6
    uint16_t data16;
    uint16_t is_command;
    uint8_t data8;
    
    data16 = (uint16_t)COMBLK->DATA8;
    is_command = data16 & DATA8_COMMAND_MASK;
20002ed6:	f406 4600 	and.w	r6, r6, #32768	; 0x8000
    data8 = (uint8_t)data16;
            
    switch(g_comblk_state)
20002eda:	2805      	cmp	r0, #5
20002edc:	f200 8194 	bhi.w	20003208 <ComBlk_IRQHandler+0x3a0>
20002ee0:	e8df f010 	tbh	[pc, r0, lsl #1]
20002ee4:	0117011e 	.word	0x0117011e
20002ee8:	01760117 	.word	0x01760117
20002eec:	016c013a 	.word	0x016c013a
           
        case COMBLK_TX_PAGED_DATA:
            /*
             * Read a page of data if required.
             */
            if(0u == g_comblk_data_size)
20002ef0:	6962      	ldr	r2, [r4, #20]
20002ef2:	2a00      	cmp	r2, #0
20002ef4:	f000 80f5 	beq.w	200030e2 <ComBlk_IRQHandler+0x27a>
            /*
             * Transmit the page data or move to COMBLK_WAIT_RESPONSE state if
             * no further page data could be obtained by the call to the page
             * handler above.
             */
            if(0u == g_comblk_data_size)
20002ef8:	6961      	ldr	r1, [r4, #20]
20002efa:	f64c 03e0 	movw	r3, #51424	; 0xc8e0
20002efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f02:	2900      	cmp	r1, #0
20002f04:	f000 8194 	beq.w	20003230 <ComBlk_IRQHandler+0x3c8>
{
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002f08:	f246 0200 	movw	r2, #24576	; 0x6000
20002f0c:	f2c4 0201 	movt	r2, #16385	; 0x4001
                g_comblk_state = COMBLK_WAIT_RESPONSE;
            }
            else
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
20002f10:	695d      	ldr	r5, [r3, #20]
{
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002f12:	6810      	ldr	r0, [r2, #0]
                g_comblk_state = COMBLK_WAIT_RESPONSE;
            }
            else
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
20002f14:	6919      	ldr	r1, [r3, #16]
{
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002f16:	f020 0304 	bic.w	r3, r0, #4
20002f1a:	6013      	str	r3, [r2, #0]
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002f1c:	6853      	ldr	r3, [r2, #4]
20002f1e:	f003 0001 	and.w	r0, r3, #1
20002f22:	9001      	str	r0, [sp, #4]
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002f24:	9b01      	ldr	r3, [sp, #4]
20002f26:	2b00      	cmp	r3, #0
20002f28:	f000 81a0 	beq.w	2000326c <ComBlk_IRQHandler+0x404>
20002f2c:	2d00      	cmp	r5, #0
20002f2e:	f000 819d 	beq.w	2000326c <ComBlk_IRQHandler+0x404>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002f32:	780b      	ldrb	r3, [r1, #0]
20002f34:	6113      	str	r3, [r2, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002f36:	6850      	ldr	r0, [r2, #4]
20002f38:	1e6b      	subs	r3, r5, #1
20002f3a:	f000 0601 	and.w	r6, r0, #1
20002f3e:	9601      	str	r6, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002f40:	9801      	ldr	r0, [sp, #4]
20002f42:	f003 0601 	and.w	r6, r3, #1
    {
        COMBLK->DATA8 = p_cmd[size_sent];
        ++size_sent;
20002f46:	2301      	movs	r3, #1
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002f48:	b1d0      	cbz	r0, 20002f80 <ComBlk_IRQHandler+0x118>
20002f4a:	2d01      	cmp	r5, #1
20002f4c:	d918      	bls.n	20002f80 <ComBlk_IRQHandler+0x118>
20002f4e:	b126      	cbz	r6, 20002f5a <ComBlk_IRQHandler+0xf2>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002f50:	7848      	ldrb	r0, [r1, #1]
        ++size_sent;
20002f52:	2302      	movs	r3, #2
20002f54:	e00c      	b.n	20002f70 <ComBlk_IRQHandler+0x108>
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002f56:	429d      	cmp	r5, r3
20002f58:	d912      	bls.n	20002f80 <ComBlk_IRQHandler+0x118>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002f5a:	5cc8      	ldrb	r0, [r1, r3]
        ++size_sent;
20002f5c:	3301      	adds	r3, #1
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002f5e:	6110      	str	r0, [r2, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002f60:	6850      	ldr	r0, [r2, #4]
20002f62:	f000 0001 	and.w	r0, r0, #1
20002f66:	9001      	str	r0, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002f68:	9801      	ldr	r0, [sp, #4]
20002f6a:	b148      	cbz	r0, 20002f80 <ComBlk_IRQHandler+0x118>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002f6c:	5cc8      	ldrb	r0, [r1, r3]
        ++size_sent;
20002f6e:	3301      	adds	r3, #1
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002f70:	6110      	str	r0, [r2, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002f72:	6850      	ldr	r0, [r2, #4]
20002f74:	f000 0001 	and.w	r0, r0, #1
20002f78:	9001      	str	r0, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002f7a:	9801      	ldr	r0, [sp, #4]
20002f7c:	2800      	cmp	r0, #0
20002f7e:	d1ea      	bne.n	20002f56 <ComBlk_IRQHandler+0xee>
            }
            else
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
                g_comblk_data_size = g_comblk_data_size - size_sent;
20002f80:	6962      	ldr	r2, [r4, #20]
                g_comblk_p_data = &g_comblk_p_data[size_sent];
20002f82:	18c9      	adds	r1, r1, r3
            }
            else
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
                g_comblk_data_size = g_comblk_data_size - size_sent;
20002f84:	1ad3      	subs	r3, r2, r3
                g_comblk_p_data = &g_comblk_p_data[size_sent];
20002f86:	6121      	str	r1, [r4, #16]
            }
            else
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
                g_comblk_data_size = g_comblk_data_size - size_sent;
20002f88:	6163      	str	r3, [r4, #20]
20002f8a:	e77d      	b.n	20002e88 <ComBlk_IRQHandler+0x20>
                abort_current_cmd();
            }
        break;
            
        case COMBLK_TX_DATA:
            if(g_comblk_data_size > 0u)
20002f8c:	6962      	ldr	r2, [r4, #20]
20002f8e:	2a00      	cmp	r2, #0
20002f90:	f000 815f 	beq.w	20003252 <ComBlk_IRQHandler+0x3ea>
{
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002f94:	f246 0200 	movw	r2, #24576	; 0x6000
20002f98:	f2c4 0201 	movt	r2, #16385	; 0x4001
            
        case COMBLK_TX_DATA:
            if(g_comblk_data_size > 0u)
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
20002f9c:	6965      	ldr	r5, [r4, #20]
{
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002f9e:	6813      	ldr	r3, [r2, #0]
            
        case COMBLK_TX_DATA:
            if(g_comblk_data_size > 0u)
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
20002fa0:	6920      	ldr	r0, [r4, #16]
{
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20002fa2:	f023 0304 	bic.w	r3, r3, #4
20002fa6:	6013      	str	r3, [r2, #0]
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002fa8:	6853      	ldr	r3, [r2, #4]
20002faa:	f003 0301 	and.w	r3, r3, #1
20002fae:	9301      	str	r3, [sp, #4]
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002fb0:	9b01      	ldr	r3, [sp, #4]
20002fb2:	2b00      	cmp	r3, #0
20002fb4:	f000 8156 	beq.w	20003264 <ComBlk_IRQHandler+0x3fc>
20002fb8:	2d00      	cmp	r5, #0
20002fba:	f000 8153 	beq.w	20003264 <ComBlk_IRQHandler+0x3fc>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002fbe:	7803      	ldrb	r3, [r0, #0]
20002fc0:	6113      	str	r3, [r2, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002fc2:	6857      	ldr	r7, [r2, #4]
20002fc4:	1e6b      	subs	r3, r5, #1
20002fc6:	f007 0601 	and.w	r6, r7, #1
20002fca:	9601      	str	r6, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002fcc:	9e01      	ldr	r6, [sp, #4]
20002fce:	f003 0701 	and.w	r7, r3, #1
    {
        COMBLK->DATA8 = p_cmd[size_sent];
        ++size_sent;
20002fd2:	2301      	movs	r3, #1
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002fd4:	b1de      	cbz	r6, 2000300e <ComBlk_IRQHandler+0x1a6>
20002fd6:	2d01      	cmp	r5, #1
20002fd8:	d919      	bls.n	2000300e <ComBlk_IRQHandler+0x1a6>
20002fda:	b12f      	cbz	r7, 20002fe8 <ComBlk_IRQHandler+0x180>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002fdc:	7846      	ldrb	r6, [r0, #1]
        ++size_sent;
20002fde:	460b      	mov	r3, r1
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002fe0:	6116      	str	r6, [r2, #16]
20002fe2:	e00d      	b.n	20003000 <ComBlk_IRQHandler+0x198>
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002fe4:	429d      	cmp	r5, r3
20002fe6:	d912      	bls.n	2000300e <ComBlk_IRQHandler+0x1a6>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002fe8:	5cc1      	ldrb	r1, [r0, r3]
        ++size_sent;
20002fea:	3301      	adds	r3, #1
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002fec:	6111      	str	r1, [r2, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20002fee:	6851      	ldr	r1, [r2, #4]
20002ff0:	f001 0101 	and.w	r1, r1, #1
20002ff4:	9101      	str	r1, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20002ff6:	9901      	ldr	r1, [sp, #4]
20002ff8:	b149      	cbz	r1, 2000300e <ComBlk_IRQHandler+0x1a6>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002ffa:	5cc1      	ldrb	r1, [r0, r3]
        ++size_sent;
20002ffc:	3301      	adds	r3, #1
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20002ffe:	6111      	str	r1, [r2, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20003000:	6851      	ldr	r1, [r2, #4]
20003002:	f001 0101 	and.w	r1, r1, #1
20003006:	9101      	str	r1, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20003008:	9901      	ldr	r1, [sp, #4]
2000300a:	2900      	cmp	r1, #0
2000300c:	d1ea      	bne.n	20002fe4 <ComBlk_IRQHandler+0x17c>
        case COMBLK_TX_DATA:
            if(g_comblk_data_size > 0u)
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
                if(size_sent < g_comblk_data_size)
2000300e:	6961      	ldr	r1, [r4, #20]
20003010:	f64c 02e0 	movw	r2, #51424	; 0xc8e0
20003014:	4299      	cmp	r1, r3
20003016:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000301a:	f200 80fc 	bhi.w	20003216 <ComBlk_IRQHandler+0x3ae>
                    g_comblk_data_size = g_comblk_data_size - size_sent;
                    g_comblk_p_data = &g_comblk_p_data[size_sent];
                }
                else
                {
                    COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
2000301e:	f246 0300 	movw	r3, #24576	; 0x6000
20003022:	f2c4 0301 	movt	r3, #16385	; 0x4001
20003026:	6899      	ldr	r1, [r3, #8]
20003028:	f021 0001 	bic.w	r0, r1, #1
2000302c:	6098      	str	r0, [r3, #8]
                    g_comblk_state = COMBLK_WAIT_RESPONSE;
2000302e:	2003      	movs	r0, #3
20003030:	f882 0024 	strb.w	r0, [r2, #36]	; 0x24
20003034:	e728      	b.n	20002e88 <ComBlk_IRQHandler+0x20>
        /*----------------------------------------------------------------------
         * The TX_OKAY interrupt should only be enabled for states COMBLK_TX_CMD
         * and COMBLK_TX_DATA.
         */
        case COMBLK_TX_CMD:
            if(g_comblk_cmd_size > 0u)
20003036:	89a3      	ldrh	r3, [r4, #12]
20003038:	2b00      	cmp	r3, #0
2000303a:	f000 8105 	beq.w	20003248 <ComBlk_IRQHandler+0x3e0>
{
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
2000303e:	f246 0200 	movw	r2, #24576	; 0x6000
20003042:	f2c4 0201 	movt	r2, #16385	; 0x4001
         */
        case COMBLK_TX_CMD:
            if(g_comblk_cmd_size > 0u)
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
20003046:	89a5      	ldrh	r5, [r4, #12]
{
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
20003048:	6813      	ldr	r3, [r2, #0]
         */
        case COMBLK_TX_CMD:
            if(g_comblk_cmd_size > 0u)
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
2000304a:	b2ad      	uxth	r5, r5
{
    volatile uint32_t tx_okay;
    uint32_t size_sent;

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
2000304c:	f023 0004 	bic.w	r0, r3, #4
20003050:	6010      	str	r0, [r2, #0]
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20003052:	6853      	ldr	r3, [r2, #4]
         */
        case COMBLK_TX_CMD:
            if(g_comblk_cmd_size > 0u)
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
20003054:	68a0      	ldr	r0, [r4, #8]

    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20003056:	f003 0301 	and.w	r3, r3, #1
2000305a:	9301      	str	r3, [sp, #4]
    while((tx_okay != 0u) && (size_sent < cmd_size))
2000305c:	9b01      	ldr	r3, [sp, #4]
2000305e:	2b00      	cmp	r3, #0
20003060:	f000 8102 	beq.w	20003268 <ComBlk_IRQHandler+0x400>
20003064:	2d00      	cmp	r5, #0
20003066:	f000 80ff 	beq.w	20003268 <ComBlk_IRQHandler+0x400>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
2000306a:	7803      	ldrb	r3, [r0, #0]
2000306c:	6113      	str	r3, [r2, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
2000306e:	6857      	ldr	r7, [r2, #4]
20003070:	1e6b      	subs	r3, r5, #1
20003072:	f007 0601 	and.w	r6, r7, #1
20003076:	9601      	str	r6, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20003078:	9e01      	ldr	r6, [sp, #4]
2000307a:	f003 0701 	and.w	r7, r3, #1
    {
        COMBLK->DATA8 = p_cmd[size_sent];
        ++size_sent;
2000307e:	460b      	mov	r3, r1
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20003080:	b1d6      	cbz	r6, 200030b8 <ComBlk_IRQHandler+0x250>
20003082:	2d01      	cmp	r5, #1
20003084:	d918      	bls.n	200030b8 <ComBlk_IRQHandler+0x250>
20003086:	b127      	cbz	r7, 20003092 <ComBlk_IRQHandler+0x22a>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20003088:	7841      	ldrb	r1, [r0, #1]
        ++size_sent;
2000308a:	2302      	movs	r3, #2
2000308c:	e00c      	b.n	200030a8 <ComBlk_IRQHandler+0x240>
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
2000308e:	429d      	cmp	r5, r3
20003090:	d912      	bls.n	200030b8 <ComBlk_IRQHandler+0x250>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20003092:	5cc1      	ldrb	r1, [r0, r3]
        ++size_sent;
20003094:	3301      	adds	r3, #1
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    {
        COMBLK->DATA8 = p_cmd[size_sent];
20003096:	6111      	str	r1, [r2, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
20003098:	6851      	ldr	r1, [r2, #4]
2000309a:	f001 0101 	and.w	r1, r1, #1
2000309e:	9101      	str	r1, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
200030a0:	9901      	ldr	r1, [sp, #4]
200030a2:	b149      	cbz	r1, 200030b8 <ComBlk_IRQHandler+0x250>
    {
        COMBLK->DATA8 = p_cmd[size_sent];
200030a4:	5cc1      	ldrb	r1, [r0, r3]
        ++size_sent;
200030a6:	3301      	adds	r3, #1
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
    {
        COMBLK->DATA8 = p_cmd[size_sent];
200030a8:	6111      	str	r1, [r2, #16]
        ++size_sent;
        tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
200030aa:	6851      	ldr	r1, [r2, #4]
200030ac:	f001 0101 	and.w	r1, r1, #1
200030b0:	9101      	str	r1, [sp, #4]
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
200030b2:	9901      	ldr	r1, [sp, #4]
200030b4:	2900      	cmp	r1, #0
200030b6:	d1ea      	bne.n	2000308e <ComBlk_IRQHandler+0x226>
        case COMBLK_TX_CMD:
            if(g_comblk_cmd_size > 0u)
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
                if(size_sent < g_comblk_cmd_size)
200030b8:	89a1      	ldrh	r1, [r4, #12]
200030ba:	f64c 02e0 	movw	r2, #51424	; 0xc8e0
200030be:	fa1f fc81 	uxth.w	ip, r1
200030c2:	459c      	cmp	ip, r3
200030c4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200030c8:	f200 80ab 	bhi.w	20003222 <ComBlk_IRQHandler+0x3ba>
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
                    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
                }
                else
                {
                    g_comblk_cmd_size = 0u;
200030cc:	f04f 0c00 	mov.w	ip, #0
200030d0:	f8a2 c00c 	strh.w	ip, [r2, #12]
                    if(g_comblk_data_size > 0u)
200030d4:	6950      	ldr	r0, [r2, #20]
200030d6:	2800      	cmp	r0, #0
200030d8:	d0a9      	beq.n	2000302e <ComBlk_IRQHandler+0x1c6>
                    {
                        g_comblk_state = COMBLK_TX_DATA;
200030da:	2302      	movs	r3, #2
200030dc:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
200030e0:	e6d2      	b.n	20002e88 <ComBlk_IRQHandler+0x20>
            /*
             * Read a page of data if required.
             */
            if(0u == g_comblk_data_size)
            {
                if(g_comblk_page_handler != 0)
200030e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
200030e4:	2b00      	cmp	r3, #0
200030e6:	f000 80b9 	beq.w	2000325c <ComBlk_IRQHandler+0x3f4>
                {
                    g_comblk_data_size = g_comblk_page_handler(&g_comblk_p_data);
200030ea:	f104 0010 	add.w	r0, r4, #16
200030ee:	4798      	blx	r3
200030f0:	6160      	str	r0, [r4, #20]
                    if(0u == g_comblk_data_size)
200030f2:	6963      	ldr	r3, [r4, #20]
200030f4:	2b00      	cmp	r3, #0
200030f6:	f47f aeff 	bne.w	20002ef8 <ComBlk_IRQHandler+0x90>
                    {
                        COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
200030fa:	f246 0300 	movw	r3, #24576	; 0x6000
200030fe:	f2c4 0301 	movt	r3, #16385	; 0x4001
20003102:	689a      	ldr	r2, [r3, #8]
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
20003104:	2103      	movs	r1, #3
                if(g_comblk_page_handler != 0)
                {
                    g_comblk_data_size = g_comblk_page_handler(&g_comblk_p_data);
                    if(0u == g_comblk_data_size)
                    {
                        COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
20003106:	f022 0001 	bic.w	r0, r2, #1
2000310a:	6098      	str	r0, [r3, #8]
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
2000310c:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
20003110:	e6f2      	b.n	20002ef8 <ComBlk_IRQHandler+0x90>
        
        case COMBLK_TX_CMD:
            /* Fall through */
        case COMBLK_TX_DATA:
            /* Fall through */
            if(is_command)
20003112:	2e00      	cmp	r6, #0
20003114:	f43f aeb5 	beq.w	20002e82 <ComBlk_IRQHandler+0x1a>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
20003118:	4618      	mov	r0, r3
2000311a:	f7ff fe9b 	bl	20002e54 <process_sys_ctrl_command>
2000311e:	e6b0      	b.n	20002e82 <ComBlk_IRQHandler+0x1a>
        * MSS_COMBLK_init() enables the RCV_OKAY interrupt for the COMBLK_IDLE
        * state to receive the asynchronous power-on-reset from the system
        * controller.
        */
        case COMBLK_IDLE:
            if(is_command)
20003120:	2e00      	cmp	r6, #0
20003122:	f43f aeae 	beq.w	20002e82 <ComBlk_IRQHandler+0x1a>
            {
                if(data8 != POR_DIGEST_ERROR_OPCODE)
20003126:	2bf1      	cmp	r3, #241	; 0xf1
20003128:	d1f6      	bne.n	20003118 <ComBlk_IRQHandler+0x2b0>
                    rxed_opcode = data8;
                    process_sys_ctrl_command(rxed_opcode);
                }
                else
                {  
                    g_comblk_response_idx = 0;
2000312a:	f04f 0200 	mov.w	r2, #0
2000312e:	83ea      	strh	r2, [r5, #30]
                    g_comblk_p_response[g_comblk_response_idx] = data8;
20003130:	8be9      	ldrh	r1, [r5, #30]
20003132:	69ab      	ldr	r3, [r5, #24]
20003134:	b288      	uxth	r0, r1
20003136:	f06f 0c0e 	mvn.w	ip, #14
2000313a:	f803 c000 	strb.w	ip, [r3, r0]
                    g_comblk_response_idx++;
2000313e:	8be9      	ldrh	r1, [r5, #30]
20003140:	1c48      	adds	r0, r1, #1
20003142:	b281      	uxth	r1, r0
20003144:	83e9      	strh	r1, [r5, #30]
                    g_comblk_p_response[g_comblk_response_idx] = 0x00u;                
20003146:	8be8      	ldrh	r0, [r5, #30]
20003148:	fa1f fc80 	uxth.w	ip, r0
2000314c:	f803 200c 	strb.w	r2, [r3, ip]
                    g_comblk_state = COMBLK_RX_RESPONSE;
20003150:	2304      	movs	r3, #4
20003152:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
20003156:	e694      	b.n	20002e82 <ComBlk_IRQHandler+0x1a>
                }
            }
        break;
            
        case COMBLK_RX_RESPONSE:
            if(is_command)
20003158:	2e00      	cmp	r6, #0
2000315a:	d1dd      	bne.n	20003118 <ComBlk_IRQHandler+0x2b0>
                rxed_opcode = data8;
                process_sys_ctrl_command(rxed_opcode);
            }
            else
            {
                if( g_comblk_p_response[g_comblk_response_idx-1] == POR_DIGEST_ERROR_OPCODE)
2000315c:	f8b5 c01e 	ldrh.w	ip, [r5, #30]
20003160:	69a9      	ldr	r1, [r5, #24]
20003162:	fa1f f08c 	uxth.w	r0, ip
20003166:	180f      	adds	r7, r1, r0
20003168:	f817 2c01 	ldrb.w	r2, [r7, #-1]
2000316c:	f64c 07e0 	movw	r7, #51424	; 0xc8e0
20003170:	2af1      	cmp	r2, #241	; 0xf1
20003172:	f2c2 0700 	movt	r7, #8192	; 0x2000
20003176:	d07b      	beq.n	20003270 <ComBlk_IRQHandler+0x408>
                    process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
                    g_comblk_state = COMBLK_IDLE;
                }
                else
                {
                    if(g_comblk_response_idx < g_comblk_response_size)
20003178:	8bf8      	ldrh	r0, [r7, #30]
2000317a:	8bba      	ldrh	r2, [r7, #28]
2000317c:	fa1f fc80 	uxth.w	ip, r0
20003180:	4594      	cmp	ip, r2
20003182:	d208      	bcs.n	20003196 <ComBlk_IRQHandler+0x32e>
                    {
                        uint8_t rxed_data;
                        
                        rxed_data = data8;
                        g_comblk_p_response[g_comblk_response_idx] = rxed_data;
20003184:	8bf8      	ldrh	r0, [r7, #30]
20003186:	fa1f fc80 	uxth.w	ip, r0
2000318a:	f801 300c 	strb.w	r3, [r1, ip]
                        ++g_comblk_response_idx;
2000318e:	8bf8      	ldrh	r0, [r7, #30]
20003190:	1c43      	adds	r3, r0, #1
20003192:	b299      	uxth	r1, r3
20003194:	83f9      	strh	r1, [r7, #30]
                    }
                    
                    if(g_comblk_response_idx == g_comblk_response_size)
20003196:	8beb      	ldrh	r3, [r5, #30]
20003198:	f64c 05e0 	movw	r5, #51424	; 0xc8e0
2000319c:	b299      	uxth	r1, r3
2000319e:	428a      	cmp	r2, r1
200031a0:	f2c2 0500 	movt	r5, #8192	; 0x2000
200031a4:	f47f ae6d 	bne.w	20002e82 <ComBlk_IRQHandler+0x1a>
                    {
                        complete_request(g_comblk_response_idx);
200031a8:	f8b5 e01e 	ldrh.w	lr, [r5, #30]
200031ac:	fa1f f08e 	uxth.w	r0, lr
200031b0:	f7ff fc6c 	bl	20002a8c <complete_request>
                        g_comblk_state = COMBLK_IDLE;
200031b4:	2200      	movs	r2, #0
200031b6:	f885 2024 	strb.w	r2, [r5, #36]	; 0x24
200031ba:	e662      	b.n	20002e82 <ComBlk_IRQHandler+0x1a>
         * The RCV_OKAY interrupt should NOT be enabled for states
         * COMBLK_IDLE, COMBLK_TX_CMD and COMBLK_TX_DATA.
         */
        case COMBLK_TX_PAGED_DATA:
            /* This is needed because when there is an error, we need to terminate loading the data */
            if(!is_command)
200031bc:	2e00      	cmp	r6, #0
200031be:	d1ab      	bne.n	20003118 <ComBlk_IRQHandler+0x2b0>
            {
                g_comblk_p_response[1] = data8;
200031c0:	69a9      	ldr	r1, [r5, #24]
                complete_request(2u);
200031c2:	2002      	movs	r0, #2
         */
        case COMBLK_TX_PAGED_DATA:
            /* This is needed because when there is an error, we need to terminate loading the data */
            if(!is_command)
            {
                g_comblk_p_response[1] = data8;
200031c4:	704b      	strb	r3, [r1, #1]
                complete_request(2u);
200031c6:	f7ff fc61 	bl	20002a8c <complete_request>
                g_comblk_state = COMBLK_IDLE;
200031ca:	f885 6024 	strb.w	r6, [r5, #36]	; 0x24
200031ce:	e658      	b.n	20002e82 <ComBlk_IRQHandler+0x1a>
        /*----------------------------------------------------------------------
         * The RCV_OKAY interrupt should only be enabled for states
         * COMBLK_WAIT_RESPONSE and COMBLK_RX_RESPONSE. 
         */
        case COMBLK_WAIT_RESPONSE:
            if(is_command)
200031d0:	2e00      	cmp	r6, #0
200031d2:	f43f ae56 	beq.w	20002e82 <ComBlk_IRQHandler+0x1a>
            {
                uint8_t rxed_opcode;
                rxed_opcode = data8;
                if(rxed_opcode == g_comblk_cmd_opcode)
200031d6:	f895 c005 	ldrb.w	ip, [r5, #5]
200031da:	f64c 02e0 	movw	r2, #51424	; 0xc8e0
200031de:	4563      	cmp	r3, ip
200031e0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200031e4:	d198      	bne.n	20003118 <ComBlk_IRQHandler+0x2b0>
                {
                    g_comblk_response_idx = 0u;
200031e6:	f04f 0000 	mov.w	r0, #0
200031ea:	83d0      	strh	r0, [r2, #30]
                    g_comblk_p_response[g_comblk_response_idx] = rxed_opcode;
200031ec:	8bd1      	ldrh	r1, [r2, #30]
200031ee:	6990      	ldr	r0, [r2, #24]
200031f0:	fa1f fc81 	uxth.w	ip, r1
200031f4:	f800 300c 	strb.w	r3, [r0, ip]
                    ++g_comblk_response_idx;
200031f8:	8bd3      	ldrh	r3, [r2, #30]
                    g_comblk_state = COMBLK_RX_RESPONSE;
200031fa:	2004      	movs	r0, #4
                rxed_opcode = data8;
                if(rxed_opcode == g_comblk_cmd_opcode)
                {
                    g_comblk_response_idx = 0u;
                    g_comblk_p_response[g_comblk_response_idx] = rxed_opcode;
                    ++g_comblk_response_idx;
200031fc:	1c59      	adds	r1, r3, #1
200031fe:	b28b      	uxth	r3, r1
                    g_comblk_state = COMBLK_RX_RESPONSE;
20003200:	f882 0024 	strb.w	r0, [r2, #36]	; 0x24
                rxed_opcode = data8;
                if(rxed_opcode == g_comblk_cmd_opcode)
                {
                    g_comblk_response_idx = 0u;
                    g_comblk_p_response[g_comblk_response_idx] = rxed_opcode;
                    ++g_comblk_response_idx;
20003204:	83d3      	strh	r3, [r2, #30]
20003206:	e63c      	b.n	20002e82 <ComBlk_IRQHandler+0x1a>
                process_sys_ctrl_command(rxed_opcode);
            }
        break;
        
        default:
            complete_request(0u);
20003208:	2000      	movs	r0, #0
2000320a:	f7ff fc3f 	bl	20002a8c <complete_request>
            g_comblk_state = COMBLK_IDLE;
2000320e:	2000      	movs	r0, #0
20003210:	f885 0024 	strb.w	r0, [r5, #36]	; 0x24
20003214:	e635      	b.n	20002e82 <ComBlk_IRQHandler+0x1a>
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
                if(size_sent < g_comblk_data_size)
                {
                    g_comblk_data_size = g_comblk_data_size - size_sent;
20003216:	6951      	ldr	r1, [r2, #20]
                    g_comblk_p_data = &g_comblk_p_data[size_sent];
20003218:	18c0      	adds	r0, r0, r3
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
                if(size_sent < g_comblk_data_size)
                {
                    g_comblk_data_size = g_comblk_data_size - size_sent;
2000321a:	1acb      	subs	r3, r1, r3
                    g_comblk_p_data = &g_comblk_p_data[size_sent];
2000321c:	6110      	str	r0, [r2, #16]
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_data, g_comblk_data_size);
                if(size_sent < g_comblk_data_size)
                {
                    g_comblk_data_size = g_comblk_data_size - size_sent;
2000321e:	6153      	str	r3, [r2, #20]
20003220:	e632      	b.n	20002e88 <ComBlk_IRQHandler+0x20>
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
                if(size_sent < g_comblk_cmd_size)
                {
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
20003222:	8991      	ldrh	r1, [r2, #12]
                    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
20003224:	18c0      	adds	r0, r0, r3
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
                if(size_sent < g_comblk_cmd_size)
                {
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
20003226:	1acb      	subs	r3, r1, r3
20003228:	b29b      	uxth	r3, r3
                    g_comblk_p_cmd = &g_comblk_p_cmd[size_sent];
2000322a:	6090      	str	r0, [r2, #8]
            {
                uint32_t size_sent;
                size_sent = fill_tx_fifo(g_comblk_p_cmd, g_comblk_cmd_size);
                if(size_sent < g_comblk_cmd_size)
                {
                    g_comblk_cmd_size = g_comblk_cmd_size - (uint16_t)size_sent;
2000322c:	8193      	strh	r3, [r2, #12]
2000322e:	e62b      	b.n	20002e88 <ComBlk_IRQHandler+0x20>
             * no further page data could be obtained by the call to the page
             * handler above.
             */
            if(0u == g_comblk_data_size)
            {
                COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
20003230:	f246 0200 	movw	r2, #24576	; 0x6000
20003234:	f2c4 0201 	movt	r2, #16385	; 0x4001
20003238:	6890      	ldr	r0, [r2, #8]
2000323a:	f020 0101 	bic.w	r1, r0, #1
                g_comblk_state = COMBLK_WAIT_RESPONSE;
2000323e:	2003      	movs	r0, #3
             * no further page data could be obtained by the call to the page
             * handler above.
             */
            if(0u == g_comblk_data_size)
            {
                COMBLK->INT_ENABLE &= ~TXTOKAY_MASK;
20003240:	6091      	str	r1, [r2, #8]
                g_comblk_state = COMBLK_WAIT_RESPONSE;
20003242:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
20003246:	e61f      	b.n	20002e88 <ComBlk_IRQHandler+0x20>
            {
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
20003248:	be00      	bkpt	0x0000
    tx_okay = status & TXTOKAY_MASK;
    if(tx_okay)
    {
        handle_tx_okay_irq();
    }
}
2000324a:	b003      	add	sp, #12
2000324c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
20003250:	e42a      	b.n	20002aa8 <abort_current_cmd>
            {
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
20003252:	be00      	bkpt	0x0000
    tx_okay = status & TXTOKAY_MASK;
    if(tx_okay)
    {
        handle_tx_okay_irq();
    }
}
20003254:	b003      	add	sp, #12
20003256:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
                /*
                 * This is an invalid situation indicating a bug in the driver
                 * or corrupted memory.
                 */
                ASSERT(0);
                abort_current_cmd();
2000325a:	e425      	b.n	20002aa8 <abort_current_cmd>
                        g_comblk_state = COMBLK_WAIT_RESPONSE;
                    }
                }
                else
                {
                    ASSERT(0);
2000325c:	be00      	bkpt	0x0000
                    abort_current_cmd();
2000325e:	f7ff fc23 	bl	20002aa8 <abort_current_cmd>
20003262:	e649      	b.n	20002ef8 <ComBlk_IRQHandler+0x90>
    /* Set transmit FIFO to transfer bytes. */
    COMBLK->CONTROL &= ~CR_SIZETX_MASK;
    
    size_sent = 0u;
    tx_okay = COMBLK->STATUS & TXTOKAY_MASK;
    while((tx_okay != 0u) && (size_sent < cmd_size))
20003264:	2300      	movs	r3, #0
20003266:	e6d2      	b.n	2000300e <ComBlk_IRQHandler+0x1a6>
20003268:	2300      	movs	r3, #0
2000326a:	e725      	b.n	200030b8 <ComBlk_IRQHandler+0x250>
2000326c:	2300      	movs	r3, #0
2000326e:	e687      	b.n	20002f80 <ComBlk_IRQHandler+0x118>
            }
            else
            {
                if( g_comblk_p_response[g_comblk_response_idx-1] == POR_DIGEST_ERROR_OPCODE)
                {
                    g_comblk_p_response[g_comblk_response_idx] = data8;
20003270:	8bf8      	ldrh	r0, [r7, #30]
20003272:	b282      	uxth	r2, r0
20003274:	548b      	strb	r3, [r1, r2]
                    process_sys_ctrl_command(g_comblk_p_response[g_comblk_response_idx-1]);
20003276:	f8b7 e01e 	ldrh.w	lr, [r7, #30]
2000327a:	fa1f f38e 	uxth.w	r3, lr
2000327e:	18c9      	adds	r1, r1, r3
20003280:	f811 0c01 	ldrb.w	r0, [r1, #-1]
20003284:	f7ff fde6 	bl	20002e54 <process_sys_ctrl_command>
                    g_comblk_state = COMBLK_IDLE;
20003288:	f887 6024 	strb.w	r6, [r7, #36]	; 0x24
2000328c:	e5f9      	b.n	20002e82 <ComBlk_IRQHandler+0x1a>
2000328e:	bf00      	nop

20003290 <asynchronous_event_handler>:
 * See mss_sys_services.h for details.
 */
#define FACC_GLMUX_SEL_MASK         0x00001000u
#define DELAY_MORE_THAN_10US        5000U
static void asynchronous_event_handler(uint8_t event_opcode)
{
20003290:	b500      	push	{lr}
    if (event_opcode == FLASH_FREEZE_SHUTDOWN_OPCODE)
20003292:	28e0      	cmp	r0, #224	; 0xe0
 * See mss_sys_services.h for details.
 */
#define FACC_GLMUX_SEL_MASK         0x00001000u
#define DELAY_MORE_THAN_10US        5000U
static void asynchronous_event_handler(uint8_t event_opcode)
{
20003294:	b083      	sub	sp, #12
    if (event_opcode == FLASH_FREEZE_SHUTDOWN_OPCODE)
20003296:	d01d      	beq.n	200032d4 <asynchronous_event_handler+0x44>
        if(g_event_handler != 0)
        {
            g_event_handler(event_opcode, g_response[1]);
        }
    }
    else if (event_opcode == FLASH_FREEZE_EXIT_OPCODE)
20003298:	28e1      	cmp	r0, #225	; 0xe1
2000329a:	d044      	beq.n	20003326 <asynchronous_event_handler+0x96>
            g_event_handler(event_opcode, g_response[1]);
        }
    }
    else
    {
        if ((event_opcode == POR_DIGEST_ERROR_OPCODE) || \
2000329c:	f080 0c80 	eor.w	ip, r0, #128	; 0x80
200032a0:	28f1      	cmp	r0, #241	; 0xf1
200032a2:	bf14      	ite	ne
200032a4:	2300      	movne	r3, #0
200032a6:	2301      	moveq	r3, #1
200032a8:	f1bc 0f1f 	cmp.w	ip, #31
200032ac:	bf98      	it	ls
200032ae:	f043 0301 	orrls.w	r3, r3, #1
200032b2:	b933      	cbnz	r3, 200032c2 <asynchronous_event_handler+0x32>
200032b4:	28a0      	cmp	r0, #160	; 0xa0
200032b6:	d004      	beq.n	200032c2 <asynchronous_event_handler+0x32>
200032b8:	f100 014f 	add.w	r1, r0, #79	; 0x4f
200032bc:	b2ca      	uxtb	r2, r1
200032be:	2a06      	cmp	r2, #6
200032c0:	d806      	bhi.n	200032d0 <asynchronous_event_handler+0x40>
            (event_opcode == TAMPER_CLOCK_MONITOR_ERROR_OPCODE) || \
            ((event_opcode >= TAMPER_HARDWARE_MONITOR_ERROR_OPCODE_RANGE_MIN) && \
            (event_opcode <= TAMPER_HARDWARE_MONITOR_ERROR_OPCODE_RANGE_MAX)))
        {
            /* Call the user's event handler. */
            g_event_handler(event_opcode, g_response[1]);
200032c2:	f64c 120c 	movw	r2, #51468	; 0xc90c
200032c6:	f2c2 0200 	movt	r2, #8192	; 0x2000
200032ca:	7951      	ldrb	r1, [r2, #5]
200032cc:	6813      	ldr	r3, [r2, #0]
200032ce:	4798      	blx	r3
        }
    }
}
200032d0:	b003      	add	sp, #12
200032d2:	bd00      	pop	{pc}
         * within 10us of receiving the shut-down event.
         */
        timeout = DELAY_MORE_THAN_10US;
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
200032d4:	f248 0100 	movw	r1, #32768	; 0x8000
        /*
         * Wait for the System Controller to switch the system's clock
         * from the main clock to the  standby clock. This should take place
         * within 10us of receiving the shut-down event.
         */
        timeout = DELAY_MORE_THAN_10US;
200032d8:	f241 3388 	movw	r3, #5000	; 0x1388
200032dc:	9301      	str	r3, [sp, #4]
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
200032de:	f2c4 0103 	movt	r1, #16387	; 0x4003
200032e2:	f8d1 0098 	ldr.w	r0, [r1, #152]	; 0x98
            --timeout;
200032e6:	9b01      	ldr	r3, [sp, #4]
200032e8:	1e5a      	subs	r2, r3, #1
        }
        while ((running_on_standby_clock == 0U) && (timeout != 0U));
200032ea:	f410 5f80 	tst.w	r0, #4096	; 0x1000
         */
        timeout = DELAY_MORE_THAN_10US;
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
            --timeout;
200032ee:	9201      	str	r2, [sp, #4]
        }
        while ((running_on_standby_clock == 0U) && (timeout != 0U));
200032f0:	d102      	bne.n	200032f8 <asynchronous_event_handler+0x68>
200032f2:	9801      	ldr	r0, [sp, #4]
200032f4:	2800      	cmp	r0, #0
200032f6:	d1f4      	bne.n	200032e2 <asynchronous_event_handler+0x52>
         * Set the clock divisors to zero in order to set the AHB
         * to APB bridge's clock ratio between the AHB and APB busses to 1.
         * This is required to ensure correct bus transactions to the APB
         * peripherals while operating from the standby clock.
         */
        SYSREG->MSSDDR_FACC1_CR &= ~apb_divisors_mask;
200032f8:	f248 0200 	movw	r2, #32768	; 0x8000
200032fc:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003300:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
        
        /* Call the user's event handler. */
        if(g_event_handler != 0)
20003304:	f64c 110c 	movw	r1, #51468	; 0xc90c
20003308:	f2c2 0100 	movt	r1, #8192	; 0x2000
         * Set the clock divisors to zero in order to set the AHB
         * to APB bridge's clock ratio between the AHB and APB busses to 1.
         * This is required to ensure correct bus transactions to the APB
         * peripherals while operating from the standby clock.
         */
        SYSREG->MSSDDR_FACC1_CR &= ~apb_divisors_mask;
2000330c:	f423 6c6e 	bic.w	ip, r3, #3808	; 0xee0
        
        /* Call the user's event handler. */
        if(g_event_handler != 0)
20003310:	680b      	ldr	r3, [r1, #0]
         * Set the clock divisors to zero in order to set the AHB
         * to APB bridge's clock ratio between the AHB and APB busses to 1.
         * This is required to ensure correct bus transactions to the APB
         * peripherals while operating from the standby clock.
         */
        SYSREG->MSSDDR_FACC1_CR &= ~apb_divisors_mask;
20003312:	f02c 001c 	bic.w	r0, ip, #28
20003316:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
        
        /* Call the user's event handler. */
        if(g_event_handler != 0)
2000331a:	2b00      	cmp	r3, #0
2000331c:	d0d8      	beq.n	200032d0 <asynchronous_event_handler+0x40>
        {
            g_event_handler(event_opcode, g_response[1]);
2000331e:	7949      	ldrb	r1, [r1, #5]
20003320:	20e0      	movs	r0, #224	; 0xe0
20003322:	4798      	blx	r3
20003324:	e7d4      	b.n	200032d0 <asynchronous_event_handler+0x40>
         * within 10us of receiving the shut-down event.
         */
        timeout = DELAY_MORE_THAN_10US;
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
20003326:	f248 0100 	movw	r1, #32768	; 0x8000
        /*
         * Wait for the System Controller to switch the system's clock
         * from the standby clock to the main clock. This should take place
         * within 10us of receiving the shut-down event.
         */
        timeout = DELAY_MORE_THAN_10US;
2000332a:	f241 3088 	movw	r0, #5000	; 0x1388
2000332e:	9001      	str	r0, [sp, #4]
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
20003330:	f2c4 0103 	movt	r1, #16387	; 0x4003
20003334:	f8d1 3098 	ldr.w	r3, [r1, #152]	; 0x98
            --timeout;
20003338:	9801      	ldr	r0, [sp, #4]
2000333a:	1e42      	subs	r2, r0, #1
        }
        while ((running_on_standby_clock != 0U) && (timeout != 0U));
2000333c:	f413 5f80 	tst.w	r3, #4096	; 0x1000
         */
        timeout = DELAY_MORE_THAN_10US;
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
            --timeout;
20003340:	9201      	str	r2, [sp, #4]
        }
        while ((running_on_standby_clock != 0U) && (timeout != 0U));
20003342:	d002      	beq.n	2000334a <asynchronous_event_handler+0xba>
20003344:	9b01      	ldr	r3, [sp, #4]
20003346:	2b00      	cmp	r3, #0
20003348:	d1f4      	bne.n	20003334 <asynchronous_event_handler+0xa4>
        
        /* Restore the MSS clock dividers to their normal operations value. */
        SYSREG->MSSDDR_FACC1_CR = g_initial_mssddr_facc1_cr;
2000334a:	f64c 120c 	movw	r2, #51468	; 0xc90c
2000334e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003352:	6890      	ldr	r0, [r2, #8]
20003354:	f248 0100 	movw	r1, #32768	; 0x8000

                    
        if(g_event_handler != 0)
20003358:	6813      	ldr	r3, [r2, #0]
            --timeout;
        }
        while ((running_on_standby_clock != 0U) && (timeout != 0U));
        
        /* Restore the MSS clock dividers to their normal operations value. */
        SYSREG->MSSDDR_FACC1_CR = g_initial_mssddr_facc1_cr;
2000335a:	f2c4 0103 	movt	r1, #16387	; 0x4003
2000335e:	f8c1 0098 	str.w	r0, [r1, #152]	; 0x98

                    
        if(g_event_handler != 0)
20003362:	2b00      	cmp	r3, #0
20003364:	d0b4      	beq.n	200032d0 <asynchronous_event_handler+0x40>
        {
            /* Call the user's event handler. */
            g_event_handler(event_opcode, g_response[1]);
20003366:	7951      	ldrb	r1, [r2, #5]
20003368:	20e1      	movs	r0, #225	; 0xe1
2000336a:	4798      	blx	r3
2000336c:	e7b0      	b.n	200032d0 <asynchronous_event_handler+0x40>
2000336e:	bf00      	nop

20003370 <isp_sys_completion_handler>:
static void isp_sys_completion_handler
(
    uint8_t * p_response, 
    uint16_t length
)
{
20003370:	b508      	push	{r3, lr}
    /*
     * Restore the eNVM's frequency range to the values used before ISP was
     * started.
     */
    SYSREG->ENVM_CR = g_initial_envm_cr;
20003372:	f24c 13a8 	movw	r3, #49576	; 0xc1a8
20003376:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000337a:	6819      	ldr	r1, [r3, #0]
2000337c:	f248 0300 	movw	r3, #32768	; 0x8000
20003380:	f2c4 0303 	movt	r3, #16387	; 0x4003
    
    /*
     * Restore the MSS DDR FACC 2 configuration to the values used before ISP 
     * was started.
     */
    SYSREG->MSSDDR_FACC2_CR = g_initial_mssddr_facc2_cr;
20003384:	f64c 120c 	movw	r2, #51468	; 0xc90c
{
    /*
     * Restore the eNVM's frequency range to the values used before ISP was
     * started.
     */
    SYSREG->ENVM_CR = g_initial_envm_cr;
20003388:	60d9      	str	r1, [r3, #12]
    
    /*
     * Restore the MSS DDR FACC 2 configuration to the values used before ISP 
     * was started.
     */
    SYSREG->MSSDDR_FACC2_CR = g_initial_mssddr_facc2_cr;
2000338a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    
    if(g_isp_completion_handler != 0)
2000338e:	6911      	ldr	r1, [r2, #16]
    
    /*
     * Restore the MSS DDR FACC 2 configuration to the values used before ISP 
     * was started.
     */
    SYSREG->MSSDDR_FACC2_CR = g_initial_mssddr_facc2_cr;
20003390:	68d2      	ldr	r2, [r2, #12]
20003392:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    
    if(g_isp_completion_handler != 0)
20003396:	b109      	cbz	r1, 2000339c <isp_sys_completion_handler+0x2c>
    {
        g_isp_completion_handler(p_response[1]);
20003398:	7840      	ldrb	r0, [r0, #1]
2000339a:	4788      	blx	r1
2000339c:	bd08      	pop	{r3, pc}
2000339e:	bf00      	nop

200033a0 <request_completion_handler>:
(
    uint8_t * p_response,
    uint16_t response_size
)
{
    g_request_in_progress = 0u;
200033a0:	f64c 130c 	movw	r3, #51468	; 0xc90c
200033a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033a8:	2200      	movs	r2, #0
200033aa:	751a      	strb	r2, [r3, #20]
    g_last_response_length = response_size;
200033ac:	82d9      	strh	r1, [r3, #22]
}
200033ae:	4770      	bx	lr

200033b0 <MSS_SYS_clear_mesh_short>:
 */
uint8_t MSS_SYS_clear_mesh_short
(
    void
)
{
200033b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint16_t actual_response_length;
    
    /*
     * The Clear mesh short service is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200033b2:	f248 0000 	movw	r0, #32768	; 0x8000
200033b6:	f2c4 0003 	movt	r0, #16387	; 0x4003
200033ba:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
200033be:	f64f 0302 	movw	r3, #63490	; 0xf802
200033c2:	429a      	cmp	r2, r3
 */
uint8_t MSS_SYS_clear_mesh_short
(
    void
)
{
200033c4:	b087      	sub	sp, #28
    uint16_t actual_response_length;
    
    /*
     * The Clear mesh short service is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200033c6:	d069      	beq.n	2000349c <MSS_SYS_clear_mesh_short+0xec>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
200033c8:	f248 0500 	movw	r5, #32768	; 0x8000
200033cc:	f2c4 0503 	movt	r5, #16387	; 0x4003
200033d0:	f8d5 114c 	ldr.w	r1, [r5, #332]	; 0x14c
200033d4:	f64f 0402 	movw	r4, #63490	; 0xf802
200033d8:	f2c0 0401 	movt	r4, #1
200033dc:	42a1      	cmp	r1, r4
200033de:	d05b      	beq.n	20003498 <MSS_SYS_clear_mesh_short+0xe8>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200033e0:	f248 0200 	movw	r2, #32768	; 0x8000
200033e4:	f2c4 0203 	movt	r2, #16387	; 0x4003
200033e8:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
200033ec:	f64f 0702 	movw	r7, #63490	; 0xf802
200033f0:	f2c0 0702 	movt	r7, #2
200033f4:	42be      	cmp	r6, r7
200033f6:	d04d      	beq.n	20003494 <MSS_SYS_clear_mesh_short+0xe4>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
200033f8:	f248 0300 	movw	r3, #32768	; 0x8000
200033fc:	f2c4 0303 	movt	r3, #16387	; 0x4003
20003400:	f8d3 014c 	ldr.w	r0, [r3, #332]	; 0x14c
20003404:	f64f 0c02 	movw	ip, #63490	; 0xf802
20003408:	f2c0 0c03 	movt	ip, #3
2000340c:	4560      	cmp	r0, ip
2000340e:	d03f      	beq.n	20003490 <MSS_SYS_clear_mesh_short+0xe0>
20003410:	f64c 140c 	movw	r4, #51468	; 0xc90c
20003414:	f2c2 0400 	movt	r4, #8192	; 0x2000
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
20003418:	7d21      	ldrb	r1, [r4, #20]
2000341a:	f64c 150c 	movw	r5, #51468	; 0xc90c
2000341e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003422:	468c      	mov	ip, r1
20003424:	2900      	cmp	r1, #0
20003426:	d1f7      	bne.n	20003418 <MSS_SYS_clear_mesh_short+0x68>
    {
        ;
    }
    
    g_request_in_progress = 1u;
20003428:	f04f 0e01 	mov.w	lr, #1
2000342c:	f885 e014 	strb.w	lr, [r5, #20]
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x20u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003430:	2702      	movs	r7, #2
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
20003432:	f04f 0e1f 	mov.w	lr, #31
    tamper_control_req[1] = 0x20u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003436:	f243 36a1 	movw	r6, #13217	; 0x33a1
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
2000343a:	f8a5 c016 	strh.w	ip, [r5, #22]
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x20u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
2000343e:	460a      	mov	r2, r1
20003440:	f2c2 0600 	movt	r6, #8192	; 0x2000
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
20003444:	f88d e014 	strb.w	lr, [sp, #20]
    tamper_control_req[1] = 0x20u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003448:	ad04      	add	r5, sp, #16
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x20u;
2000344a:	f04f 0e20 	mov.w	lr, #32

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
2000344e:	4639      	mov	r1, r7
20003450:	a805      	add	r0, sp, #20
20003452:	4663      	mov	r3, ip
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x20u;
20003454:	f88d e015 	strb.w	lr, [sp, #21]

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003458:	9500      	str	r5, [sp, #0]
2000345a:	9602      	str	r6, [sp, #8]
2000345c:	9701      	str	r7, [sp, #4]
2000345e:	f7ff fc45 	bl	20002cec <MSS_COMBLK_send_cmd>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20003462:	7d22      	ldrb	r2, [r4, #20]
20003464:	f64c 130c 	movw	r3, #51468	; 0xc90c
20003468:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000346c:	2a00      	cmp	r2, #0
2000346e:	d1f8      	bne.n	20003462 <MSS_SYS_clear_mesh_short+0xb2>
    {
        ;
    }
    
    return g_last_response_length;
20003470:	f8b3 c016 	ldrh.w	ip, [r3, #22]
                        TAMPER_CONTROL_SERV_RESP_LENGTH,    /* response_size */
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
20003474:	f1bc 0f02 	cmp.w	ip, #2
20003478:	d002      	beq.n	20003480 <MSS_SYS_clear_mesh_short+0xd0>
2000347a:	20c8      	movs	r0, #200	; 0xc8
    {
        status = MSS_SYS_UNEXPECTED_ERROR;
    }
    
    return status;
}
2000347c:	b007      	add	sp, #28
2000347e:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
       (TAMPER_CONTROL_REQUEST_CMD == response[0]))
20003480:	f89d 3010 	ldrb.w	r3, [sp, #16]
20003484:	2b1f      	cmp	r3, #31
    {
        status = response[1];
20003486:	bf08      	it	eq
20003488:	f89d 0011 	ldrbeq.w	r0, [sp, #17]
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
       (TAMPER_CONTROL_REQUEST_CMD == response[0]))
2000348c:	d1f5      	bne.n	2000347a <MSS_SYS_clear_mesh_short+0xca>
2000348e:	e7f5      	b.n	2000347c <MSS_SYS_clear_mesh_short+0xcc>
     * The Clear mesh short service is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
20003490:	be00      	bkpt	0x0000
20003492:	e7bd      	b.n	20003410 <MSS_SYS_clear_mesh_short+0x60>
    /*
     * The Clear mesh short service is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003494:	be00      	bkpt	0x0000
20003496:	e7af      	b.n	200033f8 <MSS_SYS_clear_mesh_short+0x48>
    
    /*
     * The Clear mesh short service is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20003498:	be00      	bkpt	0x0000
2000349a:	e7a1      	b.n	200033e0 <MSS_SYS_clear_mesh_short+0x30>
    uint16_t actual_response_length;
    
    /*
     * The Clear mesh short service is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
2000349c:	be00      	bkpt	0x0000
2000349e:	e793      	b.n	200033c8 <MSS_SYS_clear_mesh_short+0x18>

200034a0 <MSS_SYS_clear_lock_parity>:
 */
uint8_t MSS_SYS_clear_lock_parity
(
    void
)
{
200034a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint16_t actual_response_length;
    
    /*
     * The Clear Lock parity is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200034a2:	f248 0000 	movw	r0, #32768	; 0x8000
200034a6:	f2c4 0003 	movt	r0, #16387	; 0x4003
200034aa:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
200034ae:	f64f 0302 	movw	r3, #63490	; 0xf802
200034b2:	429a      	cmp	r2, r3
 */
uint8_t MSS_SYS_clear_lock_parity
(
    void
)
{
200034b4:	b087      	sub	sp, #28
    uint16_t actual_response_length;
    
    /*
     * The Clear Lock parity is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200034b6:	d06a      	beq.n	2000358e <MSS_SYS_clear_lock_parity+0xee>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
200034b8:	f248 0500 	movw	r5, #32768	; 0x8000
200034bc:	f2c4 0503 	movt	r5, #16387	; 0x4003
200034c0:	f8d5 114c 	ldr.w	r1, [r5, #332]	; 0x14c
200034c4:	f64f 0402 	movw	r4, #63490	; 0xf802
200034c8:	f2c0 0401 	movt	r4, #1
200034cc:	42a1      	cmp	r1, r4
200034ce:	d05c      	beq.n	2000358a <MSS_SYS_clear_lock_parity+0xea>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200034d0:	f248 0200 	movw	r2, #32768	; 0x8000
200034d4:	f2c4 0203 	movt	r2, #16387	; 0x4003
200034d8:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
200034dc:	f64f 0702 	movw	r7, #63490	; 0xf802
200034e0:	f2c0 0702 	movt	r7, #2
200034e4:	42be      	cmp	r6, r7
200034e6:	d04e      	beq.n	20003586 <MSS_SYS_clear_lock_parity+0xe6>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
200034e8:	f248 0300 	movw	r3, #32768	; 0x8000
200034ec:	f2c4 0303 	movt	r3, #16387	; 0x4003
200034f0:	f8d3 014c 	ldr.w	r0, [r3, #332]	; 0x14c
200034f4:	f64f 0c02 	movw	ip, #63490	; 0xf802
200034f8:	f2c0 0c03 	movt	ip, #3
200034fc:	4560      	cmp	r0, ip
200034fe:	d040      	beq.n	20003582 <MSS_SYS_clear_lock_parity+0xe2>
20003500:	f64c 140c 	movw	r4, #51468	; 0xc90c
20003504:	f2c2 0400 	movt	r4, #8192	; 0x2000
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
20003508:	7d21      	ldrb	r1, [r4, #20]
2000350a:	f64c 150c 	movw	r5, #51468	; 0xc90c
2000350e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003512:	468c      	mov	ip, r1
20003514:	2900      	cmp	r1, #0
20003516:	d1f7      	bne.n	20003508 <MSS_SYS_clear_lock_parity+0x68>
    {
        ;
    }
    
    g_request_in_progress = 1u;
20003518:	f04f 0e01 	mov.w	lr, #1
2000351c:	f885 e014 	strb.w	lr, [r5, #20]
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
20003520:	f04f 0e1f 	mov.w	lr, #31
    tamper_control_req[1] = 0x10u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003524:	2702      	movs	r7, #2
20003526:	f243 36a1 	movw	r6, #13217	; 0x33a1
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
2000352a:	f88d e014 	strb.w	lr, [sp, #20]
    tamper_control_req[1] = 0x10u;
2000352e:	f04f 0e10 	mov.w	lr, #16
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
20003532:	f8a5 c016 	strh.w	ip, [r5, #22]
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x10u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003536:	460a      	mov	r2, r1
20003538:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000353c:	eb0d 050e 	add.w	r5, sp, lr
20003540:	4639      	mov	r1, r7
20003542:	a805      	add	r0, sp, #20
20003544:	4663      	mov	r3, ip
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x10u;
20003546:	f88d e015 	strb.w	lr, [sp, #21]

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
2000354a:	9500      	str	r5, [sp, #0]
2000354c:	9602      	str	r6, [sp, #8]
2000354e:	9701      	str	r7, [sp, #4]
20003550:	f7ff fbcc 	bl	20002cec <MSS_COMBLK_send_cmd>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20003554:	7d22      	ldrb	r2, [r4, #20]
20003556:	f64c 130c 	movw	r3, #51468	; 0xc90c
2000355a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000355e:	2a00      	cmp	r2, #0
20003560:	d1f8      	bne.n	20003554 <MSS_SYS_clear_lock_parity+0xb4>
    {
        ;
    }
    
    return g_last_response_length;
20003562:	f8b3 c016 	ldrh.w	ip, [r3, #22]
                        TAMPER_CONTROL_SERV_RESP_LENGTH,    /* response_size */
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
20003566:	f1bc 0f02 	cmp.w	ip, #2
2000356a:	d002      	beq.n	20003572 <MSS_SYS_clear_lock_parity+0xd2>
2000356c:	20c8      	movs	r0, #200	; 0xc8
    {
        status = MSS_SYS_UNEXPECTED_ERROR;
    }
    
    return status;
}
2000356e:	b007      	add	sp, #28
20003570:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
       (TAMPER_CONTROL_REQUEST_CMD == response[0]))
20003572:	f89d 3010 	ldrb.w	r3, [sp, #16]
20003576:	2b1f      	cmp	r3, #31
    {
        status = response[1];
20003578:	bf08      	it	eq
2000357a:	f89d 0011 	ldrbeq.w	r0, [sp, #17]
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
       (TAMPER_CONTROL_REQUEST_CMD == response[0]))
2000357e:	d1f5      	bne.n	2000356c <MSS_SYS_clear_lock_parity+0xcc>
20003580:	e7f5      	b.n	2000356e <MSS_SYS_clear_lock_parity+0xce>
     * The Clear Lock parity is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
20003582:	be00      	bkpt	0x0000
20003584:	e7bc      	b.n	20003500 <MSS_SYS_clear_lock_parity+0x60>
    /*
     * The Clear Lock parity is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003586:	be00      	bkpt	0x0000
20003588:	e7ae      	b.n	200034e8 <MSS_SYS_clear_lock_parity+0x48>
    
    /*
     * The Clear Lock parity is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
2000358a:	be00      	bkpt	0x0000
2000358c:	e7a0      	b.n	200034d0 <MSS_SYS_clear_lock_parity+0x30>
    uint16_t actual_response_length;
    
    /*
     * The Clear Lock parity is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
2000358e:	be00      	bkpt	0x0000
20003590:	e792      	b.n	200034b8 <MSS_SYS_clear_lock_parity+0x18>
20003592:	bf00      	nop

20003594 <MSS_SYS_disable_puf_power_down>:
 */
uint8_t MSS_SYS_disable_puf_power_down
(
    void
)
{
20003594:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint16_t actual_response_length;
    
    /*
     * Disable PUF power down is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003596:	f248 0000 	movw	r0, #32768	; 0x8000
2000359a:	f2c4 0003 	movt	r0, #16387	; 0x4003
2000359e:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
200035a2:	f64f 0302 	movw	r3, #63490	; 0xf802
200035a6:	429a      	cmp	r2, r3
 */
uint8_t MSS_SYS_disable_puf_power_down
(
    void
)
{
200035a8:	b087      	sub	sp, #28
    uint16_t actual_response_length;
    
    /*
     * Disable PUF power down is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200035aa:	d069      	beq.n	20003680 <MSS_SYS_disable_puf_power_down+0xec>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
200035ac:	f248 0500 	movw	r5, #32768	; 0x8000
200035b0:	f2c4 0503 	movt	r5, #16387	; 0x4003
200035b4:	f8d5 114c 	ldr.w	r1, [r5, #332]	; 0x14c
200035b8:	f64f 0402 	movw	r4, #63490	; 0xf802
200035bc:	f2c0 0401 	movt	r4, #1
200035c0:	42a1      	cmp	r1, r4
200035c2:	d05b      	beq.n	2000367c <MSS_SYS_disable_puf_power_down+0xe8>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200035c4:	f248 0200 	movw	r2, #32768	; 0x8000
200035c8:	f2c4 0203 	movt	r2, #16387	; 0x4003
200035cc:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
200035d0:	f64f 0702 	movw	r7, #63490	; 0xf802
200035d4:	f2c0 0702 	movt	r7, #2
200035d8:	42be      	cmp	r6, r7
200035da:	d04d      	beq.n	20003678 <MSS_SYS_disable_puf_power_down+0xe4>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
200035dc:	f248 0300 	movw	r3, #32768	; 0x8000
200035e0:	f2c4 0303 	movt	r3, #16387	; 0x4003
200035e4:	f8d3 014c 	ldr.w	r0, [r3, #332]	; 0x14c
200035e8:	f64f 0c02 	movw	ip, #63490	; 0xf802
200035ec:	f2c0 0c03 	movt	ip, #3
200035f0:	4560      	cmp	r0, ip
200035f2:	d03f      	beq.n	20003674 <MSS_SYS_disable_puf_power_down+0xe0>
200035f4:	f64c 140c 	movw	r4, #51468	; 0xc90c
200035f8:	f2c2 0400 	movt	r4, #8192	; 0x2000
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
200035fc:	7d21      	ldrb	r1, [r4, #20]
200035fe:	f64c 150c 	movw	r5, #51468	; 0xc90c
20003602:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003606:	468c      	mov	ip, r1
20003608:	2900      	cmp	r1, #0
2000360a:	d1f7      	bne.n	200035fc <MSS_SYS_disable_puf_power_down+0x68>
    {
        ;
    }
    
    g_request_in_progress = 1u;
2000360c:	f04f 0e01 	mov.w	lr, #1
20003610:	f885 e014 	strb.w	lr, [r5, #20]
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x08u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003614:	2702      	movs	r7, #2
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
20003616:	f04f 0e1f 	mov.w	lr, #31
    tamper_control_req[1] = 0x08u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
2000361a:	f243 36a1 	movw	r6, #13217	; 0x33a1
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
2000361e:	f8a5 c016 	strh.w	ip, [r5, #22]
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x08u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003622:	460a      	mov	r2, r1
20003624:	f2c2 0600 	movt	r6, #8192	; 0x2000
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
20003628:	f88d e014 	strb.w	lr, [sp, #20]
    tamper_control_req[1] = 0x08u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
2000362c:	ad04      	add	r5, sp, #16
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x08u;
2000362e:	f04f 0e08 	mov.w	lr, #8

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003632:	4639      	mov	r1, r7
20003634:	a805      	add	r0, sp, #20
20003636:	4663      	mov	r3, ip
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x08u;
20003638:	f88d e015 	strb.w	lr, [sp, #21]

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
2000363c:	9500      	str	r5, [sp, #0]
2000363e:	9602      	str	r6, [sp, #8]
20003640:	9701      	str	r7, [sp, #4]
20003642:	f7ff fb53 	bl	20002cec <MSS_COMBLK_send_cmd>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20003646:	7d22      	ldrb	r2, [r4, #20]
20003648:	f64c 130c 	movw	r3, #51468	; 0xc90c
2000364c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003650:	2a00      	cmp	r2, #0
20003652:	d1f8      	bne.n	20003646 <MSS_SYS_disable_puf_power_down+0xb2>
    {
        ;
    }
    
    return g_last_response_length;
20003654:	f8b3 c016 	ldrh.w	ip, [r3, #22]
                        TAMPER_CONTROL_SERV_RESP_LENGTH,    /* response_size */
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
20003658:	f1bc 0f02 	cmp.w	ip, #2
2000365c:	d002      	beq.n	20003664 <MSS_SYS_disable_puf_power_down+0xd0>
2000365e:	20c8      	movs	r0, #200	; 0xc8
    {
        status = MSS_SYS_UNEXPECTED_ERROR;
    }
    
    return status;
}
20003660:	b007      	add	sp, #28
20003662:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
       (TAMPER_CONTROL_REQUEST_CMD == response[0]))
20003664:	f89d 3010 	ldrb.w	r3, [sp, #16]
20003668:	2b1f      	cmp	r3, #31
    {
        status = response[1];
2000366a:	bf08      	it	eq
2000366c:	f89d 0011 	ldrbeq.w	r0, [sp, #17]
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
       (TAMPER_CONTROL_REQUEST_CMD == response[0]))
20003670:	d1f5      	bne.n	2000365e <MSS_SYS_disable_puf_power_down+0xca>
20003672:	e7f5      	b.n	20003660 <MSS_SYS_disable_puf_power_down+0xcc>
     * Disable PUF power down is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
20003674:	be00      	bkpt	0x0000
20003676:	e7bd      	b.n	200035f4 <MSS_SYS_disable_puf_power_down+0x60>
    /*
     * Disable PUF power down is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003678:	be00      	bkpt	0x0000
2000367a:	e7af      	b.n	200035dc <MSS_SYS_disable_puf_power_down+0x48>
    
    /*
     * Disable PUF power down is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
2000367c:	be00      	bkpt	0x0000
2000367e:	e7a1      	b.n	200035c4 <MSS_SYS_disable_puf_power_down+0x30>
    uint16_t actual_response_length;
    
    /*
     * Disable PUF power down is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003680:	be00      	bkpt	0x0000
20003682:	e793      	b.n	200035ac <MSS_SYS_disable_puf_power_down+0x18>

20003684 <MSS_SYS_enable_puf_power_down>:
 */
uint8_t MSS_SYS_enable_puf_power_down
(
    void
)
{
20003684:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint16_t actual_response_length;
    
    /*
     * The Enable PUF power down service is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003686:	f248 0000 	movw	r0, #32768	; 0x8000
2000368a:	f2c4 0003 	movt	r0, #16387	; 0x4003
2000368e:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
20003692:	f64f 0302 	movw	r3, #63490	; 0xf802
20003696:	429a      	cmp	r2, r3
 */
uint8_t MSS_SYS_enable_puf_power_down
(
    void
)
{
20003698:	b087      	sub	sp, #28
    uint16_t actual_response_length;
    
    /*
     * The Enable PUF power down service is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
2000369a:	d069      	beq.n	20003770 <MSS_SYS_enable_puf_power_down+0xec>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
2000369c:	f248 0500 	movw	r5, #32768	; 0x8000
200036a0:	f2c4 0503 	movt	r5, #16387	; 0x4003
200036a4:	f8d5 114c 	ldr.w	r1, [r5, #332]	; 0x14c
200036a8:	f64f 0402 	movw	r4, #63490	; 0xf802
200036ac:	f2c0 0401 	movt	r4, #1
200036b0:	42a1      	cmp	r1, r4
200036b2:	d05b      	beq.n	2000376c <MSS_SYS_enable_puf_power_down+0xe8>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200036b4:	f248 0200 	movw	r2, #32768	; 0x8000
200036b8:	f2c4 0203 	movt	r2, #16387	; 0x4003
200036bc:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
200036c0:	f64f 0702 	movw	r7, #63490	; 0xf802
200036c4:	f2c0 0702 	movt	r7, #2
200036c8:	42be      	cmp	r6, r7
200036ca:	d04d      	beq.n	20003768 <MSS_SYS_enable_puf_power_down+0xe4>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
200036cc:	f248 0300 	movw	r3, #32768	; 0x8000
200036d0:	f2c4 0303 	movt	r3, #16387	; 0x4003
200036d4:	f8d3 014c 	ldr.w	r0, [r3, #332]	; 0x14c
200036d8:	f64f 0c02 	movw	ip, #63490	; 0xf802
200036dc:	f2c0 0c03 	movt	ip, #3
200036e0:	4560      	cmp	r0, ip
200036e2:	d03f      	beq.n	20003764 <MSS_SYS_enable_puf_power_down+0xe0>
200036e4:	f64c 140c 	movw	r4, #51468	; 0xc90c
200036e8:	f2c2 0400 	movt	r4, #8192	; 0x2000
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
200036ec:	7d21      	ldrb	r1, [r4, #20]
200036ee:	f64c 150c 	movw	r5, #51468	; 0xc90c
200036f2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200036f6:	468c      	mov	ip, r1
200036f8:	2900      	cmp	r1, #0
200036fa:	d1f7      	bne.n	200036ec <MSS_SYS_enable_puf_power_down+0x68>
    {
        ;
    }
    
    g_request_in_progress = 1u;
200036fc:	f04f 0e01 	mov.w	lr, #1
20003700:	f885 e014 	strb.w	lr, [r5, #20]
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x04u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003704:	2702      	movs	r7, #2
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
20003706:	f04f 0e1f 	mov.w	lr, #31
    tamper_control_req[1] = 0x04u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
2000370a:	f243 36a1 	movw	r6, #13217	; 0x33a1
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
2000370e:	f8a5 c016 	strh.w	ip, [r5, #22]
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x04u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003712:	460a      	mov	r2, r1
20003714:	f2c2 0600 	movt	r6, #8192	; 0x2000
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
20003718:	f88d e014 	strb.w	lr, [sp, #20]
    tamper_control_req[1] = 0x04u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
2000371c:	ad04      	add	r5, sp, #16
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x04u;
2000371e:	f04f 0e04 	mov.w	lr, #4

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003722:	4639      	mov	r1, r7
20003724:	a805      	add	r0, sp, #20
20003726:	4663      	mov	r3, ip
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x04u;
20003728:	f88d e015 	strb.w	lr, [sp, #21]

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
2000372c:	9500      	str	r5, [sp, #0]
2000372e:	9602      	str	r6, [sp, #8]
20003730:	9701      	str	r7, [sp, #4]
20003732:	f7ff fadb 	bl	20002cec <MSS_COMBLK_send_cmd>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20003736:	7d22      	ldrb	r2, [r4, #20]
20003738:	f64c 130c 	movw	r3, #51468	; 0xc90c
2000373c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003740:	2a00      	cmp	r2, #0
20003742:	d1f8      	bne.n	20003736 <MSS_SYS_enable_puf_power_down+0xb2>
    {
        ;
    }
    
    return g_last_response_length;
20003744:	f8b3 c016 	ldrh.w	ip, [r3, #22]
                        TAMPER_CONTROL_SERV_RESP_LENGTH,    /* response_size */
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
20003748:	f1bc 0f02 	cmp.w	ip, #2
2000374c:	d002      	beq.n	20003754 <MSS_SYS_enable_puf_power_down+0xd0>
2000374e:	20c8      	movs	r0, #200	; 0xc8
    {
        status = MSS_SYS_UNEXPECTED_ERROR;
    }
    
    return status;
}
20003750:	b007      	add	sp, #28
20003752:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
       (TAMPER_CONTROL_REQUEST_CMD == response[0]))
20003754:	f89d 3010 	ldrb.w	r3, [sp, #16]
20003758:	2b1f      	cmp	r3, #31
    {
        status = response[1];
2000375a:	bf08      	it	eq
2000375c:	f89d 0011 	ldrbeq.w	r0, [sp, #17]
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
       (TAMPER_CONTROL_REQUEST_CMD == response[0]))
20003760:	d1f5      	bne.n	2000374e <MSS_SYS_enable_puf_power_down+0xca>
20003762:	e7f5      	b.n	20003750 <MSS_SYS_enable_puf_power_down+0xcc>
     * The Enable PUF power down service is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
20003764:	be00      	bkpt	0x0000
20003766:	e7bd      	b.n	200036e4 <MSS_SYS_enable_puf_power_down+0x60>
    /*
     * The Enable PUF power down service is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003768:	be00      	bkpt	0x0000
2000376a:	e7af      	b.n	200036cc <MSS_SYS_enable_puf_power_down+0x48>
    
    /*
     * The Enable PUF power down service is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
2000376c:	be00      	bkpt	0x0000
2000376e:	e7a1      	b.n	200036b4 <MSS_SYS_enable_puf_power_down+0x30>
    uint16_t actual_response_length;
    
    /*
     * The Enable PUF power down service is available only on G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003770:	be00      	bkpt	0x0000
20003772:	e793      	b.n	2000369c <MSS_SYS_enable_puf_power_down+0x18>

20003774 <MSS_SYS_stop_clock_monitor>:
 */
uint8_t MSS_SYS_stop_clock_monitor
(
    void
)
{
20003774:	b5f0      	push	{r4, r5, r6, r7, lr}
    
    /*
     * The Stop clock monitoring tamper Control service is available only on 
     * G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003776:	f248 0000 	movw	r0, #32768	; 0x8000
2000377a:	f2c4 0003 	movt	r0, #16387	; 0x4003
2000377e:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
20003782:	f64f 0302 	movw	r3, #63490	; 0xf802
20003786:	429a      	cmp	r2, r3
 */
uint8_t MSS_SYS_stop_clock_monitor
(
    void
)
{
20003788:	b087      	sub	sp, #28
    
    /*
     * The Stop clock monitoring tamper Control service is available only on 
     * G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
2000378a:	d067      	beq.n	2000385c <MSS_SYS_stop_clock_monitor+0xe8>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
2000378c:	f248 0500 	movw	r5, #32768	; 0x8000
20003790:	f2c4 0503 	movt	r5, #16387	; 0x4003
20003794:	f8d5 114c 	ldr.w	r1, [r5, #332]	; 0x14c
20003798:	f64f 0402 	movw	r4, #63490	; 0xf802
2000379c:	f2c0 0401 	movt	r4, #1
200037a0:	42a1      	cmp	r1, r4
200037a2:	d059      	beq.n	20003858 <MSS_SYS_stop_clock_monitor+0xe4>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200037a4:	f248 0200 	movw	r2, #32768	; 0x8000
200037a8:	f2c4 0203 	movt	r2, #16387	; 0x4003
200037ac:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
200037b0:	f64f 0702 	movw	r7, #63490	; 0xf802
200037b4:	f2c0 0702 	movt	r7, #2
200037b8:	42be      	cmp	r6, r7
200037ba:	d04b      	beq.n	20003854 <MSS_SYS_stop_clock_monitor+0xe0>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
200037bc:	f248 0300 	movw	r3, #32768	; 0x8000
200037c0:	f2c4 0303 	movt	r3, #16387	; 0x4003
200037c4:	f8d3 014c 	ldr.w	r0, [r3, #332]	; 0x14c
200037c8:	f64f 0c02 	movw	ip, #63490	; 0xf802
200037cc:	f2c0 0c03 	movt	ip, #3
200037d0:	4560      	cmp	r0, ip
200037d2:	d03d      	beq.n	20003850 <MSS_SYS_stop_clock_monitor+0xdc>
200037d4:	f64c 140c 	movw	r4, #51468	; 0xc90c
200037d8:	f2c2 0400 	movt	r4, #8192	; 0x2000
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
200037dc:	7d21      	ldrb	r1, [r4, #20]
200037de:	f64c 150c 	movw	r5, #51468	; 0xc90c
200037e2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200037e6:	468c      	mov	ip, r1
200037e8:	2900      	cmp	r1, #0
200037ea:	d1f7      	bne.n	200037dc <MSS_SYS_stop_clock_monitor+0x68>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x02u;
200037ec:	2602      	movs	r6, #2
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
200037ee:	f04f 0e01 	mov.w	lr, #1
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x02u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
200037f2:	f243 37a1 	movw	r7, #13217	; 0x33a1
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
200037f6:	f885 e014 	strb.w	lr, [r5, #20]
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x02u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
200037fa:	460a      	mov	r2, r1
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
200037fc:	f8a5 c016 	strh.w	ip, [r5, #22]
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x02u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003800:	f2c2 0700 	movt	r7, #8192	; 0x2000
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
20003804:	f04f 0e1f 	mov.w	lr, #31
    tamper_control_req[1] = 0x02u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003808:	ad04      	add	r5, sp, #16
2000380a:	4631      	mov	r1, r6
2000380c:	a805      	add	r0, sp, #20
2000380e:	4663      	mov	r3, ip
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
20003810:	f88d e014 	strb.w	lr, [sp, #20]
    tamper_control_req[1] = 0x02u;

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003814:	9500      	str	r5, [sp, #0]
20003816:	9702      	str	r7, [sp, #8]
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x02u;
20003818:	f88d 6015 	strb.w	r6, [sp, #21]

    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
2000381c:	9601      	str	r6, [sp, #4]
2000381e:	f7ff fa65 	bl	20002cec <MSS_COMBLK_send_cmd>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20003822:	7d22      	ldrb	r2, [r4, #20]
20003824:	f64c 130c 	movw	r3, #51468	; 0xc90c
20003828:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000382c:	2a00      	cmp	r2, #0
2000382e:	d1f8      	bne.n	20003822 <MSS_SYS_stop_clock_monitor+0xae>
    {
        ;
    }
    
    return g_last_response_length;
20003830:	f8b3 c016 	ldrh.w	ip, [r3, #22]
                        TAMPER_CONTROL_SERV_RESP_LENGTH,    /* response_size */
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
20003834:	f1bc 0f02 	cmp.w	ip, #2
20003838:	d002      	beq.n	20003840 <MSS_SYS_stop_clock_monitor+0xcc>
2000383a:	20c8      	movs	r0, #200	; 0xc8
    {
        status = MSS_SYS_UNEXPECTED_ERROR;
    }
    
    return status;
}
2000383c:	b007      	add	sp, #28
2000383e:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
       (TAMPER_CONTROL_REQUEST_CMD == response[0]))
20003840:	f89d 3010 	ldrb.w	r3, [sp, #16]
20003844:	2b1f      	cmp	r3, #31
    {
        status = response[1];
20003846:	bf08      	it	eq
20003848:	f89d 0011 	ldrbeq.w	r0, [sp, #17]
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
       (TAMPER_CONTROL_REQUEST_CMD == response[0]))
2000384c:	d1f5      	bne.n	2000383a <MSS_SYS_stop_clock_monitor+0xc6>
2000384e:	e7f5      	b.n	2000383c <MSS_SYS_stop_clock_monitor+0xc8>
     * G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
20003850:	be00      	bkpt	0x0000
20003852:	e7bf      	b.n	200037d4 <MSS_SYS_stop_clock_monitor+0x60>
     * The Stop clock monitoring tamper Control service is available only on 
     * G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003854:	be00      	bkpt	0x0000
20003856:	e7b1      	b.n	200037bc <MSS_SYS_stop_clock_monitor+0x48>
    /*
     * The Stop clock monitoring tamper Control service is available only on 
     * G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20003858:	be00      	bkpt	0x0000
2000385a:	e7a3      	b.n	200037a4 <MSS_SYS_stop_clock_monitor+0x30>
    
    /*
     * The Stop clock monitoring tamper Control service is available only on 
     * G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
2000385c:	be00      	bkpt	0x0000
2000385e:	e795      	b.n	2000378c <MSS_SYS_stop_clock_monitor+0x18>

20003860 <MSS_SYS_start_clock_monitor>:
 */
uint8_t MSS_SYS_start_clock_monitor
(
    void
)
{
20003860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    
    /*
     * The Start clock monitoring tamper Control service is available only on 
     * G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003864:	f248 0000 	movw	r0, #32768	; 0x8000
20003868:	f2c4 0003 	movt	r0, #16387	; 0x4003
2000386c:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
20003870:	f64f 0302 	movw	r3, #63490	; 0xf802
20003874:	429a      	cmp	r2, r3
 */
uint8_t MSS_SYS_start_clock_monitor
(
    void
)
{
20003876:	b086      	sub	sp, #24
    
    /*
     * The Start clock monitoring tamper Control service is available only on 
     * G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003878:	d06a      	beq.n	20003950 <MSS_SYS_start_clock_monitor+0xf0>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
2000387a:	f248 0500 	movw	r5, #32768	; 0x8000
2000387e:	f2c4 0503 	movt	r5, #16387	; 0x4003
20003882:	f8d5 114c 	ldr.w	r1, [r5, #332]	; 0x14c
20003886:	f64f 0402 	movw	r4, #63490	; 0xf802
2000388a:	f2c0 0401 	movt	r4, #1
2000388e:	42a1      	cmp	r1, r4
20003890:	d05c      	beq.n	2000394c <MSS_SYS_start_clock_monitor+0xec>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003892:	f248 0200 	movw	r2, #32768	; 0x8000
20003896:	f2c4 0203 	movt	r2, #16387	; 0x4003
2000389a:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
2000389e:	f64f 0702 	movw	r7, #63490	; 0xf802
200038a2:	f2c0 0702 	movt	r7, #2
200038a6:	42be      	cmp	r6, r7
200038a8:	d04e      	beq.n	20003948 <MSS_SYS_start_clock_monitor+0xe8>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
200038aa:	f248 0300 	movw	r3, #32768	; 0x8000
200038ae:	f2c4 0303 	movt	r3, #16387	; 0x4003
200038b2:	f8d3 014c 	ldr.w	r0, [r3, #332]	; 0x14c
200038b6:	f64f 0802 	movw	r8, #63490	; 0xf802
200038ba:	f2c0 0803 	movt	r8, #3
200038be:	4540      	cmp	r0, r8
200038c0:	d040      	beq.n	20003944 <MSS_SYS_start_clock_monitor+0xe4>
200038c2:	f64c 140c 	movw	r4, #51468	; 0xc90c
200038c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
200038ca:	7d21      	ldrb	r1, [r4, #20]
200038cc:	f64c 150c 	movw	r5, #51468	; 0xc90c
200038d0:	f2c2 0500 	movt	r5, #8192	; 0x2000
200038d4:	468c      	mov	ip, r1
200038d6:	2900      	cmp	r1, #0
200038d8:	d1f7      	bne.n	200038ca <MSS_SYS_start_clock_monitor+0x6a>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
200038da:	f04f 0e1f 	mov.w	lr, #31
    tamper_control_req[1] = 0x01u;
    
    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
200038de:	f243 36a1 	movw	r6, #13217	; 0x33a1
200038e2:	2702      	movs	r7, #2
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
200038e4:	f04f 0801 	mov.w	r8, #1
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x01u;
    
    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
200038e8:	f2c2 0600 	movt	r6, #8192	; 0x2000
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
200038ec:	f88d e014 	strb.w	lr, [sp, #20]
    tamper_control_req[1] = 0x01u;
    
    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
200038f0:	f10d 0e10 	add.w	lr, sp, #16
200038f4:	f8cd e000 	str.w	lr, [sp]
200038f8:	9602      	str	r6, [sp, #8]
200038fa:	460a      	mov	r2, r1
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
200038fc:	f885 8014 	strb.w	r8, [r5, #20]
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x01u;
    
    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003900:	4639      	mov	r1, r7
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
20003902:	f8a5 c016 	strh.w	ip, [r5, #22]
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x01u;
    
    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
20003906:	a805      	add	r0, sp, #20
20003908:	4663      	mov	r3, ip
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    tamper_control_req[0] = TAMPER_CONTROL_REQUEST_CMD;
    tamper_control_req[1] = 0x01u;
2000390a:	f88d 8015 	strb.w	r8, [sp, #21]
    
    MSS_COMBLK_send_cmd(tamper_control_req,                 /* p_cmd */
2000390e:	9701      	str	r7, [sp, #4]
20003910:	f7ff f9ec 	bl	20002cec <MSS_COMBLK_send_cmd>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20003914:	7d22      	ldrb	r2, [r4, #20]
20003916:	f64c 130c 	movw	r3, #51468	; 0xc90c
2000391a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000391e:	2a00      	cmp	r2, #0
20003920:	d1f8      	bne.n	20003914 <MSS_SYS_start_clock_monitor+0xb4>
    {
        ;
    }
    
    return g_last_response_length;
20003922:	f8b3 c016 	ldrh.w	ip, [r3, #22]
                        TAMPER_CONTROL_SERV_RESP_LENGTH,    /* response_size */
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
20003926:	f1bc 0f02 	cmp.w	ip, #2
2000392a:	d003      	beq.n	20003934 <MSS_SYS_start_clock_monitor+0xd4>
2000392c:	20c8      	movs	r0, #200	; 0xc8
    {
        status = MSS_SYS_UNEXPECTED_ERROR;
    }
    
    return status;
}
2000392e:	b006      	add	sp, #24
20003930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
       (TAMPER_CONTROL_REQUEST_CMD == response[0]))
20003934:	f89d 3010 	ldrb.w	r3, [sp, #16]
20003938:	2b1f      	cmp	r3, #31
    {
        status = response[1];
2000393a:	bf08      	it	eq
2000393c:	f89d 0011 	ldrbeq.w	r0, [sp, #17]
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((TAMPER_CONTROL_SERV_RESP_LENGTH == actual_response_length) &&
       (TAMPER_CONTROL_REQUEST_CMD == response[0]))
20003940:	d1f4      	bne.n	2000392c <MSS_SYS_start_clock_monitor+0xcc>
20003942:	e7f4      	b.n	2000392e <MSS_SYS_start_clock_monitor+0xce>
     * G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
20003944:	be00      	bkpt	0x0000
20003946:	e7bc      	b.n	200038c2 <MSS_SYS_start_clock_monitor+0x62>
     * The Start clock monitoring tamper Control service is available only on 
     * G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003948:	be00      	bkpt	0x0000
2000394a:	e7ae      	b.n	200038aa <MSS_SYS_start_clock_monitor+0x4a>
    /*
     * The Start clock monitoring tamper Control service is available only on 
     * G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
2000394c:	be00      	bkpt	0x0000
2000394e:	e7a0      	b.n	20003892 <MSS_SYS_start_clock_monitor+0x32>
    
    /*
     * The Start clock monitoring tamper Control service is available only on 
     * G4X device.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003950:	be00      	bkpt	0x0000
20003952:	e792      	b.n	2000387a <MSS_SYS_start_clock_monitor+0x1a>

20003954 <MSS_SYS_check_digest>:
 */
uint8_t MSS_SYS_check_digest
(
    uint8_t options
)
{
20003954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint8_t response[DIGEST_CHECK_SERV_RESP_LENGTH];
    
    /*
     * The Digest Check system service is not available on M2S050 rev A, rev B and rev C.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003958:	f248 0100 	movw	r1, #32768	; 0x8000
2000395c:	f2c4 0103 	movt	r1, #16387	; 0x4003
20003960:	f8d1 314c 	ldr.w	r3, [r1, #332]	; 0x14c
20003964:	f64f 0202 	movw	r2, #63490	; 0xf802
20003968:	4293      	cmp	r3, r2
 */
uint8_t MSS_SYS_check_digest
(
    uint8_t options
)
{
2000396a:	b086      	sub	sp, #24
2000396c:	4686      	mov	lr, r0
    uint8_t response[DIGEST_CHECK_SERV_RESP_LENGTH];
    
    /*
     * The Digest Check system service is not available on M2S050 rev A, rev B and rev C.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
2000396e:	d06a      	beq.n	20003a46 <MSS_SYS_check_digest+0xf2>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20003970:	f248 0500 	movw	r5, #32768	; 0x8000
20003974:	f2c4 0503 	movt	r5, #16387	; 0x4003
20003978:	f8d5 014c 	ldr.w	r0, [r5, #332]	; 0x14c
2000397c:	f64f 0402 	movw	r4, #63490	; 0xf802
20003980:	f2c0 0401 	movt	r4, #1
20003984:	42a0      	cmp	r0, r4
20003986:	d05c      	beq.n	20003a42 <MSS_SYS_check_digest+0xee>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003988:	f248 0200 	movw	r2, #32768	; 0x8000
2000398c:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003990:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
20003994:	f64f 0702 	movw	r7, #63490	; 0xf802
20003998:	f2c0 0702 	movt	r7, #2
2000399c:	42be      	cmp	r6, r7
2000399e:	d04e      	beq.n	20003a3e <MSS_SYS_check_digest+0xea>
    
    /* 
     * Private ENVM factory digest and user digest is available only on G4X 
     * devices
     */
    if((options & 0x30u) != 0x00)
200039a0:	f01e 0f30 	tst.w	lr, #48	; 0x30
200039a4:	d00b      	beq.n	200039be <MSS_SYS_check_digest+0x6a>
    {
        ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200039a6:	f248 0300 	movw	r3, #32768	; 0x8000
200039aa:	f2c4 0303 	movt	r3, #16387	; 0x4003
200039ae:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
200039b2:	f64f 0802 	movw	r8, #63490	; 0xf802
200039b6:	f2c0 0802 	movt	r8, #2
200039ba:	4541      	cmp	r1, r8
200039bc:	d045      	beq.n	20003a4a <MSS_SYS_check_digest+0xf6>
200039be:	f64c 140c 	movw	r4, #51468	; 0xc90c
200039c2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
200039c6:	7d20      	ldrb	r0, [r4, #20]
200039c8:	f64c 150c 	movw	r5, #51468	; 0xc90c
200039cc:	f2c2 0500 	movt	r5, #8192	; 0x2000
200039d0:	4684      	mov	ip, r0
200039d2:	2800      	cmp	r0, #0
200039d4:	d1f7      	bne.n	200039c6 <MSS_SYS_check_digest+0x72>
    signal_request_start();
    
    digest_check_req[0] = DIGEST_CHECK_REQUEST_CMD;
    digest_check_req[1] = options;

    MSS_COMBLK_send_cmd(digest_check_req,               /* p_cmd */
200039d6:	2702      	movs	r7, #2
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
200039d8:	f04f 0801 	mov.w	r8, #1
    signal_request_start();
    
    digest_check_req[0] = DIGEST_CHECK_REQUEST_CMD;
    digest_check_req[1] = options;

    MSS_COMBLK_send_cmd(digest_check_req,               /* p_cmd */
200039dc:	f243 36a1 	movw	r6, #13217	; 0x33a1
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
200039e0:	f885 8014 	strb.w	r8, [r5, #20]
    signal_request_start();
    
    digest_check_req[0] = DIGEST_CHECK_REQUEST_CMD;
    digest_check_req[1] = options;

    MSS_COMBLK_send_cmd(digest_check_req,               /* p_cmd */
200039e4:	4602      	mov	r2, r0
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
200039e6:	f8a5 c016 	strh.w	ip, [r5, #22]
    signal_request_start();
    
    digest_check_req[0] = DIGEST_CHECK_REQUEST_CMD;
    digest_check_req[1] = options;

    MSS_COMBLK_send_cmd(digest_check_req,               /* p_cmd */
200039ea:	f2c2 0600 	movt	r6, #8192	; 0x2000
        ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    }
    
    signal_request_start();
    
    digest_check_req[0] = DIGEST_CHECK_REQUEST_CMD;
200039ee:	f04f 0817 	mov.w	r8, #23
    digest_check_req[1] = options;

    MSS_COMBLK_send_cmd(digest_check_req,               /* p_cmd */
200039f2:	ad04      	add	r5, sp, #16
200039f4:	4639      	mov	r1, r7
200039f6:	a805      	add	r0, sp, #20
200039f8:	4663      	mov	r3, ip
        ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    }
    
    signal_request_start();
    
    digest_check_req[0] = DIGEST_CHECK_REQUEST_CMD;
200039fa:	f88d 8014 	strb.w	r8, [sp, #20]
    digest_check_req[1] = options;
200039fe:	f88d e015 	strb.w	lr, [sp, #21]

    MSS_COMBLK_send_cmd(digest_check_req,               /* p_cmd */
20003a02:	9500      	str	r5, [sp, #0]
20003a04:	9602      	str	r6, [sp, #8]
20003a06:	9701      	str	r7, [sp, #4]
20003a08:	f7ff f970 	bl	20002cec <MSS_COMBLK_send_cmd>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20003a0c:	7d22      	ldrb	r2, [r4, #20]
20003a0e:	f64c 130c 	movw	r3, #51468	; 0xc90c
20003a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a16:	2a00      	cmp	r2, #0
20003a18:	d1f8      	bne.n	20003a0c <MSS_SYS_check_digest+0xb8>
    {
        ;
    }
    
    return g_last_response_length;
20003a1a:	f8b3 c016 	ldrh.w	ip, [r3, #22]
                        DIGEST_CHECK_SERV_RESP_LENGTH,  /* response_size */
                        request_completion_handler);    /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((DIGEST_CHECK_SERV_RESP_LENGTH == actual_response_length) &&
20003a1e:	f1bc 0f02 	cmp.w	ip, #2
20003a22:	d003      	beq.n	20003a2c <MSS_SYS_check_digest+0xd8>
20003a24:	20c8      	movs	r0, #200	; 0xc8
    {
        status = MSS_SYS_UNEXPECTED_ERROR;
    }
    
    return status;
}
20003a26:	b006      	add	sp, #24
20003a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                        request_completion_handler);    /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((DIGEST_CHECK_SERV_RESP_LENGTH == actual_response_length) &&
       (DIGEST_CHECK_REQUEST_CMD == response[0]))
20003a2c:	f89d e010 	ldrb.w	lr, [sp, #16]
20003a30:	f1be 0f17 	cmp.w	lr, #23
    {
        status = response[1];
20003a34:	bf08      	it	eq
20003a36:	f89d 0011 	ldrbeq.w	r0, [sp, #17]
                        request_completion_handler);    /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((DIGEST_CHECK_SERV_RESP_LENGTH == actual_response_length) &&
       (DIGEST_CHECK_REQUEST_CMD == response[0]))
20003a3a:	d1f3      	bne.n	20003a24 <MSS_SYS_check_digest+0xd0>
20003a3c:	e7f3      	b.n	20003a26 <MSS_SYS_check_digest+0xd2>
    /*
     * The Digest Check system service is not available on M2S050 rev A, rev B and rev C.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003a3e:	be00      	bkpt	0x0000
20003a40:	e7ae      	b.n	200039a0 <MSS_SYS_check_digest+0x4c>
    
    /*
     * The Digest Check system service is not available on M2S050 rev A, rev B and rev C.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20003a42:	be00      	bkpt	0x0000
20003a44:	e7a0      	b.n	20003988 <MSS_SYS_check_digest+0x34>
    uint8_t response[DIGEST_CHECK_SERV_RESP_LENGTH];
    
    /*
     * The Digest Check system service is not available on M2S050 rev A, rev B and rev C.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003a46:	be00      	bkpt	0x0000
20003a48:	e792      	b.n	20003970 <MSS_SYS_check_digest+0x1c>
     * Private ENVM factory digest and user digest is available only on G4X 
     * devices
     */
    if((options & 0x30u) != 0x00)
    {
        ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003a4a:	be00      	bkpt	0x0000
20003a4c:	e7b7      	b.n	200039be <MSS_SYS_check_digest+0x6a>
20003a4e:	bf00      	nop

20003a50 <MSS_SYS_initiate_iap>:
    /*
     * Keep a copy of the initial eNVM configuration used before IAP was
     * initiated. The eNVM configuration will be restored, as part of the IAP
     * completion handler, when IAP completes.
     */
    g_initial_envm_cr = SYSREG->ENVM_CR;
20003a50:	f248 0300 	movw	r3, #32768	; 0x8000
20003a54:	f2c4 0303 	movt	r3, #16387	; 0x4003
20003a58:	68da      	ldr	r2, [r3, #12]
uint8_t MSS_SYS_initiate_iap
(
    uint8_t mode,
    uint32_t bitstream_spi_addr
)
{
20003a5a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    /*
     * Keep a copy of the initial eNVM configuration used before IAP was
     * initiated. The eNVM configuration will be restored, as part of the IAP
     * completion handler, when IAP completes.
     */
    g_initial_envm_cr = SYSREG->ENVM_CR;
20003a5e:	f24c 15a8 	movw	r5, #49576	; 0xc1a8
20003a62:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003a66:	602a      	str	r2, [r5, #0]

    /* Store the MSS DDR FACC 2 register value so that its can be restored back 
     * when the IAP operation is completed.asynchronous_event_handler. */
    g_initial_mssddr_facc2_cr = SYSREG->MSSDDR_FACC2_CR;
20003a68:	f8d3 709c 	ldr.w	r7, [r3, #156]	; 0x9c
20003a6c:	f64c 140c 	movw	r4, #51468	; 0xc90c
20003a70:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003a74:	60e7      	str	r7, [r4, #12]
    
    /*
     * Keep track of the clocks configuration before issuing IAP command so
     * that it can be restored on completion of IAP service.
     */
    g_initial_mssddr_facc1_cr = SYSREG->MSSDDR_FACC1_CR;
20003a76:	f8d3 6098 	ldr.w	r6, [r3, #152]	; 0x98
    
    /*
     * Set the eNVM's frequency range to its maximum. This is required to ensure
     * successful eNVM programming on all devices.
     */
    SYSREG->ENVM_CR = (g_initial_envm_cr & ~NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
20003a7a:	f442 57ff 	orr.w	r7, r2, #8160	; 0x1fe0
    
    /*
     * Keep track of the clocks configuration before issuing IAP command so
     * that it can be restored on completion of IAP service.
     */
    g_initial_mssddr_facc1_cr = SYSREG->MSSDDR_FACC1_CR;
20003a7e:	60a6      	str	r6, [r4, #8]
    
    /*
     * Set the eNVM's frequency range to its maximum. This is required to ensure
     * successful eNVM programming on all devices.
     */
    SYSREG->ENVM_CR = (g_initial_envm_cr & ~NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
20003a80:	60df      	str	r7, [r3, #12]

    /* Select output of MUX 0, MUX 1 and MUX 2 during standby */
    SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR & ((uint32_t)(FACC_STANDBY_SEL << FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK);
20003a82:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
20003a86:	2200      	movs	r2, #0
20003a88:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    
    /* Enable the signal for the 50 MHz RC oscillator */
    SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_25_50MHZ_EN << MSS_25_50MHZ_EN_SHIFT) & MSS_25_50MHZ_EN_MASK);
20003a8c:	f8d3 709c 	ldr.w	r7, [r3, #156]	; 0x9c
uint8_t MSS_SYS_initiate_iap
(
    uint8_t mode,
    uint32_t bitstream_spi_addr
)
{
20003a90:	4680      	mov	r8, r0

    /* Select output of MUX 0, MUX 1 and MUX 2 during standby */
    SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR & ((uint32_t)(FACC_STANDBY_SEL << FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK);
    
    /* Enable the signal for the 50 MHz RC oscillator */
    SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_25_50MHZ_EN << MSS_25_50MHZ_EN_SHIFT) & MSS_25_50MHZ_EN_MASK);
20003a92:	f447 7600 	orr.w	r6, r7, #512	; 0x200
20003a96:	f8c3 609c 	str.w	r6, [r3, #156]	; 0x9c
    
    /* Enable the signal for the 1 MHz RC oscillator */
    SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_1MHZ_EN << MSS_1MHZ_EN_SHIFT) & MSS_1MHZ_EN_MASK);
20003a9a:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
uint8_t MSS_SYS_initiate_iap
(
    uint8_t mode,
    uint32_t bitstream_spi_addr
)
{
20003a9e:	b08b      	sub	sp, #44	; 0x2c
    
    /* Enable the signal for the 50 MHz RC oscillator */
    SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_25_50MHZ_EN << MSS_25_50MHZ_EN_SHIFT) & MSS_25_50MHZ_EN_MASK);
    
    /* Enable the signal for the 1 MHz RC oscillator */
    SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_1MHZ_EN << MSS_1MHZ_EN_SHIFT) & MSS_1MHZ_EN_MASK);
20003aa0:	f440 6280 	orr.w	r2, r0, #1024	; 0x400
uint8_t MSS_SYS_initiate_iap
(
    uint8_t mode,
    uint32_t bitstream_spi_addr
)
{
20003aa4:	468e      	mov	lr, r1
    
    /* Enable the signal for the 50 MHz RC oscillator */
    SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_25_50MHZ_EN << MSS_25_50MHZ_EN_SHIFT) & MSS_25_50MHZ_EN_MASK);
    
    /* Enable the signal for the 1 MHz RC oscillator */
    SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_1MHZ_EN << MSS_1MHZ_EN_SHIFT) & MSS_1MHZ_EN_MASK);
20003aa6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
20003aaa:	7d21      	ldrb	r1, [r4, #20]
20003aac:	f64c 160c 	movw	r6, #51468	; 0xc90c
20003ab0:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003ab4:	468c      	mov	ip, r1
20003ab6:	2900      	cmp	r1, #0
20003ab8:	d1f7      	bne.n	20003aaa <MSS_SYS_initiate_iap+0x5a>
    iap_prog_req[1] = mode;

    iap_prog_req[2] = (uint8_t)(bitstream_spi_addr);
    iap_prog_req[3] = (uint8_t)(bitstream_spi_addr >> 8u);
    iap_prog_req[4] = (uint8_t)(bitstream_spi_addr >> 16u);
    iap_prog_req[5] = (uint8_t)(bitstream_spi_addr >> 24u);
20003aba:	ea4f 631e 	mov.w	r3, lr, lsr #24
20003abe:	9305      	str	r3, [sp, #20]
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
20003ac0:	f04f 0a01 	mov.w	sl, #1
20003ac4:	f886 a014 	strb.w	sl, [r6, #20]
    iap_prog_req[4] = (uint8_t)(bitstream_spi_addr >> 16u);
    iap_prog_req[5] = (uint8_t)(bitstream_spi_addr >> 24u);

    signal_request_start();
    
    MSS_COMBLK_send_cmd(iap_prog_req,                   /* p_cmd */
20003ac8:	f243 37a1 	movw	r7, #13217	; 0x33a1
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
20003acc:	f8a6 c016 	strh.w	ip, [r6, #22]
    iap_prog_req[4] = (uint8_t)(bitstream_spi_addr >> 16u);
    iap_prog_req[5] = (uint8_t)(bitstream_spi_addr >> 24u);

    signal_request_start();
    
    MSS_COMBLK_send_cmd(iap_prog_req,                   /* p_cmd */
20003ad0:	4663      	mov	r3, ip
20003ad2:	ae09      	add	r6, sp, #36	; 0x24
    iap_prog_req[1] = mode;

    iap_prog_req[2] = (uint8_t)(bitstream_spi_addr);
    iap_prog_req[3] = (uint8_t)(bitstream_spi_addr >> 8u);
    iap_prog_req[4] = (uint8_t)(bitstream_spi_addr >> 16u);
    iap_prog_req[5] = (uint8_t)(bitstream_spi_addr >> 24u);
20003ad4:	f8dd c014 	ldr.w	ip, [sp, #20]

    signal_request_start();
    
    MSS_COMBLK_send_cmd(iap_prog_req,                   /* p_cmd */
20003ad8:	460a      	mov	r2, r1
20003ada:	f2c2 0700 	movt	r7, #8192	; 0x2000
     */
    iap_prog_req[0] = IAP_PROGRAMMING_REQUEST_CMD;
    iap_prog_req[1] = mode;

    iap_prog_req[2] = (uint8_t)(bitstream_spi_addr);
    iap_prog_req[3] = (uint8_t)(bitstream_spi_addr >> 8u);
20003ade:	ea4f 291e 	mov.w	r9, lr, lsr #8
    iap_prog_req[4] = (uint8_t)(bitstream_spi_addr >> 16u);
20003ae2:	ea4f 4b1e 	mov.w	fp, lr, lsr #16
    
    /*
     * There is no response for Program mode because the Cortex-M3 will
     * get reset on completion of the system service.
     */
    iap_prog_req[0] = IAP_PROGRAMMING_REQUEST_CMD;
20003ae6:	f04f 0a14 	mov.w	sl, #20
    iap_prog_req[4] = (uint8_t)(bitstream_spi_addr >> 16u);
    iap_prog_req[5] = (uint8_t)(bitstream_spi_addr >> 24u);

    signal_request_start();
    
    MSS_COMBLK_send_cmd(iap_prog_req,                   /* p_cmd */
20003aea:	9600      	str	r6, [sp, #0]
20003aec:	a807      	add	r0, sp, #28
20003aee:	2602      	movs	r6, #2
20003af0:	2106      	movs	r1, #6
    
    /*
     * There is no response for Program mode because the Cortex-M3 will
     * get reset on completion of the system service.
     */
    iap_prog_req[0] = IAP_PROGRAMMING_REQUEST_CMD;
20003af2:	f88d a01c 	strb.w	sl, [sp, #28]
    iap_prog_req[1] = mode;
20003af6:	f88d 801d 	strb.w	r8, [sp, #29]

    iap_prog_req[2] = (uint8_t)(bitstream_spi_addr);
    iap_prog_req[3] = (uint8_t)(bitstream_spi_addr >> 8u);
20003afa:	f88d 901f 	strb.w	r9, [sp, #31]
    iap_prog_req[4] = (uint8_t)(bitstream_spi_addr >> 16u);
20003afe:	f88d b020 	strb.w	fp, [sp, #32]
    iap_prog_req[5] = (uint8_t)(bitstream_spi_addr >> 24u);
20003b02:	f88d c021 	strb.w	ip, [sp, #33]	; 0x21

    signal_request_start();
    
    MSS_COMBLK_send_cmd(iap_prog_req,                   /* p_cmd */
20003b06:	9601      	str	r6, [sp, #4]
20003b08:	9702      	str	r7, [sp, #8]
     * get reset on completion of the system service.
     */
    iap_prog_req[0] = IAP_PROGRAMMING_REQUEST_CMD;
    iap_prog_req[1] = mode;

    iap_prog_req[2] = (uint8_t)(bitstream_spi_addr);
20003b0a:	f88d e01e 	strb.w	lr, [sp, #30]
    iap_prog_req[4] = (uint8_t)(bitstream_spi_addr >> 16u);
    iap_prog_req[5] = (uint8_t)(bitstream_spi_addr >> 24u);

    signal_request_start();
    
    MSS_COMBLK_send_cmd(iap_prog_req,                   /* p_cmd */
20003b0e:	f7ff f8ed 	bl	20002cec <MSS_COMBLK_send_cmd>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20003b12:	7d22      	ldrb	r2, [r4, #20]
20003b14:	f64c 130c 	movw	r3, #51468	; 0xc90c
20003b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b1c:	2a00      	cmp	r2, #0
20003b1e:	d1f8      	bne.n	20003b12 <MSS_SYS_initiate_iap+0xc2>
    {
        ;
    }
    
    return g_last_response_length;
20003b20:	f8b3 e016 	ldrh.w	lr, [r3, #22]
    /*
     * Handle case where service is not implemented/enabled in the device.
     */
    actual_response_length = wait_for_request_completion();
    
    if((IAP_PROG_SERV_RESP_LENGTH == actual_response_length) &&
20003b24:	f1be 0f02 	cmp.w	lr, #2
20003b28:	d00f      	beq.n	20003b4a <MSS_SYS_initiate_iap+0xfa>
20003b2a:	20c8      	movs	r0, #200	; 0xc8
    {
        status = MSS_SYS_UNEXPECTED_ERROR;
    }
    
    /* Restore back to original value. */
    SYSREG->ENVM_CR = g_initial_envm_cr;
20003b2c:	682a      	ldr	r2, [r5, #0]
20003b2e:	f248 0300 	movw	r3, #32768	; 0x8000
20003b32:	f2c4 0303 	movt	r3, #16387	; 0x4003
20003b36:	60da      	str	r2, [r3, #12]
    SYSREG->MSSDDR_FACC2_CR = g_initial_mssddr_facc2_cr;
20003b38:	68e1      	ldr	r1, [r4, #12]
20003b3a:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
    SYSREG->MSSDDR_FACC1_CR = g_initial_mssddr_facc1_cr;
20003b3e:	68a2      	ldr	r2, [r4, #8]
20003b40:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    return status;
}
20003b44:	b00b      	add	sp, #44	; 0x2c
20003b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     * Handle case where service is not implemented/enabled in the device.
     */
    actual_response_length = wait_for_request_completion();
    
    if((IAP_PROG_SERV_RESP_LENGTH == actual_response_length) &&
       (IAP_PROGRAMMING_REQUEST_CMD == response[0]))
20003b4a:	f89d 1024 	ldrb.w	r1, [sp, #36]	; 0x24
20003b4e:	2914      	cmp	r1, #20
    {
        status = response[1];
20003b50:	bf08      	it	eq
20003b52:	f89d 0025 	ldrbeq.w	r0, [sp, #37]	; 0x25
     * Handle case where service is not implemented/enabled in the device.
     */
    actual_response_length = wait_for_request_completion();
    
    if((IAP_PROG_SERV_RESP_LENGTH == actual_response_length) &&
       (IAP_PROGRAMMING_REQUEST_CMD == response[0]))
20003b56:	d1e8      	bne.n	20003b2a <MSS_SYS_initiate_iap+0xda>
20003b58:	e7e8      	b.n	20003b2c <MSS_SYS_initiate_iap+0xdc>
20003b5a:	bf00      	nop

20003b5c <MSS_SYS_zeroize_device>:

/*==============================================================================
 * See mss_sys_services.h for details.
 */
void MSS_SYS_zeroize_device(void)
{
20003b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    
    /*
     * The Zeroization system service is not available on M2S050 rev A, rev B
     * and rev C.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003b5e:	f248 0000 	movw	r0, #32768	; 0x8000
20003b62:	f2c4 0003 	movt	r0, #16387	; 0x4003
20003b66:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
20003b6a:	f64f 0302 	movw	r3, #63490	; 0xf802
20003b6e:	429a      	cmp	r2, r3

/*==============================================================================
 * See mss_sys_services.h for details.
 */
void MSS_SYS_zeroize_device(void)
{
20003b70:	b087      	sub	sp, #28
    
    /*
     * The Zeroization system service is not available on M2S050 rev A, rev B
     * and rev C.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003b72:	d042      	beq.n	20003bfa <MSS_SYS_zeroize_device+0x9e>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20003b74:	f248 0500 	movw	r5, #32768	; 0x8000
20003b78:	f2c4 0503 	movt	r5, #16387	; 0x4003
20003b7c:	f8d5 114c 	ldr.w	r1, [r5, #332]	; 0x14c
20003b80:	f64f 0402 	movw	r4, #63490	; 0xf802
20003b84:	f2c0 0401 	movt	r4, #1
20003b88:	42a1      	cmp	r1, r4
20003b8a:	d043      	beq.n	20003c14 <MSS_SYS_zeroize_device+0xb8>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003b8c:	f248 0200 	movw	r2, #32768	; 0x8000
20003b90:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003b94:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
20003b98:	f64f 0702 	movw	r7, #63490	; 0xf802
20003b9c:	f2c0 0702 	movt	r7, #2
20003ba0:	42be      	cmp	r6, r7
20003ba2:	d044      	beq.n	20003c2e <MSS_SYS_zeroize_device+0xd2>
20003ba4:	f64c 140c 	movw	r4, #51468	; 0xc90c
20003ba8:	f2c2 0400 	movt	r4, #8192	; 0x2000
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
20003bac:	7d23      	ldrb	r3, [r4, #20]
20003bae:	f64c 150c 	movw	r5, #51468	; 0xc90c
20003bb2:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003bb6:	461e      	mov	r6, r3
20003bb8:	2b00      	cmp	r3, #0
20003bba:	d1f7      	bne.n	20003bac <MSS_SYS_zeroize_device+0x50>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    MSS_COMBLK_send_cmd(&zeroization_req,               /* p_cmd */
20003bbc:	f243 37a1 	movw	r7, #13217	; 0x33a1
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
20003bc0:	f04f 0c01 	mov.w	ip, #1
     * We only need to send one command byte to initiate zeroization.
     * The zeroization process should result in the Cortex-M3 being reset. This
     * means we should never reach the end of this function if zeroization is
     * actually performed.
     */
    uint8_t zeroization_req = ZEROIZATION_REQUEST_CMD;
20003bc4:	a806      	add	r0, sp, #24
20003bc6:	f06f 0e0f 	mvn.w	lr, #15
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    MSS_COMBLK_send_cmd(&zeroization_req,               /* p_cmd */
20003bca:	f2c2 0700 	movt	r7, #8192	; 0x2000
     * We only need to send one command byte to initiate zeroization.
     * The zeroization process should result in the Cortex-M3 being reset. This
     * means we should never reach the end of this function if zeroization is
     * actually performed.
     */
    uint8_t zeroization_req = ZEROIZATION_REQUEST_CMD;
20003bce:	f800 ed01 	strb.w	lr, [r0, #-1]!
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    MSS_COMBLK_send_cmd(&zeroization_req,               /* p_cmd */
20003bd2:	461a      	mov	r2, r3
20003bd4:	9702      	str	r7, [sp, #8]
20003bd6:	4661      	mov	r1, ip
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
20003bd8:	f885 c014 	strb.w	ip, [r5, #20]
    g_last_response_length = 0u;
20003bdc:	82ee      	strh	r6, [r5, #22]
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    
    signal_request_start();
    
    MSS_COMBLK_send_cmd(&zeroization_req,               /* p_cmd */
20003bde:	9600      	str	r6, [sp, #0]
20003be0:	9601      	str	r6, [sp, #4]
20003be2:	f7ff f883 	bl	20002cec <MSS_COMBLK_send_cmd>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20003be6:	7d20      	ldrb	r0, [r4, #20]
20003be8:	f64c 130c 	movw	r3, #51468	; 0xc90c
20003bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003bf0:	2800      	cmp	r0, #0
20003bf2:	d1f8      	bne.n	20003be6 <MSS_SYS_zeroize_device+0x8a>
    {
        ;
    }
    
    return g_last_response_length;
20003bf4:	8adb      	ldrh	r3, [r3, #22]
    
    /*
     * Handle case where zeroization is not enabled in the device.
     */
    wait_for_request_completion();
}
20003bf6:	b007      	add	sp, #28
20003bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    
    /*
     * The Zeroization system service is not available on M2S050 rev A, rev B
     * and rev C.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003bfa:	be00      	bkpt	0x0000
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20003bfc:	f248 0500 	movw	r5, #32768	; 0x8000
20003c00:	f2c4 0503 	movt	r5, #16387	; 0x4003
20003c04:	f8d5 114c 	ldr.w	r1, [r5, #332]	; 0x14c
20003c08:	f64f 0402 	movw	r4, #63490	; 0xf802
20003c0c:	f2c0 0401 	movt	r4, #1
20003c10:	42a1      	cmp	r1, r4
20003c12:	d1bb      	bne.n	20003b8c <MSS_SYS_zeroize_device+0x30>
20003c14:	be00      	bkpt	0x0000
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003c16:	f248 0200 	movw	r2, #32768	; 0x8000
20003c1a:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003c1e:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
20003c22:	f64f 0702 	movw	r7, #63490	; 0xf802
20003c26:	f2c0 0702 	movt	r7, #2
20003c2a:	42be      	cmp	r6, r7
20003c2c:	d1ba      	bne.n	20003ba4 <MSS_SYS_zeroize_device+0x48>
20003c2e:	be00      	bkpt	0x0000
20003c30:	e7b8      	b.n	20003ba4 <MSS_SYS_zeroize_device+0x48>
20003c32:	bf00      	nop

20003c34 <MSS_SYS_nrbg_uninstantiate>:
 */
uint8_t MSS_SYS_nrbg_uninstantiate
(
    uint8_t nrbg_handle
)
{
20003c34:	b5f0      	push	{r4, r5, r6, r7, lr}
20003c36:	f64c 140c 	movw	r4, #51468	; 0xc90c
20003c3a:	b087      	sub	sp, #28
20003c3c:	4686      	mov	lr, r0
20003c3e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
20003c42:	7d23      	ldrb	r3, [r4, #20]
20003c44:	f64c 150c 	movw	r5, #51468	; 0xc90c
20003c48:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003c4c:	469c      	mov	ip, r3
20003c4e:	2b00      	cmp	r3, #0
20003c50:	d1f7      	bne.n	20003c42 <MSS_SYS_nrbg_uninstantiate+0xe>
    {
        ;
    }
    
    g_request_in_progress = 1u;
20003c52:	2701      	movs	r7, #1
20003c54:	752f      	strb	r7, [r5, #20]
    signal_request_start();
    
    uninstantiate_req[0] = NRBG_UNINSTANTIATE_REQUEST_CMD;
    uninstantiate_req[1] = nrbg_handle;

    MSS_COMBLK_send_cmd(uninstantiate_req,              /* p_cmd */
20003c56:	f243 36a1 	movw	r6, #13217	; 0x33a1
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
20003c5a:	f8a5 c016 	strh.w	ip, [r5, #22]
    signal_request_start();
    
    uninstantiate_req[0] = NRBG_UNINSTANTIATE_REQUEST_CMD;
    uninstantiate_req[1] = nrbg_handle;

    MSS_COMBLK_send_cmd(uninstantiate_req,              /* p_cmd */
20003c5e:	ad04      	add	r5, sp, #16
20003c60:	f2c2 0600 	movt	r6, #8192	; 0x2000
    uint8_t uninstantiate_req[2];
    uint8_t response[NRBG_UNINST_SERV_RESP_LENGTH];
    
    signal_request_start();
    
    uninstantiate_req[0] = NRBG_UNINSTANTIATE_REQUEST_CMD;
20003c64:	272c      	movs	r7, #44	; 0x2c
    uninstantiate_req[1] = nrbg_handle;

    MSS_COMBLK_send_cmd(uninstantiate_req,              /* p_cmd */
20003c66:	9500      	str	r5, [sp, #0]
20003c68:	461a      	mov	r2, r3
20003c6a:	2503      	movs	r5, #3
20003c6c:	a805      	add	r0, sp, #20
20003c6e:	2102      	movs	r1, #2
    uint8_t uninstantiate_req[2];
    uint8_t response[NRBG_UNINST_SERV_RESP_LENGTH];
    
    signal_request_start();
    
    uninstantiate_req[0] = NRBG_UNINSTANTIATE_REQUEST_CMD;
20003c70:	f88d 7014 	strb.w	r7, [sp, #20]
    uninstantiate_req[1] = nrbg_handle;
20003c74:	f88d e015 	strb.w	lr, [sp, #21]

    MSS_COMBLK_send_cmd(uninstantiate_req,              /* p_cmd */
20003c78:	9501      	str	r5, [sp, #4]
20003c7a:	9602      	str	r6, [sp, #8]
20003c7c:	f7ff f836 	bl	20002cec <MSS_COMBLK_send_cmd>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20003c80:	7d22      	ldrb	r2, [r4, #20]
20003c82:	f64c 130c 	movw	r3, #51468	; 0xc90c
20003c86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c8a:	2a00      	cmp	r2, #0
20003c8c:	d1f8      	bne.n	20003c80 <MSS_SYS_nrbg_uninstantiate+0x4c>
    {
        ;
    }
    
    return g_last_response_length;
20003c8e:	8ad9      	ldrh	r1, [r3, #22]
                        NRBG_UNINST_SERV_RESP_LENGTH,   /* response_size */
                        request_completion_handler);    /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((NRBG_UNINST_SERV_RESP_LENGTH == actual_response_length) &&
20003c90:	2903      	cmp	r1, #3
20003c92:	d002      	beq.n	20003c9a <MSS_SYS_nrbg_uninstantiate+0x66>
20003c94:	20c8      	movs	r0, #200	; 0xc8
    {
        status = MSS_SYS_UNEXPECTED_ERROR;
    }
    
    return status;
}
20003c96:	b007      	add	sp, #28
20003c98:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        request_completion_handler);    /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((NRBG_UNINST_SERV_RESP_LENGTH == actual_response_length) &&
       (NRBG_UNINSTANTIATE_REQUEST_CMD == response[0]))
20003c9a:	f89d c010 	ldrb.w	ip, [sp, #16]
20003c9e:	f1bc 0f2c 	cmp.w	ip, #44	; 0x2c
    {
        status = response[1];
20003ca2:	bf08      	it	eq
20003ca4:	f89d 0011 	ldrbeq.w	r0, [sp, #17]
                        request_completion_handler);    /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((NRBG_UNINST_SERV_RESP_LENGTH == actual_response_length) &&
       (NRBG_UNINSTANTIATE_REQUEST_CMD == response[0]))
20003ca8:	d1f4      	bne.n	20003c94 <MSS_SYS_nrbg_uninstantiate+0x60>
20003caa:	e7f4      	b.n	20003c96 <MSS_SYS_nrbg_uninstantiate+0x62>

20003cac <MSS_SYS_nrbg_self_test>:

/*==============================================================================
 * See mss_sys_services.h for details.
 */
uint8_t MSS_SYS_nrbg_self_test(void)
{
20003cac:	b5f0      	push	{r4, r5, r6, r7, lr}
20003cae:	f64c 140c 	movw	r4, #51468	; 0xc90c
20003cb2:	b087      	sub	sp, #28
20003cb4:	f2c2 0400 	movt	r4, #8192	; 0x2000
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
20003cb8:	7d23      	ldrb	r3, [r4, #20]
20003cba:	f64c 150c 	movw	r5, #51468	; 0xc90c
20003cbe:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003cc2:	469c      	mov	ip, r3
20003cc4:	2b00      	cmp	r3, #0
20003cc6:	d1f7      	bne.n	20003cb8 <MSS_SYS_nrbg_self_test+0xc>
    uint8_t self_test;
    uint8_t response[NRBG_SELF_TEST_SERV_RESP_LENGTH];
    
    signal_request_start();
    
    self_test = NRBG_SELF_TEST_REQUEST_CMD;
20003cc8:	2128      	movs	r1, #40	; 0x28
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
20003cca:	f04f 0e01 	mov.w	lr, #1
    
    signal_request_start();
    
    self_test = NRBG_SELF_TEST_REQUEST_CMD;

    MSS_COMBLK_send_cmd(&self_test,                         /* p_cmd */
20003cce:	af05      	add	r7, sp, #20
    uint8_t self_test;
    uint8_t response[NRBG_SELF_TEST_SERV_RESP_LENGTH];
    
    signal_request_start();
    
    self_test = NRBG_SELF_TEST_REQUEST_CMD;
20003cd0:	a806      	add	r0, sp, #24

    MSS_COMBLK_send_cmd(&self_test,                         /* p_cmd */
20003cd2:	f243 36a1 	movw	r6, #13217	; 0x33a1
    uint8_t self_test;
    uint8_t response[NRBG_SELF_TEST_SERV_RESP_LENGTH];
    
    signal_request_start();
    
    self_test = NRBG_SELF_TEST_REQUEST_CMD;
20003cd6:	f800 1d01 	strb.w	r1, [r0, #-1]!

    MSS_COMBLK_send_cmd(&self_test,                         /* p_cmd */
20003cda:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003cde:	9700      	str	r7, [sp, #0]
20003ce0:	461a      	mov	r2, r3
20003ce2:	2702      	movs	r7, #2
20003ce4:	4671      	mov	r1, lr
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
20003ce6:	f885 e014 	strb.w	lr, [r5, #20]
    
    signal_request_start();
    
    self_test = NRBG_SELF_TEST_REQUEST_CMD;

    MSS_COMBLK_send_cmd(&self_test,                         /* p_cmd */
20003cea:	9701      	str	r7, [sp, #4]
20003cec:	9602      	str	r6, [sp, #8]
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
20003cee:	f8a5 c016 	strh.w	ip, [r5, #22]
    
    signal_request_start();
    
    self_test = NRBG_SELF_TEST_REQUEST_CMD;

    MSS_COMBLK_send_cmd(&self_test,                         /* p_cmd */
20003cf2:	f7fe fffb 	bl	20002cec <MSS_COMBLK_send_cmd>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20003cf6:	7d22      	ldrb	r2, [r4, #20]
20003cf8:	f64c 130c 	movw	r3, #51468	; 0xc90c
20003cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d00:	2a00      	cmp	r2, #0
20003d02:	d1f8      	bne.n	20003cf6 <MSS_SYS_nrbg_self_test+0x4a>
    {
        ;
    }
    
    return g_last_response_length;
20003d04:	f8b3 c016 	ldrh.w	ip, [r3, #22]
                        NRBG_SELF_TEST_SERV_RESP_LENGTH,    /* response_size */
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((NRBG_SELF_TEST_SERV_RESP_LENGTH == actual_response_length) &&
20003d08:	f1bc 0f02 	cmp.w	ip, #2
20003d0c:	d002      	beq.n	20003d14 <MSS_SYS_nrbg_self_test+0x68>
20003d0e:	20c8      	movs	r0, #200	; 0xc8
    {
        status = MSS_SYS_UNEXPECTED_ERROR;
    }
    
    return status;
}
20003d10:	b007      	add	sp, #28
20003d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((NRBG_SELF_TEST_SERV_RESP_LENGTH == actual_response_length) &&
       (NRBG_SELF_TEST_REQUEST_CMD == response[0]))
20003d14:	f89d 3014 	ldrb.w	r3, [sp, #20]
20003d18:	2b28      	cmp	r3, #40	; 0x28
    {
        status = response[1];
20003d1a:	bf08      	it	eq
20003d1c:	f89d 0015 	ldrbeq.w	r0, [sp, #21]
                        request_completion_handler);        /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((NRBG_SELF_TEST_SERV_RESP_LENGTH == actual_response_length) &&
       (NRBG_SELF_TEST_REQUEST_CMD == response[0]))
20003d20:	d1f5      	bne.n	20003d0e <MSS_SYS_nrbg_self_test+0x62>
20003d22:	e7f5      	b.n	20003d10 <MSS_SYS_nrbg_self_test+0x64>

20003d24 <MSS_SYS_nrbg_reset>:

/*==============================================================================
 * See mss_sys_services.h for details.
 */
uint8_t MSS_SYS_nrbg_reset(void)
{
20003d24:	b5f0      	push	{r4, r5, r6, r7, lr}
20003d26:	f64c 140c 	movw	r4, #51468	; 0xc90c
20003d2a:	b087      	sub	sp, #28
20003d2c:	f2c2 0400 	movt	r4, #8192	; 0x2000
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
20003d30:	7d23      	ldrb	r3, [r4, #20]
20003d32:	f64c 150c 	movw	r5, #51468	; 0xc90c
20003d36:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003d3a:	469c      	mov	ip, r3
20003d3c:	2b00      	cmp	r3, #0
20003d3e:	d1f7      	bne.n	20003d30 <MSS_SYS_nrbg_reset+0xc>
    {
        ;
    }
    
    g_request_in_progress = 1u;
20003d40:	2701      	movs	r7, #1
20003d42:	752f      	strb	r7, [r5, #20]
    reset_cmd[0] = NRBG_RESET_REQUEST_CMD;
    reset_cmd[1] = 0u;
    reset_cmd[2] = 0u;
    reset_cmd[3] = 0u;

    MSS_COMBLK_send_cmd(reset_cmd,                      /* p_cmd */
20003d44:	f243 36a1 	movw	r6, #13217	; 0x33a1
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
20003d48:	f8a5 c016 	strh.w	ip, [r5, #22]
    reset_cmd[0] = NRBG_RESET_REQUEST_CMD;
    reset_cmd[1] = 0u;
    reset_cmd[2] = 0u;
    reset_cmd[3] = 0u;

    MSS_COMBLK_send_cmd(reset_cmd,                      /* p_cmd */
20003d4c:	ad05      	add	r5, sp, #20
20003d4e:	f2c2 0600 	movt	r6, #8192	; 0x2000
    uint8_t reset_cmd[4];
    uint8_t response[NRBG_RESET_SERV_RESP_LENGTH];
    
    signal_request_start();
    
    reset_cmd[0] = NRBG_RESET_REQUEST_CMD;
20003d52:	272d      	movs	r7, #45	; 0x2d
    reset_cmd[1] = 0u;
    reset_cmd[2] = 0u;
    reset_cmd[3] = 0u;

    MSS_COMBLK_send_cmd(reset_cmd,                      /* p_cmd */
20003d54:	9500      	str	r5, [sp, #0]
20003d56:	461a      	mov	r2, r3
20003d58:	2502      	movs	r5, #2
20003d5a:	a804      	add	r0, sp, #16
20003d5c:	2104      	movs	r1, #4
    uint8_t reset_cmd[4];
    uint8_t response[NRBG_RESET_SERV_RESP_LENGTH];
    
    signal_request_start();
    
    reset_cmd[0] = NRBG_RESET_REQUEST_CMD;
20003d5e:	f88d 7010 	strb.w	r7, [sp, #16]
    reset_cmd[1] = 0u;
    reset_cmd[2] = 0u;
    reset_cmd[3] = 0u;
20003d62:	f88d c013 	strb.w	ip, [sp, #19]

    MSS_COMBLK_send_cmd(reset_cmd,                      /* p_cmd */
20003d66:	9501      	str	r5, [sp, #4]
20003d68:	9602      	str	r6, [sp, #8]
    uint8_t response[NRBG_RESET_SERV_RESP_LENGTH];
    
    signal_request_start();
    
    reset_cmd[0] = NRBG_RESET_REQUEST_CMD;
    reset_cmd[1] = 0u;
20003d6a:	f88d c011 	strb.w	ip, [sp, #17]
    reset_cmd[2] = 0u;
20003d6e:	f88d c012 	strb.w	ip, [sp, #18]
    reset_cmd[3] = 0u;

    MSS_COMBLK_send_cmd(reset_cmd,                      /* p_cmd */
20003d72:	f7fe ffbb 	bl	20002cec <MSS_COMBLK_send_cmd>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20003d76:	7d22      	ldrb	r2, [r4, #20]
20003d78:	f64c 130c 	movw	r3, #51468	; 0xc90c
20003d7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d80:	2a00      	cmp	r2, #0
20003d82:	d1f8      	bne.n	20003d76 <MSS_SYS_nrbg_reset+0x52>
    {
        ;
    }
    
    return g_last_response_length;
20003d84:	8ad9      	ldrh	r1, [r3, #22]
                        DRBG_RESET_SERV_RESP_LENGTH,    /* response_size */
                        request_completion_handler);    /* completion_handler */
    
     actual_response_length = wait_for_request_completion();
    
    if((NRBG_RESET_SERV_RESP_LENGTH == actual_response_length) &&
20003d86:	2902      	cmp	r1, #2
20003d88:	d002      	beq.n	20003d90 <MSS_SYS_nrbg_reset+0x6c>
20003d8a:	20c8      	movs	r0, #200	; 0xc8
    {
        status = MSS_SYS_UNEXPECTED_ERROR;
    }
    
    return status;
}
20003d8c:	b007      	add	sp, #28
20003d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
                        request_completion_handler);    /* completion_handler */
    
     actual_response_length = wait_for_request_completion();
    
    if((NRBG_RESET_SERV_RESP_LENGTH == actual_response_length) &&
       (NRBG_RESET_REQUEST_CMD == response[0]))
20003d90:	f89d c014 	ldrb.w	ip, [sp, #20]
20003d94:	f1bc 0f2d 	cmp.w	ip, #45	; 0x2d
    {
        status = response[1];
20003d98:	bf08      	it	eq
20003d9a:	f89d 0015 	ldrbeq.w	r0, [sp, #21]
                        request_completion_handler);    /* completion_handler */
    
     actual_response_length = wait_for_request_completion();
    
    if((NRBG_RESET_SERV_RESP_LENGTH == actual_response_length) &&
       (NRBG_RESET_REQUEST_CMD == response[0]))
20003d9e:	d1f4      	bne.n	20003d8a <MSS_SYS_nrbg_reset+0x66>
20003da0:	e7f4      	b.n	20003d8c <MSS_SYS_nrbg_reset+0x68>
20003da2:	bf00      	nop

20003da4 <MSS_SYS_ecc_get_base_point>:
 */
void MSS_SYS_ecc_get_base_point
(
    uint8_t* p_point_g
)
{
20003da4:	b570      	push	{r4, r5, r6, lr}
        0xbf, 0x55, 0x29, 0x6c, 0x3a, 0x54, 0x5e, 0x38, 0x72, 0x76, 0x0a, 0xB7,
        0x36, 0x17, 0xde, 0x4a, 0x96, 0x26, 0x2c, 0x6f, 0x5d, 0x9e, 0x98, 0xbf,
        0x92, 0x92, 0xdc, 0x29, 0xf8, 0xf4, 0x1d, 0xbd, 0x28, 0x9a, 0x14, 0x7c,
        0xe9, 0xda, 0x31, 0x13, 0xb5, 0xf0, 0xb8, 0xc0, 0x0a, 0x60, 0xb1, 0xce,
        0x1d, 0x7e, 0x81, 0x9d, 0x7a, 0x43, 0x1d, 0x7c, 0x90, 0xea, 0x0e, 0x5F
    };
20003da6:	f64b 619c 	movw	r1, #48796	; 0xbe9c
 */
void MSS_SYS_ecc_get_base_point
(
    uint8_t* p_point_g
)
{
20003daa:	b098      	sub	sp, #96	; 0x60
        0xbf, 0x55, 0x29, 0x6c, 0x3a, 0x54, 0x5e, 0x38, 0x72, 0x76, 0x0a, 0xB7,
        0x36, 0x17, 0xde, 0x4a, 0x96, 0x26, 0x2c, 0x6f, 0x5d, 0x9e, 0x98, 0xbf,
        0x92, 0x92, 0xdc, 0x29, 0xf8, 0xf4, 0x1d, 0xbd, 0x28, 0x9a, 0x14, 0x7c,
        0xe9, 0xda, 0x31, 0x13, 0xb5, 0xf0, 0xb8, 0xc0, 0x0a, 0x60, 0xb1, 0xce,
        0x1d, 0x7e, 0x81, 0x9d, 0x7a, 0x43, 0x1d, 0x7c, 0x90, 0xea, 0x0e, 0x5F
    };
20003dac:	2460      	movs	r4, #96	; 0x60
 */
void MSS_SYS_ecc_get_base_point
(
    uint8_t* p_point_g
)
{
20003dae:	4606      	mov	r6, r0
        0xbf, 0x55, 0x29, 0x6c, 0x3a, 0x54, 0x5e, 0x38, 0x72, 0x76, 0x0a, 0xB7,
        0x36, 0x17, 0xde, 0x4a, 0x96, 0x26, 0x2c, 0x6f, 0x5d, 0x9e, 0x98, 0xbf,
        0x92, 0x92, 0xdc, 0x29, 0xf8, 0xf4, 0x1d, 0xbd, 0x28, 0x9a, 0x14, 0x7c,
        0xe9, 0xda, 0x31, 0x13, 0xb5, 0xf0, 0xb8, 0xc0, 0x0a, 0x60, 0xb1, 0xce,
        0x1d, 0x7e, 0x81, 0x9d, 0x7a, 0x43, 0x1d, 0x7c, 0x90, 0xea, 0x0e, 0x5F
    };
20003db0:	4622      	mov	r2, r4
20003db2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003db6:	4668      	mov	r0, sp
20003db8:	f002 f89c 	bl	20005ef4 <memcpy>
    
    memcpy(p_point_g, &base_point_g[0], sizeof(base_point_g));
20003dbc:	4630      	mov	r0, r6
20003dbe:	4669      	mov	r1, sp
20003dc0:	4622      	mov	r2, r4
        0xbf, 0x55, 0x29, 0x6c, 0x3a, 0x54, 0x5e, 0x38, 0x72, 0x76, 0x0a, 0xB7,
        0x36, 0x17, 0xde, 0x4a, 0x96, 0x26, 0x2c, 0x6f, 0x5d, 0x9e, 0x98, 0xbf,
        0x92, 0x92, 0xdc, 0x29, 0xf8, 0xf4, 0x1d, 0xbd, 0x28, 0x9a, 0x14, 0x7c,
        0xe9, 0xda, 0x31, 0x13, 0xb5, 0xf0, 0xb8, 0xc0, 0x0a, 0x60, 0xb1, 0xce,
        0x1d, 0x7e, 0x81, 0x9d, 0x7a, 0x43, 0x1d, 0x7c, 0x90, 0xea, 0x0e, 0x5F
    };
20003dc2:	466d      	mov	r5, sp
    
    memcpy(p_point_g, &base_point_g[0], sizeof(base_point_g));
20003dc4:	f002 f896 	bl	20005ef4 <memcpy>
}
20003dc8:	b018      	add	sp, #96	; 0x60
20003dca:	bd70      	pop	{r4, r5, r6, pc}

20003dcc <execute_service>:
    uint8_t cmd_opcode,
    uint8_t * cmd_params_ptr,
    uint8_t * response,
    uint16_t response_length
)
{
20003dcc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20003dd0:	f64c 140c 	movw	r4, #51468	; 0xc90c
20003dd4:	b083      	sub	sp, #12
20003dd6:	4680      	mov	r8, r0
20003dd8:	4616      	mov	r6, r2
20003dda:	461d      	mov	r5, r3
20003ddc:	f2c2 0400 	movt	r4, #8192	; 0x2000
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
20003de0:	7d23      	ldrb	r3, [r4, #20]
20003de2:	f64c 170c 	movw	r7, #51468	; 0xc90c
20003de6:	f2c2 0700 	movt	r7, #8192	; 0x2000
20003dea:	469c      	mov	ip, r3
20003dec:	2b00      	cmp	r3, #0
20003dee:	d1f7      	bne.n	20003de0 <execute_service+0x14>
    uint8_t status;
    uint16_t actual_response_length;
    
    signal_request_start();
    
    MSS_COMBLK_send_cmd_with_ptr(cmd_opcode,                    /* cmd_opcode */
20003df0:	f243 3ea1 	movw	lr, #13217	; 0x33a1
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
20003df4:	f04f 0a01 	mov.w	sl, #1
20003df8:	f887 a014 	strb.w	sl, [r7, #20]
    uint8_t status;
    uint16_t actual_response_length;
    
    signal_request_start();
    
    MSS_COMBLK_send_cmd_with_ptr(cmd_opcode,                    /* cmd_opcode */
20003dfc:	f2c2 0e00 	movt	lr, #8192	; 0x2000
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
20003e00:	f8a7 c016 	strh.w	ip, [r7, #22]
    uint8_t status;
    uint16_t actual_response_length;
    
    signal_request_start();
    
    MSS_COMBLK_send_cmd_with_ptr(cmd_opcode,                    /* cmd_opcode */
20003e04:	4640      	mov	r0, r8
20003e06:	4632      	mov	r2, r6
20003e08:	462b      	mov	r3, r5
20003e0a:	f8cd e000 	str.w	lr, [sp]
20003e0e:	f7fe fe67 	bl	20002ae0 <MSS_COMBLK_send_cmd_with_ptr>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20003e12:	7d22      	ldrb	r2, [r4, #20]
20003e14:	f64c 130c 	movw	r3, #51468	; 0xc90c
20003e18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e1c:	2a00      	cmp	r2, #0
20003e1e:	d1f8      	bne.n	20003e12 <execute_service+0x46>
    {
        ;
    }
    
    return g_last_response_length;
20003e20:	f8b3 c016 	ldrh.w	ip, [r3, #22]
20003e24:	fa1f f18c 	uxth.w	r1, ip
                                 response_length,               /* response_size */
                                 request_completion_handler);   /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((response_length == actual_response_length) && (cmd_opcode == response[0]))
20003e28:	428d      	cmp	r5, r1
20003e2a:	d003      	beq.n	20003e34 <execute_service+0x68>
20003e2c:	20c8      	movs	r0, #200	; 0xc8
    {
        status = MSS_SYS_UNEXPECTED_ERROR;
    }
    
    return status;
}
20003e2e:	b003      	add	sp, #12
20003e30:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
                                 response_length,               /* response_size */
                                 request_completion_handler);   /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((response_length == actual_response_length) && (cmd_opcode == response[0]))
20003e34:	7833      	ldrb	r3, [r6, #0]
20003e36:	4543      	cmp	r3, r8
    {
        status = response[1];
20003e38:	bf08      	it	eq
20003e3a:	7870      	ldrbeq	r0, [r6, #1]
                                 response_length,               /* response_size */
                                 request_completion_handler);   /* completion_handler */
    
    actual_response_length = wait_for_request_completion();
    
    if((response_length == actual_response_length) && (cmd_opcode == response[0]))
20003e3c:	d1f6      	bne.n	20003e2c <execute_service+0x60>
20003e3e:	e7f6      	b.n	20003e2e <execute_service+0x62>

20003e40 <MSS_SYS_ecc_point_addition>:
(
    uint8_t* p_point_p,
    uint8_t* p_point_q,
    uint8_t* p_point_r
)
{
20003e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    
    /*
     * The ECC point addition system service is not available on M2S050 
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003e44:	f248 0400 	movw	r4, #32768	; 0x8000
20003e48:	f2c4 0403 	movt	r4, #16387	; 0x4003
20003e4c:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
(
    uint8_t* p_point_p,
    uint8_t* p_point_q,
    uint8_t* p_point_r
)
{
20003e50:	4694      	mov	ip, r2
    
    /*
     * The ECC point addition system service is not available on M2S050 
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003e52:	f64f 0202 	movw	r2, #63490	; 0xf802
20003e56:	4293      	cmp	r3, r2
(
    uint8_t* p_point_p,
    uint8_t* p_point_q,
    uint8_t* p_point_r
)
{
20003e58:	b089      	sub	sp, #36	; 0x24
20003e5a:	4604      	mov	r4, r0
20003e5c:	468e      	mov	lr, r1
    
    /*
     * The ECC point addition system service is not available on M2S050 
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003e5e:	d05d      	beq.n	20003f1c <MSS_SYS_ecc_point_addition+0xdc>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20003e60:	f248 0500 	movw	r5, #32768	; 0x8000
20003e64:	f2c4 0503 	movt	r5, #16387	; 0x4003
20003e68:	f8d5 014c 	ldr.w	r0, [r5, #332]	; 0x14c
20003e6c:	f64f 0102 	movw	r1, #63490	; 0xf802
20003e70:	f2c0 0101 	movt	r1, #1
20003e74:	4288      	cmp	r0, r1
20003e76:	d04f      	beq.n	20003f18 <MSS_SYS_ecc_point_addition+0xd8>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003e78:	f248 0200 	movw	r2, #32768	; 0x8000
20003e7c:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003e80:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
20003e84:	f64f 0702 	movw	r7, #63490	; 0xf802
20003e88:	f2c0 0702 	movt	r7, #2
20003e8c:	42be      	cmp	r6, r7
20003e8e:	d041      	beq.n	20003f14 <MSS_SYS_ecc_point_addition+0xd4>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
20003e90:	f248 0300 	movw	r3, #32768	; 0x8000
20003e94:	f2c4 0303 	movt	r3, #16387	; 0x4003
20003e98:	f8d3 014c 	ldr.w	r0, [r3, #332]	; 0x14c
20003e9c:	f64f 0802 	movw	r8, #63490	; 0xf802
20003ea0:	f2c0 0803 	movt	r8, #3
20003ea4:	4540      	cmp	r0, r8
20003ea6:	d100      	bne.n	20003eaa <MSS_SYS_ecc_point_addition+0x6a>
20003ea8:	be00      	bkpt	0x0000
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20003eaa:	ea4f 671c 	mov.w	r7, ip, lsr #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003eae:	ea4f 211c 	mov.w	r1, ip, lsr #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20003eb2:	9701      	str	r7, [sp, #4]
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20003eb4:	0c26      	lsrs	r6, r4, #16
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003eb6:	9100      	str	r1, [sp, #0]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20003eb8:	ea4f 451c 	mov.w	r5, ip, lsr #16
20003ebc:	f88d 600e 	strb.w	r6, [sp, #14]
20003ec0:	f88d 5016 	strb.w	r5, [sp, #22]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003ec4:	9e00      	ldr	r6, [sp, #0]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20003ec6:	9d01      	ldr	r5, [sp, #4]
20003ec8:	ea4f 6814 	mov.w	r8, r4, lsr #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003ecc:	ea4f 6b1e 	mov.w	fp, lr, lsr #24
20003ed0:	0a27      	lsrs	r7, r4, #8
20003ed2:	ea4f 2a1e 	mov.w	sl, lr, lsr #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20003ed6:	ea4f 491e 	mov.w	r9, lr, lsr #16
    
    write_ptr_value_into_array(p_point_p, params, 0u);
    write_ptr_value_into_array(p_point_q, params, 4u);
    write_ptr_value_into_array(p_point_r, params, 8u);
    
    status = execute_service(POINT_ADDITION_REQUEST_CMD,
20003eda:	2011      	movs	r0, #17
20003edc:	a903      	add	r1, sp, #12
20003ede:	aa06      	add	r2, sp, #24
20003ee0:	2306      	movs	r3, #6
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003ee2:	f88d 700d 	strb.w	r7, [sp, #13]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20003ee6:	f88d 800f 	strb.w	r8, [sp, #15]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003eea:	f88d a011 	strb.w	sl, [sp, #17]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20003eee:	f88d 9012 	strb.w	r9, [sp, #18]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20003ef2:	f88d b013 	strb.w	fp, [sp, #19]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003ef6:	f88d 6015 	strb.w	r6, [sp, #21]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20003efa:	f88d 5017 	strb.w	r5, [sp, #23]
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
20003efe:	f88d 400c 	strb.w	r4, [sp, #12]
20003f02:	f88d e010 	strb.w	lr, [sp, #16]
20003f06:	f88d c014 	strb.w	ip, [sp, #20]
    
    write_ptr_value_into_array(p_point_p, params, 0u);
    write_ptr_value_into_array(p_point_q, params, 4u);
    write_ptr_value_into_array(p_point_r, params, 8u);
    
    status = execute_service(POINT_ADDITION_REQUEST_CMD,
20003f0a:	f7ff ff5f 	bl	20003dcc <execute_service>
                             params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
    
    return status;
}
20003f0e:	b009      	add	sp, #36	; 0x24
20003f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     * The ECC point addition system service is not available on M2S050 
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003f14:	be00      	bkpt	0x0000
20003f16:	e7bb      	b.n	20003e90 <MSS_SYS_ecc_point_addition+0x50>
    /*
     * The ECC point addition system service is not available on M2S050 
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20003f18:	be00      	bkpt	0x0000
20003f1a:	e7ad      	b.n	20003e78 <MSS_SYS_ecc_point_addition+0x38>
    
    /*
     * The ECC point addition system service is not available on M2S050 
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003f1c:	be00      	bkpt	0x0000
20003f1e:	e79f      	b.n	20003e60 <MSS_SYS_ecc_point_addition+0x20>

20003f20 <MSS_SYS_ecc_point_multiplication>:
(
    uint8_t* p_scalar_d,
    uint8_t* p_point_p,
    uint8_t* p_point_q
)
{
20003f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    
    /*
     * The ECC point multiplication system service is not available on M2S050 
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003f24:	f248 0400 	movw	r4, #32768	; 0x8000
20003f28:	f2c4 0403 	movt	r4, #16387	; 0x4003
20003f2c:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
(
    uint8_t* p_scalar_d,
    uint8_t* p_point_p,
    uint8_t* p_point_q
)
{
20003f30:	4694      	mov	ip, r2
    
    /*
     * The ECC point multiplication system service is not available on M2S050 
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003f32:	f64f 0202 	movw	r2, #63490	; 0xf802
20003f36:	4293      	cmp	r3, r2
(
    uint8_t* p_scalar_d,
    uint8_t* p_point_p,
    uint8_t* p_point_q
)
{
20003f38:	b089      	sub	sp, #36	; 0x24
20003f3a:	4604      	mov	r4, r0
20003f3c:	468e      	mov	lr, r1
    
    /*
     * The ECC point multiplication system service is not available on M2S050 
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003f3e:	d05d      	beq.n	20003ffc <MSS_SYS_ecc_point_multiplication+0xdc>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20003f40:	f248 0500 	movw	r5, #32768	; 0x8000
20003f44:	f2c4 0503 	movt	r5, #16387	; 0x4003
20003f48:	f8d5 014c 	ldr.w	r0, [r5, #332]	; 0x14c
20003f4c:	f64f 0102 	movw	r1, #63490	; 0xf802
20003f50:	f2c0 0101 	movt	r1, #1
20003f54:	4288      	cmp	r0, r1
20003f56:	d04f      	beq.n	20003ff8 <MSS_SYS_ecc_point_multiplication+0xd8>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003f58:	f248 0200 	movw	r2, #32768	; 0x8000
20003f5c:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003f60:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
20003f64:	f64f 0702 	movw	r7, #63490	; 0xf802
20003f68:	f2c0 0702 	movt	r7, #2
20003f6c:	42be      	cmp	r6, r7
20003f6e:	d041      	beq.n	20003ff4 <MSS_SYS_ecc_point_multiplication+0xd4>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
20003f70:	f248 0300 	movw	r3, #32768	; 0x8000
20003f74:	f2c4 0303 	movt	r3, #16387	; 0x4003
20003f78:	f8d3 014c 	ldr.w	r0, [r3, #332]	; 0x14c
20003f7c:	f64f 0802 	movw	r8, #63490	; 0xf802
20003f80:	f2c0 0803 	movt	r8, #3
20003f84:	4540      	cmp	r0, r8
20003f86:	d100      	bne.n	20003f8a <MSS_SYS_ecc_point_multiplication+0x6a>
20003f88:	be00      	bkpt	0x0000
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20003f8a:	ea4f 671c 	mov.w	r7, ip, lsr #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003f8e:	ea4f 211c 	mov.w	r1, ip, lsr #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20003f92:	9701      	str	r7, [sp, #4]
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20003f94:	0c26      	lsrs	r6, r4, #16
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003f96:	9100      	str	r1, [sp, #0]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20003f98:	ea4f 451c 	mov.w	r5, ip, lsr #16
20003f9c:	f88d 600e 	strb.w	r6, [sp, #14]
20003fa0:	f88d 5016 	strb.w	r5, [sp, #22]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003fa4:	9e00      	ldr	r6, [sp, #0]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20003fa6:	9d01      	ldr	r5, [sp, #4]
20003fa8:	ea4f 6814 	mov.w	r8, r4, lsr #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003fac:	ea4f 6b1e 	mov.w	fp, lr, lsr #24
20003fb0:	0a27      	lsrs	r7, r4, #8
20003fb2:	ea4f 2a1e 	mov.w	sl, lr, lsr #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20003fb6:	ea4f 491e 	mov.w	r9, lr, lsr #16
    
    write_ptr_value_into_array(p_scalar_d, params, 0u);
    write_ptr_value_into_array(p_point_p, params, 4u);
    write_ptr_value_into_array(p_point_q, params, 8u);
    
    status = execute_service(POINT_MULTIPLICATION_REQUEST_CMD,
20003fba:	2010      	movs	r0, #16
20003fbc:	a903      	add	r1, sp, #12
20003fbe:	aa06      	add	r2, sp, #24
20003fc0:	2306      	movs	r3, #6
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003fc2:	f88d 700d 	strb.w	r7, [sp, #13]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20003fc6:	f88d 800f 	strb.w	r8, [sp, #15]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003fca:	f88d a011 	strb.w	sl, [sp, #17]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20003fce:	f88d 9012 	strb.w	r9, [sp, #18]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20003fd2:	f88d b013 	strb.w	fp, [sp, #19]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20003fd6:	f88d 6015 	strb.w	r6, [sp, #21]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20003fda:	f88d 5017 	strb.w	r5, [sp, #23]
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
20003fde:	f88d 400c 	strb.w	r4, [sp, #12]
20003fe2:	f88d e010 	strb.w	lr, [sp, #16]
20003fe6:	f88d c014 	strb.w	ip, [sp, #20]
    
    write_ptr_value_into_array(p_scalar_d, params, 0u);
    write_ptr_value_into_array(p_point_p, params, 4u);
    write_ptr_value_into_array(p_point_q, params, 8u);
    
    status = execute_service(POINT_MULTIPLICATION_REQUEST_CMD,
20003fea:	f7ff feef 	bl	20003dcc <execute_service>
                             params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
    
    return status;
}
20003fee:	b009      	add	sp, #36	; 0x24
20003ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     * The ECC point multiplication system service is not available on M2S050 
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20003ff4:	be00      	bkpt	0x0000
20003ff6:	e7bb      	b.n	20003f70 <MSS_SYS_ecc_point_multiplication+0x50>
    /*
     * The ECC point multiplication system service is not available on M2S050 
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20003ff8:	be00      	bkpt	0x0000
20003ffa:	e7ad      	b.n	20003f58 <MSS_SYS_ecc_point_multiplication+0x38>
    
    /*
     * The ECC point multiplication system service is not available on M2S050 
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20003ffc:	be00      	bkpt	0x0000
20003ffe:	e79f      	b.n	20003f40 <MSS_SYS_ecc_point_multiplication+0x20>

20004000 <MSS_SYS_puf_get_random_seed>:
 */
uint8_t MSS_SYS_puf_get_random_seed
(
    uint8_t* p_puf_seed
)
{
20004000:	b530      	push	{r4, r5, lr}
    
    /*
     * The get puf seed system service is not available on M2S050 rev A, rev B,
     * rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004002:	f248 0100 	movw	r1, #32768	; 0x8000
20004006:	f2c4 0103 	movt	r1, #16387	; 0x4003
2000400a:	f8d1 314c 	ldr.w	r3, [r1, #332]	; 0x14c
2000400e:	f64f 0202 	movw	r2, #63490	; 0xf802
20004012:	4293      	cmp	r3, r2
 */
uint8_t MSS_SYS_puf_get_random_seed
(
    uint8_t* p_puf_seed
)
{
20004014:	b085      	sub	sp, #20
20004016:	4684      	mov	ip, r0
    
    /*
     * The get puf seed system service is not available on M2S050 rev A, rev B,
     * rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004018:	d03e      	beq.n	20004098 <MSS_SYS_puf_get_random_seed+0x98>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
2000401a:	f248 0500 	movw	r5, #32768	; 0x8000
2000401e:	f2c4 0503 	movt	r5, #16387	; 0x4003
20004022:	f8d5 014c 	ldr.w	r0, [r5, #332]	; 0x14c
20004026:	f64f 0402 	movw	r4, #63490	; 0xf802
2000402a:	f2c0 0401 	movt	r4, #1
2000402e:	42a0      	cmp	r0, r4
20004030:	d030      	beq.n	20004094 <MSS_SYS_puf_get_random_seed+0x94>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20004032:	f248 0300 	movw	r3, #32768	; 0x8000
20004036:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000403a:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
2000403e:	f64f 0e02 	movw	lr, #63490	; 0xf802
20004042:	f2c0 0e02 	movt	lr, #2
20004046:	4572      	cmp	r2, lr
20004048:	d022      	beq.n	20004090 <MSS_SYS_puf_get_random_seed+0x90>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
2000404a:	f248 0400 	movw	r4, #32768	; 0x8000
2000404e:	f2c4 0403 	movt	r4, #16387	; 0x4003
20004052:	f8d4 114c 	ldr.w	r1, [r4, #332]	; 0x14c
20004056:	f64f 0002 	movw	r0, #63490	; 0xf802
2000405a:	f2c0 0003 	movt	r0, #3
2000405e:	4281      	cmp	r1, r0
20004060:	d100      	bne.n	20004064 <MSS_SYS_puf_get_random_seed+0x64>
20004062:	be00      	bkpt	0x0000
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20004064:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004068:	ea4f 251c 	mov.w	r5, ip, lsr #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
2000406c:	ea4f 441c 	mov.w	r4, ip, lsr #16
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    write_ptr_value_into_array(p_puf_seed, params, 0u);
    
    status = execute_service(PUF_SEED_REQUEST_CMD,
20004070:	201d      	movs	r0, #29
20004072:	a903      	add	r1, sp, #12
20004074:	aa01      	add	r2, sp, #4
20004076:	2306      	movs	r3, #6
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004078:	f88d 500d 	strb.w	r5, [sp, #13]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
2000407c:	f88d 400e 	strb.w	r4, [sp, #14]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20004080:	f88d e00f 	strb.w	lr, [sp, #15]
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
20004084:	f88d c00c 	strb.w	ip, [sp, #12]
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    write_ptr_value_into_array(p_puf_seed, params, 0u);
    
    status = execute_service(PUF_SEED_REQUEST_CMD,
20004088:	f7ff fea0 	bl	20003dcc <execute_service>
                             params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
    
    return status;
}
2000408c:	b005      	add	sp, #20
2000408e:	bd30      	pop	{r4, r5, pc}
     * The get puf seed system service is not available on M2S050 rev A, rev B,
     * rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20004090:	be00      	bkpt	0x0000
20004092:	e7da      	b.n	2000404a <MSS_SYS_puf_get_random_seed+0x4a>
    /*
     * The get puf seed system service is not available on M2S050 rev A, rev B,
     * rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20004094:	be00      	bkpt	0x0000
20004096:	e7cc      	b.n	20004032 <MSS_SYS_puf_get_random_seed+0x32>
    
    /*
     * The get puf seed system service is not available on M2S050 rev A, rev B,
     * rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004098:	be00      	bkpt	0x0000
2000409a:	e7be      	b.n	2000401a <MSS_SYS_puf_get_random_seed+0x1a>

2000409c <MSS_SYS_puf_fetch_ecc_public_key>:
 */
uint8_t MSS_SYS_puf_fetch_ecc_public_key
(
    uint8_t* p_puf_public_key
)
{
2000409c:	b530      	push	{r4, r5, lr}

    /*
     * The fetch puf ecc public key system service is not available on M2S050
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
2000409e:	f248 0100 	movw	r1, #32768	; 0x8000
200040a2:	f2c4 0103 	movt	r1, #16387	; 0x4003
200040a6:	f8d1 314c 	ldr.w	r3, [r1, #332]	; 0x14c
200040aa:	f64f 0202 	movw	r2, #63490	; 0xf802
200040ae:	4293      	cmp	r3, r2
 */
uint8_t MSS_SYS_puf_fetch_ecc_public_key
(
    uint8_t* p_puf_public_key
)
{
200040b0:	b085      	sub	sp, #20
200040b2:	4684      	mov	ip, r0

    /*
     * The fetch puf ecc public key system service is not available on M2S050
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200040b4:	d03e      	beq.n	20004134 <MSS_SYS_puf_fetch_ecc_public_key+0x98>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
200040b6:	f248 0500 	movw	r5, #32768	; 0x8000
200040ba:	f2c4 0503 	movt	r5, #16387	; 0x4003
200040be:	f8d5 014c 	ldr.w	r0, [r5, #332]	; 0x14c
200040c2:	f64f 0402 	movw	r4, #63490	; 0xf802
200040c6:	f2c0 0401 	movt	r4, #1
200040ca:	42a0      	cmp	r0, r4
200040cc:	d030      	beq.n	20004130 <MSS_SYS_puf_fetch_ecc_public_key+0x94>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200040ce:	f248 0300 	movw	r3, #32768	; 0x8000
200040d2:	f2c4 0303 	movt	r3, #16387	; 0x4003
200040d6:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
200040da:	f64f 0e02 	movw	lr, #63490	; 0xf802
200040de:	f2c0 0e02 	movt	lr, #2
200040e2:	4572      	cmp	r2, lr
200040e4:	d022      	beq.n	2000412c <MSS_SYS_puf_fetch_ecc_public_key+0x90>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
200040e6:	f248 0400 	movw	r4, #32768	; 0x8000
200040ea:	f2c4 0403 	movt	r4, #16387	; 0x4003
200040ee:	f8d4 114c 	ldr.w	r1, [r4, #332]	; 0x14c
200040f2:	f64f 0002 	movw	r0, #63490	; 0xf802
200040f6:	f2c0 0003 	movt	r0, #3
200040fa:	4281      	cmp	r1, r0
200040fc:	d100      	bne.n	20004100 <MSS_SYS_puf_fetch_ecc_public_key+0x64>
200040fe:	be00      	bkpt	0x0000
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20004100:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004104:	ea4f 251c 	mov.w	r5, ip, lsr #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20004108:	ea4f 441c 	mov.w	r4, ip, lsr #16
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    write_ptr_value_into_array(p_puf_public_key, params, 0u);
    
    status = execute_service(PUF_ECC_PUBLIC_KEY_REQUEST_CMD,
2000410c:	201c      	movs	r0, #28
2000410e:	a903      	add	r1, sp, #12
20004110:	aa01      	add	r2, sp, #4
20004112:	2306      	movs	r3, #6
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004114:	f88d 500d 	strb.w	r5, [sp, #13]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20004118:	f88d 400e 	strb.w	r4, [sp, #14]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
2000411c:	f88d e00f 	strb.w	lr, [sp, #15]
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
20004120:	f88d c00c 	strb.w	ip, [sp, #12]
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    write_ptr_value_into_array(p_puf_public_key, params, 0u);
    
    status = execute_service(PUF_ECC_PUBLIC_KEY_REQUEST_CMD,
20004124:	f7ff fe52 	bl	20003dcc <execute_service>
                             params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
    
    return status;
}
20004128:	b005      	add	sp, #20
2000412a:	bd30      	pop	{r4, r5, pc}
     * The fetch puf ecc public key system service is not available on M2S050
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
2000412c:	be00      	bkpt	0x0000
2000412e:	e7da      	b.n	200040e6 <MSS_SYS_puf_fetch_ecc_public_key+0x4a>
    /*
     * The fetch puf ecc public key system service is not available on M2S050
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20004130:	be00      	bkpt	0x0000
20004132:	e7cc      	b.n	200040ce <MSS_SYS_puf_fetch_ecc_public_key+0x32>

    /*
     * The fetch puf ecc public key system service is not available on M2S050
     * rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004134:	be00      	bkpt	0x0000
20004136:	e7be      	b.n	200040b6 <MSS_SYS_puf_fetch_ecc_public_key+0x1a>

20004138 <MSS_SYS_puf_import_keycodes>:
 */
uint8_t MSS_SYS_puf_import_keycodes
(
    uint8_t * p_keycodes
)
{
20004138:	b570      	push	{r4, r5, r6, lr}
    
    /*
     * The import all key code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
2000413a:	f248 0100 	movw	r1, #32768	; 0x8000
2000413e:	f2c4 0103 	movt	r1, #16387	; 0x4003
20004142:	f8d1 314c 	ldr.w	r3, [r1, #332]	; 0x14c
20004146:	f64f 0202 	movw	r2, #63490	; 0xf802
2000414a:	4293      	cmp	r3, r2
 */
uint8_t MSS_SYS_puf_import_keycodes
(
    uint8_t * p_keycodes
)
{
2000414c:	b086      	sub	sp, #24
2000414e:	4684      	mov	ip, r0
    
    /*
     * The import all key code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004150:	d041      	beq.n	200041d6 <MSS_SYS_puf_import_keycodes+0x9e>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20004152:	f248 0500 	movw	r5, #32768	; 0x8000
20004156:	f2c4 0503 	movt	r5, #16387	; 0x4003
2000415a:	f8d5 014c 	ldr.w	r0, [r5, #332]	; 0x14c
2000415e:	f64f 0402 	movw	r4, #63490	; 0xf802
20004162:	f2c0 0401 	movt	r4, #1
20004166:	42a0      	cmp	r0, r4
20004168:	d033      	beq.n	200041d2 <MSS_SYS_puf_import_keycodes+0x9a>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
2000416a:	f248 0200 	movw	r2, #32768	; 0x8000
2000416e:	f2c4 0203 	movt	r2, #16387	; 0x4003
20004172:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
20004176:	f64f 0e02 	movw	lr, #63490	; 0xf802
2000417a:	f2c0 0e02 	movt	lr, #2
2000417e:	4576      	cmp	r6, lr
20004180:	d025      	beq.n	200041ce <MSS_SYS_puf_import_keycodes+0x96>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
20004182:	f248 0000 	movw	r0, #32768	; 0x8000
20004186:	f2c4 0003 	movt	r0, #16387	; 0x4003
2000418a:	f8d0 114c 	ldr.w	r1, [r0, #332]	; 0x14c
2000418e:	f64f 0302 	movw	r3, #63490	; 0xf802
20004192:	f2c0 0303 	movt	r3, #3
20004196:	4299      	cmp	r1, r3
20004198:	d100      	bne.n	2000419c <MSS_SYS_puf_import_keycodes+0x64>
2000419a:	be00      	bkpt	0x0000
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
2000419c:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
200041a0:	ea4f 251c 	mov.w	r5, ip, lsr #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200041a4:	ea4f 441c 	mov.w	r4, ip, lsr #16
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);

    params[0] = PUF_IMPORT_ALL_KC_SUBCOMMAND;
200041a8:	2604      	movs	r6, #4
    
    write_ptr_value_into_array(p_keycodes, params, 1u);
    
    status = execute_service(PUF_USER_KEY_CODE_REQUEST_CMD,
200041aa:	201a      	movs	r0, #26
200041ac:	a901      	add	r1, sp, #4
200041ae:	aa04      	add	r2, sp, #16
200041b0:	2306      	movs	r3, #6
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);

    params[0] = PUF_IMPORT_ALL_KC_SUBCOMMAND;
200041b2:	f88d 6004 	strb.w	r6, [sp, #4]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
200041b6:	f88d 5006 	strb.w	r5, [sp, #6]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200041ba:	f88d 4007 	strb.w	r4, [sp, #7]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
200041be:	f88d e008 	strb.w	lr, [sp, #8]
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
200041c2:	f88d c005 	strb.w	ip, [sp, #5]

    params[0] = PUF_IMPORT_ALL_KC_SUBCOMMAND;
    
    write_ptr_value_into_array(p_keycodes, params, 1u);
    
    status = execute_service(PUF_USER_KEY_CODE_REQUEST_CMD,
200041c6:	f7ff fe01 	bl	20003dcc <execute_service>
                             params,
                             response,
                             PUF_IMPORT_ALL_KEYCODES_RESP_LENGTH);
        
    return status;
}
200041ca:	b006      	add	sp, #24
200041cc:	bd70      	pop	{r4, r5, r6, pc}
     * The import all key code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200041ce:	be00      	bkpt	0x0000
200041d0:	e7d7      	b.n	20004182 <MSS_SYS_puf_import_keycodes+0x4a>
    /*
     * The import all key code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
200041d2:	be00      	bkpt	0x0000
200041d4:	e7c9      	b.n	2000416a <MSS_SYS_puf_import_keycodes+0x32>
    
    /*
     * The import all key code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200041d6:	be00      	bkpt	0x0000
200041d8:	e7bb      	b.n	20004152 <MSS_SYS_puf_import_keycodes+0x1a>
200041da:	bf00      	nop

200041dc <MSS_SYS_puf_export_keycodes>:
 */
uint8_t MSS_SYS_puf_export_keycodes
(
    uint8_t * p_keycodes
)
{
200041dc:	b570      	push	{r4, r5, r6, lr}
    
    /*
     * The export all user key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200041de:	f248 0100 	movw	r1, #32768	; 0x8000
200041e2:	f2c4 0103 	movt	r1, #16387	; 0x4003
200041e6:	f8d1 314c 	ldr.w	r3, [r1, #332]	; 0x14c
200041ea:	f64f 0202 	movw	r2, #63490	; 0xf802
200041ee:	4293      	cmp	r3, r2
 */
uint8_t MSS_SYS_puf_export_keycodes
(
    uint8_t * p_keycodes
)
{
200041f0:	b086      	sub	sp, #24
200041f2:	4684      	mov	ip, r0
    
    /*
     * The export all user key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200041f4:	d041      	beq.n	2000427a <MSS_SYS_puf_export_keycodes+0x9e>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
200041f6:	f248 0500 	movw	r5, #32768	; 0x8000
200041fa:	f2c4 0503 	movt	r5, #16387	; 0x4003
200041fe:	f8d5 014c 	ldr.w	r0, [r5, #332]	; 0x14c
20004202:	f64f 0402 	movw	r4, #63490	; 0xf802
20004206:	f2c0 0401 	movt	r4, #1
2000420a:	42a0      	cmp	r0, r4
2000420c:	d033      	beq.n	20004276 <MSS_SYS_puf_export_keycodes+0x9a>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
2000420e:	f248 0200 	movw	r2, #32768	; 0x8000
20004212:	f2c4 0203 	movt	r2, #16387	; 0x4003
20004216:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
2000421a:	f64f 0e02 	movw	lr, #63490	; 0xf802
2000421e:	f2c0 0e02 	movt	lr, #2
20004222:	4576      	cmp	r6, lr
20004224:	d025      	beq.n	20004272 <MSS_SYS_puf_export_keycodes+0x96>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
20004226:	f248 0000 	movw	r0, #32768	; 0x8000
2000422a:	f2c4 0003 	movt	r0, #16387	; 0x4003
2000422e:	f8d0 114c 	ldr.w	r1, [r0, #332]	; 0x14c
20004232:	f64f 0302 	movw	r3, #63490	; 0xf802
20004236:	f2c0 0303 	movt	r3, #3
2000423a:	4299      	cmp	r1, r3
2000423c:	d100      	bne.n	20004240 <MSS_SYS_puf_export_keycodes+0x64>
2000423e:	be00      	bkpt	0x0000
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20004240:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004244:	ea4f 251c 	mov.w	r5, ip, lsr #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20004248:	ea4f 441c 	mov.w	r4, ip, lsr #16
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);

    params[0] = PUF_EXPORT_ALL_KC_SUBCOMMAND;
2000424c:	2603      	movs	r6, #3
    
    write_ptr_value_into_array(p_keycodes, params, 1u);
        
    status = execute_service(PUF_USER_KEY_CODE_REQUEST_CMD,
2000424e:	201a      	movs	r0, #26
20004250:	a901      	add	r1, sp, #4
20004252:	aa04      	add	r2, sp, #16
20004254:	2306      	movs	r3, #6
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);

    params[0] = PUF_EXPORT_ALL_KC_SUBCOMMAND;
20004256:	f88d 6004 	strb.w	r6, [sp, #4]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
2000425a:	f88d 5006 	strb.w	r5, [sp, #6]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
2000425e:	f88d 4007 	strb.w	r4, [sp, #7]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20004262:	f88d e008 	strb.w	lr, [sp, #8]
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
20004266:	f88d c005 	strb.w	ip, [sp, #5]

    params[0] = PUF_EXPORT_ALL_KC_SUBCOMMAND;
    
    write_ptr_value_into_array(p_keycodes, params, 1u);
        
    status = execute_service(PUF_USER_KEY_CODE_REQUEST_CMD,
2000426a:	f7ff fdaf 	bl	20003dcc <execute_service>
                             params,
                             response,
                             PUF_EXPORT_ALL_KEYCODES_RESP_LENGTH);
       
    return status;
}
2000426e:	b006      	add	sp, #24
20004270:	bd70      	pop	{r4, r5, r6, pc}
     * The export all user key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20004272:	be00      	bkpt	0x0000
20004274:	e7d7      	b.n	20004226 <MSS_SYS_puf_export_keycodes+0x4a>
    /*
     * The export all user key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20004276:	be00      	bkpt	0x0000
20004278:	e7c9      	b.n	2000420e <MSS_SYS_puf_export_keycodes+0x32>
    
    /*
     * The export all user key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
2000427a:	be00      	bkpt	0x0000
2000427c:	e7bb      	b.n	200041f6 <MSS_SYS_puf_export_keycodes+0x1a>
2000427e:	bf00      	nop

20004280 <MSS_SYS_puf_fetch_key>:
uint8_t MSS_SYS_puf_fetch_key
(
    uint8_t key_number,
    uint8_t ** pp_key
)
{
20004280:	b570      	push	{r4, r5, r6, lr}
    
    /*
     * The fetch user key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004282:	f248 0400 	movw	r4, #32768	; 0x8000
20004286:	f2c4 0403 	movt	r4, #16387	; 0x4003
2000428a:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
2000428e:	f64f 0202 	movw	r2, #63490	; 0xf802
20004292:	4293      	cmp	r3, r2
uint8_t MSS_SYS_puf_fetch_key
(
    uint8_t key_number,
    uint8_t ** pp_key
)
{
20004294:	b084      	sub	sp, #16
20004296:	4684      	mov	ip, r0
    
    /*
     * The fetch user key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004298:	d03f      	beq.n	2000431a <MSS_SYS_puf_fetch_key+0x9a>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
2000429a:	f248 0600 	movw	r6, #32768	; 0x8000
2000429e:	f2c4 0603 	movt	r6, #16387	; 0x4003
200042a2:	f8d6 014c 	ldr.w	r0, [r6, #332]	; 0x14c
200042a6:	f64f 0502 	movw	r5, #63490	; 0xf802
200042aa:	f2c0 0501 	movt	r5, #1
200042ae:	42a8      	cmp	r0, r5
200042b0:	d031      	beq.n	20004316 <MSS_SYS_puf_fetch_key+0x96>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200042b2:	f248 0300 	movw	r3, #32768	; 0x8000
200042b6:	f2c4 0303 	movt	r3, #16387	; 0x4003
200042ba:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
200042be:	f64f 0e02 	movw	lr, #63490	; 0xf802
200042c2:	f2c0 0e02 	movt	lr, #2
200042c6:	4572      	cmp	r2, lr
200042c8:	d023      	beq.n	20004312 <MSS_SYS_puf_fetch_key+0x92>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
200042ca:	f248 0500 	movw	r5, #32768	; 0x8000
200042ce:	f2c4 0503 	movt	r5, #16387	; 0x4003
200042d2:	f8d5 414c 	ldr.w	r4, [r5, #332]	; 0x14c
200042d6:	f64f 0002 	movw	r0, #63490	; 0xf802
200042da:	f2c0 0003 	movt	r0, #3
200042de:	4284      	cmp	r4, r0
200042e0:	d100      	bne.n	200042e4 <MSS_SYS_puf_fetch_key+0x64>
200042e2:	be00      	bkpt	0x0000
    
    write_ptr_value_into_array(*pp_key, params, 0u);
200042e4:	680c      	ldr	r4, [r1, #0]
    
    params[4] = key_number;
    
    status = execute_service(PUF_FETCH_KEY_REQUEST_CMD,
200042e6:	201b      	movs	r0, #27
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
200042e8:	ea4f 6e14 	mov.w	lr, r4, lsr #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
200042ec:	0a26      	lsrs	r6, r4, #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200042ee:	0c25      	lsrs	r5, r4, #16
    
    write_ptr_value_into_array(*pp_key, params, 0u);
    
    params[4] = key_number;
    
    status = execute_service(PUF_FETCH_KEY_REQUEST_CMD,
200042f0:	a902      	add	r1, sp, #8
200042f2:	466a      	mov	r2, sp
200042f4:	2306      	movs	r3, #6
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
200042f6:	f88d 6009 	strb.w	r6, [sp, #9]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200042fa:	f88d 500a 	strb.w	r5, [sp, #10]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
200042fe:	f88d e00b 	strb.w	lr, [sp, #11]
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
    
    write_ptr_value_into_array(*pp_key, params, 0u);
    
    params[4] = key_number;
20004302:	f88d c00c 	strb.w	ip, [sp, #12]
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
20004306:	f88d 4008 	strb.w	r4, [sp, #8]
    
    write_ptr_value_into_array(*pp_key, params, 0u);
    
    params[4] = key_number;
    
    status = execute_service(PUF_FETCH_KEY_REQUEST_CMD,
2000430a:	f7ff fd5f 	bl	20003dcc <execute_service>
                             params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
    
    return status;
}
2000430e:	b004      	add	sp, #16
20004310:	bd70      	pop	{r4, r5, r6, pc}
     * The fetch user key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20004312:	be00      	bkpt	0x0000
20004314:	e7d9      	b.n	200042ca <MSS_SYS_puf_fetch_key+0x4a>
    /*
     * The fetch user key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20004316:	be00      	bkpt	0x0000
20004318:	e7cb      	b.n	200042b2 <MSS_SYS_puf_fetch_key+0x32>
    
    /*
     * The fetch user key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
2000431a:	be00      	bkpt	0x0000
2000431c:	e7bd      	b.n	2000429a <MSS_SYS_puf_fetch_key+0x1a>
2000431e:	bf00      	nop

20004320 <MSS_SYS_puf_delete_key>:
 */
uint8_t MSS_SYS_puf_delete_key
(
    uint8_t key_number
)
{
20004320:	b500      	push	{lr}
    
    /*
     * The delete PUF key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004322:	f248 0100 	movw	r1, #32768	; 0x8000
20004326:	f2c4 0103 	movt	r1, #16387	; 0x4003
2000432a:	f8d1 314c 	ldr.w	r3, [r1, #332]	; 0x14c
2000432e:	f64f 0202 	movw	r2, #63490	; 0xf802
20004332:	4293      	cmp	r3, r2
 */
uint8_t MSS_SYS_puf_delete_key
(
    uint8_t key_number
)
{
20004334:	b087      	sub	sp, #28
20004336:	4684      	mov	ip, r0
    
    /*
     * The delete PUF key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004338:	d036      	beq.n	200043a8 <MSS_SYS_puf_delete_key+0x88>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
2000433a:	f248 0200 	movw	r2, #32768	; 0x8000
2000433e:	f2c4 0203 	movt	r2, #16387	; 0x4003
20004342:	f8d2 014c 	ldr.w	r0, [r2, #332]	; 0x14c
20004346:	f64f 0e02 	movw	lr, #63490	; 0xf802
2000434a:	f2c0 0e01 	movt	lr, #1
2000434e:	4570      	cmp	r0, lr
20004350:	d028      	beq.n	200043a4 <MSS_SYS_puf_delete_key+0x84>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20004352:	f248 0000 	movw	r0, #32768	; 0x8000
20004356:	f2c4 0003 	movt	r0, #16387	; 0x4003
2000435a:	f8d0 114c 	ldr.w	r1, [r0, #332]	; 0x14c
2000435e:	f64f 0302 	movw	r3, #63490	; 0xf802
20004362:	f2c0 0302 	movt	r3, #2
20004366:	4299      	cmp	r1, r3
20004368:	d01a      	beq.n	200043a0 <MSS_SYS_puf_delete_key+0x80>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
2000436a:	f248 0100 	movw	r1, #32768	; 0x8000
2000436e:	f2c4 0103 	movt	r1, #16387	; 0x4003
20004372:	f8d1 214c 	ldr.w	r2, [r1, #332]	; 0x14c
20004376:	f64f 0e02 	movw	lr, #63490	; 0xf802
2000437a:	f2c0 0e03 	movt	lr, #3
2000437e:	4572      	cmp	r2, lr
20004380:	d100      	bne.n	20004384 <MSS_SYS_puf_delete_key+0x64>
20004382:	be00      	bkpt	0x0000

    params[0] = PUF_DELETE_KC_SUBCOMMAND;
20004384:	f04f 0e05 	mov.w	lr, #5
    params[9] = key_number;
        
    status = execute_service(PUF_USER_KEY_CODE_REQUEST_CMD,
20004388:	201a      	movs	r0, #26
2000438a:	a901      	add	r1, sp, #4
2000438c:	aa04      	add	r2, sp, #16
2000438e:	2306      	movs	r3, #6
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);

    params[0] = PUF_DELETE_KC_SUBCOMMAND;
20004390:	f88d e004 	strb.w	lr, [sp, #4]
    params[9] = key_number;
20004394:	f88d c00d 	strb.w	ip, [sp, #13]
        
    status = execute_service(PUF_USER_KEY_CODE_REQUEST_CMD,
20004398:	f7ff fd18 	bl	20003dcc <execute_service>
                             params,
                             response,
                             PUF_ENROLL_KEYS_RESP_LENGTH);
       
    return status;
}
2000439c:	b007      	add	sp, #28
2000439e:	bd00      	pop	{pc}
     * The delete PUF key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200043a0:	be00      	bkpt	0x0000
200043a2:	e7e2      	b.n	2000436a <MSS_SYS_puf_delete_key+0x4a>
    /*
     * The delete PUF key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
200043a4:	be00      	bkpt	0x0000
200043a6:	e7d4      	b.n	20004352 <MSS_SYS_puf_delete_key+0x32>
    
    /*
     * The delete PUF key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200043a8:	be00      	bkpt	0x0000
200043aa:	e7c6      	b.n	2000433a <MSS_SYS_puf_delete_key+0x1a>

200043ac <MSS_SYS_puf_enroll_key>:
    uint8_t key_number,
    uint16_t key_size,
    uint8_t* p_key_value,
    uint8_t* p_key_location
)
{
200043ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    
    /*
     * The PUF enroll key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200043b0:	f248 0400 	movw	r4, #32768	; 0x8000
200043b4:	f2c4 0403 	movt	r4, #16387	; 0x4003
200043b8:	f8d4 614c 	ldr.w	r6, [r4, #332]	; 0x14c
    uint8_t key_number,
    uint16_t key_size,
    uint8_t* p_key_value,
    uint8_t* p_key_location
)
{
200043bc:	469c      	mov	ip, r3
    
    /*
     * The PUF enroll key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200043be:	f64f 0302 	movw	r3, #63490	; 0xf802
200043c2:	429e      	cmp	r6, r3
    uint8_t key_number,
    uint16_t key_size,
    uint8_t* p_key_value,
    uint8_t* p_key_location
)
{
200043c4:	b087      	sub	sp, #28
200043c6:	4605      	mov	r5, r0
200043c8:	468e      	mov	lr, r1
200043ca:	4614      	mov	r4, r2
    
    /*
     * The PUF enroll key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200043cc:	d05b      	beq.n	20004486 <MSS_SYS_puf_enroll_key+0xda>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
200043ce:	f248 0100 	movw	r1, #32768	; 0x8000
200043d2:	f2c4 0103 	movt	r1, #16387	; 0x4003
200043d6:	f8d1 214c 	ldr.w	r2, [r1, #332]	; 0x14c
200043da:	f64f 0002 	movw	r0, #63490	; 0xf802
200043de:	f2c0 0001 	movt	r0, #1
200043e2:	4282      	cmp	r2, r0
200043e4:	d04d      	beq.n	20004482 <MSS_SYS_puf_enroll_key+0xd6>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200043e6:	f248 0300 	movw	r3, #32768	; 0x8000
200043ea:	f2c4 0303 	movt	r3, #16387	; 0x4003
200043ee:	f8d3 714c 	ldr.w	r7, [r3, #332]	; 0x14c
200043f2:	f64f 0802 	movw	r8, #63490	; 0xf802
200043f6:	f2c0 0802 	movt	r8, #2
200043fa:	4547      	cmp	r7, r8
200043fc:	d03f      	beq.n	2000447e <MSS_SYS_puf_enroll_key+0xd2>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
200043fe:	f248 0200 	movw	r2, #32768	; 0x8000
20004402:	f2c4 0203 	movt	r2, #16387	; 0x4003
20004406:	f8d2 614c 	ldr.w	r6, [r2, #332]	; 0x14c
2000440a:	f64f 0902 	movw	r9, #63490	; 0xf802
2000440e:	f2c0 0903 	movt	r9, #3
20004412:	454e      	cmp	r6, r9
20004414:	d02c      	beq.n	20004470 <MSS_SYS_puf_enroll_key+0xc4>

    if(p_key_value == 0)
20004416:	2c00      	cmp	r4, #0
20004418:	d02d      	beq.n	20004476 <MSS_SYS_puf_enroll_key+0xca>
    {
        params[0] = PUF_CREATE_INT_KC_SUBCOMMAND;
    }
    else
    {
        params[0] = PUF_CREATE_EXT_KC_SUBCOMMAND;
2000441a:	2101      	movs	r1, #1
2000441c:	f88d 1004 	strb.w	r1, [sp, #4]
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20004420:	ea4f 6a1c 	mov.w	sl, ip, lsr #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004424:	ea4f 6b14 	mov.w	fp, r4, lsr #24
20004428:	ea4f 271c 	mov.w	r7, ip, lsr #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
2000442c:	ea4f 481c 	mov.w	r8, ip, lsr #16
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004430:	ea4f 2914 	mov.w	r9, r4, lsr #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20004434:	0c26      	lsrs	r6, r4, #16
    write_ptr_value_into_array(p_key_value, params, 5u);
    
    params[9] = key_number;
    params[10] = key_size;
    
    status = execute_service(PUF_USER_KEY_CODE_REQUEST_CMD,
20004436:	201a      	movs	r0, #26
20004438:	a901      	add	r1, sp, #4
2000443a:	aa04      	add	r2, sp, #16
2000443c:	2306      	movs	r3, #6
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
2000443e:	f88d 7006 	strb.w	r7, [sp, #6]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20004442:	f88d 8007 	strb.w	r8, [sp, #7]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20004446:	f88d a008 	strb.w	sl, [sp, #8]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
2000444a:	f88d 900a 	strb.w	r9, [sp, #10]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
2000444e:	f88d 600b 	strb.w	r6, [sp, #11]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20004452:	f88d b00c 	strb.w	fp, [sp, #12]
    }
    
    write_ptr_value_into_array(p_key_location, params, 1u);
    write_ptr_value_into_array(p_key_value, params, 5u);
    
    params[9] = key_number;
20004456:	f88d 500d 	strb.w	r5, [sp, #13]
    params[10] = key_size;
2000445a:	f88d e00e 	strb.w	lr, [sp, #14]
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
2000445e:	f88d c005 	strb.w	ip, [sp, #5]
20004462:	f88d 4009 	strb.w	r4, [sp, #9]
    write_ptr_value_into_array(p_key_value, params, 5u);
    
    params[9] = key_number;
    params[10] = key_size;
    
    status = execute_service(PUF_USER_KEY_CODE_REQUEST_CMD,
20004466:	f7ff fcb1 	bl	20003dcc <execute_service>
                             params,
                             response,
                             PUF_ENROLL_KEYS_RESP_LENGTH);
       
    return status;
}
2000446a:	b007      	add	sp, #28
2000446c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
20004470:	be00      	bkpt	0x0000

    if(p_key_value == 0)
20004472:	2c00      	cmp	r4, #0
20004474:	d1d1      	bne.n	2000441a <MSS_SYS_puf_enroll_key+0x6e>
    {
        params[0] = PUF_CREATE_INT_KC_SUBCOMMAND;
20004476:	2002      	movs	r0, #2
20004478:	f88d 0004 	strb.w	r0, [sp, #4]
2000447c:	e7d0      	b.n	20004420 <MSS_SYS_puf_enroll_key+0x74>
     * The PUF enroll key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
2000447e:	be00      	bkpt	0x0000
20004480:	e7bd      	b.n	200043fe <MSS_SYS_puf_enroll_key+0x52>
    /*
     * The PUF enroll key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20004482:	be00      	bkpt	0x0000
20004484:	e7af      	b.n	200043e6 <MSS_SYS_puf_enroll_key+0x3a>
    
    /*
     * The PUF enroll key system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004486:	be00      	bkpt	0x0000
20004488:	e7a1      	b.n	200043ce <MSS_SYS_puf_enroll_key+0x22>
2000448a:	bf00      	nop

2000448c <MSS_SYS_puf_get_number_of_keys>:
 */
uint8_t MSS_SYS_puf_get_number_of_keys
(
    uint8_t* p_number_of_keys
)
{
2000448c:	b5f0      	push	{r4, r5, r6, r7, lr}
    
    /*
     * The user key code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
2000448e:	f248 0100 	movw	r1, #32768	; 0x8000
20004492:	f2c4 0103 	movt	r1, #16387	; 0x4003
20004496:	f8d1 314c 	ldr.w	r3, [r1, #332]	; 0x14c
2000449a:	f64f 0202 	movw	r2, #63490	; 0xf802
2000449e:	4293      	cmp	r3, r2
 */
uint8_t MSS_SYS_puf_get_number_of_keys
(
    uint8_t* p_number_of_keys
)
{
200044a0:	b087      	sub	sp, #28
200044a2:	4604      	mov	r4, r0
    
    /*
     * The user key code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200044a4:	d040      	beq.n	20004528 <MSS_SYS_puf_get_number_of_keys+0x9c>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
200044a6:	f248 0600 	movw	r6, #32768	; 0x8000
200044aa:	f2c4 0603 	movt	r6, #16387	; 0x4003
200044ae:	f8d6 014c 	ldr.w	r0, [r6, #332]	; 0x14c
200044b2:	f64f 0502 	movw	r5, #63490	; 0xf802
200044b6:	f2c0 0501 	movt	r5, #1
200044ba:	42a8      	cmp	r0, r5
200044bc:	d032      	beq.n	20004524 <MSS_SYS_puf_get_number_of_keys+0x98>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200044be:	f248 0200 	movw	r2, #32768	; 0x8000
200044c2:	f2c4 0203 	movt	r2, #16387	; 0x4003
200044c6:	f8d2 714c 	ldr.w	r7, [r2, #332]	; 0x14c
200044ca:	f64f 0c02 	movw	ip, #63490	; 0xf802
200044ce:	f2c0 0c02 	movt	ip, #2
200044d2:	4567      	cmp	r7, ip
200044d4:	d024      	beq.n	20004520 <MSS_SYS_puf_get_number_of_keys+0x94>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
200044d6:	f248 0300 	movw	r3, #32768	; 0x8000
200044da:	f2c4 0303 	movt	r3, #16387	; 0x4003
200044de:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
200044e2:	f64f 0e02 	movw	lr, #63490	; 0xf802
200044e6:	f2c0 0e03 	movt	lr, #3
200044ea:	4571      	cmp	r1, lr
200044ec:	d100      	bne.n	200044f0 <MSS_SYS_puf_get_number_of_keys+0x64>
200044ee:	be00      	bkpt	0x0000
(
    uint8_t* p_number_of_keys
)
{
    uint8_t response[6u] = { 0x00 };
    uint8_t params[11u] =  { 0x00 };
200044f0:	a901      	add	r1, sp, #4
200044f2:	1d08      	adds	r0, r1, #4
200044f4:	2500      	movs	r5, #0
200044f6:	4606      	mov	r6, r0
200044f8:	f846 5b04 	str.w	r5, [r6], #4
200044fc:	1d87      	adds	r7, r0, #6
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);

    params[0] = PUF_GET_NUMBER_OF_KC_SUBCOMMAND;    
    
    status = execute_service(PUF_USER_KEY_CODE_REQUEST_CMD,
200044fe:	aa04      	add	r2, sp, #16
20004500:	201a      	movs	r0, #26
20004502:	2306      	movs	r3, #6
(
    uint8_t* p_number_of_keys
)
{
    uint8_t response[6u] = { 0x00 };
    uint8_t params[11u] =  { 0x00 };
20004504:	703d      	strb	r5, [r7, #0]
20004506:	8035      	strh	r5, [r6, #0]
uint8_t MSS_SYS_puf_get_number_of_keys
(
    uint8_t* p_number_of_keys
)
{
    uint8_t response[6u] = { 0x00 };
20004508:	f8ad 5014 	strh.w	r5, [sp, #20]
    uint8_t params[11u] =  { 0x00 };
2000450c:	9501      	str	r5, [sp, #4]
uint8_t MSS_SYS_puf_get_number_of_keys
(
    uint8_t* p_number_of_keys
)
{
    uint8_t response[6u] = { 0x00 };
2000450e:	9504      	str	r5, [sp, #16]
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);

    params[0] = PUF_GET_NUMBER_OF_KC_SUBCOMMAND;    
    
    status = execute_service(PUF_USER_KEY_CODE_REQUEST_CMD,
20004510:	f7ff fc5c 	bl	20003dcc <execute_service>
                             params,
                             response,
                             PUF_GET_NUMBER_OF_KEYS_RESP_LENGTH);
    
    *p_number_of_keys = params[9];
20004514:	f89d c00d 	ldrb.w	ip, [sp, #13]
20004518:	f884 c000 	strb.w	ip, [r4]
    
    return status;
}
2000451c:	b007      	add	sp, #28
2000451e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     * The user key code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20004520:	be00      	bkpt	0x0000
20004522:	e7d8      	b.n	200044d6 <MSS_SYS_puf_get_number_of_keys+0x4a>
    /*
     * The user key code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20004524:	be00      	bkpt	0x0000
20004526:	e7ca      	b.n	200044be <MSS_SYS_puf_get_number_of_keys+0x32>
    
    /*
     * The user key code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004528:	be00      	bkpt	0x0000
2000452a:	e7bc      	b.n	200044a6 <MSS_SYS_puf_get_number_of_keys+0x1a>

2000452c <MSS_SYS_puf_delete_activation_code>:
 */
uint8_t MSS_SYS_puf_delete_activation_code
(
    void
)
{
2000452c:	b500      	push	{lr}
    
    /*
     * The user activation code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
2000452e:	f248 0000 	movw	r0, #32768	; 0x8000
20004532:	f2c4 0003 	movt	r0, #16387	; 0x4003
20004536:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
2000453a:	f64f 0302 	movw	r3, #63490	; 0xf802
2000453e:	429a      	cmp	r2, r3
 */
uint8_t MSS_SYS_puf_delete_activation_code
(
    void
)
{
20004540:	b083      	sub	sp, #12
    
    /*
     * The user activation code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004542:	d033      	beq.n	200045ac <MSS_SYS_puf_delete_activation_code+0x80>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20004544:	f248 0200 	movw	r2, #32768	; 0x8000
20004548:	f2c4 0203 	movt	r2, #16387	; 0x4003
2000454c:	f8d2 114c 	ldr.w	r1, [r2, #332]	; 0x14c
20004550:	f64f 0c02 	movw	ip, #63490	; 0xf802
20004554:	f2c0 0c01 	movt	ip, #1
20004558:	4561      	cmp	r1, ip
2000455a:	d025      	beq.n	200045a8 <MSS_SYS_puf_delete_activation_code+0x7c>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
2000455c:	f248 0300 	movw	r3, #32768	; 0x8000
20004560:	f2c4 0303 	movt	r3, #16387	; 0x4003
20004564:	f8d3 014c 	ldr.w	r0, [r3, #332]	; 0x14c
20004568:	f64f 0e02 	movw	lr, #63490	; 0xf802
2000456c:	f2c0 0e02 	movt	lr, #2
20004570:	4570      	cmp	r0, lr
20004572:	d017      	beq.n	200045a4 <MSS_SYS_puf_delete_activation_code+0x78>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
20004574:	f248 0200 	movw	r2, #32768	; 0x8000
20004578:	f2c4 0203 	movt	r2, #16387	; 0x4003
2000457c:	f8d2 114c 	ldr.w	r1, [r2, #332]	; 0x14c
20004580:	f64f 0c02 	movw	ip, #63490	; 0xf802
20004584:	f2c0 0c03 	movt	ip, #3
20004588:	4561      	cmp	r1, ip
2000458a:	d100      	bne.n	2000458e <MSS_SYS_puf_delete_activation_code+0x62>
2000458c:	be00      	bkpt	0x0000
    
    params = PUF_DELETE_USER_ACTIVATION_CODE;
2000458e:	2001      	movs	r0, #1
20004590:	a902      	add	r1, sp, #8
20004592:	f801 0d01 	strb.w	r0, [r1, #-1]!
    
    status = execute_service(PUF_ACTIVATION_CODE_REQUEST_CMD,
20004596:	aa01      	add	r2, sp, #4
20004598:	2019      	movs	r0, #25
2000459a:	2302      	movs	r3, #2
2000459c:	f7ff fc16 	bl	20003dcc <execute_service>
                             &params,
                             response,
                             PUF_USER_ACTIVATION_CODE_RESP_LENGTH);
    
    return status;
}
200045a0:	b003      	add	sp, #12
200045a2:	bd00      	pop	{pc}
     * The user activation code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200045a4:	be00      	bkpt	0x0000
200045a6:	e7e5      	b.n	20004574 <MSS_SYS_puf_delete_activation_code+0x48>
    /*
     * The user activation code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
200045a8:	be00      	bkpt	0x0000
200045aa:	e7d7      	b.n	2000455c <MSS_SYS_puf_delete_activation_code+0x30>
    
    /*
     * The user activation code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200045ac:	be00      	bkpt	0x0000
200045ae:	e7c9      	b.n	20004544 <MSS_SYS_puf_delete_activation_code+0x18>

200045b0 <MSS_SYS_puf_create_activation_code>:
 */
uint8_t MSS_SYS_puf_create_activation_code
(
    void
)
{
200045b0:	b500      	push	{lr}
    
    /*
     * The user activation code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200045b2:	f248 0000 	movw	r0, #32768	; 0x8000
200045b6:	f2c4 0003 	movt	r0, #16387	; 0x4003
200045ba:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
200045be:	f64f 0302 	movw	r3, #63490	; 0xf802
200045c2:	429a      	cmp	r2, r3
 */
uint8_t MSS_SYS_puf_create_activation_code
(
    void
)
{
200045c4:	b083      	sub	sp, #12
    
    /*
     * The user activation code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200045c6:	d033      	beq.n	20004630 <MSS_SYS_puf_create_activation_code+0x80>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
200045c8:	f248 0200 	movw	r2, #32768	; 0x8000
200045cc:	f2c4 0203 	movt	r2, #16387	; 0x4003
200045d0:	f8d2 114c 	ldr.w	r1, [r2, #332]	; 0x14c
200045d4:	f64f 0c02 	movw	ip, #63490	; 0xf802
200045d8:	f2c0 0c01 	movt	ip, #1
200045dc:	4561      	cmp	r1, ip
200045de:	d025      	beq.n	2000462c <MSS_SYS_puf_create_activation_code+0x7c>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200045e0:	f248 0300 	movw	r3, #32768	; 0x8000
200045e4:	f2c4 0303 	movt	r3, #16387	; 0x4003
200045e8:	f8d3 014c 	ldr.w	r0, [r3, #332]	; 0x14c
200045ec:	f64f 0e02 	movw	lr, #63490	; 0xf802
200045f0:	f2c0 0e02 	movt	lr, #2
200045f4:	4570      	cmp	r0, lr
200045f6:	d017      	beq.n	20004628 <MSS_SYS_puf_create_activation_code+0x78>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
200045f8:	f248 0200 	movw	r2, #32768	; 0x8000
200045fc:	f2c4 0203 	movt	r2, #16387	; 0x4003
20004600:	f8d2 114c 	ldr.w	r1, [r2, #332]	; 0x14c
20004604:	f64f 0c02 	movw	ip, #63490	; 0xf802
20004608:	f2c0 0c03 	movt	ip, #3
2000460c:	4561      	cmp	r1, ip
2000460e:	d100      	bne.n	20004612 <MSS_SYS_puf_create_activation_code+0x62>
20004610:	be00      	bkpt	0x0000

    params = PUF_CREATE_USER_ACTIVATION_CODE;
20004612:	2000      	movs	r0, #0
20004614:	a902      	add	r1, sp, #8
20004616:	f801 0d01 	strb.w	r0, [r1, #-1]!
    
    status = execute_service(PUF_ACTIVATION_CODE_REQUEST_CMD,
2000461a:	aa01      	add	r2, sp, #4
2000461c:	2019      	movs	r0, #25
2000461e:	2302      	movs	r3, #2
20004620:	f7ff fbd4 	bl	20003dcc <execute_service>
                             &params,
                             response,
                             PUF_USER_ACTIVATION_CODE_RESP_LENGTH);
    
    return status;
}
20004624:	b003      	add	sp, #12
20004626:	bd00      	pop	{pc}
     * The user activation code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20004628:	be00      	bkpt	0x0000
2000462a:	e7e5      	b.n	200045f8 <MSS_SYS_puf_create_activation_code+0x48>
    /*
     * The user activation code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
2000462c:	be00      	bkpt	0x0000
2000462e:	e7d7      	b.n	200045e0 <MSS_SYS_puf_create_activation_code+0x30>
    
    /*
     * The user activation code system service is not available on M2S050 rev A,
     * rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004630:	be00      	bkpt	0x0000
20004632:	e7c9      	b.n	200045c8 <MSS_SYS_puf_create_activation_code+0x18>

20004634 <MSS_SYS_nrbg_reseed>:
(
    const uint8_t * p_additional_input,
    uint8_t additional_input_length,
    uint8_t nrbg_handle
)
{
20004634:	b530      	push	{r4, r5, lr}
20004636:	b085      	sub	sp, #20
20004638:	4684      	mov	ip, r0
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
2000463a:	ea4f 6e10 	mov.w	lr, r0, lsr #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
2000463e:	0a05      	lsrs	r5, r0, #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20004640:	0c04      	lsrs	r4, r0, #16
    uint8_t params[6];
    uint8_t status;

    write_ptr_value_into_array(p_additional_input, params, 0u);

    params[4] = (uint8_t)additional_input_length;
20004642:	f88d 1004 	strb.w	r1, [sp, #4]
    params[5] = nrbg_handle;
20004646:	f88d 2005 	strb.w	r2, [sp, #5]
    
    status = execute_service(NRBG_RESEED_REQUEST_CMD,
2000464a:	202b      	movs	r0, #43	; 0x2b
2000464c:	4669      	mov	r1, sp
2000464e:	aa02      	add	r2, sp, #8
20004650:	2306      	movs	r3, #6
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004652:	f88d 5001 	strb.w	r5, [sp, #1]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20004656:	f88d 4002 	strb.w	r4, [sp, #2]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
2000465a:	f88d e003 	strb.w	lr, [sp, #3]
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
2000465e:	f88d c000 	strb.w	ip, [sp]
    write_ptr_value_into_array(p_additional_input, params, 0u);

    params[4] = (uint8_t)additional_input_length;
    params[5] = nrbg_handle;
    
    status = execute_service(NRBG_RESEED_REQUEST_CMD,
20004662:	f7ff fbb3 	bl	20003dcc <execute_service>
                             params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
    
    return status;
}
20004666:	b005      	add	sp, #20
20004668:	bd30      	pop	{r4, r5, pc}
2000466a:	bf00      	nop

2000466c <MSS_SYS_nrbg_generate>:
    uint8_t requested_length,
    uint8_t additional_input_length,
    uint8_t pr_req,
    uint8_t nrbg_handle
)
{
2000466c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004670:	b087      	sub	sp, #28
20004672:	f89d 9040 	ldrb.w	r9, [sp, #64]	; 0x40
20004676:	f89d b044 	ldrb.w	fp, [sp, #68]	; 0x44
2000467a:	4686      	mov	lr, r0
2000467c:	468c      	mov	ip, r1
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
2000467e:	0e05      	lsrs	r5, r0, #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004680:	ea4f 6a11 	mov.w	sl, r1, lsr #24
20004684:	0a07      	lsrs	r7, r0, #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20004686:	0c06      	lsrs	r6, r0, #16
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004688:	ea4f 2811 	mov.w	r8, r1, lsr #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
2000468c:	0c0c      	lsrs	r4, r1, #16
    uint8_t status;

    write_ptr_value_into_array(p_requested_data, generate_params, 0u);
    write_ptr_value_into_array(p_additional_input, generate_params, 4u);

    generate_params[8] = requested_length;
2000468e:	f88d 200c 	strb.w	r2, [sp, #12]
    generate_params[9] = additional_input_length;
20004692:	f88d 300d 	strb.w	r3, [sp, #13]
    generate_params[10] = pr_req;
    generate_params[11] = nrbg_handle;
    
    status = execute_service(NRBG_GENERATE_REQUEST_CMD,
20004696:	202a      	movs	r0, #42	; 0x2a
20004698:	a901      	add	r1, sp, #4
2000469a:	aa04      	add	r2, sp, #16
2000469c:	2306      	movs	r3, #6
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
2000469e:	f88d 7005 	strb.w	r7, [sp, #5]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200046a2:	f88d 6006 	strb.w	r6, [sp, #6]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
200046a6:	f88d 5007 	strb.w	r5, [sp, #7]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
200046aa:	f88d 8009 	strb.w	r8, [sp, #9]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200046ae:	f88d 400a 	strb.w	r4, [sp, #10]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
200046b2:	f88d a00b 	strb.w	sl, [sp, #11]
    write_ptr_value_into_array(p_requested_data, generate_params, 0u);
    write_ptr_value_into_array(p_additional_input, generate_params, 4u);

    generate_params[8] = requested_length;
    generate_params[9] = additional_input_length;
    generate_params[10] = pr_req;
200046b6:	f88d 900e 	strb.w	r9, [sp, #14]
    generate_params[11] = nrbg_handle;
200046ba:	f88d b00f 	strb.w	fp, [sp, #15]
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
200046be:	f88d e004 	strb.w	lr, [sp, #4]
200046c2:	f88d c008 	strb.w	ip, [sp, #8]
    generate_params[8] = requested_length;
    generate_params[9] = additional_input_length;
    generate_params[10] = pr_req;
    generate_params[11] = nrbg_handle;
    
    status = execute_service(NRBG_GENERATE_REQUEST_CMD,
200046c6:	f7ff fb81 	bl	20003dcc <execute_service>
                             generate_params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
    
    return status;
}
200046ca:	b007      	add	sp, #28
200046cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

200046d0 <MSS_SYS_nrbg_instantiate>:
(
    const uint8_t * personalization_str,
    uint16_t personalization_str_length,
    uint8_t * p_nrbg_handle
)
{
200046d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint8_t status;
    
    write_ptr_value_into_array(personalization_str, instantiate_params, 0u);
    
    instantiate_params[4] = (uint8_t)personalization_str_length;
    instantiate_params[5] = (uint8_t)(personalization_str_length >> 8u);
200046d4:	0a0c      	lsrs	r4, r1, #8
(
    const uint8_t * personalization_str,
    uint16_t personalization_str_length,
    uint8_t * p_nrbg_handle
)
{
200046d6:	b084      	sub	sp, #16
200046d8:	4684      	mov	ip, r0
200046da:	468e      	mov	lr, r1
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
200046dc:	0e05      	lsrs	r5, r0, #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
200046de:	0a07      	lsrs	r7, r0, #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200046e0:	0c06      	lsrs	r6, r0, #16
    
    instantiate_params[4] = (uint8_t)personalization_str_length;
    instantiate_params[5] = (uint8_t)(personalization_str_length >> 8u);
    instantiate_params[6] = INVALID_NRBG_HANDLE;
    
    status = execute_service(NRBG_INSTANTIATE_REQUEST_CMD,
200046e2:	2306      	movs	r3, #6
    uint8_t status;
    
    write_ptr_value_into_array(personalization_str, instantiate_params, 0u);
    
    instantiate_params[4] = (uint8_t)personalization_str_length;
    instantiate_params[5] = (uint8_t)(personalization_str_length >> 8u);
200046e4:	f88d 4005 	strb.w	r4, [sp, #5]
(
    const uint8_t * personalization_str,
    uint16_t personalization_str_length,
    uint8_t * p_nrbg_handle
)
{
200046e8:	4690      	mov	r8, r2
    
    instantiate_params[4] = (uint8_t)personalization_str_length;
    instantiate_params[5] = (uint8_t)(personalization_str_length >> 8u);
    instantiate_params[6] = INVALID_NRBG_HANDLE;
    
    status = execute_service(NRBG_INSTANTIATE_REQUEST_CMD,
200046ea:	2029      	movs	r0, #41	; 0x29
200046ec:	4669      	mov	r1, sp
200046ee:	aa02      	add	r2, sp, #8
    
    write_ptr_value_into_array(personalization_str, instantiate_params, 0u);
    
    instantiate_params[4] = (uint8_t)personalization_str_length;
    instantiate_params[5] = (uint8_t)(personalization_str_length >> 8u);
    instantiate_params[6] = INVALID_NRBG_HANDLE;
200046f0:	f04f 34ff 	mov.w	r4, #4294967295
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
200046f4:	f88d 7001 	strb.w	r7, [sp, #1]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200046f8:	f88d 6002 	strb.w	r6, [sp, #2]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
200046fc:	f88d 5003 	strb.w	r5, [sp, #3]
    
    write_ptr_value_into_array(personalization_str, instantiate_params, 0u);
    
    instantiate_params[4] = (uint8_t)personalization_str_length;
    instantiate_params[5] = (uint8_t)(personalization_str_length >> 8u);
    instantiate_params[6] = INVALID_NRBG_HANDLE;
20004700:	f88d 4006 	strb.w	r4, [sp, #6]
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
20004704:	f88d c000 	strb.w	ip, [sp]
    uint8_t instantiate_params[7];
    uint8_t status;
    
    write_ptr_value_into_array(personalization_str, instantiate_params, 0u);
    
    instantiate_params[4] = (uint8_t)personalization_str_length;
20004708:	f88d e004 	strb.w	lr, [sp, #4]
    instantiate_params[5] = (uint8_t)(personalization_str_length >> 8u);
    instantiate_params[6] = INVALID_NRBG_HANDLE;
    
    status = execute_service(NRBG_INSTANTIATE_REQUEST_CMD,
2000470c:	f7ff fb5e 	bl	20003dcc <execute_service>
                             instantiate_params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
                             
    if(MSS_SYS_SUCCESS == status)
20004710:	4603      	mov	r3, r0
20004712:	b918      	cbnz	r0, 2000471c <MSS_SYS_nrbg_instantiate+0x4c>
    {
        *p_nrbg_handle = instantiate_params[6];
20004714:	f89d 2006 	ldrb.w	r2, [sp, #6]
20004718:	f888 2000 	strb.w	r2, [r8]
    }
    
    return status;
}
2000471c:	4618      	mov	r0, r3
2000471e:	b004      	add	sp, #16
20004720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20004724 <MSS_SYS_challenge_response>:
(
    uint8_t* p_key,
    uint8_t op_type,
    const uint8_t* path
)
{
20004724:	b530      	push	{r4, r5, lr}
20004726:	b089      	sub	sp, #36	; 0x24
    params[2] = (uint8_t)((uint32_t)p_key >> 16u);
    params[3] = (uint8_t)((uint32_t)p_key >> 24u);
    
    params[4] = op_type;
    
    memcpy(&params[5], path, KEYTREE_PATH_LENGTH);
20004728:	466c      	mov	r4, sp
(
    uint8_t* p_key,
    uint8_t op_type,
    const uint8_t* path
)
{
2000472a:	4603      	mov	r3, r0
    uint8_t status;
    
    params[0] = (uint8_t)((uint32_t)p_key);
    params[1] = (uint8_t)((uint32_t)p_key >> 8u);
    params[2] = (uint8_t)((uint32_t)p_key >> 16u);
    params[3] = (uint8_t)((uint32_t)p_key >> 24u);
2000472c:	ea4f 6c10 	mov.w	ip, r0, lsr #24
    uint8_t params[21];
    uint8_t status;
    
    params[0] = (uint8_t)((uint32_t)p_key);
    params[1] = (uint8_t)((uint32_t)p_key >> 8u);
    params[2] = (uint8_t)((uint32_t)p_key >> 16u);
20004730:	ea4f 4e10 	mov.w	lr, r0, lsr #16
    params[3] = (uint8_t)((uint32_t)p_key >> 24u);
    
    params[4] = op_type;
20004734:	f88d 1004 	strb.w	r1, [sp, #4]
    uint8_t response[STANDARD_SERV_RESP_LENGTH];
    uint8_t params[21];
    uint8_t status;
    
    params[0] = (uint8_t)((uint32_t)p_key);
    params[1] = (uint8_t)((uint32_t)p_key >> 8u);
20004738:	0a05      	lsrs	r5, r0, #8
    params[2] = (uint8_t)((uint32_t)p_key >> 16u);
    params[3] = (uint8_t)((uint32_t)p_key >> 24u);
    
    params[4] = op_type;
    
    memcpy(&params[5], path, KEYTREE_PATH_LENGTH);
2000473a:	4611      	mov	r1, r2
2000473c:	1d60      	adds	r0, r4, #5
2000473e:	2210      	movs	r2, #16
{
    uint8_t response[STANDARD_SERV_RESP_LENGTH];
    uint8_t params[21];
    uint8_t status;
    
    params[0] = (uint8_t)((uint32_t)p_key);
20004740:	f88d 3000 	strb.w	r3, [sp]
    params[1] = (uint8_t)((uint32_t)p_key >> 8u);
20004744:	f88d 5001 	strb.w	r5, [sp, #1]
    params[2] = (uint8_t)((uint32_t)p_key >> 16u);
20004748:	f88d e002 	strb.w	lr, [sp, #2]
    params[3] = (uint8_t)((uint32_t)p_key >> 24u);
2000474c:	f88d c003 	strb.w	ip, [sp, #3]
    
    params[4] = op_type;
    
    memcpy(&params[5], path, KEYTREE_PATH_LENGTH);
20004750:	f001 fbd0 	bl	20005ef4 <memcpy>
    
    status = execute_service(PPUF_CHALLENGE_RESP_REQUEST_CMD,
20004754:	4669      	mov	r1, sp
20004756:	200e      	movs	r0, #14
20004758:	aa06      	add	r2, sp, #24
2000475a:	2306      	movs	r3, #6
2000475c:	f7ff fb36 	bl	20003dcc <execute_service>
                             params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
                             
    return status;
}
20004760:	b009      	add	sp, #36	; 0x24
20004762:	bd30      	pop	{r4, r5, pc}

20004764 <MSS_SYS_key_tree>:
(
    uint8_t* p_key,
    uint8_t op_type,
    const uint8_t* path
)
{
20004764:	b5f0      	push	{r4, r5, r6, r7, lr}
20004766:	b091      	sub	sp, #68	; 0x44
    uint8_t response[STANDARD_SERV_RESP_LENGTH];
    uint8_t params[49];
    uint8_t status;
    
    memcpy(&params[0], p_key, KEYTREE_KEY_LENGTH);
20004768:	ac01      	add	r4, sp, #4
(
    uint8_t* p_key,
    uint8_t op_type,
    const uint8_t* path
)
{
2000476a:	460e      	mov	r6, r1
2000476c:	4617      	mov	r7, r2
    uint8_t response[STANDARD_SERV_RESP_LENGTH];
    uint8_t params[49];
    uint8_t status;
    
    memcpy(&params[0], p_key, KEYTREE_KEY_LENGTH);
2000476e:	4601      	mov	r1, r0
20004770:	2220      	movs	r2, #32
(
    uint8_t* p_key,
    uint8_t op_type,
    const uint8_t* path
)
{
20004772:	4605      	mov	r5, r0
    uint8_t response[STANDARD_SERV_RESP_LENGTH];
    uint8_t params[49];
    uint8_t status;
    
    memcpy(&params[0], p_key, KEYTREE_KEY_LENGTH);
20004774:	4620      	mov	r0, r4
20004776:	f001 fbbd 	bl	20005ef4 <memcpy>
    
//Reply

    params[32] = op_type;
    
    memcpy(&params[33], path, KEYTREE_PATH_LENGTH);
2000477a:	4639      	mov	r1, r7
2000477c:	2210      	movs	r2, #16
2000477e:	f104 0021 	add.w	r0, r4, #33	; 0x21
    
    memcpy(&params[0], p_key, KEYTREE_KEY_LENGTH);
    
//Reply

    params[32] = op_type;
20004782:	f88d 6024 	strb.w	r6, [sp, #36]	; 0x24
    
    memcpy(&params[33], path, KEYTREE_PATH_LENGTH);
20004786:	f001 fbb5 	bl	20005ef4 <memcpy>
    
    status = execute_service(KEYTREE_REQUEST_CMD,
2000478a:	2009      	movs	r0, #9
2000478c:	4621      	mov	r1, r4
2000478e:	aa0e      	add	r2, sp, #56	; 0x38
20004790:	2306      	movs	r3, #6
20004792:	f7ff fb1b 	bl	20003dcc <execute_service>
                             params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
    
    if(status == MSS_SYS_SUCCESS)
20004796:	4606      	mov	r6, r0
20004798:	b920      	cbnz	r0, 200047a4 <MSS_SYS_key_tree+0x40>
    {
       memcpy(p_key, &params[0], KEYTREE_KEY_LENGTH);
2000479a:	4628      	mov	r0, r5
2000479c:	4621      	mov	r1, r4
2000479e:	2220      	movs	r2, #32
200047a0:	f001 fba8 	bl	20005ef4 <memcpy>
    }
    
    return status;
}
200047a4:	4630      	mov	r0, r6
200047a6:	b011      	add	sp, #68	; 0x44
200047a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
200047aa:	bf00      	nop

200047ac <MSS_SYS_hmac>:
    const uint8_t * key,
    const uint8_t * p_data_in,
    uint32_t length,
    uint8_t * p_result
)
{
200047ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200047b0:	b095      	sub	sp, #84	; 0x54
    uint8_t response[STANDARD_SERV_RESP_LENGTH];
    uint8_t params[58];
    uint8_t status;
    
    memcpy(&params[0], key, HMAC_KEY_LENGTH);
200047b2:	af03      	add	r7, sp, #12
    const uint8_t * key,
    const uint8_t * p_data_in,
    uint32_t length,
    uint8_t * p_result
)
{
200047b4:	461c      	mov	r4, r3
200047b6:	460d      	mov	r5, r1
200047b8:	4616      	mov	r6, r2
    uint8_t response[STANDARD_SERV_RESP_LENGTH];
    uint8_t params[58];
    uint8_t status;
    
    memcpy(&params[0], key, HMAC_KEY_LENGTH);
200047ba:	4601      	mov	r1, r0
200047bc:	2220      	movs	r2, #32
200047be:	4638      	mov	r0, r7
200047c0:	f001 fb98 	bl	20005ef4 <memcpy>
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
200047c4:	ea4f 6814 	mov.w	r8, r4, lsr #24
    
    memcpy(&params[0], key, HMAC_KEY_LENGTH);
    
    params[32] = (uint8_t)((uint32_t)length);
    params[33] = (uint8_t)((uint32_t)length >> 8u);
    params[34] = (uint8_t)((uint32_t)length >> 16u);
200047c8:	0e2b      	lsrs	r3, r5, #24
200047ca:	9300      	str	r3, [sp, #0]
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
200047cc:	f8cd 8004 	str.w	r8, [sp, #4]
    
    memcpy(&params[0], key, HMAC_KEY_LENGTH);
    
    params[32] = (uint8_t)((uint32_t)length);
    params[33] = (uint8_t)((uint32_t)length >> 8u);
    params[34] = (uint8_t)((uint32_t)length >> 16u);
200047d0:	ea4f 4e16 	mov.w	lr, r6, lsr #16
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200047d4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    
    memcpy(&params[0], key, HMAC_KEY_LENGTH);
    
    params[32] = (uint8_t)((uint32_t)length);
    params[33] = (uint8_t)((uint32_t)length >> 8u);
    params[34] = (uint8_t)((uint32_t)length >> 16u);
200047d8:	f88d e02e 	strb.w	lr, [sp, #46]	; 0x2e
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200047dc:	f88d c036 	strb.w	ip, [sp, #54]	; 0x36
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
200047e0:	f8dd e000 	ldr.w	lr, [sp]
200047e4:	f8dd c004 	ldr.w	ip, [sp, #4]
    memcpy(&params[0], key, HMAC_KEY_LENGTH);
    
    params[32] = (uint8_t)((uint32_t)length);
    params[33] = (uint8_t)((uint32_t)length >> 8u);
    params[34] = (uint8_t)((uint32_t)length >> 16u);
    params[35] = (uint8_t)((uint32_t)length >> 24u);
200047e8:	ea4f 6b16 	mov.w	fp, r6, lsr #24

    write_ptr_value_into_array(p_data_in, params, 36u);
    write_ptr_value_into_array(p_result, params, 40u);

    status = execute_service(HMAC_REQUEST_CMD,
200047ec:	4639      	mov	r1, r7
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
200047ee:	ea4f 2815 	mov.w	r8, r5, lsr #8
    uint8_t status;
    
    memcpy(&params[0], key, HMAC_KEY_LENGTH);
    
    params[32] = (uint8_t)((uint32_t)length);
    params[33] = (uint8_t)((uint32_t)length >> 8u);
200047f2:	0a37      	lsrs	r7, r6, #8
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200047f4:	ea4f 4a15 	mov.w	sl, r5, lsr #16
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
200047f8:	ea4f 2914 	mov.w	r9, r4, lsr #8
    params[35] = (uint8_t)((uint32_t)length >> 24u);

    write_ptr_value_into_array(p_data_in, params, 36u);
    write_ptr_value_into_array(p_result, params, 40u);

    status = execute_service(HMAC_REQUEST_CMD,
200047fc:	200c      	movs	r0, #12
200047fe:	aa12      	add	r2, sp, #72	; 0x48
20004800:	2306      	movs	r3, #6
    uint8_t status;
    
    memcpy(&params[0], key, HMAC_KEY_LENGTH);
    
    params[32] = (uint8_t)((uint32_t)length);
    params[33] = (uint8_t)((uint32_t)length >> 8u);
20004802:	f88d 702d 	strb.w	r7, [sp, #45]	; 0x2d
    params[34] = (uint8_t)((uint32_t)length >> 16u);
    params[35] = (uint8_t)((uint32_t)length >> 24u);
20004806:	f88d b02f 	strb.w	fp, [sp, #47]	; 0x2f
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
2000480a:	f88d 8031 	strb.w	r8, [sp, #49]	; 0x31
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
2000480e:	f88d a032 	strb.w	sl, [sp, #50]	; 0x32
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20004812:	f88d e033 	strb.w	lr, [sp, #51]	; 0x33
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004816:	f88d 9035 	strb.w	r9, [sp, #53]	; 0x35
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
2000481a:	f88d c037 	strb.w	ip, [sp, #55]	; 0x37
    uint8_t params[58];
    uint8_t status;
    
    memcpy(&params[0], key, HMAC_KEY_LENGTH);
    
    params[32] = (uint8_t)((uint32_t)length);
2000481e:	f88d 602c 	strb.w	r6, [sp, #44]	; 0x2c
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
20004822:	f88d 5030 	strb.w	r5, [sp, #48]	; 0x30
20004826:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
    params[35] = (uint8_t)((uint32_t)length >> 24u);

    write_ptr_value_into_array(p_data_in, params, 36u);
    write_ptr_value_into_array(p_result, params, 40u);

    status = execute_service(HMAC_REQUEST_CMD,
2000482a:	f7ff facf 	bl	20003dcc <execute_service>
                             params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
                             
    return status;
}
2000482e:	b015      	add	sp, #84	; 0x54
20004830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20004834 <MSS_SYS_sha256>:
(
    const uint8_t * p_data_in,
    uint32_t length,
    uint8_t * result
)
{
20004834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004838:	4684      	mov	ip, r0
2000483a:	b089      	sub	sp, #36	; 0x24
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
2000483c:	0e03      	lsrs	r3, r0, #24
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
2000483e:	0a00      	lsrs	r0, r0, #8

    uint8_t status;
    
    params[0] = (uint8_t)((uint32_t)length);
    params[1] = (uint8_t)((uint32_t)length >> 8u);
    params[2] = (uint8_t)((uint32_t)length >> 16u);
20004840:	0c0e      	lsrs	r6, r1, #16
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20004842:	9301      	str	r3, [sp, #4]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004844:	9000      	str	r0, [sp, #0]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20004846:	ea4f 451c 	mov.w	r5, ip, lsr #16

    uint8_t status;
    
    params[0] = (uint8_t)((uint32_t)length);
    params[1] = (uint8_t)((uint32_t)length >> 8u);
    params[2] = (uint8_t)((uint32_t)length >> 16u);
2000484a:	f88d 600e 	strb.w	r6, [sp, #14]
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
2000484e:	f88d 5016 	strb.w	r5, [sp, #22]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004852:	9e00      	ldr	r6, [sp, #0]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20004854:	9d01      	ldr	r5, [sp, #4]
(
    const uint8_t * p_data_in,
    uint32_t length,
    uint8_t * result
)
{
20004856:	460c      	mov	r4, r1
20004858:	4696      	mov	lr, r2
    uint8_t status;
    
    params[0] = (uint8_t)((uint32_t)length);
    params[1] = (uint8_t)((uint32_t)length >> 8u);
    params[2] = (uint8_t)((uint32_t)length >> 16u);
    params[3] = (uint8_t)((uint32_t)length >> 24u);
2000485a:	ea4f 6811 	mov.w	r8, r1, lsr #24
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
2000485e:	ea4f 6b12 	mov.w	fp, r2, lsr #24
//Reply

    uint8_t status;
    
    params[0] = (uint8_t)((uint32_t)length);
    params[1] = (uint8_t)((uint32_t)length >> 8u);
20004862:	0a0f      	lsrs	r7, r1, #8
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004864:	ea4f 2a12 	mov.w	sl, r2, lsr #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20004868:	ea4f 4912 	mov.w	r9, r2, lsr #16
    params[3] = (uint8_t)((uint32_t)length >> 24u);
    
    write_ptr_value_into_array(result, params, 4u);
    write_ptr_value_into_array(p_data_in, params, 8u);

    status = execute_service(SHA256_REQUEST_CMD,
2000486c:	200a      	movs	r0, #10
2000486e:	a903      	add	r1, sp, #12
20004870:	aa06      	add	r2, sp, #24
20004872:	2306      	movs	r3, #6
//Reply

    uint8_t status;
    
    params[0] = (uint8_t)((uint32_t)length);
    params[1] = (uint8_t)((uint32_t)length >> 8u);
20004874:	f88d 700d 	strb.w	r7, [sp, #13]
    params[2] = (uint8_t)((uint32_t)length >> 16u);
    params[3] = (uint8_t)((uint32_t)length >> 24u);
20004878:	f88d 800f 	strb.w	r8, [sp, #15]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
2000487c:	f88d a011 	strb.w	sl, [sp, #17]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20004880:	f88d 9012 	strb.w	r9, [sp, #18]
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20004884:	f88d b013 	strb.w	fp, [sp, #19]
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004888:	f88d 6015 	strb.w	r6, [sp, #21]
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
2000488c:	f88d 5017 	strb.w	r5, [sp, #23]
    uint8_t params[12];
//Reply

    uint8_t status;
    
    params[0] = (uint8_t)((uint32_t)length);
20004890:	f88d 400c 	strb.w	r4, [sp, #12]
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
20004894:	f88d e010 	strb.w	lr, [sp, #16]
20004898:	f88d c014 	strb.w	ip, [sp, #20]
    params[3] = (uint8_t)((uint32_t)length >> 24u);
    
    write_ptr_value_into_array(result, params, 4u);
    write_ptr_value_into_array(p_data_in, params, 8u);

    status = execute_service(SHA256_REQUEST_CMD,
2000489c:	f7ff fa96 	bl	20003dcc <execute_service>
                             params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
                             
    return status;
}
200048a0:	b009      	add	sp, #36	; 0x24
200048a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200048a6:	bf00      	nop

200048a8 <MSS_SYS_256bit_aes>:
    uint16_t nb_blocks,
    uint8_t mode,
    uint8_t * dest_addr,
    const uint8_t * src_addr
)
{
200048a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200048ac:	b095      	sub	sp, #84	; 0x54
    uint8_t response[STANDARD_SERV_RESP_LENGTH];
    uint8_t params[60];
    uint8_t status;
    
    memcpy(&params[0], key, AES256_KEY_LENGTH);
200048ae:	ae03      	add	r6, sp, #12
    uint16_t nb_blocks,
    uint8_t mode,
    uint8_t * dest_addr,
    const uint8_t * src_addr
)
{
200048b0:	4617      	mov	r7, r2
200048b2:	4688      	mov	r8, r1
    uint8_t response[STANDARD_SERV_RESP_LENGTH];
    uint8_t params[60];
    uint8_t status;
    
    memcpy(&params[0], key, AES256_KEY_LENGTH);
200048b4:	2220      	movs	r2, #32
200048b6:	4601      	mov	r1, r0
200048b8:	4630      	mov	r0, r6
    uint16_t nb_blocks,
    uint8_t mode,
    uint8_t * dest_addr,
    const uint8_t * src_addr
)
{
200048ba:	9d1e      	ldr	r5, [sp, #120]	; 0x78
200048bc:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
200048be:	9301      	str	r3, [sp, #4]
    uint8_t response[STANDARD_SERV_RESP_LENGTH];
    uint8_t params[60];
    uint8_t status;
    
    memcpy(&params[0], key, AES256_KEY_LENGTH);
200048c0:	f001 fb18 	bl	20005ef4 <memcpy>
    memcpy(&params[32], iv, IV_LENGTH);
200048c4:	4641      	mov	r1, r8
200048c6:	2210      	movs	r2, #16
200048c8:	f106 0020 	add.w	r0, r6, #32
200048cc:	f001 fb12 	bl	20005ef4 <memcpy>
    
    params[48] = (uint8_t)nb_blocks;
    params[49] = (uint8_t)(nb_blocks >> 8u);
200048d0:	ea4f 2e17 	mov.w	lr, r7, lsr #8
200048d4:	f88d e03d 	strb.w	lr, [sp, #61]	; 0x3d
    params[50] = mode;
200048d8:	f8dd e004 	ldr.w	lr, [sp, #4]
    params[51] = 0u;

    write_ptr_value_into_array(dest_addr, params, 52u);
    write_ptr_value_into_array(src_addr, params, 56u);

    status = execute_service(AES256_REQUEST_CMD,
200048dc:	2006      	movs	r0, #6
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
200048de:	ea4f 6915 	mov.w	r9, r5, lsr #24
    params[51] = 0u;

    write_ptr_value_into_array(dest_addr, params, 52u);
    write_ptr_value_into_array(src_addr, params, 56u);

    status = execute_service(AES256_REQUEST_CMD,
200048e2:	ea4f 6b14 	mov.w	fp, r4, lsr #24
200048e6:	4631      	mov	r1, r6
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200048e8:	ea4f 4c15 	mov.w	ip, r5, lsr #16
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
200048ec:	0a2e      	lsrs	r6, r5, #8
200048ee:	ea4f 2814 	mov.w	r8, r4, lsr #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200048f2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
    memcpy(&params[0], key, AES256_KEY_LENGTH);
    memcpy(&params[32], iv, IV_LENGTH);
    
    params[48] = (uint8_t)nb_blocks;
    params[49] = (uint8_t)(nb_blocks >> 8u);
    params[50] = mode;
200048f6:	f88d e03e 	strb.w	lr, [sp, #62]	; 0x3e
    params[51] = 0u;

    write_ptr_value_into_array(dest_addr, params, 52u);
    write_ptr_value_into_array(src_addr, params, 56u);

    status = execute_service(AES256_REQUEST_CMD,
200048fa:	aa12      	add	r2, sp, #72	; 0x48
    memcpy(&params[32], iv, IV_LENGTH);
    
    params[48] = (uint8_t)nb_blocks;
    params[49] = (uint8_t)(nb_blocks >> 8u);
    params[50] = mode;
    params[51] = 0u;
200048fc:	f04f 0e00 	mov.w	lr, #0

    write_ptr_value_into_array(dest_addr, params, 52u);
    write_ptr_value_into_array(src_addr, params, 56u);

    status = execute_service(AES256_REQUEST_CMD,
20004900:	4603      	mov	r3, r0
    memcpy(&params[32], iv, IV_LENGTH);
    
    params[48] = (uint8_t)nb_blocks;
    params[49] = (uint8_t)(nb_blocks >> 8u);
    params[50] = mode;
    params[51] = 0u;
20004902:	f88d e03f 	strb.w	lr, [sp, #63]	; 0x3f
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004906:	f88d 6041 	strb.w	r6, [sp, #65]	; 0x41
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
2000490a:	f88d c042 	strb.w	ip, [sp, #66]	; 0x42
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
2000490e:	f88d 9043 	strb.w	r9, [sp, #67]	; 0x43
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004912:	f88d 8045 	strb.w	r8, [sp, #69]	; 0x45
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20004916:	f88d a046 	strb.w	sl, [sp, #70]	; 0x46
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
2000491a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
    uint8_t status;
    
    memcpy(&params[0], key, AES256_KEY_LENGTH);
    memcpy(&params[32], iv, IV_LENGTH);
    
    params[48] = (uint8_t)nb_blocks;
2000491e:	f88d 703c 	strb.w	r7, [sp, #60]	; 0x3c
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
20004922:	f88d 5040 	strb.w	r5, [sp, #64]	; 0x40
20004926:	f88d 4044 	strb.w	r4, [sp, #68]	; 0x44
    params[51] = 0u;

    write_ptr_value_into_array(dest_addr, params, 52u);
    write_ptr_value_into_array(src_addr, params, 56u);

    status = execute_service(AES256_REQUEST_CMD,
2000492a:	f7ff fa4f 	bl	20003dcc <execute_service>
                             params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
                             
    return status;
}
2000492e:	b015      	add	sp, #84	; 0x54
20004930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20004934 <MSS_SYS_128bit_aes>:
    const uint8_t * iv,
    uint16_t nb_blocks,
    uint8_t mode,
    uint8_t * dest_addr,
    const uint8_t * src_addr)
{
20004934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004938:	b091      	sub	sp, #68	; 0x44
    uint8_t response[STANDARD_SERV_RESP_LENGTH];
    uint8_t params[44];
    uint8_t status;
    
    memcpy(&params[0], key, AES128_KEY_LENGTH);
2000493a:	2710      	movs	r7, #16
2000493c:	ae03      	add	r6, sp, #12
    const uint8_t * iv,
    uint16_t nb_blocks,
    uint8_t mode,
    uint8_t * dest_addr,
    const uint8_t * src_addr)
{
2000493e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
20004940:	4690      	mov	r8, r2
20004942:	468a      	mov	sl, r1
    uint8_t response[STANDARD_SERV_RESP_LENGTH];
    uint8_t params[44];
    uint8_t status;
    
    memcpy(&params[0], key, AES128_KEY_LENGTH);
20004944:	463a      	mov	r2, r7
20004946:	4601      	mov	r1, r0
20004948:	4630      	mov	r0, r6
    const uint8_t * iv,
    uint16_t nb_blocks,
    uint8_t mode,
    uint8_t * dest_addr,
    const uint8_t * src_addr)
{
2000494a:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
2000494c:	9301      	str	r3, [sp, #4]
    uint8_t response[STANDARD_SERV_RESP_LENGTH];
    uint8_t params[44];
    uint8_t status;
    
    memcpy(&params[0], key, AES128_KEY_LENGTH);
2000494e:	f001 fad1 	bl	20005ef4 <memcpy>
    memcpy(&params[16], iv, IV_LENGTH);
20004952:	19f0      	adds	r0, r6, r7
20004954:	4651      	mov	r1, sl
20004956:	463a      	mov	r2, r7
20004958:	f001 facc 	bl	20005ef4 <memcpy>
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
2000495c:	fa25 fc07 	lsr.w	ip, r5, r7
    
    memcpy(&params[0], key, AES128_KEY_LENGTH);
    memcpy(&params[16], iv, IV_LENGTH);
    
    params[32] = (uint8_t)nb_blocks;
    params[33] = (uint8_t)(nb_blocks >> 8u);
20004960:	ea4f 2e18 	mov.w	lr, r8, lsr #8
20004964:	f88d e02d 	strb.w	lr, [sp, #45]	; 0x2d
    params[34] = mode;
20004968:	f8dd e004 	ldr.w	lr, [sp, #4]
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
2000496c:	ea4f 6915 	mov.w	r9, r5, lsr #24
    params[35] = 0u;

    write_ptr_value_into_array(dest_addr, params, 36u);
    write_ptr_value_into_array(src_addr, params, 40u);

    status = execute_service(AES128_REQUEST_CMD,
20004970:	ea4f 6b14 	mov.w	fp, r4, lsr #24
20004974:	4631      	mov	r1, r6
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004976:	0a27      	lsrs	r7, r4, #8
20004978:	0a2e      	lsrs	r6, r5, #8
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
2000497a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
    memcpy(&params[0], key, AES128_KEY_LENGTH);
    memcpy(&params[16], iv, IV_LENGTH);
    
    params[32] = (uint8_t)nb_blocks;
    params[33] = (uint8_t)(nb_blocks >> 8u);
    params[34] = mode;
2000497e:	f88d e02e 	strb.w	lr, [sp, #46]	; 0x2e
    params[35] = 0u;

    write_ptr_value_into_array(dest_addr, params, 36u);
    write_ptr_value_into_array(src_addr, params, 40u);

    status = execute_service(AES128_REQUEST_CMD,
20004982:	2003      	movs	r0, #3
    memcpy(&params[16], iv, IV_LENGTH);
    
    params[32] = (uint8_t)nb_blocks;
    params[33] = (uint8_t)(nb_blocks >> 8u);
    params[34] = mode;
    params[35] = 0u;
20004984:	f04f 0e00 	mov.w	lr, #0

    write_ptr_value_into_array(dest_addr, params, 36u);
    write_ptr_value_into_array(src_addr, params, 40u);

    status = execute_service(AES128_REQUEST_CMD,
20004988:	aa0e      	add	r2, sp, #56	; 0x38
2000498a:	2306      	movs	r3, #6
    memcpy(&params[16], iv, IV_LENGTH);
    
    params[32] = (uint8_t)nb_blocks;
    params[33] = (uint8_t)(nb_blocks >> 8u);
    params[34] = mode;
    params[35] = 0u;
2000498c:	f88d e02f 	strb.w	lr, [sp, #47]	; 0x2f
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
20004990:	f88d 6031 	strb.w	r6, [sp, #49]	; 0x31
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
20004994:	f88d c032 	strb.w	ip, [sp, #50]	; 0x32
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
20004998:	f88d 9033 	strb.w	r9, [sp, #51]	; 0x33
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
    target_array[array_index + 1] = (uint8_t)((uint32_t)pointer >> 8u);
2000499c:	f88d 7035 	strb.w	r7, [sp, #53]	; 0x35
    target_array[array_index + 2] = (uint8_t)((uint32_t)pointer >> 16u);
200049a0:	f88d a036 	strb.w	sl, [sp, #54]	; 0x36
    target_array[array_index + 3] = (uint8_t)((uint32_t)pointer >> 24u);
200049a4:	f88d b037 	strb.w	fp, [sp, #55]	; 0x37
    uint8_t status;
    
    memcpy(&params[0], key, AES128_KEY_LENGTH);
    memcpy(&params[16], iv, IV_LENGTH);
    
    params[32] = (uint8_t)nb_blocks;
200049a8:	f88d 802c 	strb.w	r8, [sp, #44]	; 0x2c
    const uint8_t * pointer,
    uint8_t target_array[],
    uint32_t array_index
)
{
    target_array[array_index] = (uint8_t)((uint32_t)pointer);
200049ac:	f88d 5030 	strb.w	r5, [sp, #48]	; 0x30
200049b0:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
    params[35] = 0u;

    write_ptr_value_into_array(dest_addr, params, 36u);
    write_ptr_value_into_array(src_addr, params, 40u);

    status = execute_service(AES128_REQUEST_CMD,
200049b4:	f7ff fa0a 	bl	20003dcc <execute_service>
                             params,
                             response,
                             STANDARD_SERV_RESP_LENGTH);
                             
    return status;
}
200049b8:	b011      	add	sp, #68	; 0x44
200049ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200049be:	bf00      	nop

200049c0 <MSS_SYS_get_secondary_device_certificate>:
 */
uint8_t MSS_SYS_get_secondary_device_certificate
(
    uint8_t * p_secondary_device_certificate
)
{
200049c0:	b500      	push	{lr}

    /*
     * The get secondary device certificate system service is not available on 
     * M2S050 rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200049c2:	f248 0100 	movw	r1, #32768	; 0x8000
200049c6:	f2c4 0103 	movt	r1, #16387	; 0x4003
200049ca:	f8d1 314c 	ldr.w	r3, [r1, #332]	; 0x14c
200049ce:	f64f 0202 	movw	r2, #63490	; 0xf802
200049d2:	4293      	cmp	r3, r2
 */
uint8_t MSS_SYS_get_secondary_device_certificate
(
    uint8_t * p_secondary_device_certificate
)
{
200049d4:	b083      	sub	sp, #12
200049d6:	4601      	mov	r1, r0

    /*
     * The get secondary device certificate system service is not available on 
     * M2S050 rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
200049d8:	d02f      	beq.n	20004a3a <MSS_SYS_get_secondary_device_certificate+0x7a>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
200049da:	f248 0200 	movw	r2, #32768	; 0x8000
200049de:	f2c4 0203 	movt	r2, #16387	; 0x4003
200049e2:	f8d2 014c 	ldr.w	r0, [r2, #332]	; 0x14c
200049e6:	f64f 0c02 	movw	ip, #63490	; 0xf802
200049ea:	f2c0 0c01 	movt	ip, #1
200049ee:	4560      	cmp	r0, ip
200049f0:	d021      	beq.n	20004a36 <MSS_SYS_get_secondary_device_certificate+0x76>
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
200049f2:	f248 0300 	movw	r3, #32768	; 0x8000
200049f6:	f2c4 0303 	movt	r3, #16387	; 0x4003
200049fa:	f8d3 014c 	ldr.w	r0, [r3, #332]	; 0x14c
200049fe:	f64f 0e02 	movw	lr, #63490	; 0xf802
20004a02:	f2c0 0e02 	movt	lr, #2
20004a06:	4570      	cmp	r0, lr
20004a08:	d013      	beq.n	20004a32 <MSS_SYS_get_secondary_device_certificate+0x72>
    ASSERT(0x0003F802u != SYSREG->DEVICE_VERSION);
20004a0a:	f248 0000 	movw	r0, #32768	; 0x8000
20004a0e:	f2c4 0003 	movt	r0, #16387	; 0x4003
20004a12:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
20004a16:	f64f 0c02 	movw	ip, #63490	; 0xf802
20004a1a:	f2c0 0c03 	movt	ip, #3
20004a1e:	4562      	cmp	r2, ip
20004a20:	d100      	bne.n	20004a24 <MSS_SYS_get_secondary_device_certificate+0x64>
20004a22:	be00      	bkpt	0x0000
    
    status = execute_service(SECONDARY_DEVICE_CERTIFICATE_REQUEST_CMD,
20004a24:	201e      	movs	r0, #30
20004a26:	466a      	mov	r2, sp
20004a28:	2306      	movs	r3, #6
20004a2a:	f7ff f9cf 	bl	20003dcc <execute_service>
                             p_secondary_device_certificate,
                             response,
                             SECONDARY_DEVICE_CERT_SERV_RESP_LENGTH);
    
    return status;
}
20004a2e:	b003      	add	sp, #12
20004a30:	bd00      	pop	{pc}
     * The get secondary device certificate system service is not available on 
     * M2S050 rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0002F802u != SYSREG->DEVICE_VERSION);
20004a32:	be00      	bkpt	0x0000
20004a34:	e7e9      	b.n	20004a0a <MSS_SYS_get_secondary_device_certificate+0x4a>
    /*
     * The get secondary device certificate system service is not available on 
     * M2S050 rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20004a36:	be00      	bkpt	0x0000
20004a38:	e7db      	b.n	200049f2 <MSS_SYS_get_secondary_device_certificate+0x32>

    /*
     * The get secondary device certificate system service is not available on 
     * M2S050 rev A, rev B, rev C and rev D.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004a3a:	be00      	bkpt	0x0000
20004a3c:	e7cd      	b.n	200049da <MSS_SYS_get_secondary_device_certificate+0x1a>
20004a3e:	bf00      	nop

20004a40 <MSS_SYS_get_device_certificate>:
 */
uint8_t MSS_SYS_get_device_certificate
(
    uint8_t * p_device_certificate
)
{
20004a40:	b500      	push	{lr}
20004a42:	b083      	sub	sp, #12
20004a44:	4601      	mov	r1, r0
    uint8_t response[DEVICE_CERT_SERV_RESP_LENGTH];
    uint8_t status;
    
    status = execute_service(DEVICE_CERTIFICATE_REQUEST_CMD,
20004a46:	466a      	mov	r2, sp
20004a48:	2000      	movs	r0, #0
20004a4a:	2306      	movs	r3, #6
20004a4c:	f7ff f9be 	bl	20003dcc <execute_service>
                             p_device_certificate,
                             response,
                             DEVICE_CERT_SERV_RESP_LENGTH);
    
    return status;
}
20004a50:	b003      	add	sp, #12
20004a52:	bd00      	pop	{pc}

20004a54 <MSS_SYS_get_design_version>:
 */
uint8_t MSS_SYS_get_design_version
(
    uint8_t * p_design_version
)
{
20004a54:	b500      	push	{lr}
20004a56:	b083      	sub	sp, #12
20004a58:	4601      	mov	r1, r0
    uint8_t response[DESIGNVER_SERV_RESP_LENGTH];
    uint8_t status;
    
    status = execute_service(DESIGNVER_REQUEST_CMD,
20004a5a:	466a      	mov	r2, sp
20004a5c:	2005      	movs	r0, #5
20004a5e:	2306      	movs	r3, #6
20004a60:	f7ff f9b4 	bl	20003dcc <execute_service>
                             p_design_version,
                             response,
                             DESIGNVER_SERV_RESP_LENGTH);
    
    return status;
}
20004a64:	b003      	add	sp, #12
20004a66:	bd00      	pop	{pc}

20004a68 <MSS_SYS_get_user_code>:
 */
uint8_t MSS_SYS_get_user_code
(
    uint8_t * p_user_code
)
{
20004a68:	b500      	push	{lr}
20004a6a:	b083      	sub	sp, #12
20004a6c:	4601      	mov	r1, r0
    uint8_t response[USERCODE_SERV_RESP_LENGTH];
    uint8_t status;
    
    status = execute_service(USERCODE_REQUEST_CMD,
20004a6e:	466a      	mov	r2, sp
20004a70:	2004      	movs	r0, #4
20004a72:	2306      	movs	r3, #6
20004a74:	f7ff f9aa 	bl	20003dcc <execute_service>
                             p_user_code,
                             response,
                             USERCODE_SERV_RESP_LENGTH);
    
    return status;
}
20004a78:	b003      	add	sp, #12
20004a7a:	bd00      	pop	{pc}

20004a7c <MSS_SYS_get_serial_number>:
 */
uint8_t MSS_SYS_get_serial_number
(
    uint8_t * p_serial_number
)
{
20004a7c:	b500      	push	{lr}
20004a7e:	b083      	sub	sp, #12
20004a80:	4601      	mov	r1, r0
    uint8_t response[SERIAL_NUMBER_SERV_RESP_LENGTH];
    uint8_t status;
    
    status = execute_service(SERIAL_NUMBER_REQUEST_CMD,
20004a82:	466a      	mov	r2, sp
20004a84:	2001      	movs	r0, #1
20004a86:	2306      	movs	r3, #6
20004a88:	f7ff f9a0 	bl	20003dcc <execute_service>
                             p_serial_number,
                             response,
                             SERIAL_NUMBER_SERV_RESP_LENGTH);
    
    return status;
}
20004a8c:	b003      	add	sp, #12
20004a8e:	bd00      	pop	{pc}

20004a90 <MSS_SYS_start_isp>:
(
    uint8_t mode,
    comblk_page_handler_t page_read_handler,
    sys_serv_isp_complete_handler_t isp_completion_handler
)
{
20004a90:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    /*
     * Keep a copy of the initial eNVM configuration used before ISP was
     * initiated. The eNVM configuration will be restored, as part of the ISP
     * completion handler, when ISP completes.
     */
    g_initial_envm_cr = SYSREG->ENVM_CR;
20004a94:	f248 0400 	movw	r4, #32768	; 0x8000
20004a98:	f2c4 0403 	movt	r4, #16387	; 0x4003
20004a9c:	68e6      	ldr	r6, [r4, #12]
20004a9e:	f24c 15a8 	movw	r5, #49576	; 0xc1a8
20004aa2:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004aa6:	602e      	str	r6, [r5, #0]
    /* Store the MSS DDR FACC 2 register value so that its can be restored back 
     * when the ISP operation is completed.asynchronous_event_handler. */
    g_initial_mssddr_facc2_cr = SYSREG->MSSDDR_FACC2_CR;
20004aa8:	f8d4 c09c 	ldr.w	ip, [r4, #156]	; 0x9c
20004aac:	f64c 130c 	movw	r3, #51468	; 0xc90c
20004ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    /*
     * Set the eNVM's frequency range to its maximum. This is required to ensure
     * successful eNVM programming on all devices.
     */
    SYSREG->ENVM_CR = (g_initial_envm_cr & ~NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
20004ab4:	f446 56ff 	orr.w	r6, r6, #8160	; 0x1fe0
     * completion handler, when ISP completes.
     */
    g_initial_envm_cr = SYSREG->ENVM_CR;
    /* Store the MSS DDR FACC 2 register value so that its can be restored back 
     * when the ISP operation is completed.asynchronous_event_handler. */
    g_initial_mssddr_facc2_cr = SYSREG->MSSDDR_FACC2_CR;
20004ab8:	f8c3 c00c 	str.w	ip, [r3, #12]
(
    uint8_t mode,
    comblk_page_handler_t page_read_handler,
    sys_serv_isp_complete_handler_t isp_completion_handler
)
{
20004abc:	b085      	sub	sp, #20
    g_initial_mssddr_facc2_cr = SYSREG->MSSDDR_FACC2_CR;
    /*
     * Set the eNVM's frequency range to its maximum. This is required to ensure
     * successful eNVM programming on all devices.
     */
    SYSREG->ENVM_CR = (g_initial_envm_cr & ~NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;
20004abe:	60e6      	str	r6, [r4, #12]
(
    uint8_t mode,
    comblk_page_handler_t page_read_handler,
    sys_serv_isp_complete_handler_t isp_completion_handler
)
{
20004ac0:	4607      	mov	r7, r0
20004ac2:	4688      	mov	r8, r1
20004ac4:	4696      	mov	lr, r2
     * Set the eNVM's frequency range to its maximum. This is required to ensure
     * successful eNVM programming on all devices.
     */
    SYSREG->ENVM_CR = (g_initial_envm_cr & ~NVM_FREQRNG_MASK) | NVM_FREQRNG_MAX;

    g_mode = mode;
20004ac6:	7618      	strb	r0, [r3, #24]
    
    if(mode != MSS_SYS_PROG_AUTHENTICATE)
20004ac8:	b190      	cbz	r0, 20004af0 <MSS_SYS_start_isp+0x60>
    {  

    	 /* Select output of MUX 0, MUX 1 and MUX 2 during standby */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR & ((uint32_t)(FACC_STANDBY_SEL << FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK);
20004aca:	2100      	movs	r1, #0
20004acc:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
20004ad0:	f8c4 109c 	str.w	r1, [r4, #156]	; 0x9c
        
        /* Enable the signal for the 50 MHz RC oscillator */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_25_50MHZ_EN << MSS_25_50MHZ_EN_SHIFT) & MSS_25_50MHZ_EN_MASK);
20004ad4:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
20004ad8:	f440 7600 	orr.w	r6, r0, #512	; 0x200
20004adc:	f8c4 609c 	str.w	r6, [r4, #156]	; 0x9c
        
        /* Enable the signal for the 1 MHz RC oscillator */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_1MHZ_EN << MSS_1MHZ_EN_SHIFT) & MSS_1MHZ_EN_MASK);
20004ae0:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
        
        wait_for_clock_switch = 1;
20004ae4:	2001      	movs	r0, #1
        
        /* Enable the signal for the 50 MHz RC oscillator */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_25_50MHZ_EN << MSS_25_50MHZ_EN_SHIFT) & MSS_25_50MHZ_EN_MASK);
        
        /* Enable the signal for the 1 MHz RC oscillator */
        SYSREG->MSSDDR_FACC2_CR = SYSREG->MSSDDR_FACC2_CR | ((uint32_t)(MSS_1MHZ_EN << MSS_1MHZ_EN_SHIFT) & MSS_1MHZ_EN_MASK);
20004ae6:	f442 6180 	orr.w	r1, r2, #1024	; 0x400
20004aea:	f8c4 109c 	str.w	r1, [r4, #156]	; 0x9c
        
        wait_for_clock_switch = 1;
20004aee:	7128      	strb	r0, [r5, #4]
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
20004af0:	7d1d      	ldrb	r5, [r3, #20]
20004af2:	f64c 140c 	movw	r4, #51468	; 0xc90c
20004af6:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004afa:	46ac      	mov	ip, r5
20004afc:	2d00      	cmp	r5, #0
20004afe:	d1f7      	bne.n	20004af0 <MSS_SYS_start_isp+0x60>
    
    g_isp_completion_handler = isp_completion_handler;
    
    g_isp_page_read_handler = page_read_handler;

    MSS_COMBLK_send_paged_cmd(isp_prog_request,                 /* p_cmd */
20004b00:	2102      	movs	r1, #2
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
20004b02:	f04f 0a01 	mov.w	sl, #1
    
    g_isp_completion_handler = isp_completion_handler;
    
    g_isp_page_read_handler = page_read_handler;

    MSS_COMBLK_send_paged_cmd(isp_prog_request,                 /* p_cmd */
20004b06:	f644 462d 	movw	r6, #19501	; 0x4c2d
20004b0a:	f243 3571 	movw	r5, #13169	; 0x3371
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
20004b0e:	f884 a014 	strb.w	sl, [r4, #20]
    
    signal_request_start();
    isp_prog_request[0] = ISP_PROGRAMMING_REQUEST_CMD;
    isp_prog_request[1] = mode;
    
    g_isp_completion_handler = isp_completion_handler;
20004b12:	f8c4 e010 	str.w	lr, [r4, #16]
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
20004b16:	f8a4 c016 	strh.w	ip, [r4, #22]
    isp_prog_request[0] = ISP_PROGRAMMING_REQUEST_CMD;
    isp_prog_request[1] = mode;
    
    g_isp_completion_handler = isp_completion_handler;
    
    g_isp_page_read_handler = page_read_handler;
20004b1a:	f8c4 801c 	str.w	r8, [r4, #28]

    MSS_COMBLK_send_paged_cmd(isp_prog_request,                 /* p_cmd */
20004b1e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004b22:	f2c2 0500 	movt	r5, #8192	; 0x2000


    }
    
    signal_request_start();
    isp_prog_request[0] = ISP_PROGRAMMING_REQUEST_CMD;
20004b26:	f04f 0a15 	mov.w	sl, #21
    
    g_isp_completion_handler = isp_completion_handler;
    
    g_isp_page_read_handler = page_read_handler;

    MSS_COMBLK_send_paged_cmd(isp_prog_request,                 /* p_cmd */
20004b2a:	f104 0220 	add.w	r2, r4, #32
20004b2e:	a803      	add	r0, sp, #12
20004b30:	460b      	mov	r3, r1


    }
    
    signal_request_start();
    isp_prog_request[0] = ISP_PROGRAMMING_REQUEST_CMD;
20004b32:	f88d a00c 	strb.w	sl, [sp, #12]
    isp_prog_request[1] = mode;
20004b36:	f88d 700d 	strb.w	r7, [sp, #13]
    
    g_isp_completion_handler = isp_completion_handler;
    
    g_isp_page_read_handler = page_read_handler;

    MSS_COMBLK_send_paged_cmd(isp_prog_request,                 /* p_cmd */
20004b3a:	9600      	str	r6, [sp, #0]
20004b3c:	9501      	str	r5, [sp, #4]
20004b3e:	f7fe f82b 	bl	20002b98 <MSS_COMBLK_send_paged_cmd>
                              isp_page_read_handler,            /* page_handler */
                              isp_sys_completion_handler);      /* completion_handler */



}
20004b42:	b005      	add	sp, #20
20004b44:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}

20004b48 <MSS_SYS_flash_freeze>:

/*==============================================================================
 * See mss_sys_services.h for details.
 */
uint8_t MSS_SYS_flash_freeze(uint8_t options)
{
20004b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint8_t status;
    uint16_t actual_response_length;
    uint8_t flash_freeze_req[FLASH_FREEZE_REQUEST_LENGTH];
    uint8_t response[FLASH_FREEZE_SERV_RESP_LENGTH];

    MSS_UART_polled_tx_string(&g_mss_uart1, (uint8_t*)" \n\r MSS_SYS_flash_freeze \n\r ");
20004b4c:	f64b 61fc 	movw	r1, #48892	; 0xbefc

/*==============================================================================
 * See mss_sys_services.h for details.
 */
uint8_t MSS_SYS_flash_freeze(uint8_t options)
{
20004b50:	4680      	mov	r8, r0
    uint8_t status;
    uint16_t actual_response_length;
    uint8_t flash_freeze_req[FLASH_FREEZE_REQUEST_LENGTH];
    uint8_t response[FLASH_FREEZE_SERV_RESP_LENGTH];

    MSS_UART_polled_tx_string(&g_mss_uart1, (uint8_t*)" \n\r MSS_SYS_flash_freeze \n\r ");
20004b52:	f64c 106c 	movw	r0, #51564	; 0xc96c
20004b56:	f2c2 0000 	movt	r0, #8192	; 0x2000

/*==============================================================================
 * See mss_sys_services.h for details.
 */
uint8_t MSS_SYS_flash_freeze(uint8_t options)
{
20004b5a:	b086      	sub	sp, #24
    uint8_t status;
    uint16_t actual_response_length;
    uint8_t flash_freeze_req[FLASH_FREEZE_REQUEST_LENGTH];
    uint8_t response[FLASH_FREEZE_SERV_RESP_LENGTH];

    MSS_UART_polled_tx_string(&g_mss_uart1, (uint8_t*)" \n\r MSS_SYS_flash_freeze \n\r ");
20004b5c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004b60:	f7fc fbe4 	bl	2000132c <MSS_UART_polled_tx_string>

    /*
     * The Flash Freeze system service is not available on M2S050 rev A and rev B.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004b64:	f248 0000 	movw	r0, #32768	; 0x8000
20004b68:	f2c4 0003 	movt	r0, #16387	; 0x4003
20004b6c:	f8d0 214c 	ldr.w	r2, [r0, #332]	; 0x14c
20004b70:	f64f 0302 	movw	r3, #63490	; 0xf802
20004b74:	429a      	cmp	r2, r3
20004b76:	d057      	beq.n	20004c28 <MSS_SYS_flash_freeze+0xe0>
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20004b78:	f248 0500 	movw	r5, #32768	; 0x8000
20004b7c:	f2c4 0503 	movt	r5, #16387	; 0x4003
20004b80:	f8d5 114c 	ldr.w	r1, [r5, #332]	; 0x14c
20004b84:	f64f 0402 	movw	r4, #63490	; 0xf802
20004b88:	f2c0 0401 	movt	r4, #1
20004b8c:	42a1      	cmp	r1, r4
20004b8e:	d049      	beq.n	20004c24 <MSS_SYS_flash_freeze+0xdc>
    
    /*
     * Keep track of the clocks configuration before entering Flash*Freeze so
     * that it can be restored on Flash*Freeze exit.
     */
    g_initial_mssddr_facc1_cr = SYSREG->MSSDDR_FACC1_CR;
20004b90:	f248 0700 	movw	r7, #32768	; 0x8000
20004b94:	f2c4 0703 	movt	r7, #16387	; 0x4003
20004b98:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
20004b9c:	f64c 140c 	movw	r4, #51468	; 0xc90c
20004ba0:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004ba4:	60a3      	str	r3, [r4, #8]
    
    /*
     * Enable RTC wake-up interrupt to System Controller and FPGA fabric.
     */
    SYSREG->RTC_WAKEUP_CR |= (RTC_WAKEUP_G4C_EN_MASK | RTC_WAKEUP_FAB_EN_MASK);
20004ba6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
20004baa:	f042 0606 	orr.w	r6, r2, #6
20004bae:	f8c7 6088 	str.w	r6, [r7, #136]	; 0x88
 *
 */
static void signal_request_start(void)
{
    /* Wait for current request to complete. */
    while(g_request_in_progress)
20004bb2:	7d20      	ldrb	r0, [r4, #20]
20004bb4:	f64c 150c 	movw	r5, #51468	; 0xc90c
20004bb8:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004bbc:	4684      	mov	ip, r0
20004bbe:	2800      	cmp	r0, #0
20004bc0:	d1f7      	bne.n	20004bb2 <MSS_SYS_flash_freeze+0x6a>
     */
    SYSREG->RTC_WAKEUP_CR |= (RTC_WAKEUP_G4C_EN_MASK | RTC_WAKEUP_FAB_EN_MASK);

    signal_request_start();

    flash_freeze_req[0] = FLASH_FREEZE_REQUEST_CMD;
20004bc2:	2602      	movs	r6, #2
    flash_freeze_req[1] = options;

    MSS_COMBLK_send_cmd(flash_freeze_req,               /* p_cmd */
20004bc4:	f243 37a1 	movw	r7, #13217	; 0x33a1
    while(g_request_in_progress)
    {
        ;
    }
    
    g_request_in_progress = 1u;
20004bc8:	f04f 0e01 	mov.w	lr, #1
20004bcc:	f885 e014 	strb.w	lr, [r5, #20]
    signal_request_start();

    flash_freeze_req[0] = FLASH_FREEZE_REQUEST_CMD;
    flash_freeze_req[1] = options;

    MSS_COMBLK_send_cmd(flash_freeze_req,               /* p_cmd */
20004bd0:	4602      	mov	r2, r0
    {
        ;
    }
    
    g_request_in_progress = 1u;
    g_last_response_length = 0u;
20004bd2:	f8a5 c016 	strh.w	ip, [r5, #22]
    signal_request_start();

    flash_freeze_req[0] = FLASH_FREEZE_REQUEST_CMD;
    flash_freeze_req[1] = options;

    MSS_COMBLK_send_cmd(flash_freeze_req,               /* p_cmd */
20004bd6:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004bda:	ad04      	add	r5, sp, #16
20004bdc:	4631      	mov	r1, r6
20004bde:	a805      	add	r0, sp, #20
20004be0:	4663      	mov	r3, ip
    SYSREG->RTC_WAKEUP_CR |= (RTC_WAKEUP_G4C_EN_MASK | RTC_WAKEUP_FAB_EN_MASK);

    signal_request_start();

    flash_freeze_req[0] = FLASH_FREEZE_REQUEST_CMD;
    flash_freeze_req[1] = options;
20004be2:	f88d 8015 	strb.w	r8, [sp, #21]

    MSS_COMBLK_send_cmd(flash_freeze_req,               /* p_cmd */
20004be6:	9500      	str	r5, [sp, #0]
20004be8:	9702      	str	r7, [sp, #8]
     */
    SYSREG->RTC_WAKEUP_CR |= (RTC_WAKEUP_G4C_EN_MASK | RTC_WAKEUP_FAB_EN_MASK);

    signal_request_start();

    flash_freeze_req[0] = FLASH_FREEZE_REQUEST_CMD;
20004bea:	f88d 6014 	strb.w	r6, [sp, #20]
    flash_freeze_req[1] = options;

    MSS_COMBLK_send_cmd(flash_freeze_req,               /* p_cmd */
20004bee:	9601      	str	r6, [sp, #4]
20004bf0:	f7fe f87c 	bl	20002cec <MSS_COMBLK_send_cmd>
/*==============================================================================
 *
 */
static uint16_t wait_for_request_completion(void)
{
    while(g_request_in_progress)
20004bf4:	7d21      	ldrb	r1, [r4, #20]
20004bf6:	f64c 130c 	movw	r3, #51468	; 0xc90c
20004bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004bfe:	2900      	cmp	r1, #0
20004c00:	d1f8      	bne.n	20004bf4 <MSS_SYS_flash_freeze+0xac>
    {
        ;
    }
    
    return g_last_response_length;
20004c02:	f8b3 c016 	ldrh.w	ip, [r3, #22]
                        FLASH_FREEZE_SERV_RESP_LENGTH,  /* response_size */
                        request_completion_handler);    /* completion_handler */

    actual_response_length = wait_for_request_completion();
    
    if((FLASH_FREEZE_SERV_RESP_LENGTH == actual_response_length) &&
20004c06:	f1bc 0f02 	cmp.w	ip, #2
20004c0a:	d003      	beq.n	20004c14 <MSS_SYS_flash_freeze+0xcc>
20004c0c:	20c8      	movs	r0, #200	; 0xc8
    {
        status = MSS_SYS_UNEXPECTED_ERROR;
    }
    
    return status;
}
20004c0e:	b006      	add	sp, #24
20004c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                        request_completion_handler);    /* completion_handler */

    actual_response_length = wait_for_request_completion();
    
    if((FLASH_FREEZE_SERV_RESP_LENGTH == actual_response_length) &&
       (FLASH_FREEZE_REQUEST_CMD == response[0]))
20004c14:	f89d 2010 	ldrb.w	r2, [sp, #16]
20004c18:	2a02      	cmp	r2, #2
    {
        status = response[1];
20004c1a:	bf08      	it	eq
20004c1c:	f89d 0011 	ldrbeq.w	r0, [sp, #17]
                        request_completion_handler);    /* completion_handler */

    actual_response_length = wait_for_request_completion();
    
    if((FLASH_FREEZE_SERV_RESP_LENGTH == actual_response_length) &&
       (FLASH_FREEZE_REQUEST_CMD == response[0]))
20004c20:	d1f4      	bne.n	20004c0c <MSS_SYS_flash_freeze+0xc4>
20004c22:	e7f4      	b.n	20004c0e <MSS_SYS_flash_freeze+0xc6>

    /*
     * The Flash Freeze system service is not available on M2S050 rev A and rev B.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
    ASSERT(0x0001F802u != SYSREG->DEVICE_VERSION);
20004c24:	be00      	bkpt	0x0000
20004c26:	e7b3      	b.n	20004b90 <MSS_SYS_flash_freeze+0x48>
    MSS_UART_polled_tx_string(&g_mss_uart1, (uint8_t*)" \n\r MSS_SYS_flash_freeze \n\r ");

    /*
     * The Flash Freeze system service is not available on M2S050 rev A and rev B.
     */
    ASSERT(0x0000F802u != SYSREG->DEVICE_VERSION);
20004c28:	be00      	bkpt	0x0000
20004c2a:	e7a5      	b.n	20004b78 <MSS_SYS_flash_freeze+0x30>

20004c2c <isp_page_read_handler>:

static uint32_t isp_page_read_handler
(
    uint8_t const ** pp_next_page
)
{
20004c2c:	b530      	push	{r4, r5, lr}
    uint8_t manufacturer_id = 0;
    uint8_t device_id = 0;

    

    if((g_mode !=  MSS_SYS_PROG_AUTHENTICATE) & (wait_for_clock_switch == 1))
20004c2e:	f64c 140c 	movw	r4, #51468	; 0xc90c
20004c32:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004c36:	f24c 13a8 	movw	r3, #49576	; 0xc1a8
20004c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004c3e:	f894 c018 	ldrb.w	ip, [r4, #24]
20004c42:	791d      	ldrb	r5, [r3, #4]
20004c44:	f1bc 0100 	subs.w	r1, ip, #0
20004c48:	bf18      	it	ne
20004c4a:	2101      	movne	r1, #1

static uint32_t isp_page_read_handler
(
    uint8_t const ** pp_next_page
)
{
20004c4c:	b083      	sub	sp, #12
    uint32_t remaining_length = 0;
    uint32_t running_on_standby_clock;
    volatile uint32_t timeout;
    const uint32_t apb_divisors_mask = 0x00000EFCU;
    uint8_t manufacturer_id = 0;
20004c4e:	2200      	movs	r2, #0
    uint8_t device_id = 0;

    

    if((g_mode !=  MSS_SYS_PROG_AUTHENTICATE) & (wait_for_clock_switch == 1))
20004c50:	2d01      	cmp	r5, #1
20004c52:	bf14      	ite	ne
20004c54:	2100      	movne	r1, #0
20004c56:	f001 0101 	andeq.w	r1, r1, #1
    uint32_t remaining_length = 0;
    uint32_t running_on_standby_clock;
    volatile uint32_t timeout;
    const uint32_t apb_divisors_mask = 0x00000EFCU;
    uint8_t manufacturer_id = 0;
    uint8_t device_id = 0;
20004c5a:	f88d 2006 	strb.w	r2, [sp, #6]

static uint32_t isp_page_read_handler
(
    uint8_t const ** pp_next_page
)
{
20004c5e:	4605      	mov	r5, r0
    uint32_t remaining_length = 0;
    uint32_t running_on_standby_clock;
    volatile uint32_t timeout;
    const uint32_t apb_divisors_mask = 0x00000EFCU;
    uint8_t manufacturer_id = 0;
20004c60:	f88d 2007 	strb.w	r2, [sp, #7]
    uint8_t device_id = 0;

    

    if((g_mode !=  MSS_SYS_PROG_AUTHENTICATE) & (wait_for_clock_switch == 1))
20004c64:	2900      	cmp	r1, #0
20004c66:	d04b      	beq.n	20004d00 <isp_page_read_handler+0xd4>
    {
        timeout = DELAY_MORE_THAN_10US;
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
20004c68:	f248 0000 	movw	r0, #32768	; 0x8000

    

    if((g_mode !=  MSS_SYS_PROG_AUTHENTICATE) & (wait_for_clock_switch == 1))
    {
        timeout = DELAY_MORE_THAN_10US;
20004c6c:	f241 3188 	movw	r1, #5000	; 0x1388
20004c70:	9100      	str	r1, [sp, #0]
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
20004c72:	f2c4 0003 	movt	r0, #16387	; 0x4003
20004c76:	f8d0 2098 	ldr.w	r2, [r0, #152]	; 0x98
            --timeout;
20004c7a:	9900      	ldr	r1, [sp, #0]
20004c7c:	3901      	subs	r1, #1
        }
        while ((running_on_standby_clock == 0U) && (timeout != 0U));
20004c7e:	f412 5f80 	tst.w	r2, #4096	; 0x1000
    {
        timeout = DELAY_MORE_THAN_10US;
        do
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
            --timeout;
20004c82:	9100      	str	r1, [sp, #0]
        }
        while ((running_on_standby_clock == 0U) && (timeout != 0U));
20004c84:	d102      	bne.n	20004c8c <isp_page_read_handler+0x60>
20004c86:	9a00      	ldr	r2, [sp, #0]
20004c88:	2a00      	cmp	r2, #0
20004c8a:	d1f4      	bne.n	20004c76 <isp_page_read_handler+0x4a>
        wait_for_clock_switch = 0;
20004c8c:	2000      	movs	r0, #0
        SYSREG->MSSDDR_FACC1_CR &= ~apb_divisors_mask;
20004c8e:	f248 0200 	movw	r2, #32768	; 0x8000
        {
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
            --timeout;
        }
        while ((running_on_standby_clock == 0U) && (timeout != 0U));
        wait_for_clock_switch = 0;
20004c92:	7118      	strb	r0, [r3, #4]
        SYSREG->MSSDDR_FACC1_CR &= ~apb_divisors_mask;
20004c94:	f2c4 0203 	movt	r2, #16387	; 0x4003
20004c98:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    	/* LARS */

	/* Re-initialize the UART. */
	MSS_UART_init(&g_mss_uart1,
20004c9c:	f64c 106c 	movw	r0, #51564	; 0xc96c
            running_on_standby_clock = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
            --timeout;
        }
        while ((running_on_standby_clock == 0U) && (timeout != 0U));
        wait_for_clock_switch = 0;
        SYSREG->MSSDDR_FACC1_CR &= ~apb_divisors_mask;
20004ca0:	f423 6e6e 	bic.w	lr, r3, #3808	; 0xee0
20004ca4:	f02e 011c 	bic.w	r1, lr, #28
20004ca8:	f8c2 1098 	str.w	r1, [r2, #152]	; 0x98
    	/* LARS */

	/* Re-initialize the UART. */
	MSS_UART_init(&g_mss_uart1,
20004cac:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004cb0:	2203      	movs	r2, #3
20004cb2:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20004cb6:	f7fd fe71 	bl	2000299c <MSS_UART_init>
		      MSS_UART_115200_BAUD,
		      MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
	MSS_UART_polled_tx_string(&g_mss_uart1, (uint8_t*)" \n\r Switched clock... reinitialized Flash and UART drivers \n\r ");
20004cba:	f64c 106c 	movw	r0, #51564	; 0xc96c
20004cbe:	f64b 711c 	movw	r1, #48924	; 0xbf1c
20004cc2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004cc6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004cca:	f7fc fb2f 	bl	2000132c <MSS_UART_polled_tx_string>
	

    	FLASH_init(5);
20004cce:	2005      	movs	r0, #5
20004cd0:	f000 fe84 	bl	200059dc <FLASH_init>
        FLASH_global_unprotect();
20004cd4:	f000 fd02 	bl	200056dc <FLASH_global_unprotect>

	FLASH_read_device_id(&manufacturer_id, &device_id);
20004cd8:	f10d 0007 	add.w	r0, sp, #7
20004cdc:	f10d 0106 	add.w	r1, sp, #6
20004ce0:	f000 fd5c 	bl	2000579c <FLASH_read_device_id>
	if ((manufacturer_id != FLASH_MANUFACTURER_ID) || (device_id != FLASH_DEVICE_ID)){
20004ce4:	f89d 3007 	ldrb.w	r3, [sp, #7]
20004ce8:	2bef      	cmp	r3, #239	; 0xef
20004cea:	d00f      	beq.n	20004d0c <isp_page_read_handler+0xe0>
	  MSS_UART_polled_tx_string(&g_mss_uart1, (uint8_t *) "\r\n Wrong ID \r\n");
20004cec:	f64c 106c 	movw	r0, #51564	; 0xc96c
20004cf0:	f64b 715c 	movw	r1, #48988	; 0xbf5c
20004cf4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004cf8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004cfc:	f7fc fb16 	bl	2000132c <MSS_UART_polled_tx_string>

	/* To here */
    }

    
    if(g_isp_page_read_handler != 0)
20004d00:	69e3      	ldr	r3, [r4, #28]
20004d02:	b19b      	cbz	r3, 20004d2c <isp_page_read_handler+0x100>
    {
        remaining_length = g_isp_page_read_handler(pp_next_page);
20004d04:	4628      	mov	r0, r5
20004d06:	4798      	blx	r3
    }
    
    return remaining_length;
}
20004d08:	b003      	add	sp, #12
20004d0a:	bd30      	pop	{r4, r5, pc}

    	FLASH_init(5);
        FLASH_global_unprotect();

	FLASH_read_device_id(&manufacturer_id, &device_id);
	if ((manufacturer_id != FLASH_MANUFACTURER_ID) || (device_id != FLASH_DEVICE_ID)){
20004d0c:	f89d c006 	ldrb.w	ip, [sp, #6]
20004d10:	f1bc 0f40 	cmp.w	ip, #64	; 0x40
20004d14:	d1ea      	bne.n	20004cec <isp_page_read_handler+0xc0>
	  MSS_UART_polled_tx_string(&g_mss_uart1, (uint8_t *) "\r\n Wrong ID \r\n");
	}else{
	  MSS_UART_polled_tx_string(&g_mss_uart1, (uint8_t *)"\r\n Correct device IDs \r\n");
20004d16:	f64c 106c 	movw	r0, #51564	; 0xc96c
20004d1a:	f64b 716c 	movw	r1, #49004	; 0xbf6c
20004d1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004d22:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004d26:	f7fc fb01 	bl	2000132c <MSS_UART_polled_tx_string>
20004d2a:	e7e9      	b.n	20004d00 <isp_page_read_handler+0xd4>

	/* To here */
    }

    
    if(g_isp_page_read_handler != 0)
20004d2c:	4618      	mov	r0, r3
20004d2e:	e7eb      	b.n	20004d08 <isp_page_read_handler+0xdc>

20004d30 <MSS_SYS_init>:
/*==============================================================================
 * See mss_sys_services.h for details.
 */
void MSS_SYS_init(sys_serv_async_event_handler_t event_handler)
{   
    g_event_handler = event_handler;
20004d30:	f64c 130c 	movw	r3, #51468	; 0xc90c
20004d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    g_last_response_length = 0u;
20004d38:	2100      	movs	r1, #0
    
    /*
     * Set a default good value for g_initial_mssddr_facc1_cr used to control
     * the clock dividers coming in and out of Flash*Freeze.
     */
    g_initial_mssddr_facc1_cr = SYSREG->MSSDDR_FACC1_CR;
20004d3a:	f248 0200 	movw	r2, #32768	; 0x8000
 * See mss_sys_services.h for details.
 */
void MSS_SYS_init(sys_serv_async_event_handler_t event_handler)
{   
    g_event_handler = event_handler;
    g_last_response_length = 0u;
20004d3e:	82d9      	strh	r1, [r3, #22]
    
    /*
     * Set a default good value for g_initial_mssddr_facc1_cr used to control
     * the clock dividers coming in and out of Flash*Freeze.
     */
    g_initial_mssddr_facc1_cr = SYSREG->MSSDDR_FACC1_CR;
20004d40:	f2c4 0203 	movt	r2, #16387	; 0x4003
 */
void MSS_SYS_init(sys_serv_async_event_handler_t event_handler)
{   
    g_event_handler = event_handler;
    g_last_response_length = 0u;
    g_request_in_progress = 0u;
20004d44:	7519      	strb	r1, [r3, #20]
/*==============================================================================
 * See mss_sys_services.h for details.
 */
void MSS_SYS_init(sys_serv_async_event_handler_t event_handler)
{   
    g_event_handler = event_handler;
20004d46:	6018      	str	r0, [r3, #0]
    
    /*
     * Set a default good value for g_initial_mssddr_facc1_cr used to control
     * the clock dividers coming in and out of Flash*Freeze.
     */
    g_initial_mssddr_facc1_cr = SYSREG->MSSDDR_FACC1_CR;
20004d48:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    
    /*
     * Initialize the COMBLK used to communicate with the System Controller.
     */
    MSS_COMBLK_init(asynchronous_event_handler, g_response);
20004d4c:	f243 2091 	movw	r0, #12945	; 0x3291
20004d50:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004d54:	1d19      	adds	r1, r3, #4
    
    /*
     * Set a default good value for g_initial_mssddr_facc1_cr used to control
     * the clock dividers coming in and out of Flash*Freeze.
     */
    g_initial_mssddr_facc1_cr = SYSREG->MSSDDR_FACC1_CR;
20004d56:	609a      	str	r2, [r3, #8]
    
    /*
     * Initialize the COMBLK used to communicate with the System Controller.
     */
    MSS_COMBLK_init(asynchronous_event_handler, g_response);
20004d58:	f7fd be62 	b.w	20002a20 <MSS_COMBLK_init>

20004d5c <MSS_SPI_init>:
    mss_spi_instance_t * this_spi
)
{
    uint16_t i;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20004d5c:	f64c 2368 	movw	r3, #51816	; 0xca68
20004d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004d64:	4298      	cmp	r0, r3
20004d66:	d039      	beq.n	20004ddc <MSS_SPI_init+0x80>
20004d68:	f64c 11ec 	movw	r1, #51692	; 0xc9ec
20004d6c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004d70:	4288      	cmp	r0, r1
20004d72:	d000      	beq.n	20004d76 <MSS_SPI_init+0x1a>
20004d74:	be00      	bkpt	0x0000
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
        this_spi->irqn = SPI1_IRQn;
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20004d76:	f248 0300 	movw	r3, #32768	; 0x8000
20004d7a:	f2c4 0303 	movt	r3, #16387	; 0x4003
20004d7e:	6c99      	ldr	r1, [r3, #72]	; 0x48

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20004d80:	f24e 1200 	movw	r2, #57600	; 0xe100
20004d84:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
20004d88:	6499      	str	r1, [r3, #72]	; 0x48
20004d8a:	f2ce 0200 	movt	r2, #57344	; 0xe000
20004d8e:	2108      	movs	r1, #8
20004d90:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20004d94:	6c99      	ldr	r1, [r3, #72]	; 0x48

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20004d96:	f241 0200 	movw	r2, #4096	; 0x1000
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20004d9a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
20004d9e:	6499      	str	r1, [r3, #72]	; 0x48

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20004da0:	f2c4 0201 	movt	r2, #16385	; 0x4001
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20004da4:	6813      	ldr	r3, [r2, #0]

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20004da6:	6002      	str	r2, [r0, #0]
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20004da8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
        this_spi->irqn = SPI1_IRQn;
20004dac:	2303      	movs	r3, #3
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20004dae:	6011      	str	r1, [r2, #0]
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
        this_spi->irqn = SPI1_IRQn;
20004db0:	7103      	strb	r3, [r0, #4]
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    }
    
    this_spi->frame_rx_handler = 0u;
20004db2:	2300      	movs	r3, #0
    this_spi->resp_buff_size = 0u;
    this_spi->resp_buff_tx_idx = 0u;
    
    for(i = 0u; i < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++i)
    {
        this_spi->slaves_cfg[i].ctrl_reg = NOT_CONFIGURED;
20004db4:	f04f 32ff 	mov.w	r2, #4294967295
20004db8:	6682      	str	r2, [r0, #104]	; 0x68
    this_spi->slave_tx_size = 0u;
    this_spi->slave_tx_idx = 0u;

    this_spi->resp_tx_buffer = 0u;
    this_spi->resp_buff_size = 0u;
    this_spi->resp_buff_tx_idx = 0u;
20004dba:	61c3      	str	r3, [r0, #28]
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    }
    
    this_spi->frame_rx_handler = 0u;
20004dbc:	6703      	str	r3, [r0, #112]	; 0x70
    this_spi->slave_tx_frame = 0u;
20004dbe:	6743      	str	r3, [r0, #116]	; 0x74
    
    this_spi->block_rx_handler = 0u;
20004dc0:	6783      	str	r3, [r0, #120]	; 0x78
    
    this_spi->slave_tx_buffer = 0u;
20004dc2:	6083      	str	r3, [r0, #8]
    this_spi->slave_tx_size = 0u;
20004dc4:	60c3      	str	r3, [r0, #12]
    this_spi->slave_tx_idx = 0u;
20004dc6:	6103      	str	r3, [r0, #16]

    this_spi->resp_tx_buffer = 0u;
20004dc8:	6143      	str	r3, [r0, #20]
    this_spi->resp_buff_size = 0u;
20004dca:	6183      	str	r3, [r0, #24]
    this_spi->resp_buff_tx_idx = 0u;
    
    for(i = 0u; i < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++i)
    {
        this_spi->slaves_cfg[i].ctrl_reg = NOT_CONFIGURED;
20004dcc:	6302      	str	r2, [r0, #48]	; 0x30
20004dce:	6382      	str	r2, [r0, #56]	; 0x38
20004dd0:	6402      	str	r2, [r0, #64]	; 0x40
20004dd2:	6482      	str	r2, [r0, #72]	; 0x48
20004dd4:	6502      	str	r2, [r0, #80]	; 0x50
20004dd6:	6582      	str	r2, [r0, #88]	; 0x58
20004dd8:	6602      	str	r2, [r0, #96]	; 0x60
    }
}
20004dda:	4770      	bx	lr
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
        this_spi->irqn = SPI0_IRQn;

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20004ddc:	f248 0300 	movw	r3, #32768	; 0x8000
20004de0:	f2c4 0303 	movt	r3, #16387	; 0x4003
20004de4:	6c99      	ldr	r1, [r3, #72]	; 0x48
20004de6:	f24e 1200 	movw	r2, #57600	; 0xe100
20004dea:	f441 7100 	orr.w	r1, r1, #512	; 0x200
20004dee:	6499      	str	r1, [r3, #72]	; 0x48
20004df0:	f2ce 0200 	movt	r2, #57344	; 0xe000
20004df4:	2104      	movs	r1, #4
20004df6:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20004dfa:	6c99      	ldr	r1, [r3, #72]	; 0x48
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    
    if(this_spi == &g_mss_spi0)
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20004dfc:	f241 0200 	movw	r2, #4096	; 0x1000
        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20004e00:	f421 7100 	bic.w	r1, r1, #512	; 0x200
20004e04:	6499      	str	r1, [r3, #72]	; 0x48
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    
    if(this_spi == &g_mss_spi0)
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20004e06:	f2c4 0200 	movt	r2, #16384	; 0x4000
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20004e0a:	6813      	ldr	r3, [r2, #0]
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    
    if(this_spi == &g_mss_spi0)
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20004e0c:	6002      	str	r2, [r0, #0]
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20004e0e:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    
    if(this_spi == &g_mss_spi0)
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
        this_spi->irqn = SPI0_IRQn;
20004e12:	2302      	movs	r3, #2
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20004e14:	6011      	str	r1, [r2, #0]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    
    if(this_spi == &g_mss_spi0)
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
        this_spi->irqn = SPI0_IRQn;
20004e16:	7103      	strb	r3, [r0, #4]
20004e18:	e7cb      	b.n	20004db2 <MSS_SPI_init+0x56>
20004e1a:	bf00      	nop

20004e1c <recover_from_rx_overflow>:
    uint32_t frame_size;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20004e1c:	6802      	ldr	r2, [r0, #0]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20004e1e:	f64c 2368 	movw	r3, #51816	; 0xca68
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20004e22:	b470      	push	{r4, r5, r6}
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20004e24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    uint32_t frame_size;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20004e28:	6815      	ldr	r5, [r2, #0]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20004e2a:	6994      	ldr	r4, [r2, #24]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20004e2c:	6851      	ldr	r1, [r2, #4]
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
        this_spi->irqn = SPI0_IRQn;

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20004e2e:	f248 0200 	movw	r2, #32768	; 0x8000
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20004e32:	4298      	cmp	r0, r3
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
        this_spi->irqn = SPI0_IRQn;

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20004e34:	f2c4 0203 	movt	r2, #16387	; 0x4003
20004e38:	6c96      	ldr	r6, [r2, #72]	; 0x48
20004e3a:	f24e 1300 	movw	r3, #57600	; 0xe100
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20004e3e:	d025      	beq.n	20004e8c <recover_from_rx_overflow+0x70>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
        this_spi->irqn = SPI1_IRQn;
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20004e40:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
20004e44:	6496      	str	r6, [r2, #72]	; 0x48
20004e46:	f2ce 0300 	movt	r3, #57344	; 0xe000
20004e4a:	2608      	movs	r6, #8
20004e4c:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20004e50:	6c96      	ldr	r6, [r2, #72]	; 0x48

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20004e52:	f241 0300 	movw	r3, #4096	; 0x1000
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20004e56:	f426 6680 	bic.w	r6, r6, #1024	; 0x400

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20004e5a:	f2c4 0301 	movt	r3, #16385	; 0x4001
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20004e5e:	6496      	str	r6, [r2, #72]	; 0x48
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20004e60:	681a      	ldr	r2, [r3, #0]
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
        this_spi->irqn = SPI1_IRQn;
20004e62:	f04f 0c03 	mov.w	ip, #3
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20004e66:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
        this_spi->irqn = SPI1_IRQn;
20004e6a:	f880 c004 	strb.w	ip, [r0, #4]
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20004e6e:	601a      	str	r2, [r3, #0]

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20004e70:	6003      	str	r3, [r0, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
20004e72:	6818      	ldr	r0, [r3, #0]
20004e74:	f020 0201 	bic.w	r2, r0, #1
20004e78:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = control_reg;
20004e7a:	601d      	str	r5, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20004e7c:	619c      	str	r4, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20004e7e:	6059      	str	r1, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20004e80:	6819      	ldr	r1, [r3, #0]
20004e82:	f041 0001 	orr.w	r0, r1, #1
20004e86:	6018      	str	r0, [r3, #0]
}
20004e88:	bc70      	pop	{r4, r5, r6}
20004e8a:	4770      	bx	lr
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
        this_spi->irqn = SPI0_IRQn;

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20004e8c:	f446 7600 	orr.w	r6, r6, #512	; 0x200
20004e90:	6496      	str	r6, [r2, #72]	; 0x48
20004e92:	f2ce 0300 	movt	r3, #57344	; 0xe000
20004e96:	2604      	movs	r6, #4
20004e98:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20004e9c:	6c96      	ldr	r6, [r2, #72]	; 0x48
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20004e9e:	f241 0300 	movw	r3, #4096	; 0x1000
        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20004ea2:	f426 7600 	bic.w	r6, r6, #512	; 0x200
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20004ea6:	f2c4 0300 	movt	r3, #16384	; 0x4000
        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20004eaa:	6496      	str	r6, [r2, #72]	; 0x48

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20004eac:	681a      	ldr	r2, [r3, #0]
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
        this_spi->irqn = SPI0_IRQn;
20004eae:	f04f 0c02 	mov.w	ip, #2
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20004eb2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
        this_spi->irqn = SPI0_IRQn;
20004eb6:	f880 c004 	strb.w	ip, [r0, #4]
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20004eba:	601a      	str	r2, [r3, #0]
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20004ebc:	6003      	str	r3, [r0, #0]
20004ebe:	e7d8      	b.n	20004e72 <recover_from_rx_overflow+0x56>

20004ec0 <MSS_SPI_configure_slave_mode>:
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t clk_rate,
    uint8_t frame_bit_length
)
{
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20004ec0:	f64c 2c68 	movw	ip, #51816	; 0xca68
20004ec4:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004ec8:	4560      	cmp	r0, ip
    mss_spi_instance_t * this_spi,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t clk_rate,
    uint8_t frame_bit_length
)
{
20004eca:	b410      	push	{r4}
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20004ecc:	d006      	beq.n	20004edc <MSS_SPI_configure_slave_mode+0x1c>
20004ece:	f64c 14ec 	movw	r4, #51692	; 0xc9ec
20004ed2:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004ed6:	42a0      	cmp	r0, r4
20004ed8:	d000      	beq.n	20004edc <MSS_SPI_configure_slave_mode+0x1c>
20004eda:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= 32);
20004edc:	2b20      	cmp	r3, #32
20004ede:	d900      	bls.n	20004ee2 <MSS_SPI_configure_slave_mode+0x22>
20004ee0:	be00      	bkpt	0x0000
    
    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~CTRL_MASTER_MASK;
20004ee2:	6800      	ldr	r0, [r0, #0]
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
                                
    this_spi->hw_reg->CLK_GEN = (uint32_t)clk_rate;
    
    /* Set default frame size to byte size and number of data frames to 1. */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
20004ee4:	f240 0cff 	movw	ip, #255	; 0xff
{
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    ASSERT(frame_bit_length <= 32);
    
    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~CTRL_MASTER_MASK;
20004ee8:	6804      	ldr	r4, [r0, #0]
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
                                
    this_spi->hw_reg->CLK_GEN = (uint32_t)clk_rate;
    
    /* Set default frame size to byte size and number of data frames to 1. */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
20004eea:	f6cf 7c00 	movt	ip, #65280	; 0xff00
{
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    ASSERT(frame_bit_length <= 32);
    
    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~CTRL_MASTER_MASK;
20004eee:	f024 0402 	bic.w	r4, r4, #2
20004ef2:	6004      	str	r4, [r0, #0]

    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
20004ef4:	6804      	ldr	r4, [r0, #0]
20004ef6:	f024 0401 	bic.w	r4, r4, #1
20004efa:	6004      	str	r4, [r0, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~PROTOCOL_MODE_MASK) |
20004efc:	6804      	ldr	r4, [r0, #0]
20004efe:	f024 7440 	bic.w	r4, r4, #50331648	; 0x3000000
20004f02:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
20004f06:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
20004f0a:	ea44 0101 	orr.w	r1, r4, r1
20004f0e:	6001      	str	r1, [r0, #0]
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
                                
    this_spi->hw_reg->CLK_GEN = (uint32_t)clk_rate;
20004f10:	6182      	str	r2, [r0, #24]
    
    /* Set default frame size to byte size and number of data frames to 1. */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
20004f12:	6801      	ldr	r1, [r0, #0]
20004f14:	ea01 0c0c 	and.w	ip, r1, ip
20004f18:	f44c 7280 	orr.w	r2, ip, #256	; 0x100
20004f1c:	6002      	str	r2, [r0, #0]
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
20004f1e:	6043      	str	r3, [r0, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20004f20:	6801      	ldr	r1, [r0, #0]
20004f22:	f041 0301 	orr.w	r3, r1, #1
20004f26:	6003      	str	r3, [r0, #0]
}
20004f28:	bc10      	pop	{r4}
20004f2a:	4770      	bx	lr

20004f2c <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20004f2c:	b470      	push	{r4, r5, r6}
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20004f2e:	f64c 2c68 	movw	ip, #51816	; 0xca68
20004f32:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004f36:	4560      	cmp	r0, ip
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20004f38:	f89d 500c 	ldrb.w	r5, [sp, #12]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20004f3c:	d006      	beq.n	20004f4c <MSS_SPI_configure_master_mode+0x20>
20004f3e:	f64c 14ec 	movw	r4, #51692	; 0xc9ec
20004f42:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004f46:	42a0      	cmp	r0, r4
20004f48:	d000      	beq.n	20004f4c <MSS_SPI_configure_master_mode+0x20>
20004f4a:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20004f4c:	2907      	cmp	r1, #7
20004f4e:	d900      	bls.n	20004f52 <MSS_SPI_configure_master_mode+0x26>
20004f50:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= 32);
20004f52:	2d20      	cmp	r5, #32
20004f54:	d900      	bls.n	20004f58 <MSS_SPI_configure_master_mode+0x2c>
20004f56:	be00      	bkpt	0x0000
    
    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
20004f58:	6804      	ldr	r4, [r0, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20004f5a:	2907      	cmp	r1, #7
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    ASSERT(frame_bit_length <= 32);
    
    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
20004f5c:	6826      	ldr	r6, [r4, #0]
20004f5e:	f026 0601 	bic.w	r6, r6, #1
20004f62:	6026      	str	r6, [r4, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20004f64:	6826      	ldr	r6, [r4, #0]
20004f66:	f046 0602 	orr.w	r6, r6, #2
20004f6a:	6026      	str	r6, [r4, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20004f6c:	6826      	ldr	r6, [r4, #0]
20004f6e:	f046 0601 	orr.w	r6, r6, #1
20004f72:	6026      	str	r6, [r4, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20004f74:	d80c      	bhi.n	20004f90 <MSS_SPI_configure_master_mode+0x64>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20004f76:	f240 1c02 	movw	ip, #258	; 0x102
20004f7a:	3106      	adds	r1, #6
20004f7c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
                                               BIGFIFO_MASK |
                                               (uint32_t)protocol_mode | 
                                               ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20004f80:	eb00 06c1 	add.w	r6, r0, r1, lsl #3
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    {
        this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20004f84:	ea42 040c 	orr.w	r4, r2, ip
                                               BIGFIFO_MASK |
                                               (uint32_t)protocol_mode | 
                                               ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20004f88:	7173      	strb	r3, [r6, #5]
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    {
        this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20004f8a:	f840 4031 	str.w	r4, [r0, r1, lsl #3]
                                               BIGFIFO_MASK |
                                               (uint32_t)protocol_mode | 
                                               ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20004f8e:	7135      	strb	r5, [r6, #4]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    }
}
20004f90:	bc70      	pop	{r4, r5, r6}
20004f92:	4770      	bx	lr

20004f94 <MSS_SPI_set_slave_select>:
    mss_spi_slave_t slave
)
{
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20004f94:	f64c 2368 	movw	r3, #51816	; 0xca68
20004f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004f9c:	4298      	cmp	r0, r3
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20004f9e:	b570      	push	{r4, r5, r6, lr}
20004fa0:	4604      	mov	r4, r0
20004fa2:	460e      	mov	r6, r1
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20004fa4:	d006      	beq.n	20004fb4 <MSS_SPI_set_slave_select+0x20>
20004fa6:	f64c 10ec 	movw	r0, #51692	; 0xc9ec
20004faa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004fae:	4284      	cmp	r4, r0
20004fb0:	d000      	beq.n	20004fb4 <MSS_SPI_set_slave_select+0x20>
20004fb2:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20004fb4:	6823      	ldr	r3, [r4, #0]
20004fb6:	681a      	ldr	r2, [r3, #0]
20004fb8:	f012 0f02 	tst.w	r2, #2
20004fbc:	d100      	bne.n	20004fc0 <MSS_SPI_set_slave_select+0x2c>
20004fbe:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20004fc0:	1db5      	adds	r5, r6, #6
20004fc2:	f854 2035 	ldr.w	r2, [r4, r5, lsl #3]
20004fc6:	f1b2 3fff 	cmp.w	r2, #4294967295
20004fca:	d01f      	beq.n	2000500c <MSS_SPI_set_slave_select+0x78>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20004fcc:	6899      	ldr	r1, [r3, #8]
    if(rx_overflow)
20004fce:	f011 0f04 	tst.w	r1, #4
20004fd2:	d005      	beq.n	20004fe0 <MSS_SPI_set_slave_select+0x4c>
    {
         recover_from_rx_overflow(this_spi);
20004fd4:	4620      	mov	r0, r4
20004fd6:	f7ff ff21 	bl	20004e1c <recover_from_rx_overflow>
20004fda:	6823      	ldr	r3, [r4, #0]
20004fdc:	f854 2035 	ldr.w	r2, [r4, r5, lsl #3]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20004fe0:	2101      	movs	r1, #1
20004fe2:	fa11 f606 	lsls.w	r6, r1, r6
    {
         recover_from_rx_overflow(this_spi);
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
20004fe6:	6818      	ldr	r0, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20004fe8:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
    {
         recover_from_rx_overflow(this_spi);
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
20004fec:	f020 0101 	bic.w	r1, r0, #1
20004ff0:	6019      	str	r1, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20004ff2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20004ff4:	7962      	ldrb	r2, [r4, #5]
20004ff6:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20004ff8:	7920      	ldrb	r0, [r4, #4]
20004ffa:	6058      	str	r0, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20004ffc:	6819      	ldr	r1, [r3, #0]
20004ffe:	f041 0201 	orr.w	r2, r1, #1
20005002:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20005004:	69d8      	ldr	r0, [r3, #28]
20005006:	4306      	orrs	r6, r0
20005008:	61de      	str	r6, [r3, #28]
}
2000500a:	bd70      	pop	{r4, r5, r6, pc}
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
2000500c:	be00      	bkpt	0x0000
2000500e:	e7dd      	b.n	20004fcc <MSS_SPI_set_slave_select+0x38>

20005010 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20005010:	b538      	push	{r3, r4, r5, lr}
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20005012:	f64c 2368 	movw	r3, #51816	; 0xca68
20005016:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000501a:	4298      	cmp	r0, r3
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
2000501c:	4604      	mov	r4, r0
2000501e:	460d      	mov	r5, r1
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20005020:	d006      	beq.n	20005030 <MSS_SPI_clear_slave_select+0x20>
20005022:	f64c 10ec 	movw	r0, #51692	; 0xc9ec
20005026:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000502a:	4284      	cmp	r4, r0
2000502c:	d000      	beq.n	20005030 <MSS_SPI_clear_slave_select+0x20>
2000502e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20005030:	6823      	ldr	r3, [r4, #0]
20005032:	681a      	ldr	r2, [r3, #0]
20005034:	f012 0f02 	tst.w	r2, #2
20005038:	d100      	bne.n	2000503c <MSS_SPI_clear_slave_select+0x2c>
2000503a:	be00      	bkpt	0x0000

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000503c:	6899      	ldr	r1, [r3, #8]
    if(rx_overflow)
2000503e:	f011 0f04 	tst.w	r1, #4
20005042:	d003      	beq.n	2000504c <MSS_SPI_clear_slave_select+0x3c>
    {
         recover_from_rx_overflow(this_spi);
20005044:	4620      	mov	r0, r4
20005046:	f7ff fee9 	bl	20004e1c <recover_from_rx_overflow>
2000504a:	6823      	ldr	r3, [r4, #0]
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
2000504c:	2201      	movs	r2, #1
2000504e:	fa12 f505 	lsls.w	r5, r2, r5
20005052:	69d8      	ldr	r0, [r3, #28]
20005054:	ea20 0505 	bic.w	r5, r0, r5
20005058:	61dd      	str	r5, [r3, #28]
}
2000505a:	bd38      	pop	{r3, r4, r5, pc}

2000505c <MSS_SPI_transfer_frame>:
{
    volatile uint32_t dummy;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000505c:	f64c 2368 	movw	r3, #51816	; 0xca68
20005060:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005064:	4298      	cmp	r0, r3
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20005066:	b082      	sub	sp, #8
    volatile uint32_t dummy;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20005068:	d006      	beq.n	20005078 <MSS_SPI_transfer_frame+0x1c>
2000506a:	f64c 12ec 	movw	r2, #51692	; 0xc9ec
2000506e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005072:	4290      	cmp	r0, r2
20005074:	d000      	beq.n	20005078 <MSS_SPI_transfer_frame+0x1c>
20005076:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20005078:	6803      	ldr	r3, [r0, #0]
2000507a:	6818      	ldr	r0, [r3, #0]
2000507c:	f010 0f02 	tst.w	r0, #2
20005080:	d105      	bne.n	2000508e <MSS_SPI_transfer_frame+0x32>
20005082:	be00      	bkpt	0x0000
20005084:	e003      	b.n	2000508e <MSS_SPI_transfer_frame+0x32>
    
    /* Flush Rx FIFO. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(rx_ready)
    {
        dummy = this_spi->hw_reg->RX_DATA;
20005086:	6918      	ldr	r0, [r3, #16]
20005088:	9001      	str	r0, [sp, #4]
        dummy = dummy;  /* Prevent Lint warning. */
2000508a:	9a01      	ldr	r2, [sp, #4]
2000508c:	9201      	str	r2, [sp, #4]
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
2000508e:	689a      	ldr	r2, [r3, #8]
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    
    /* Flush Rx FIFO. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(rx_ready)
20005090:	f012 0f02 	tst.w	r2, #2
20005094:	d1f7      	bne.n	20005086 <MSS_SPI_transfer_frame+0x2a>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20005096:	6159      	str	r1, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20005098:	6899      	ldr	r1, [r3, #8]
    while(!tx_done)
2000509a:	f011 0f01 	tst.w	r1, #1
2000509e:	d0fb      	beq.n	20005098 <MSS_SPI_transfer_frame+0x3c>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200050a0:	6898      	ldr	r0, [r3, #8]
    while(!rx_ready)
200050a2:	f010 0f02 	tst.w	r0, #2
200050a6:	d0fb      	beq.n	200050a0 <MSS_SPI_transfer_frame+0x44>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
200050a8:	6918      	ldr	r0, [r3, #16]
}
200050aa:	b002      	add	sp, #8
200050ac:	4770      	bx	lr
200050ae:	bf00      	nop

200050b0 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
200050b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200050b4:	f64c 2c68 	movw	ip, #51816	; 0xca68
200050b8:	f2c2 0c00 	movt	ip, #8192	; 0x2000
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
200050bc:	b082      	sub	sp, #8
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200050be:	4560      	cmp	r0, ip
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
200050c0:	4604      	mov	r4, r0
200050c2:	460d      	mov	r5, r1
200050c4:	4616      	mov	r6, r2
200050c6:	4699      	mov	r9, r3
200050c8:	f8bd 8028 	ldrh.w	r8, [sp, #40]	; 0x28
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200050cc:	d006      	beq.n	200050dc <MSS_SPI_transfer_block+0x2c>
200050ce:	f64c 13ec 	movw	r3, #51692	; 0xc9ec
200050d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050d6:	4298      	cmp	r0, r3
200050d8:	d000      	beq.n	200050dc <MSS_SPI_transfer_block+0x2c>
200050da:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200050dc:	6823      	ldr	r3, [r4, #0]
200050de:	681a      	ldr	r2, [r3, #0]
200050e0:	f012 0f02 	tst.w	r2, #2
200050e4:	d100      	bne.n	200050e8 <MSS_SPI_transfer_block+0x38>
200050e6:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
200050e8:	eb08 0706 	add.w	r7, r8, r6
200050ec:	b2bf      	uxth	r7, r7
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(transfer_size == 0u)
200050ee:	2f00      	cmp	r7, #0
200050f0:	d163      	bne.n	200051ba <MSS_SPI_transfer_block+0x10a>
    {
        frame_count = transfer_size;
    }

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200050f2:	6898      	ldr	r0, [r3, #8]
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(transfer_size == 0u)
200050f4:	f44f 7a80 	mov.w	sl, #256	; 0x100
        frame_count = transfer_size;
    }

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    if(rx_overflow)
200050f8:	f010 0f04 	tst.w	r0, #4
200050fc:	d163      	bne.n	200051c6 <MSS_SPI_transfer_block+0x116>
    {
         recover_from_rx_overflow(this_spi);
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
200050fe:	6819      	ldr	r1, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
20005100:	f240 00ff 	movw	r0, #255	; 0xff
    {
         recover_from_rx_overflow(this_spi);
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
20005104:	f021 0201 	bic.w	r2, r1, #1
20005108:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
2000510a:	6819      	ldr	r1, [r3, #0]
2000510c:	f6cf 7000 	movt	r0, #65280	; 0xff00
20005110:	ea01 0c00 	and.w	ip, r1, r0
20005114:	ea4a 020c 	orr.w	r2, sl, ip
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
20005118:	2108      	movs	r1, #8
         recover_from_rx_overflow(this_spi);
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
2000511a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
2000511c:	6059      	str	r1, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
2000511e:	6818      	ldr	r0, [r3, #0]
20005120:	f040 0201 	orr.w	r2, r0, #1
20005124:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20005126:	6899      	ldr	r1, [r3, #8]
    while(!rx_fifo_empty)
20005128:	f011 0f40 	tst.w	r1, #64	; 0x40
2000512c:	d105      	bne.n	2000513a <MSS_SPI_transfer_block+0x8a>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
2000512e:	691a      	ldr	r2, [r3, #16]
20005130:	9201      	str	r2, [sp, #4]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20005132:	6898      	ldr	r0, [r3, #8]
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(!rx_fifo_empty)
20005134:	f010 0f40 	tst.w	r0, #64	; 0x40
20005138:	d0f9      	beq.n	2000512e <MSS_SPI_transfer_block+0x7e>
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    rx_idx = 0u;
    if(tx_idx < cmd_byte_size)
2000513a:	2e00      	cmp	r6, #0
2000513c:	d039      	beq.n	200051b2 <MSS_SPI_transfer_block+0x102>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
2000513e:	7829      	ldrb	r1, [r5, #0]
20005140:	6159      	str	r1, [r3, #20]
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20005142:	2f00      	cmp	r7, #0
20005144:	d032      	beq.n	200051ac <MSS_SPI_transfer_block+0xfc>
    }
    else
    {
        if(tx_idx < transfer_size)
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
20005146:	2101      	movs	r1, #1
20005148:	2000      	movs	r0, #0
2000514a:	468c      	mov	ip, r1
2000514c:	4602      	mov	r2, r0
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
2000514e:	f8d3 a008 	ldr.w	sl, [r3, #8]
        if(!rx_fifo_empty)
20005152:	f01a 0f40 	tst.w	sl, #64	; 0x40
20005156:	d111      	bne.n	2000517c <MSS_SPI_transfer_block+0xcc>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
20005158:	f8d3 a010 	ldr.w	sl, [r3, #16]
            if(transfer_idx >= cmd_byte_size)
2000515c:	4296      	cmp	r6, r2
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        if(!rx_fifo_empty)
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
2000515e:	f8cd a004 	str.w	sl, [sp, #4]
            if(transfer_idx >= cmd_byte_size)
20005162:	d807      	bhi.n	20005174 <MSS_SPI_transfer_block+0xc4>
            {
                if(rx_idx < rd_byte_size)
20005164:	4580      	cmp	r8, r0
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
20005166:	bf82      	ittt	hi
20005168:	9b01      	ldrhi	r3, [sp, #4]
2000516a:	f809 3000 	strbhi.w	r3, [r9, r0]
2000516e:	6823      	ldrhi	r3, [r4, #0]
                }
                ++rx_idx;
20005170:	3001      	adds	r0, #1
20005172:	b280      	uxth	r0, r0
            }
            ++transfer_idx;
20005174:	3201      	adds	r2, #1
            --transit;
20005176:	3901      	subs	r1, #1
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
                }
                ++rx_idx;
            }
            ++transfer_idx;
20005178:	b292      	uxth	r2, r2
            --transit;
2000517a:	b289      	uxth	r1, r1
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
2000517c:	f8d3 a008 	ldr.w	sl, [r3, #8]
        if(!tx_fifo_full)
20005180:	f41a 7a80 	ands.w	sl, sl, #256	; 0x100
20005184:	d110      	bne.n	200051a8 <MSS_SPI_transfer_block+0xf8>
        {
            if(transit < RX_FIFO_SIZE)
20005186:	2903      	cmp	r1, #3
20005188:	d80e      	bhi.n	200051a8 <MSS_SPI_transfer_block+0xf8>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
2000518a:	4566      	cmp	r6, ip
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
2000518c:	bf88      	it	hi
2000518e:	f815 a00c 	ldrbhi.w	sl, [r5, ip]
        if(!tx_fifo_full)
        {
            if(transit < RX_FIFO_SIZE)
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
20005192:	d801      	bhi.n	20005198 <MSS_SPI_transfer_block+0xe8>
                    ++tx_idx;
                    ++transit;
                }
                else
                {
                    if(tx_idx < transfer_size)
20005194:	4567      	cmp	r7, ip
20005196:	d907      	bls.n	200051a8 <MSS_SPI_transfer_block+0xf8>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
                        ++tx_idx;
20005198:	f10c 0c01 	add.w	ip, ip, #1
                        ++transit;
2000519c:	3101      	adds	r1, #1
                }
                else
                {
                    if(tx_idx < transfer_size)
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
2000519e:	f8c3 a014 	str.w	sl, [r3, #20]
                        ++tx_idx;
200051a2:	fa1f fc8c 	uxth.w	ip, ip
                        ++transit;
200051a6:	b289      	uxth	r1, r1
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
200051a8:	42ba      	cmp	r2, r7
200051aa:	d3d0      	bcc.n	2000514e <MSS_SPI_transfer_block+0x9e>
                    }
                }
            }
        }
    }
}
200051ac:	b002      	add	sp, #8
200051ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
200051b2:	2f00      	cmp	r7, #0
200051b4:	d0fa      	beq.n	200051ac <MSS_SPI_transfer_block+0xfc>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
200051b6:	615e      	str	r6, [r3, #20]
200051b8:	e7c5      	b.n	20005146 <MSS_SPI_transfer_block+0x96>
    {
        frame_count = transfer_size;
    }

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200051ba:	6898      	ldr	r0, [r3, #8]
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(transfer_size == 0u)
200051bc:	ea4f 2a07 	mov.w	sl, r7, lsl #8
        frame_count = transfer_size;
    }

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    if(rx_overflow)
200051c0:	f010 0f04 	tst.w	r0, #4
200051c4:	d09b      	beq.n	200050fe <MSS_SPI_transfer_block+0x4e>
    {
         recover_from_rx_overflow(this_spi);
200051c6:	4620      	mov	r0, r4
200051c8:	f7ff fe28 	bl	20004e1c <recover_from_rx_overflow>
200051cc:	6823      	ldr	r3, [r4, #0]
200051ce:	e796      	b.n	200050fe <MSS_SPI_transfer_block+0x4e>

200051d0 <MSS_SPI_set_frame_rx_handler>:
    mss_spi_frame_rx_handler_t rx_handler
)
{
    uint32_t tx_fifo_empty;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200051d0:	f64c 2368 	movw	r3, #51816	; 0xca68
200051d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051d8:	4298      	cmp	r0, r3
void MSS_SPI_set_frame_rx_handler
(
    mss_spi_instance_t * this_spi,
    mss_spi_frame_rx_handler_t rx_handler
)
{
200051da:	b410      	push	{r4}
    uint32_t tx_fifo_empty;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200051dc:	d006      	beq.n	200051ec <MSS_SPI_set_frame_rx_handler+0x1c>
200051de:	f64c 12ec 	movw	r2, #51692	; 0xc9ec
200051e2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200051e6:	4290      	cmp	r0, r2
200051e8:	d000      	beq.n	200051ec <MSS_SPI_set_frame_rx_handler+0x1c>
200051ea:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI slave. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) != CTRL_MASTER_MASK);
200051ec:	6803      	ldr	r3, [r0, #0]
200051ee:	681c      	ldr	r4, [r3, #0]
200051f0:	f014 0f02 	tst.w	r4, #2
200051f4:	d000      	beq.n	200051f8 <MSS_SPI_set_frame_rx_handler+0x28>
200051f6:	be00      	bkpt	0x0000
    
    /* Keep a copy of the pointer to the rx hnadler function. */
    this_spi->frame_rx_handler = rx_handler;
    
    /* Automatically fill the TX FIFO with zeroes if no slave tx frame set.*/
    tx_fifo_empty = this_spi->hw_reg->STATUS & TX_FIFO_EMPTY_MASK;
200051f8:	689a      	ldr	r2, [r3, #8]
    
    /* This function is only intended to be used with an SPI slave. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) != CTRL_MASTER_MASK);
    
    /* Disable block Rx handler as they are mutually exclusive. */
    this_spi->block_rx_handler = 0u;
200051fa:	2400      	movs	r4, #0
    /* Keep a copy of the pointer to the rx hnadler function. */
    this_spi->frame_rx_handler = rx_handler;
    
    /* Automatically fill the TX FIFO with zeroes if no slave tx frame set.*/
    tx_fifo_empty = this_spi->hw_reg->STATUS & TX_FIFO_EMPTY_MASK;
    if(tx_fifo_empty)
200051fc:	f412 6f80 	tst.w	r2, #1024	; 0x400
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
20005200:	bf18      	it	ne
20005202:	6ada      	ldrne	r2, [r3, #44]	; 0x2c
    }
    
    /* Enable Rx interrupt. */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK;
    NVIC_EnableIRQ( this_spi->irqn );
20005204:	f890 c004 	ldrb.w	ip, [r0, #4]
    
    /* Automatically fill the TX FIFO with zeroes if no slave tx frame set.*/
    tx_fifo_empty = this_spi->hw_reg->STATUS & TX_FIFO_EMPTY_MASK;
    if(tx_fifo_empty)
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
20005208:	bf1c      	itt	ne
2000520a:	f042 0201 	orrne.w	r2, r2, #1
2000520e:	62da      	strne	r2, [r3, #44]	; 0x2c
    
    /* This function is only intended to be used with an SPI slave. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) != CTRL_MASTER_MASK);
    
    /* Disable block Rx handler as they are mutually exclusive. */
    this_spi->block_rx_handler = 0u;
20005210:	6784      	str	r4, [r0, #120]	; 0x78
    
    /* Keep a copy of the pointer to the rx hnadler function. */
    this_spi->frame_rx_handler = rx_handler;
20005212:	6701      	str	r1, [r0, #112]	; 0x70

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20005214:	f00c 021f 	and.w	r2, ip, #31
20005218:	2001      	movs	r0, #1
2000521a:	4090      	lsls	r0, r2
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
    }
    
    /* Enable Rx interrupt. */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK;
2000521c:	681c      	ldr	r4, [r3, #0]
2000521e:	fa4f f18c 	sxtb.w	r1, ip
20005222:	f24e 1200 	movw	r2, #57600	; 0xe100
20005226:	f044 0410 	orr.w	r4, r4, #16
2000522a:	0949      	lsrs	r1, r1, #5
2000522c:	f2ce 0200 	movt	r2, #57344	; 0xe000
20005230:	601c      	str	r4, [r3, #0]
20005232:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
    NVIC_EnableIRQ( this_spi->irqn );
}
20005236:	bc10      	pop	{r4}
20005238:	4770      	bx	lr
2000523a:	bf00      	nop

2000523c <MSS_SPI_set_slave_tx_frame>:
(
    mss_spi_instance_t * this_spi,
    uint32_t frame_value
)
{
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000523c:	f64c 2368 	movw	r3, #51816	; 0xca68
20005240:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005244:	4298      	cmp	r0, r3
void MSS_SPI_set_slave_tx_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t frame_value
)
{
20005246:	b470      	push	{r4, r5, r6}
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20005248:	d006      	beq.n	20005258 <MSS_SPI_set_slave_tx_frame+0x1c>
2000524a:	f64c 12ec 	movw	r2, #51692	; 0xc9ec
2000524e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005252:	4290      	cmp	r0, r2
20005254:	d000      	beq.n	20005258 <MSS_SPI_set_slave_tx_frame+0x1c>
20005256:	be00      	bkpt	0x0000

    /* This function is only intended to be used with an SPI slave. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) != CTRL_MASTER_MASK);
20005258:	6803      	ldr	r3, [r0, #0]
2000525a:	681c      	ldr	r4, [r3, #0]
2000525c:	f014 0f02 	tst.w	r4, #2
20005260:	d000      	beq.n	20005264 <MSS_SPI_set_slave_tx_frame+0x28>
20005262:	be00      	bkpt	0x0000
    this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    
    /* Enable Tx Done interrupt in order to reload the slave Tx frame after each
     * time it has been sent. */
    this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
    NVIC_EnableIRQ( this_spi->irqn );
20005264:	f890 c004 	ldrb.w	ip, [r0, #4]
20005268:	2501      	movs	r5, #1
2000526a:	f00c 021f 	and.w	r2, ip, #31
2000526e:	4095      	lsls	r5, r2
    /* This function is only intended to be used with an SPI slave. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) != CTRL_MASTER_MASK);
    
    /* Disable slave block tx buffer as it is mutually exclusive with frame
     * level handling. */    
    this_spi->slave_tx_buffer = 0u;
20005270:	2200      	movs	r2, #0
    this_spi->slave_tx_size = 0u;
    this_spi->slave_tx_idx = 0u;
20005272:	6102      	str	r2, [r0, #16]
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) != CTRL_MASTER_MASK);
    
    /* Disable slave block tx buffer as it is mutually exclusive with frame
     * level handling. */    
    this_spi->slave_tx_buffer = 0u;
    this_spi->slave_tx_size = 0u;
20005274:	60c2      	str	r2, [r0, #12]
    this_spi->slave_tx_idx = 0u;
    
    /* Keep a copy of the slave tx frame value. */
    this_spi->slave_tx_frame = frame_value;
20005276:	6741      	str	r1, [r0, #116]	; 0x74
    
    /* Disable automatic fill of the TX FIFO with zeroes.*/
    this_spi->hw_reg->COMMAND &= ~AUTOFILL_MASK;
20005278:	6ade      	ldr	r6, [r3, #44]	; 0x2c
2000527a:	fa4f fc8c 	sxtb.w	ip, ip
2000527e:	f026 0401 	bic.w	r4, r6, #1
20005282:	62dc      	str	r4, [r3, #44]	; 0x2c
    this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20005284:	6ade      	ldr	r6, [r3, #44]	; 0x2c
20005286:	f24e 1400 	movw	r4, #57600	; 0xe100
2000528a:	f046 0608 	orr.w	r6, r6, #8
2000528e:	62de      	str	r6, [r3, #44]	; 0x2c
    
    /* Load frame into Tx data register. */
    this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20005290:	6159      	str	r1, [r3, #20]
    
    /* Enable Tx Done interrupt in order to reload the slave Tx frame after each
     * time it has been sent. */
    this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
20005292:	6819      	ldr	r1, [r3, #0]
20005294:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
20005298:	f041 0120 	orr.w	r1, r1, #32
2000529c:	f2ce 0400 	movt	r4, #57344	; 0xe000
200052a0:	6019      	str	r1, [r3, #0]
    /* This function is only intended to be used with an SPI slave. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) != CTRL_MASTER_MASK);
    
    /* Disable slave block tx buffer as it is mutually exclusive with frame
     * level handling. */    
    this_spi->slave_tx_buffer = 0u;
200052a2:	6082      	str	r2, [r0, #8]
200052a4:	f844 502c 	str.w	r5, [r4, ip, lsl #2]
    
    /* Enable Tx Done interrupt in order to reload the slave Tx frame after each
     * time it has been sent. */
    this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
    NVIC_EnableIRQ( this_spi->irqn );
}
200052a8:	bc70      	pop	{r4, r5, r6}
200052aa:	4770      	bx	lr

200052ac <MSS_SPI_set_slave_block_buffers>:
)
{
    uint32_t frame_count;
    uint32_t tx_fifo_full;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200052ac:	f64c 2c68 	movw	ip, #51816	; 0xca68
200052b0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200052b4:	4560      	cmp	r0, ip
    uint32_t tx_buff_size,
    uint8_t * rx_buffer,
    uint32_t rx_buff_size,
    mss_spi_block_rx_handler_t block_rx_handler
)
{
200052b6:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t frame_count;
    uint32_t tx_fifo_full;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200052b8:	d006      	beq.n	200052c8 <MSS_SPI_set_slave_block_buffers+0x1c>
200052ba:	f64c 14ec 	movw	r4, #51692	; 0xc9ec
200052be:	f2c2 0400 	movt	r4, #8192	; 0x2000
200052c2:	42a0      	cmp	r0, r4
200052c4:	d000      	beq.n	200052c8 <MSS_SPI_set_slave_block_buffers+0x1c>
200052c6:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI slave. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) != CTRL_MASTER_MASK);
200052c8:	6804      	ldr	r4, [r0, #0]
200052ca:	6825      	ldr	r5, [r4, #0]
200052cc:	f015 0f02 	tst.w	r5, #2
200052d0:	d000      	beq.n	200052d4 <MSS_SPI_set_slave_block_buffers+0x28>
200052d2:	be00      	bkpt	0x0000
    
    /* Keep a copy of the pointer to the block rx handler function. */
    this_spi->block_rx_handler = block_rx_handler;
    
    this_spi->slave_rx_buffer = rx_buffer;
    this_spi->slave_rx_size = rx_buff_size;
200052d4:	9f04      	ldr	r7, [sp, #16]
    
    /* This function is only intended to be used with an SPI slave. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) != CTRL_MASTER_MASK);
    
    /* Disable Rx frame handler as it is mutually exclusive with block rx handler. */
    this_spi->frame_rx_handler = 0u;
200052d6:	2500      	movs	r5, #0
    
    /* Keep a copy of the pointer to the block rx handler function. */
    this_spi->block_rx_handler = block_rx_handler;
    
    this_spi->slave_rx_buffer = rx_buffer;
    this_spi->slave_rx_size = rx_buff_size;
200052d8:	6287      	str	r7, [r0, #40]	; 0x28
    this_spi->slave_rx_idx = 0u;
    
    /* Initialise the transmit state data. */
    this_spi->slave_tx_buffer = tx_buffer;
    this_spi->slave_tx_size = tx_buff_size;
    this_spi->slave_tx_idx = 0u;
200052da:	6105      	str	r5, [r0, #16]
    /* Keep a copy of the pointer to the block rx handler function. */
    this_spi->block_rx_handler = block_rx_handler;
    
    this_spi->slave_rx_buffer = rx_buffer;
    this_spi->slave_rx_size = rx_buff_size;
    this_spi->slave_rx_idx = 0u;
200052dc:	62c5      	str	r5, [r0, #44]	; 0x2c
    
    /* Initialise the transmit state data. */
    this_spi->slave_tx_buffer = tx_buffer;
    this_spi->slave_tx_size = tx_buff_size;
200052de:	60c2      	str	r2, [r0, #12]

    /* Use the frame counter to control how often receive interrupts are generated. */
    frame_count = RX_IRQ_THRESHOLD;
    
    /**/
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
200052e0:	6826      	ldr	r6, [r4, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | (frame_count << TXRXDFCOUNT_SHIFT);
200052e2:	f240 07ff 	movw	r7, #255	; 0xff

    /* Use the frame counter to control how often receive interrupts are generated. */
    frame_count = RX_IRQ_THRESHOLD;
    
    /**/
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
200052e6:	f026 0601 	bic.w	r6, r6, #1
200052ea:	6026      	str	r6, [r4, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | (frame_count << TXRXDFCOUNT_SHIFT);
200052ec:	6826      	ldr	r6, [r4, #0]
200052ee:	f6cf 7700 	movt	r7, #65280	; 0xff00
200052f2:	ea06 0c07 	and.w	ip, r6, r7
200052f6:	f44c 5680 	orr.w	r6, ip, #4096	; 0x1000
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
200052fa:	2708      	movs	r7, #8
    /* Use the frame counter to control how often receive interrupts are generated. */
    frame_count = RX_IRQ_THRESHOLD;
    
    /**/
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | (frame_count << TXRXDFCOUNT_SHIFT);
200052fc:	6026      	str	r6, [r4, #0]
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
200052fe:	6067      	str	r7, [r4, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20005300:	6826      	ldr	r6, [r4, #0]
    
    /* Disable Rx frame handler as it is mutually exclusive with block rx handler. */
    this_spi->frame_rx_handler = 0u;
    
    /* Keep a copy of the pointer to the block rx handler function. */
    this_spi->block_rx_handler = block_rx_handler;
20005302:	9f05      	ldr	r7, [sp, #20]
    
    /**/
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20005304:	f046 0601 	orr.w	r6, r6, #1
20005308:	6026      	str	r6, [r4, #0]
    
    /* Load the transmit FIFO. */
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
2000530a:	68a6      	ldr	r6, [r4, #8]
    this_spi->frame_rx_handler = 0u;
    
    /* Keep a copy of the pointer to the block rx handler function. */
    this_spi->block_rx_handler = block_rx_handler;
    
    this_spi->slave_rx_buffer = rx_buffer;
2000530c:	6243      	str	r3, [r0, #36]	; 0x24
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    
    /* Load the transmit FIFO. */
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    while(!tx_fifo_full && (this_spi->slave_tx_idx < this_spi->slave_tx_size))
2000530e:	f416 7380 	ands.w	r3, r6, #256	; 0x100
    
    /* Disable Rx frame handler as it is mutually exclusive with block rx handler. */
    this_spi->frame_rx_handler = 0u;
    
    /* Keep a copy of the pointer to the block rx handler function. */
    this_spi->block_rx_handler = block_rx_handler;
20005312:	6787      	str	r7, [r0, #120]	; 0x78
    
    /* This function is only intended to be used with an SPI slave. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) != CTRL_MASTER_MASK);
    
    /* Disable Rx frame handler as it is mutually exclusive with block rx handler. */
    this_spi->frame_rx_handler = 0u;
20005314:	6705      	str	r5, [r0, #112]	; 0x70
    this_spi->slave_rx_buffer = rx_buffer;
    this_spi->slave_rx_size = rx_buff_size;
    this_spi->slave_rx_idx = 0u;
    
    /* Initialise the transmit state data. */
    this_spi->slave_tx_buffer = tx_buffer;
20005316:	6081      	str	r1, [r0, #8]
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    
    /* Load the transmit FIFO. */
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    while(!tx_fifo_full && (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20005318:	d12e      	bne.n	20005378 <MSS_SPI_set_slave_block_buffers+0xcc>
2000531a:	b922      	cbnz	r2, 20005326 <MSS_SPI_set_slave_block_buffers+0x7a>
2000531c:	e037      	b.n	2000538e <MSS_SPI_set_slave_block_buffers+0xe2>
2000531e:	68c1      	ldr	r1, [r0, #12]
20005320:	4299      	cmp	r1, r3
20005322:	d908      	bls.n	20005336 <MSS_SPI_set_slave_block_buffers+0x8a>
20005324:	6881      	ldr	r1, [r0, #8]
    {
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20005326:	5cca      	ldrb	r2, [r1, r3]
        ++this_spi->slave_tx_idx;
20005328:	3301      	adds	r3, #1
    
    /* Load the transmit FIFO. */
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    while(!tx_fifo_full && (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
2000532a:	6162      	str	r2, [r4, #20]
        ++this_spi->slave_tx_idx;
2000532c:	6103      	str	r3, [r0, #16]
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
2000532e:	68a2      	ldr	r2, [r4, #8]
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    
    /* Load the transmit FIFO. */
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    while(!tx_fifo_full && (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20005330:	f412 7f80 	tst.w	r2, #256	; 0x100
20005334:	d0f3      	beq.n	2000531e <MSS_SPI_set_slave_block_buffers+0x72>
        ++this_spi->slave_tx_idx;
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    }
    
    /* Enable Rx interrupt. */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK;
20005336:	6821      	ldr	r1, [r4, #0]
20005338:	f041 0210 	orr.w	r2, r1, #16
2000533c:	6022      	str	r2, [r4, #0]
    
    
    if(tx_buff_size > 0)
    {
        this_spi->hw_reg->COMMAND &= ~AUTOFILL_MASK;
2000533e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20005340:	f022 0101 	bic.w	r1, r2, #1
20005344:	62e1      	str	r1, [r4, #44]	; 0x2c
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
20005346:	6823      	ldr	r3, [r4, #0]
20005348:	f043 0220 	orr.w	r2, r3, #32
2000534c:	6022      	str	r2, [r4, #0]
     * complete reading of the recieve FIFO and prepare the transmit FIFO for
     * the next transaction.
     */
    this_spi->hw_reg->CONTROL2 |= ENABLE_SSEND_IRQ_MASK;
    
    NVIC_EnableIRQ(this_spi->irqn);
2000534e:	f890 c004 	ldrb.w	ip, [r0, #4]
20005352:	2101      	movs	r1, #1
20005354:	f00c 031f 	and.w	r3, ip, #31
20005358:	4099      	lsls	r1, r3
    /*
     * Enable slave select release interrupt. The SSEND interrupt is used to
     * complete reading of the recieve FIFO and prepare the transmit FIFO for
     * the next transaction.
     */
    this_spi->hw_reg->CONTROL2 |= ENABLE_SSEND_IRQ_MASK;
2000535a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
2000535c:	fa4f f28c 	sxtb.w	r2, ip
20005360:	f24e 1300 	movw	r3, #57600	; 0xe100
20005364:	f040 0020 	orr.w	r0, r0, #32
20005368:	0952      	lsrs	r2, r2, #5
2000536a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000536e:	62a0      	str	r0, [r4, #40]	; 0x28
20005370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    
    NVIC_EnableIRQ(this_spi->irqn);
}
20005374:	bcf0      	pop	{r4, r5, r6, r7}
20005376:	4770      	bx	lr
        ++this_spi->slave_tx_idx;
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    }
    
    /* Enable Rx interrupt. */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK;
20005378:	6821      	ldr	r1, [r4, #0]
2000537a:	f041 0310 	orr.w	r3, r1, #16
2000537e:	6023      	str	r3, [r4, #0]
    
    
    if(tx_buff_size > 0)
20005380:	2a00      	cmp	r2, #0
20005382:	d1dc      	bne.n	2000533e <MSS_SPI_set_slave_block_buffers+0x92>
        this_spi->hw_reg->COMMAND &= ~AUTOFILL_MASK;
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
20005384:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
20005386:	f041 0301 	orr.w	r3, r1, #1
2000538a:	62e3      	str	r3, [r4, #44]	; 0x2c
2000538c:	e7df      	b.n	2000534e <MSS_SPI_set_slave_block_buffers+0xa2>
        ++this_spi->slave_tx_idx;
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    }
    
    /* Enable Rx interrupt. */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK;
2000538e:	6822      	ldr	r2, [r4, #0]
20005390:	f042 0310 	orr.w	r3, r2, #16
20005394:	6023      	str	r3, [r4, #0]
20005396:	e7f5      	b.n	20005384 <MSS_SPI_set_slave_block_buffers+0xd8>

20005398 <MSS_SPI_set_cmd_handler>:
    mss_spi_block_rx_handler_t cmd_handler,
    uint32_t cmd_size
)
{
    this_spi->cmd_handler = cmd_handler;
    this_spi->hw_reg->CMDSIZE = cmd_size;
20005398:	6803      	ldr	r3, [r0, #0]
    mss_spi_instance_t * this_spi,
    mss_spi_block_rx_handler_t cmd_handler,
    uint32_t cmd_size
)
{
    this_spi->cmd_handler = cmd_handler;
2000539a:	6201      	str	r1, [r0, #32]
    this_spi->hw_reg->CMDSIZE = cmd_size;
2000539c:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->CONTROL2 |= ENABLE_CMD_IRQ_MASK;
2000539e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
200053a0:	f042 0210 	orr.w	r2, r2, #16
200053a4:	629a      	str	r2, [r3, #40]	; 0x28
}
200053a6:	4770      	bx	lr

200053a8 <MSS_SPI_set_cmd_response>:
    const uint8_t * resp_tx_buffer,
    uint32_t resp_buff_size
)
{
    this_spi->resp_tx_buffer = resp_tx_buffer;
    this_spi->resp_buff_size = resp_buff_size;
200053a8:	6182      	str	r2, [r0, #24]
)
{
    uint32_t more_data = 1u;
    uint32_t tx_fifo_full;
    
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
200053aa:	6803      	ldr	r3, [r0, #0]
    uint32_t resp_buff_size
)
{
    this_spi->resp_tx_buffer = resp_tx_buffer;
    this_spi->resp_buff_size = resp_buff_size;
    this_spi->resp_buff_tx_idx = 0u;
200053ac:	2200      	movs	r2, #0
200053ae:	61c2      	str	r2, [r0, #28]
)
{
    uint32_t more_data = 1u;
    uint32_t tx_fifo_full;
    
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
200053b0:	689a      	ldr	r2, [r3, #8]
    mss_spi_instance_t * this_spi,
    const uint8_t * resp_tx_buffer,
    uint32_t resp_buff_size
)
{
    this_spi->resp_tx_buffer = resp_tx_buffer;
200053b2:	6141      	str	r1, [r0, #20]
    uint32_t more_data = 1u;
    uint32_t tx_fifo_full;
    
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    
    while(!tx_fifo_full && more_data)
200053b4:	f412 7f80 	tst.w	r2, #256	; 0x100
200053b8:	d11a      	bne.n	200053f0 <MSS_SPI_set_cmd_response+0x48>
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
200053ba:	6902      	ldr	r2, [r0, #16]
200053bc:	68c1      	ldr	r1, [r0, #12]
200053be:	428a      	cmp	r2, r1
200053c0:	d20a      	bcs.n	200053d8 <MSS_SPI_set_cmd_response+0x30>
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
200053c2:	6881      	ldr	r1, [r0, #8]
200053c4:	5c8a      	ldrb	r2, [r1, r2]
200053c6:	615a      	str	r2, [r3, #20]
            ++this_spi->slave_tx_idx;
200053c8:	6901      	ldr	r1, [r0, #16]
200053ca:	1c4a      	adds	r2, r1, #1
200053cc:	6102      	str	r2, [r0, #16]
        }
        else
        {
            more_data = 0u;
        }
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
200053ce:	689a      	ldr	r2, [r3, #8]
    uint32_t more_data = 1u;
    uint32_t tx_fifo_full;
    
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    
    while(!tx_fifo_full && more_data)
200053d0:	f412 7f80 	tst.w	r2, #256	; 0x100
200053d4:	d0f1      	beq.n	200053ba <MSS_SPI_set_cmd_response+0x12>
200053d6:	4770      	bx	lr
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
            ++this_spi->slave_tx_idx;
        }
        else if(this_spi->resp_buff_tx_idx < this_spi->resp_buff_size)
200053d8:	69c2      	ldr	r2, [r0, #28]
200053da:	6981      	ldr	r1, [r0, #24]
200053dc:	428a      	cmp	r2, r1
200053de:	d206      	bcs.n	200053ee <MSS_SPI_set_cmd_response+0x46>
        {
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
200053e0:	6941      	ldr	r1, [r0, #20]
200053e2:	5c8a      	ldrb	r2, [r1, r2]
200053e4:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
200053e6:	69c1      	ldr	r1, [r0, #28]
200053e8:	1c4a      	adds	r2, r1, #1
200053ea:	61c2      	str	r2, [r0, #28]
200053ec:	e7ef      	b.n	200053ce <MSS_SPI_set_cmd_response+0x26>
        }
        else
        {
            more_data = 0u;
        }
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
200053ee:	689b      	ldr	r3, [r3, #8]
200053f0:	4770      	bx	lr
200053f2:	bf00      	nop

200053f4 <MSS_SPI_enable>:
void MSS_SPI_enable
(
    mss_spi_instance_t * this_spi
)
{
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200053f4:	6803      	ldr	r3, [r0, #0]
200053f6:	6818      	ldr	r0, [r3, #0]
200053f8:	f040 0201 	orr.w	r2, r0, #1
200053fc:	601a      	str	r2, [r3, #0]
}
200053fe:	4770      	bx	lr

20005400 <MSS_SPI_disable>:
void MSS_SPI_disable
(
    mss_spi_instance_t * this_spi
)
{
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
20005400:	6803      	ldr	r3, [r0, #0]
20005402:	6818      	ldr	r0, [r3, #0]
20005404:	f020 0201 	bic.w	r2, r0, #1
20005408:	601a      	str	r2, [r3, #0]
}
2000540a:	4770      	bx	lr

2000540c <MSS_SPI_set_transfer_byte_count>:
(
    mss_spi_instance_t * this_spi,
    uint16_t byte_count
)
{
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
2000540c:	6803      	ldr	r3, [r0, #0]
2000540e:	f240 02ff 	movw	r2, #255	; 0xff
20005412:	6818      	ldr	r0, [r3, #0]
20005414:	f6cf 7200 	movt	r2, #65280	; 0xff00
20005418:	ea00 0c02 	and.w	ip, r0, r2
2000541c:	ea4c 2001 	orr.w	r0, ip, r1, lsl #8
                                | ((byte_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
                                
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
20005420:	2208      	movs	r2, #8
(
    mss_spi_instance_t * this_spi,
    uint16_t byte_count
)
{
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20005422:	6018      	str	r0, [r3, #0]
                                | ((byte_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
                                
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
20005424:	605a      	str	r2, [r3, #4]
}
20005426:	4770      	bx	lr

20005428 <MSS_SPI_tx_done>:
    mss_spi_instance_t * this_spi
)
{
    uint32_t tx_done;
    
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20005428:	6803      	ldr	r3, [r0, #0]
2000542a:	6898      	ldr	r0, [r3, #8]
    
    return tx_done;
}
2000542c:	f000 0001 	and.w	r0, r0, #1
20005430:	4770      	bx	lr
20005432:	bf00      	nop

20005434 <read_slave_rx_fifo>:
)
{
    uint32_t rx_frame;
    uint32_t rx_fifo_empty;
    
    if(this_spi->frame_rx_handler != 0u)
20005434:	6f03      	ldr	r3, [r0, #112]	; 0x70
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20005436:	b510      	push	{r4, lr}
20005438:	4604      	mov	r4, r0
    uint32_t rx_frame;
    uint32_t rx_fifo_empty;
    
    if(this_spi->frame_rx_handler != 0u)
2000543a:	b173      	cbz	r3, 2000545a <read_slave_rx_fifo+0x26>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
2000543c:	6802      	ldr	r2, [r0, #0]
2000543e:	6891      	ldr	r1, [r2, #8]
        
        while(!rx_fifo_empty)
20005440:	f011 0f40 	tst.w	r1, #64	; 0x40
20005444:	d001      	beq.n	2000544a <read_slave_rx_fifo+0x16>
20005446:	e007      	b.n	20005458 <read_slave_rx_fifo+0x24>
20005448:	6f23      	ldr	r3, [r4, #112]	; 0x70
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
2000544a:	6910      	ldr	r0, [r2, #16]
            this_spi->frame_rx_handler( rx_frame );
2000544c:	4798      	blx	r3
            rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
2000544e:	6822      	ldr	r2, [r4, #0]
20005450:	6893      	ldr	r3, [r2, #8]
    
    if(this_spi->frame_rx_handler != 0u)
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        
        while(!rx_fifo_empty)
20005452:	f013 0f40 	tst.w	r3, #64	; 0x40
20005456:	d0f7      	beq.n	20005448 <read_slave_rx_fifo+0x14>
20005458:	bd10      	pop	{r4, pc}
        }
    }
    else 
    {
        /* Block handling mode. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
2000545a:	6802      	ldr	r2, [r0, #0]
2000545c:	6890      	ldr	r0, [r2, #8]
        
        while((!rx_fifo_empty) && (this_spi->slave_rx_idx < this_spi->slave_rx_size))
2000545e:	f010 0f40 	tst.w	r0, #64	; 0x40
20005462:	d1f9      	bne.n	20005458 <read_slave_rx_fifo+0x24>
20005464:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
20005466:	6aa1      	ldr	r1, [r4, #40]	; 0x28
20005468:	428b      	cmp	r3, r1
2000546a:	d303      	bcc.n	20005474 <read_slave_rx_fifo+0x40>
2000546c:	e7f4      	b.n	20005458 <read_slave_rx_fifo+0x24>
2000546e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
20005470:	4298      	cmp	r0, r3
20005472:	d9f1      	bls.n	20005458 <read_slave_rx_fifo+0x24>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20005474:	6911      	ldr	r1, [r2, #16]
            this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20005476:	6a62      	ldr	r2, [r4, #36]	; 0x24
20005478:	54d1      	strb	r1, [r2, r3]
            ++this_spi->slave_rx_idx;
2000547a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
            rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
2000547c:	6822      	ldr	r2, [r4, #0]
        
        while((!rx_fifo_empty) && (this_spi->slave_rx_idx < this_spi->slave_rx_size))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
            this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
            ++this_spi->slave_rx_idx;
2000547e:	3301      	adds	r3, #1
20005480:	62e3      	str	r3, [r4, #44]	; 0x2c
            rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20005482:	6890      	ldr	r0, [r2, #8]
    else 
    {
        /* Block handling mode. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        
        while((!rx_fifo_empty) && (this_spi->slave_rx_idx < this_spi->slave_rx_size))
20005484:	f010 0f40 	tst.w	r0, #64	; 0x40
20005488:	d0f1      	beq.n	2000546e <read_slave_rx_fifo+0x3a>
2000548a:	e7e5      	b.n	20005458 <read_slave_rx_fifo+0x24>

2000548c <mss_spi_isr>:
    mss_spi_instance_t * this_spi
)
{
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000548c:	f64c 2368 	movw	r3, #51816	; 0xca68
20005490:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005494:	4298      	cmp	r0, r3
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{
20005496:	b570      	push	{r4, r5, r6, lr}
20005498:	4604      	mov	r4, r0
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000549a:	d006      	beq.n	200054aa <mss_spi_isr+0x1e>
2000549c:	f64c 10ec 	movw	r0, #51692	; 0xc9ec
200054a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200054a4:	4284      	cmp	r4, r0
200054a6:	d000      	beq.n	200054aa <mss_spi_isr+0x1e>
200054a8:	be00      	bkpt	0x0000
  
    /* Handle receive. */
    if(this_spi->hw_reg->MIS & RXDONE_IRQ_MASK)
200054aa:	6823      	ldr	r3, [r4, #0]
200054ac:	6a1a      	ldr	r2, [r3, #32]
200054ae:	f012 0f02 	tst.w	r2, #2
200054b2:	d144      	bne.n	2000553e <mss_spi_isr+0xb2>
        read_slave_rx_fifo(this_spi);
        this_spi->hw_reg->IRQ_CLEAR = RXDONE_IRQ_MASK;
    }
    
    /* Handle transmit. */
    tx_done = this_spi->hw_reg->MIS & TXDONE_IRQ_MASK;
200054b4:	6a18      	ldr	r0, [r3, #32]
    if(tx_done)
200054b6:	f010 0f01 	tst.w	r0, #1
200054ba:	d004      	beq.n	200054c6 <mss_spi_isr+0x3a>
    {
        if(0u == this_spi->slave_tx_buffer)
200054bc:	68a2      	ldr	r2, [r4, #8]
200054be:	2a00      	cmp	r2, #0
200054c0:	d050      	beq.n	20005564 <mss_spi_isr+0xd8>
        {
            /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
        }
        this_spi->hw_reg->IRQ_CLEAR = TXDONE_IRQ_MASK;
200054c2:	2001      	movs	r0, #1
200054c4:	60d8      	str	r0, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(this_spi->hw_reg->MIS & CMD_IRQ_MASK)
200054c6:	6a1a      	ldr	r2, [r3, #32]
200054c8:	f012 0f10 	tst.w	r2, #16
200054cc:	d13e      	bne.n	2000554c <mss_spi_isr+0xc0>
        
        this_spi->hw_reg->IRQ_CLEAR = CMD_IRQ_MASK;
    }
    
    /* Handle slave select becoming de-asserted. */
    if(this_spi->hw_reg->MIS & SSEND_IRQ_MASK)
200054ce:	6a1b      	ldr	r3, [r3, #32]
200054d0:	f013 0f20 	tst.w	r3, #32
200054d4:	d100      	bne.n	200054d8 <mss_spi_isr+0x4c>
200054d6:	bd70      	pop	{r4, r5, r6, pc}
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
200054d8:	4620      	mov	r0, r4
200054da:	f7ff ffab 	bl	20005434 <read_slave_rx_fifo>
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
200054de:	6822      	ldr	r2, [r4, #0]
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
200054e0:	2300      	movs	r3, #0
200054e2:	6123      	str	r3, [r4, #16]
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
200054e4:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
    if(this_spi->hw_reg->MIS & SSEND_IRQ_MASK)
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
        rx_size = this_spi->slave_rx_idx;
200054e6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
200054e8:	f040 0008 	orr.w	r0, r0, #8
200054ec:	62d0      	str	r0, [r2, #44]	; 0x2c
)
{
    uint32_t more_data = 1u;
    uint32_t tx_fifo_full;
    
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
200054ee:	6890      	ldr	r0, [r2, #8]
    
    while(!tx_fifo_full && more_data)
200054f0:	f410 7f80 	tst.w	r0, #256	; 0x100
200054f4:	d119      	bne.n	2000552a <mss_spi_isr+0x9e>
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
200054f6:	68e0      	ldr	r0, [r4, #12]
200054f8:	4298      	cmp	r0, r3
200054fa:	d90b      	bls.n	20005514 <mss_spi_isr+0x88>
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
200054fc:	68a6      	ldr	r6, [r4, #8]
            ++this_spi->slave_tx_idx;
200054fe:	1c5d      	adds	r5, r3, #1
    
    while(!tx_fifo_full && more_data)
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20005500:	5cf3      	ldrb	r3, [r6, r3]
20005502:	6153      	str	r3, [r2, #20]
            ++this_spi->slave_tx_idx;
20005504:	6125      	str	r5, [r4, #16]
        }
        else
        {
            more_data = 0u;
        }
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
20005506:	6893      	ldr	r3, [r2, #8]
    uint32_t more_data = 1u;
    uint32_t tx_fifo_full;
    
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    
    while(!tx_fifo_full && more_data)
20005508:	f413 7f80 	tst.w	r3, #256	; 0x100
2000550c:	d10d      	bne.n	2000552a <mss_spi_isr+0x9e>
2000550e:	6923      	ldr	r3, [r4, #16]
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
20005510:	4298      	cmp	r0, r3
20005512:	d8f3      	bhi.n	200054fc <mss_spi_isr+0x70>
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
            ++this_spi->slave_tx_idx;
        }
        else if(this_spi->resp_buff_tx_idx < this_spi->resp_buff_size)
20005514:	69e3      	ldr	r3, [r4, #28]
20005516:	69a5      	ldr	r5, [r4, #24]
        {
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
20005518:	1c5e      	adds	r6, r3, #1
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
            ++this_spi->slave_tx_idx;
        }
        else if(this_spi->resp_buff_tx_idx < this_spi->resp_buff_size)
2000551a:	42ab      	cmp	r3, r5
2000551c:	d204      	bcs.n	20005528 <mss_spi_isr+0x9c>
        {
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
2000551e:	6965      	ldr	r5, [r4, #20]
20005520:	5ceb      	ldrb	r3, [r5, r3]
20005522:	6153      	str	r3, [r2, #20]
            ++this_spi->resp_buff_tx_idx;
20005524:	61e6      	str	r6, [r4, #28]
20005526:	e7ee      	b.n	20005506 <mss_spi_isr+0x7a>
        }
        else
        {
            more_data = 0u;
        }
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
20005528:	6893      	ldr	r3, [r2, #8]
        this_spi->slave_rx_idx = 0u;
        
        /*
         * Call the receive handler if one exists.
         */
        if(this_spi->block_rx_handler != 0u)
2000552a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
        this_spi->slave_tx_idx = 0u;
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
        fill_slave_tx_fifo(this_spi);
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
2000552c:	2000      	movs	r0, #0
2000552e:	62e0      	str	r0, [r4, #44]	; 0x2c
        
        /*
         * Call the receive handler if one exists.
         */
        if(this_spi->block_rx_handler != 0u)
20005530:	b113      	cbz	r3, 20005538 <mss_spi_isr+0xac>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20005532:	6a60      	ldr	r0, [r4, #36]	; 0x24
20005534:	4798      	blx	r3
20005536:	6822      	ldr	r2, [r4, #0]
        }
        
        this_spi->hw_reg->IRQ_CLEAR = SSEND_IRQ_MASK;
20005538:	2120      	movs	r1, #32
2000553a:	60d1      	str	r1, [r2, #12]
2000553c:	bd70      	pop	{r4, r5, r6, pc}
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
  
    /* Handle receive. */
    if(this_spi->hw_reg->MIS & RXDONE_IRQ_MASK)
    {
        read_slave_rx_fifo(this_spi);
2000553e:	4620      	mov	r0, r4
20005540:	f7ff ff78 	bl	20005434 <read_slave_rx_fifo>
        this_spi->hw_reg->IRQ_CLEAR = RXDONE_IRQ_MASK;
20005544:	6823      	ldr	r3, [r4, #0]
20005546:	2102      	movs	r1, #2
20005548:	60d9      	str	r1, [r3, #12]
2000554a:	e7b3      	b.n	200054b4 <mss_spi_isr+0x28>
    }
    
    /* Handle command interrupt. */
    if(this_spi->hw_reg->MIS & CMD_IRQ_MASK)
    {
        read_slave_rx_fifo(this_spi);
2000554c:	4620      	mov	r0, r4
2000554e:	f7ff ff71 	bl	20005434 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(this_spi->cmd_handler != 0u)
20005552:	6a23      	ldr	r3, [r4, #32]
20005554:	b113      	cbz	r3, 2000555c <mss_spi_isr+0xd0>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20005556:	6a60      	ldr	r0, [r4, #36]	; 0x24
20005558:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
2000555a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->IRQ_CLEAR = CMD_IRQ_MASK;
2000555c:	6823      	ldr	r3, [r4, #0]
2000555e:	2110      	movs	r1, #16
20005560:	60d9      	str	r1, [r3, #12]
20005562:	e7b4      	b.n	200054ce <mss_spi_isr+0x42>
    if(tx_done)
    {
        if(0u == this_spi->slave_tx_buffer)
        {
            /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20005564:	6f61      	ldr	r1, [r4, #116]	; 0x74
20005566:	6159      	str	r1, [r3, #20]
20005568:	e7ab      	b.n	200054c2 <mss_spi_isr+0x36>
2000556a:	bf00      	nop

2000556c <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
2000556c:	4668      	mov	r0, sp
2000556e:	f020 0107 	bic.w	r1, r0, #7
20005572:	468d      	mov	sp, r1
20005574:	b501      	push	{r0, lr}
    mss_spi_isr(&g_mss_spi0);
20005576:	f64c 2068 	movw	r0, #51816	; 0xca68
2000557a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000557e:	f7ff ff85 	bl	2000548c <mss_spi_isr>
}
20005582:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20005586:	4685      	mov	sp, r0
20005588:	4770      	bx	lr
2000558a:	bf00      	nop

2000558c <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
2000558c:	4668      	mov	r0, sp
2000558e:	f020 0107 	bic.w	r1, r0, #7
20005592:	468d      	mov	sp, r1
20005594:	b501      	push	{r0, lr}
    mss_spi_isr(&g_mss_spi1);
20005596:	f64c 10ec 	movw	r0, #51692	; 0xc9ec
2000559a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000559e:	f7ff ff75 	bl	2000548c <mss_spi_isr>
}
200055a2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200055a6:	4685      	mov	sp, r0
200055a8:	4770      	bx	lr
200055aa:	bf00      	nop

200055ac <FLASH_get_status>:

/*******************************************************************************
 *
 */
uint8_t FLASH_get_status( void )
{
200055ac:	b510      	push	{r4, lr}
200055ae:	b084      	sub	sp, #16
    uint8_t status;
    uint8_t command = READ_STATUS;
200055b0:	a904      	add	r1, sp, #16
200055b2:	2305      	movs	r3, #5
    
    MSS_SPI_transfer_block( &g_mss_spi0, &command, sizeof(uint8_t), &status, sizeof(status) );
200055b4:	2401      	movs	r4, #1
200055b6:	f64c 2068 	movw	r0, #51816	; 0xca68
 *
 */
uint8_t FLASH_get_status( void )
{
    uint8_t status;
    uint8_t command = READ_STATUS;
200055ba:	f801 3d02 	strb.w	r3, [r1, #-2]!
    
    MSS_SPI_transfer_block( &g_mss_spi0, &command, sizeof(uint8_t), &status, sizeof(status) );
200055be:	f2c2 0000 	movt	r0, #8192	; 0x2000
200055c2:	4622      	mov	r2, r4
200055c4:	f10d 030f 	add.w	r3, sp, #15
200055c8:	9400      	str	r4, [sp, #0]
200055ca:	f7ff fd71 	bl	200050b0 <MSS_SPI_transfer_block>
    
    return status;
}
200055ce:	f89d 000f 	ldrb.w	r0, [sp, #15]
200055d2:	b004      	add	sp, #16
200055d4:	bd10      	pop	{r4, pc}
200055d6:	bf00      	nop

200055d8 <wait_ready>:

/*******************************************************************************
 *
 */
static void wait_ready( void )
{
200055d8:	b570      	push	{r4, r5, r6, lr}
200055da:	b084      	sub	sp, #16
    uint8_t ready_bit;
    uint8_t command = READ_STATUS;
200055dc:	ad04      	add	r5, sp, #16
200055de:	2305      	movs	r3, #5
200055e0:	f805 3d02 	strb.w	r3, [r5, #-2]!
200055e4:	f10d 060f 	add.w	r6, sp, #15
    
    do {
        MSS_SPI_transfer_block( &g_mss_spi0, &command, sizeof(command), &ready_bit, sizeof(ready_bit) );
200055e8:	2401      	movs	r4, #1
200055ea:	f64c 2068 	movw	r0, #51816	; 0xca68
200055ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200055f2:	4629      	mov	r1, r5
200055f4:	4622      	mov	r2, r4
200055f6:	4633      	mov	r3, r6
200055f8:	9400      	str	r4, [sp, #0]
200055fa:	f7ff fd59 	bl	200050b0 <MSS_SPI_transfer_block>
        ready_bit = ready_bit & READY_BIT_MASK;
200055fe:	f89d 100f 	ldrb.w	r1, [sp, #15]
20005602:	f001 0001 	and.w	r0, r1, #1
20005606:	f88d 000f 	strb.w	r0, [sp, #15]
    } while( ready_bit == 1 );
2000560a:	2800      	cmp	r0, #0
2000560c:	d1ed      	bne.n	200055ea <wait_ready+0x12>
}
2000560e:	b004      	add	sp, #16
20005610:	bd70      	pop	{r4, r5, r6, pc}
20005612:	bf00      	nop

20005614 <FLASH_erase_4k_block>:
 */
void FLASH_erase_4k_block
(
    uint32_t address
)
{
20005614:	b5f0      	push	{r4, r5, r6, r7, lr}
20005616:	b085      	sub	sp, #20
    uint8_t cmd_buffer[4];
    /* Send Write Enable command */
    cmd_buffer[0] = WRITE_ENABLE_CMD;
20005618:	ae04      	add	r6, sp, #16
2000561a:	2506      	movs	r5, #6

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
2000561c:	f64c 2468 	movw	r4, #51816	; 0xca68
20005620:	f2c2 0400 	movt	r4, #8192	; 0x2000
    uint32_t address
)
{
    uint8_t cmd_buffer[4];
    /* Send Write Enable command */
    cmd_buffer[0] = WRITE_ENABLE_CMD;
20005624:	f806 5d04 	strb.w	r5, [r6, #-4]!

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    wait_ready();
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
20005628:	2500      	movs	r5, #0
 */
void FLASH_erase_4k_block
(
    uint32_t address
)
{
2000562a:	4607      	mov	r7, r0
    uint8_t cmd_buffer[4];
    /* Send Write Enable command */
    cmd_buffer[0] = WRITE_ENABLE_CMD;

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
2000562c:	4629      	mov	r1, r5
2000562e:	4620      	mov	r0, r4
20005630:	f7ff fcb0 	bl	20004f94 <MSS_SPI_set_slave_select>
    wait_ready();
20005634:	f7ff ffd0 	bl	200055d8 <wait_ready>
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
20005638:	4620      	mov	r0, r4
2000563a:	4631      	mov	r1, r6
2000563c:	2201      	movs	r2, #1
2000563e:	462b      	mov	r3, r5
20005640:	9500      	str	r5, [sp, #0]
20005642:	f7ff fd35 	bl	200050b0 <MSS_SPI_transfer_block>
    
    /* Send Chip Erase command */
    cmd_buffer[0] = ERASE_4K_BLOCK_OPCODE;
    cmd_buffer[1] = (address >> 16) & 0xFF;
20005646:	0c3a      	lsrs	r2, r7, #16
    cmd_buffer[2] = (address >> 8 ) & 0xFF;
20005648:	0a3b      	lsrs	r3, r7, #8
    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    wait_ready();
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
    
    /* Send Chip Erase command */
    cmd_buffer[0] = ERASE_4K_BLOCK_OPCODE;
2000564a:	2120      	movs	r1, #32
2000564c:	f88d 100c 	strb.w	r1, [sp, #12]
    cmd_buffer[1] = (address >> 16) & 0xFF;
20005650:	f88d 200d 	strb.w	r2, [sp, #13]
    cmd_buffer[2] = (address >> 8 ) & 0xFF;
20005654:	f88d 300e 	strb.w	r3, [sp, #14]
    cmd_buffer[3] = address & 0xFF;
20005658:	f88d 700f 	strb.w	r7, [sp, #15]
    
    wait_ready();
2000565c:	f7ff ffbc 	bl	200055d8 <wait_ready>
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, sizeof(cmd_buffer), 0, 0 );
20005660:	4631      	mov	r1, r6
20005662:	4620      	mov	r0, r4
20005664:	2204      	movs	r2, #4
20005666:	462b      	mov	r3, r5
20005668:	9500      	str	r5, [sp, #0]
2000566a:	f7ff fd21 	bl	200050b0 <MSS_SPI_transfer_block>
    wait_ready();
2000566e:	f7ff ffb3 	bl	200055d8 <wait_ready>
    MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20005672:	4620      	mov	r0, r4
20005674:	4629      	mov	r1, r5
20005676:	f7ff fccb 	bl	20005010 <MSS_SPI_clear_slave_select>
}
2000567a:	b005      	add	sp, #20
2000567c:	bdf0      	pop	{r4, r5, r6, r7, pc}
2000567e:	bf00      	nop

20005680 <FLASH_chip_erase>:

/*******************************************************************************
 *
 */
void FLASH_chip_erase( void )
{
20005680:	b570      	push	{r4, r5, r6, lr}
    uint8_t cmd_buffer;
    /* Send Write Enable command */
    cmd_buffer = WRITE_ENABLE_CMD;

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20005682:	f64c 2468 	movw	r4, #51816	; 0xca68

/*******************************************************************************
 *
 */
void FLASH_chip_erase( void )
{
20005686:	b084      	sub	sp, #16
    /* Send Write Enable command */
    cmd_buffer = WRITE_ENABLE_CMD;

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    wait_ready();
    MSS_SPI_transfer_block( &g_mss_spi0, &cmd_buffer, 1, 0, 0 );
20005688:	2500      	movs	r5, #0
{
    uint8_t cmd_buffer;
    /* Send Write Enable command */
    cmd_buffer = WRITE_ENABLE_CMD;

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
2000568a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 */
void FLASH_chip_erase( void )
{
    uint8_t cmd_buffer;
    /* Send Write Enable command */
    cmd_buffer = WRITE_ENABLE_CMD;
2000568e:	ae04      	add	r6, sp, #16
20005690:	2006      	movs	r0, #6
20005692:	f806 0d01 	strb.w	r0, [r6, #-1]!

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20005696:	4629      	mov	r1, r5
20005698:	4620      	mov	r0, r4
2000569a:	f7ff fc7b 	bl	20004f94 <MSS_SPI_set_slave_select>
    wait_ready();
2000569e:	f7ff ff9b 	bl	200055d8 <wait_ready>
    MSS_SPI_transfer_block( &g_mss_spi0, &cmd_buffer, 1, 0, 0 );
200056a2:	4620      	mov	r0, r4
200056a4:	4631      	mov	r1, r6
200056a6:	2201      	movs	r2, #1
200056a8:	462b      	mov	r3, r5
200056aa:	9500      	str	r5, [sp, #0]
200056ac:	f7ff fd00 	bl	200050b0 <MSS_SPI_transfer_block>
    
    /* Send Chip Erase command */
    cmd_buffer = CHIP_ERASE_OPCODE;
200056b0:	f06f 0338 	mvn.w	r3, #56	; 0x38
200056b4:	f88d 300f 	strb.w	r3, [sp, #15]
    
    wait_ready();
200056b8:	f7ff ff8e 	bl	200055d8 <wait_ready>
    MSS_SPI_transfer_block( &g_mss_spi0, &cmd_buffer, 1, 0, 0 );
200056bc:	4631      	mov	r1, r6
200056be:	4620      	mov	r0, r4
200056c0:	2201      	movs	r2, #1
200056c2:	462b      	mov	r3, r5
200056c4:	9500      	str	r5, [sp, #0]
200056c6:	f7ff fcf3 	bl	200050b0 <MSS_SPI_transfer_block>
    wait_ready();
200056ca:	f7ff ff85 	bl	200055d8 <wait_ready>
    MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200056ce:	4620      	mov	r0, r4
200056d0:	4629      	mov	r1, r5
200056d2:	f7ff fc9d 	bl	20005010 <MSS_SPI_clear_slave_select>
}
200056d6:	b004      	add	sp, #16
200056d8:	bd70      	pop	{r4, r5, r6, pc}
200056da:	bf00      	nop

200056dc <FLASH_global_unprotect>:

/*******************************************************************************
 *
 */
void FLASH_global_unprotect( void )
{
200056dc:	b570      	push	{r4, r5, r6, lr}
    uint8_t cmd_buffer[2];
    /* Send Write Enable command */
    cmd_buffer[0] = WRITE_ENABLE_CMD;

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200056de:	f64c 2568 	movw	r5, #51816	; 0xca68

/*******************************************************************************
 *
 */
void FLASH_global_unprotect( void )
{
200056e2:	b084      	sub	sp, #16
    /* Send Write Enable command */
    cmd_buffer[0] = WRITE_ENABLE_CMD;

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    wait_ready();
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
200056e4:	2400      	movs	r4, #0
{
    uint8_t cmd_buffer[2];
    /* Send Write Enable command */
    cmd_buffer[0] = WRITE_ENABLE_CMD;

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200056e6:	f2c2 0500 	movt	r5, #8192	; 0x2000
 */
void FLASH_global_unprotect( void )
{
    uint8_t cmd_buffer[2];
    /* Send Write Enable command */
    cmd_buffer[0] = WRITE_ENABLE_CMD;
200056ea:	ae04      	add	r6, sp, #16
200056ec:	2006      	movs	r0, #6
200056ee:	f806 0d04 	strb.w	r0, [r6, #-4]!

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200056f2:	4621      	mov	r1, r4
200056f4:	4628      	mov	r0, r5
200056f6:	f7ff fc4d 	bl	20004f94 <MSS_SPI_set_slave_select>
    wait_ready();
200056fa:	f7ff ff6d 	bl	200055d8 <wait_ready>
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
200056fe:	4628      	mov	r0, r5
20005700:	4631      	mov	r1, r6
20005702:	2201      	movs	r2, #1
20005704:	4623      	mov	r3, r4
20005706:	9400      	str	r4, [sp, #0]
20005708:	f7ff fcd2 	bl	200050b0 <MSS_SPI_transfer_block>
    
    /* Send Chip Erase command */
    cmd_buffer[0] = WRITE_STATUS1_OPCODE;
2000570c:	2301      	movs	r3, #1
2000570e:	f88d 300c 	strb.w	r3, [sp, #12]
    cmd_buffer[1] = 0;
20005712:	f88d 400d 	strb.w	r4, [sp, #13]
    
    wait_ready();
20005716:	f7ff ff5f 	bl	200055d8 <wait_ready>
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 2, 0, 0 );
2000571a:	4631      	mov	r1, r6
2000571c:	4628      	mov	r0, r5
2000571e:	2202      	movs	r2, #2
20005720:	4623      	mov	r3, r4
20005722:	9400      	str	r4, [sp, #0]
20005724:	f7ff fcc4 	bl	200050b0 <MSS_SPI_transfer_block>
    wait_ready();
20005728:	f7ff ff56 	bl	200055d8 <wait_ready>
    MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
2000572c:	4628      	mov	r0, r5
2000572e:	4621      	mov	r1, r4
20005730:	f7ff fc6e 	bl	20005010 <MSS_SPI_clear_slave_select>
}
20005734:	b004      	add	sp, #16
20005736:	bd70      	pop	{r4, r5, r6, pc}

20005738 <FLASH_read>:
(
    uint32_t address,
    uint8_t * rx_buffer,
    size_t size_in_bytes
)
{
20005738:	b5f0      	push	{r4, r5, r6, r7, lr}
    cmd_buffer[2] = (uint8_t)((address >> 8) & 0xFF);;
    cmd_buffer[3] = (uint8_t)(address & 0xFF);
    cmd_buffer[4] = DONT_CARE;
    cmd_buffer[5] = DONT_CARE;
    
    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
2000573a:	f64c 2468 	movw	r4, #51816	; 0xca68
(
    uint32_t address,
    uint8_t * rx_buffer,
    size_t size_in_bytes
)
{
2000573e:	4684      	mov	ip, r0
    
    cmd_buffer[0] = READ_ARRAY_OPCODE;
    cmd_buffer[1] = (uint8_t)((address >> 16) & 0xFF);
    cmd_buffer[2] = (uint8_t)((address >> 8) & 0xFF);;
    cmd_buffer[3] = (uint8_t)(address & 0xFF);
    cmd_buffer[4] = DONT_CARE;
20005740:	2500      	movs	r5, #0
    cmd_buffer[5] = DONT_CARE;
    
    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20005742:	f2c2 0400 	movt	r4, #8192	; 0x2000
(
    uint32_t address,
    uint8_t * rx_buffer,
    size_t size_in_bytes
)
{
20005746:	b085      	sub	sp, #20
    uint8_t cmd_buffer[6];
    
    cmd_buffer[0] = READ_ARRAY_OPCODE;
    cmd_buffer[1] = (uint8_t)((address >> 16) & 0xFF);
    cmd_buffer[2] = (uint8_t)((address >> 8) & 0xFF);;
20005748:	ea4f 231c 	mov.w	r3, ip, lsr #8
    size_t size_in_bytes
)
{
    uint8_t cmd_buffer[6];
    
    cmd_buffer[0] = READ_ARRAY_OPCODE;
2000574c:	f04f 0e0b 	mov.w	lr, #11
    cmd_buffer[2] = (uint8_t)((address >> 8) & 0xFF);;
    cmd_buffer[3] = (uint8_t)(address & 0xFF);
    cmd_buffer[4] = DONT_CARE;
    cmd_buffer[5] = DONT_CARE;
    
    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20005750:	4620      	mov	r0, r4
(
    uint32_t address,
    uint8_t * rx_buffer,
    size_t size_in_bytes
)
{
20005752:	460f      	mov	r7, r1
20005754:	4616      	mov	r6, r2
    cmd_buffer[2] = (uint8_t)((address >> 8) & 0xFF);;
    cmd_buffer[3] = (uint8_t)(address & 0xFF);
    cmd_buffer[4] = DONT_CARE;
    cmd_buffer[5] = DONT_CARE;
    
    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20005756:	4629      	mov	r1, r5
)
{
    uint8_t cmd_buffer[6];
    
    cmd_buffer[0] = READ_ARRAY_OPCODE;
    cmd_buffer[1] = (uint8_t)((address >> 16) & 0xFF);
20005758:	ea4f 421c 	mov.w	r2, ip, lsr #16
    size_t size_in_bytes
)
{
    uint8_t cmd_buffer[6];
    
    cmd_buffer[0] = READ_ARRAY_OPCODE;
2000575c:	f88d e008 	strb.w	lr, [sp, #8]
    cmd_buffer[1] = (uint8_t)((address >> 16) & 0xFF);
    cmd_buffer[2] = (uint8_t)((address >> 8) & 0xFF);;
    cmd_buffer[3] = (uint8_t)(address & 0xFF);
20005760:	f88d c00b 	strb.w	ip, [sp, #11]
)
{
    uint8_t cmd_buffer[6];
    
    cmd_buffer[0] = READ_ARRAY_OPCODE;
    cmd_buffer[1] = (uint8_t)((address >> 16) & 0xFF);
20005764:	f88d 2009 	strb.w	r2, [sp, #9]
    cmd_buffer[2] = (uint8_t)((address >> 8) & 0xFF);;
20005768:	f88d 300a 	strb.w	r3, [sp, #10]
    cmd_buffer[3] = (uint8_t)(address & 0xFF);
    cmd_buffer[4] = DONT_CARE;
2000576c:	f88d 500c 	strb.w	r5, [sp, #12]
    cmd_buffer[5] = DONT_CARE;
20005770:	f88d 500d 	strb.w	r5, [sp, #13]
    
    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    wait_ready();
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, sizeof(cmd_buffer), rx_buffer, size_in_bytes );
20005774:	b2b6      	uxth	r6, r6
    cmd_buffer[2] = (uint8_t)((address >> 8) & 0xFF);;
    cmd_buffer[3] = (uint8_t)(address & 0xFF);
    cmd_buffer[4] = DONT_CARE;
    cmd_buffer[5] = DONT_CARE;
    
    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20005776:	f7ff fc0d 	bl	20004f94 <MSS_SPI_set_slave_select>
    wait_ready();
2000577a:	f7ff ff2d 	bl	200055d8 <wait_ready>
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, sizeof(cmd_buffer), rx_buffer, size_in_bytes );
2000577e:	4620      	mov	r0, r4
20005780:	a902      	add	r1, sp, #8
20005782:	463b      	mov	r3, r7
20005784:	2206      	movs	r2, #6
20005786:	9600      	str	r6, [sp, #0]
20005788:	f7ff fc92 	bl	200050b0 <MSS_SPI_transfer_block>
    wait_ready();
2000578c:	f7ff ff24 	bl	200055d8 <wait_ready>
    MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20005790:	4620      	mov	r0, r4
20005792:	4629      	mov	r1, r5
20005794:	f7ff fc3c 	bl	20005010 <MSS_SPI_clear_slave_select>
}
20005798:	b005      	add	sp, #20
2000579a:	bdf0      	pop	{r4, r5, r6, r7, pc}

2000579c <FLASH_read_device_id>:
void FLASH_read_device_id
(
    uint8_t * manufacturer_id,
    uint8_t * device_id
)
{
2000579c:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t read_device_id_cmd = DEVICE_ID_READ;
    uint8_t read_buffer[2];
    
    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
2000579e:	f64c 2468 	movw	r4, #51816	; 0xca68
void FLASH_read_device_id
(
    uint8_t * manufacturer_id,
    uint8_t * device_id
)
{
200057a2:	b085      	sub	sp, #20
    uint8_t read_device_id_cmd = DEVICE_ID_READ;
    uint8_t read_buffer[2];
    
    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200057a4:	f2c2 0400 	movt	r4, #8192	; 0x2000
(
    uint8_t * manufacturer_id,
    uint8_t * device_id
)
{
    uint8_t read_device_id_cmd = DEVICE_ID_READ;
200057a8:	af04      	add	r7, sp, #16
200057aa:	f06f 0560 	mvn.w	r5, #96	; 0x60
200057ae:	f807 5d01 	strb.w	r5, [r7, #-1]!
void FLASH_read_device_id
(
    uint8_t * manufacturer_id,
    uint8_t * device_id
)
{
200057b2:	4606      	mov	r6, r0
200057b4:	460d      	mov	r5, r1
    uint8_t read_device_id_cmd = DEVICE_ID_READ;
    uint8_t read_buffer[2];
    
    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200057b6:	4620      	mov	r0, r4
200057b8:	2100      	movs	r1, #0
200057ba:	f7ff fbeb 	bl	20004f94 <MSS_SPI_set_slave_select>
    
    MSS_SPI_transfer_block( &g_mss_spi0, &read_device_id_cmd, 1, read_buffer, sizeof(read_buffer) );
200057be:	4639      	mov	r1, r7
200057c0:	2201      	movs	r2, #1
200057c2:	ab03      	add	r3, sp, #12
200057c4:	4620      	mov	r0, r4
200057c6:	2702      	movs	r7, #2
200057c8:	9700      	str	r7, [sp, #0]
200057ca:	f7ff fc71 	bl	200050b0 <MSS_SPI_transfer_block>
    MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200057ce:	4620      	mov	r0, r4
200057d0:	2100      	movs	r1, #0
200057d2:	f7ff fc1d 	bl	20005010 <MSS_SPI_clear_slave_select>

    *manufacturer_id = read_buffer[0];
200057d6:	f89d 200c 	ldrb.w	r2, [sp, #12]
    *device_id = read_buffer[1];
200057da:	f89d 300d 	ldrb.w	r3, [sp, #13]
    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    
    MSS_SPI_transfer_block( &g_mss_spi0, &read_device_id_cmd, 1, read_buffer, sizeof(read_buffer) );
    MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );

    *manufacturer_id = read_buffer[0];
200057de:	7032      	strb	r2, [r6, #0]
    *device_id = read_buffer[1];
200057e0:	702b      	strb	r3, [r5, #0]
}
200057e2:	b005      	add	sp, #20
200057e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
200057e6:	bf00      	nop

200057e8 <write_cmd_data>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * data_buffer,
    uint16_t data_byte_size
)
{
200057e8:	b5f0      	push	{r4, r5, r6, r7, lr}
200057ea:	f5ad 7d05 	sub.w	sp, sp, #532	; 0x214
200057ee:	4604      	mov	r4, r0
200057f0:	f8bd 5228 	ldrh.w	r5, [sp, #552]	; 0x228
    uint16_t transfer_size;
    uint16_t idx = 0;
    
    transfer_size = cmd_byte_size + data_byte_size;
    
    for(idx = 0; idx < cmd_byte_size; ++idx)
200057f4:	4610      	mov	r0, r2
200057f6:	b1ea      	cbz	r2, 20005834 <write_cmd_data+0x4c>
200057f8:	1e57      	subs	r7, r2, #1
    {
        tx_buffer[idx] = cmd_buffer[idx];
200057fa:	f891 c000 	ldrb.w	ip, [r1]
200057fe:	2201      	movs	r2, #1
20005800:	ae03      	add	r6, sp, #12
20005802:	4017      	ands	r7, r2
    uint16_t transfer_size;
    uint16_t idx = 0;
    
    transfer_size = cmd_byte_size + data_byte_size;
    
    for(idx = 0; idx < cmd_byte_size; ++idx)
20005804:	4282      	cmp	r2, r0
    {
        tx_buffer[idx] = cmd_buffer[idx];
20005806:	f886 c000 	strb.w	ip, [r6]
    uint16_t transfer_size;
    uint16_t idx = 0;
    
    transfer_size = cmd_byte_size + data_byte_size;
    
    for(idx = 0; idx < cmd_byte_size; ++idx)
2000580a:	da13      	bge.n	20005834 <write_cmd_data+0x4c>
2000580c:	b137      	cbz	r7, 2000581c <write_cmd_data+0x34>
    {
        tx_buffer[idx] = cmd_buffer[idx];
2000580e:	f891 e001 	ldrb.w	lr, [r1, #1]
20005812:	2202      	movs	r2, #2
    uint16_t transfer_size;
    uint16_t idx = 0;
    
    transfer_size = cmd_byte_size + data_byte_size;
    
    for(idx = 0; idx < cmd_byte_size; ++idx)
20005814:	4282      	cmp	r2, r0
    {
        tx_buffer[idx] = cmd_buffer[idx];
20005816:	f886 e001 	strb.w	lr, [r6, #1]
    uint16_t transfer_size;
    uint16_t idx = 0;
    
    transfer_size = cmd_byte_size + data_byte_size;
    
    for(idx = 0; idx < cmd_byte_size; ++idx)
2000581a:	da0b      	bge.n	20005834 <write_cmd_data+0x4c>
    {
        tx_buffer[idx] = cmd_buffer[idx];
2000581c:	5c8f      	ldrb	r7, [r1, r2]
2000581e:	f102 0c01 	add.w	ip, r2, #1
20005822:	f811 e00c 	ldrb.w	lr, [r1, ip]
20005826:	54b7      	strb	r7, [r6, r2]
20005828:	f10c 0201 	add.w	r2, ip, #1
    uint16_t transfer_size;
    uint16_t idx = 0;
    
    transfer_size = cmd_byte_size + data_byte_size;
    
    for(idx = 0; idx < cmd_byte_size; ++idx)
2000582c:	4282      	cmp	r2, r0
    {
        tx_buffer[idx] = cmd_buffer[idx];
2000582e:	f806 e00c 	strb.w	lr, [r6, ip]
    uint16_t transfer_size;
    uint16_t idx = 0;
    
    transfer_size = cmd_byte_size + data_byte_size;
    
    for(idx = 0; idx < cmd_byte_size; ++idx)
20005832:	dbf3      	blt.n	2000581c <write_cmd_data+0x34>
    {
        tx_buffer[idx] = cmd_buffer[idx];
    }

    for(idx = 0; idx < data_byte_size; ++idx)
20005834:	b305      	cbz	r5, 20005878 <write_cmd_data+0x90>
    {
        tx_buffer[cmd_byte_size + idx] = data_buffer[idx];
20005836:	781e      	ldrb	r6, [r3, #0]
20005838:	a903      	add	r1, sp, #12
2000583a:	1e6a      	subs	r2, r5, #1
2000583c:	1809      	adds	r1, r1, r0
2000583e:	f801 6b01 	strb.w	r6, [r1], #1
20005842:	f002 0601 	and.w	r6, r2, #1
20005846:	2201      	movs	r2, #1
    for(idx = 0; idx < cmd_byte_size; ++idx)
    {
        tx_buffer[idx] = cmd_buffer[idx];
    }

    for(idx = 0; idx < data_byte_size; ++idx)
20005848:	4295      	cmp	r5, r2
2000584a:	dd15      	ble.n	20005878 <write_cmd_data+0x90>
2000584c:	b136      	cbz	r6, 2000585c <write_cmd_data+0x74>
    {
        tx_buffer[cmd_byte_size + idx] = data_buffer[idx];
2000584e:	f893 c001 	ldrb.w	ip, [r3, #1]
20005852:	2202      	movs	r2, #2
    for(idx = 0; idx < cmd_byte_size; ++idx)
    {
        tx_buffer[idx] = cmd_buffer[idx];
    }

    for(idx = 0; idx < data_byte_size; ++idx)
20005854:	4295      	cmp	r5, r2
    {
        tx_buffer[cmd_byte_size + idx] = data_buffer[idx];
20005856:	f801 cb01 	strb.w	ip, [r1], #1
    for(idx = 0; idx < cmd_byte_size; ++idx)
    {
        tx_buffer[idx] = cmd_buffer[idx];
    }

    for(idx = 0; idx < data_byte_size; ++idx)
2000585a:	dd0d      	ble.n	20005878 <write_cmd_data+0x90>
    {
        tx_buffer[cmd_byte_size + idx] = data_buffer[idx];
2000585c:	f813 e002 	ldrb.w	lr, [r3, r2]
20005860:	460e      	mov	r6, r1
20005862:	f806 eb01 	strb.w	lr, [r6], #1
20005866:	3201      	adds	r2, #1
20005868:	f813 c002 	ldrb.w	ip, [r3, r2]
2000586c:	3201      	adds	r2, #1
2000586e:	f881 c001 	strb.w	ip, [r1, #1]
20005872:	1c71      	adds	r1, r6, #1
    for(idx = 0; idx < cmd_byte_size; ++idx)
    {
        tx_buffer[idx] = cmd_buffer[idx];
    }

    for(idx = 0; idx < data_byte_size; ++idx)
20005874:	4295      	cmp	r5, r2
20005876:	dcf1      	bgt.n	2000585c <write_cmd_data+0x74>
    {
        tx_buffer[cmd_byte_size + idx] = data_buffer[idx];
    }
    
    MSS_SPI_transfer_block( &g_mss_spi0, tx_buffer, transfer_size, 0, 0 );
20005878:	182b      	adds	r3, r5, r0
2000587a:	2500      	movs	r5, #0
2000587c:	f64c 2068 	movw	r0, #51816	; 0xca68
20005880:	b29a      	uxth	r2, r3
20005882:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005886:	462b      	mov	r3, r5
20005888:	a903      	add	r1, sp, #12
2000588a:	9500      	str	r5, [sp, #0]
2000588c:	f7ff fc10 	bl	200050b0 <MSS_SPI_transfer_block>
    
#endif    
    while ( !MSS_SPI_tx_done(this_spi) )
20005890:	4620      	mov	r0, r4
20005892:	f7ff fdc9 	bl	20005428 <MSS_SPI_tx_done>
20005896:	2800      	cmp	r0, #0
20005898:	d0fa      	beq.n	20005890 <write_cmd_data+0xa8>
    {
        ;
    }
}
2000589a:	f50d 7d05 	add.w	sp, sp, #532	; 0x214
2000589e:	bdf0      	pop	{r4, r5, r6, r7, pc}

200058a0 <FLASH_program>:
(
    uint32_t address,
    uint8_t * write_buffer,
    size_t size_in_bytes
)
{
200058a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200058a4:	4604      	mov	r4, r0
200058a6:	b085      	sub	sp, #20
    
    uint32_t in_buffer_idx;
    uint32_t nb_bytes_to_write;
    uint32_t target_addr;

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200058a8:	f64c 2068 	movw	r0, #51816	; 0xca68
    
    /* Send Write Enable command */
    cmd_buffer[0] = WRITE_ENABLE_CMD;
200058ac:	af04      	add	r7, sp, #16
    
    uint32_t in_buffer_idx;
    uint32_t nb_bytes_to_write;
    uint32_t target_addr;

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200058ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
    
    /* Send Write Enable command */
    cmd_buffer[0] = WRITE_ENABLE_CMD;
200058b2:	2606      	movs	r6, #6
(
    uint32_t address,
    uint8_t * write_buffer,
    size_t size_in_bytes
)
{
200058b4:	468b      	mov	fp, r1
    
    uint32_t in_buffer_idx;
    uint32_t nb_bytes_to_write;
    uint32_t target_addr;

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200058b6:	2100      	movs	r1, #0
(
    uint32_t address,
    uint8_t * write_buffer,
    size_t size_in_bytes
)
{
200058b8:	4690      	mov	r8, r2
    
    uint32_t in_buffer_idx;
    uint32_t nb_bytes_to_write;
    uint32_t target_addr;

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200058ba:	f7ff fb6b 	bl	20004f94 <MSS_SPI_set_slave_select>
    
    /* Send Write Enable command */
    cmd_buffer[0] = WRITE_ENABLE_CMD;
200058be:	f807 6d04 	strb.w	r6, [r7, #-4]!
    wait_ready();
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
200058c2:	2500      	movs	r5, #0

    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    
    /* Send Write Enable command */
    cmd_buffer[0] = WRITE_ENABLE_CMD;
    wait_ready();
200058c4:	f7ff fe88 	bl	200055d8 <wait_ready>
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
200058c8:	f64c 2068 	movw	r0, #51816	; 0xca68
200058cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200058d0:	4639      	mov	r1, r7
200058d2:	2201      	movs	r2, #1
200058d4:	462b      	mov	r3, r5
200058d6:	9500      	str	r5, [sp, #0]
200058d8:	f7ff fbea 	bl	200050b0 <MSS_SPI_transfer_block>
    
    /* Unprotect sector */
    cmd_buffer[0] = UNPROTECT_SECTOR_OPCODE;
    cmd_buffer[1] = (address >> 16) & 0xFF;
200058dc:	0c22      	lsrs	r2, r4, #16
    cmd_buffer[2] = (address >> 8 ) & 0xFF;
200058de:	0a23      	lsrs	r3, r4, #8
    cmd_buffer[0] = WRITE_ENABLE_CMD;
    wait_ready();
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
    
    /* Unprotect sector */
    cmd_buffer[0] = UNPROTECT_SECTOR_OPCODE;
200058e0:	2139      	movs	r1, #57	; 0x39
200058e2:	f88d 100c 	strb.w	r1, [sp, #12]
    cmd_buffer[1] = (address >> 16) & 0xFF;
200058e6:	f88d 200d 	strb.w	r2, [sp, #13]
    cmd_buffer[2] = (address >> 8 ) & 0xFF;
200058ea:	f88d 300e 	strb.w	r3, [sp, #14]
    cmd_buffer[3] = address & 0xFF;
200058ee:	f88d 400f 	strb.w	r4, [sp, #15]
    wait_ready();
200058f2:	f7ff fe71 	bl	200055d8 <wait_ready>
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, sizeof(cmd_buffer), 0, 0 );
200058f6:	f64c 2068 	movw	r0, #51816	; 0xca68
200058fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
200058fe:	4639      	mov	r1, r7
20005900:	2204      	movs	r2, #4
20005902:	462b      	mov	r3, r5
20005904:	9500      	str	r5, [sp, #0]
20005906:	f7ff fbd3 	bl	200050b0 <MSS_SPI_transfer_block>

    /* Send Write Enable command */
    cmd_buffer[0] = WRITE_ENABLE_CMD;
2000590a:	f88d 600c 	strb.w	r6, [sp, #12]
    wait_ready();
2000590e:	f7ff fe63 	bl	200055d8 <wait_ready>
    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
20005912:	f64c 2068 	movw	r0, #51816	; 0xca68
20005916:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000591a:	4639      	mov	r1, r7
2000591c:	2201      	movs	r2, #1
2000591e:	462b      	mov	r3, r5
20005920:	9500      	str	r5, [sp, #0]
20005922:	f7ff fbc5 	bl	200050b0 <MSS_SPI_transfer_block>
    /**/
    in_buffer_idx = 0;
    nb_bytes_to_write = size_in_bytes;
    target_addr = address;
    
    while ( in_buffer_idx < size_in_bytes )
20005926:	f1b8 0f00 	cmp.w	r8, #0
2000592a:	d03c      	beq.n	200059a6 <FLASH_program+0x106>
        
        wait_ready();
        
        /* Send Write Enable command */
        cmd_buffer[0] = WRITE_ENABLE_CMD;
        MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
2000592c:	46a9      	mov	r9, r5
    target_addr = address;
    
    while ( in_buffer_idx < size_in_bytes )
    {
        uint32_t size_left;
        nb_bytes_to_write = 0x100 - (target_addr & 0xFF);   /* adjust max possible size to page boundary. */
2000592e:	f004 06ff 	and.w	r6, r4, #255	; 0xff
20005932:	ebc5 0008 	rsb	r0, r5, r8
20005936:	f5c6 7680 	rsb	r6, r6, #256	; 0x100
2000593a:	4286      	cmp	r6, r0
2000593c:	bf28      	it	cs
2000593e:	4606      	movcs	r6, r0
        if ( size_left < nb_bytes_to_write )
        {
            nb_bytes_to_write = size_left;
        }
        
        wait_ready();
20005940:	f7ff fe4a 	bl	200055d8 <wait_ready>
        
        /* Send Write Enable command */
        cmd_buffer[0] = WRITE_ENABLE_CMD;
        MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
20005944:	f64c 2068 	movw	r0, #51816	; 0xca68
20005948:	2201      	movs	r2, #1
2000594a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000594e:	4639      	mov	r1, r7
20005950:	464b      	mov	r3, r9
        }
        
        wait_ready();
        
        /* Send Write Enable command */
        cmd_buffer[0] = WRITE_ENABLE_CMD;
20005952:	f04f 0a06 	mov.w	sl, #6
20005956:	f88d a00c 	strb.w	sl, [sp, #12]
        MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
2000595a:	f8cd 9000 	str.w	r9, [sp]
2000595e:	f7ff fba7 	bl	200050b0 <MSS_SPI_transfer_block>
            
        /* Program page */
        wait_ready();
20005962:	f7ff fe39 	bl	200055d8 <wait_ready>
        cmd_buffer[0] = PROGRAM_PAGE_CMD;
        cmd_buffer[1] = (target_addr >> 16) & 0xFF;
        cmd_buffer[2] = (target_addr >> 8 ) & 0xFF;
        cmd_buffer[3] = target_addr & 0xFF;
        
        write_cmd_data
20005966:	fa1f fc86 	uxth.w	ip, r6
2000596a:	f64c 2068 	movw	r0, #51816	; 0xca68
            
        /* Program page */
        wait_ready();
    
        cmd_buffer[0] = PROGRAM_PAGE_CMD;
        cmd_buffer[1] = (target_addr >> 16) & 0xFF;
2000596e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
        cmd_buffer[2] = (target_addr >> 8 ) & 0xFF;
20005972:	ea4f 2a14 	mov.w	sl, r4, lsr #8
        cmd_buffer[3] = target_addr & 0xFF;
        
        write_cmd_data
20005976:	eb0b 0305 	add.w	r3, fp, r5
2000597a:	2204      	movs	r2, #4
2000597c:	f8cd c000 	str.w	ip, [sp]
20005980:	f2c2 0000 	movt	r0, #8192	; 0x2000
        MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
            
        /* Program page */
        wait_ready();
    
        cmd_buffer[0] = PROGRAM_PAGE_CMD;
20005984:	f04f 0c02 	mov.w	ip, #2
            &write_buffer[in_buffer_idx],
            nb_bytes_to_write
          );
        
        target_addr += nb_bytes_to_write;
        in_buffer_idx += nb_bytes_to_write;
20005988:	19ad      	adds	r5, r5, r6
        cmd_buffer[0] = PROGRAM_PAGE_CMD;
        cmd_buffer[1] = (target_addr >> 16) & 0xFF;
        cmd_buffer[2] = (target_addr >> 8 ) & 0xFF;
        cmd_buffer[3] = target_addr & 0xFF;
        
        write_cmd_data
2000598a:	4639      	mov	r1, r7
        wait_ready();
    
        cmd_buffer[0] = PROGRAM_PAGE_CMD;
        cmd_buffer[1] = (target_addr >> 16) & 0xFF;
        cmd_buffer[2] = (target_addr >> 8 ) & 0xFF;
        cmd_buffer[3] = target_addr & 0xFF;
2000598c:	f88d 400f 	strb.w	r4, [sp, #15]
            
        /* Program page */
        wait_ready();
    
        cmd_buffer[0] = PROGRAM_PAGE_CMD;
        cmd_buffer[1] = (target_addr >> 16) & 0xFF;
20005990:	f88d e00d 	strb.w	lr, [sp, #13]
        cmd_buffer[2] = (target_addr >> 8 ) & 0xFF;
20005994:	f88d a00e 	strb.w	sl, [sp, #14]
        MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
            
        /* Program page */
        wait_ready();
    
        cmd_buffer[0] = PROGRAM_PAGE_CMD;
20005998:	f88d c00c 	strb.w	ip, [sp, #12]
            sizeof(cmd_buffer),
            &write_buffer[in_buffer_idx],
            nb_bytes_to_write
          );
        
        target_addr += nb_bytes_to_write;
2000599c:	19a4      	adds	r4, r4, r6
        cmd_buffer[0] = PROGRAM_PAGE_CMD;
        cmd_buffer[1] = (target_addr >> 16) & 0xFF;
        cmd_buffer[2] = (target_addr >> 8 ) & 0xFF;
        cmd_buffer[3] = target_addr & 0xFF;
        
        write_cmd_data
2000599e:	f7ff ff23 	bl	200057e8 <write_cmd_data>
    /**/
    in_buffer_idx = 0;
    nb_bytes_to_write = size_in_bytes;
    target_addr = address;
    
    while ( in_buffer_idx < size_in_bytes )
200059a2:	45a8      	cmp	r8, r5
200059a4:	d8c3      	bhi.n	2000592e <FLASH_program+0x8e>
        target_addr += nb_bytes_to_write;
        in_buffer_idx += nb_bytes_to_write;
    }
    
    /* Send Write Disable command. */
    cmd_buffer[0] = WRITE_DISABLE_CMD;
200059a6:	2404      	movs	r4, #4
200059a8:	f88d 400c 	strb.w	r4, [sp, #12]

    wait_ready();
200059ac:	f7ff fe14 	bl	200055d8 <wait_ready>

    MSS_SPI_transfer_block( &g_mss_spi0, cmd_buffer, 1, 0, 0 );
200059b0:	2400      	movs	r4, #0
200059b2:	f64c 2068 	movw	r0, #51816	; 0xca68
200059b6:	4639      	mov	r1, r7
200059b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200059bc:	2201      	movs	r2, #1
200059be:	4623      	mov	r3, r4
200059c0:	9400      	str	r4, [sp, #0]
200059c2:	f7ff fb75 	bl	200050b0 <MSS_SPI_transfer_block>
    MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200059c6:	f64c 2068 	movw	r0, #51816	; 0xca68
200059ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200059ce:	4621      	mov	r1, r4
200059d0:	f7ff fb1e 	bl	20005010 <MSS_SPI_clear_slave_select>
}
200059d4:	b005      	add	sp, #20
200059d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200059da:	bf00      	nop

200059dc <FLASH_init>:

/*******************************************************************************
 *
 */
void FLASH_init( uint8_t div )
{
200059dc:	b530      	push	{r4, r5, lr}
    /*--------------------------------------------------------------------------
     * Configure SPI.
     */
    MSS_SPI_init( &g_mss_spi0 );
200059de:	f64c 2468 	movw	r4, #51816	; 0xca68
200059e2:	f2c2 0400 	movt	r4, #8192	; 0x2000

/*******************************************************************************
 *
 */
void FLASH_init( uint8_t div )
{
200059e6:	b083      	sub	sp, #12
200059e8:	4605      	mov	r5, r0
    /*--------------------------------------------------------------------------
     * Configure SPI.
     */
    MSS_SPI_init( &g_mss_spi0 );
200059ea:	4620      	mov	r0, r4
200059ec:	f7ff f9b6 	bl	20004d5c <MSS_SPI_init>
    
    MSS_SPI_configure_master_mode
200059f0:	4620      	mov	r0, r4
200059f2:	462b      	mov	r3, r5
200059f4:	2408      	movs	r4, #8
200059f6:	2100      	movs	r1, #0
200059f8:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
200059fc:	9400      	str	r4, [sp, #0]
200059fe:	f7ff fa95 	bl	20004f2c <MSS_SPI_configure_master_mode>
            PDMA_TO_SPI_1,
            PDMA_LOW_PRIORITY | PDMA_BYTE_TRANSFER | PDMA_INC_SRC_ONE_BYTE,
            PDMA_DEFAULT_WRITE_ADJ
        );
*/
}
20005a02:	b003      	add	sp, #12
20005a04:	bd30      	pop	{r4, r5, pc}
20005a06:	bf00      	nop

20005a08 <SystemCoreClockUpdate>:
#define FREQ_1MHZ    1000000u
#define FREQ_25MHZ   25000000u
#define FREQ_50MHZ   50000000u

void SystemCoreClockUpdate(void)
{
20005a08:	b430      	push	{r4, r5}
#if 1
    uint32_t controller_pll_init;
    uint32_t clk_src;

    controller_pll_init = SYSREG->MSSDDR_FACC1_CR & CONTROLLER_PLL_INIT_MASK;
20005a0a:	f248 0300 	movw	r3, #32768	; 0x8000
20005a0e:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005a12:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
#define FREQ_1MHZ    1000000u
#define FREQ_25MHZ   25000000u
#define FREQ_50MHZ   50000000u

void SystemCoreClockUpdate(void)
{
20005a16:	b082      	sub	sp, #8
    uint32_t controller_pll_init;
    uint32_t clk_src;

    controller_pll_init = SYSREG->MSSDDR_FACC1_CR & CONTROLLER_PLL_INIT_MASK;
    
    if(0u == controller_pll_init)
20005a18:	f012 6f80 	tst.w	r2, #67108864	; 0x4000000
20005a1c:	d12f      	bne.n	20005a7e <SystemCoreClockUpdate+0x76>
    {
        /* Normal operations. */
        uint32_t global_mux_sel;
        
        global_mux_sel = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
20005a1e:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
        if(0u == global_mux_sel)
20005a22:	f410 5f80 	tst.w	r0, #4096	; 0x1000
20005a26:	d04a      	beq.n	20005abe <SystemCoreClockUpdate+0xb6>
                                                   RCOSC_25_50MHZ_CLK_SRC,
                                                   CLK_XTAL_CLK_SRC,
                                                   RCOSC_1_MHZ_CLK_SRC,
                                                   RCOSC_1_MHZ_CLK_SRC,
                                                   CCC2ASCI_CLK_SRC,
                                                   CCC2ASCI_CLK_SRC };
20005a28:	f64b 7188 	movw	r1, #49032	; 0xbf88
20005a2c:	46ec      	mov	ip, sp
20005a2e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005a32:	c903      	ldmia	r1!, {r0, r1}
20005a34:	e88c 0003 	stmia.w	ip, {r0, r1}
            
            uint32_t standby_sel;
            uint8_t clock_source;
            
            standby_sel = (SYSREG->MSSDDR_FACC2_CR >> FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK;
20005a38:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
            clock_source = standby_clock_lut[standby_sel];
            switch(clock_source)
20005a3c:	a902      	add	r1, sp, #8
20005a3e:	f3c2 1082 	ubfx	r0, r2, #6, #3
20005a42:	180a      	adds	r2, r1, r0
20005a44:	f812 cc08 	ldrb.w	ip, [r2, #-8]
20005a48:	f1bc 0f01 	cmp.w	ip, #1
20005a4c:	d062      	beq.n	20005b14 <SystemCoreClockUpdate+0x10c>
20005a4e:	d256      	bcs.n	20005afe <SystemCoreClockUpdate+0xf6>
static uint32_t get_rcosc_25_50mhz_frequency(void)
{
    uint32_t rcosc_div2;
    uint32_t rcosc_frequency;
    
    rcosc_div2 = SYSREG->MSSDDR_PLL_STATUS & RCOSC_DIV2_MASK;
20005a50:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
    if(0u == rcosc_div2)
20005a54:	f647 0040 	movw	r0, #30784	; 0x7840
20005a58:	f24f 0280 	movw	r2, #61568	; 0xf080
20005a5c:	f013 0f04 	tst.w	r3, #4
20005a60:	f2c0 107d 	movt	r0, #381	; 0x17d
20005a64:	f2c0 22fa 	movt	r2, #762	; 0x2fa
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
20005a68:	f24c 13b0 	movw	r3, #49584	; 0xc1b0
    g_FrequencyPCLK0 = standby_clk;
    g_FrequencyPCLK1 = standby_clk;
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005a6c:	f640 1100 	movw	r1, #2304	; 0x900
{
    uint32_t rcosc_div2;
    uint32_t rcosc_frequency;
    
    rcosc_div2 = SYSREG->MSSDDR_PLL_STATUS & RCOSC_DIV2_MASK;
    if(0u == rcosc_div2)
20005a70:	bf08      	it	eq
20005a72:	4602      	moveq	r2, r0
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
20005a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    g_FrequencyPCLK0 = standby_clk;
    g_FrequencyPCLK1 = standby_clk;
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005a78:	f2c0 013d 	movt	r1, #61	; 0x3d
20005a7c:	e015      	b.n	20005aaa <SystemCoreClockUpdate+0xa2>
static uint32_t get_rcosc_25_50mhz_frequency(void)
{
    uint32_t rcosc_div2;
    uint32_t rcosc_frequency;
    
    rcosc_div2 = SYSREG->MSSDDR_PLL_STATUS & RCOSC_DIV2_MASK;
20005a7e:	f8d3 1150 	ldr.w	r1, [r3, #336]	; 0x150
    if(0u == rcosc_div2)
20005a82:	f647 0c40 	movw	ip, #30784	; 0x7840
20005a86:	f24f 0280 	movw	r2, #61568	; 0xf080
20005a8a:	f011 0f04 	tst.w	r1, #4
20005a8e:	f2c0 1c7d 	movt	ip, #381	; 0x17d
20005a92:	f2c0 22fa 	movt	r2, #762	; 0x2fa
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
20005a96:	f24c 13b0 	movw	r3, #49584	; 0xc1b0
    g_FrequencyPCLK0 = standby_clk;
    g_FrequencyPCLK1 = standby_clk;
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005a9a:	f640 1100 	movw	r1, #2304	; 0x900
{
    uint32_t rcosc_div2;
    uint32_t rcosc_frequency;
    
    rcosc_div2 = SYSREG->MSSDDR_PLL_STATUS & RCOSC_DIV2_MASK;
    if(0u == rcosc_div2)
20005a9e:	bf08      	it	eq
20005aa0:	4662      	moveq	r2, ip
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
20005aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    g_FrequencyPCLK0 = standby_clk;
    g_FrequencyPCLK1 = standby_clk;
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005aa6:	f2c0 013d 	movt	r1, #61	; 0x3d
    g_FrequencyFIC0 = standby_clk;
    g_FrequencyFIC1 = standby_clk;
    g_FrequencyFIC64 = standby_clk;
20005aaa:	619a      	str	r2, [r3, #24]
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
    g_FrequencyPCLK0 = standby_clk;
    g_FrequencyPCLK1 = standby_clk;
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005aac:	60d9      	str	r1, [r3, #12]
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
20005aae:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = standby_clk;
20005ab0:	605a      	str	r2, [r3, #4]
    g_FrequencyPCLK1 = standby_clk;
20005ab2:	609a      	str	r2, [r3, #8]
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
    g_FrequencyFIC0 = standby_clk;
20005ab4:	611a      	str	r2, [r3, #16]
    g_FrequencyFIC1 = standby_clk;
20005ab6:	615a      	str	r2, [r3, #20]
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
    g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
    g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
    g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
#endif
}
20005ab8:	b002      	add	sp, #8
20005aba:	bc30      	pop	{r4, r5}
20005abc:	4770      	bx	lr
        
        global_mux_sel = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
        if(0u == global_mux_sel)
        {
            /* MSS clocked from MSS PLL. Use Libero flow defines. */
            SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
20005abe:	f24c 13b0 	movw	r3, #49584	; 0xc1b0
20005ac2:	f646 0100 	movw	r1, #26624	; 0x6800
            g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
20005ac6:	f24b 4200 	movw	r2, #46080	; 0xb400
            g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
            g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005aca:	f640 1400 	movw	r4, #2304	; 0x900
            g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
20005ace:	f645 2000 	movw	r0, #23040	; 0x5a00
            g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
            g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
20005ad2:	f24d 0500 	movw	r5, #53248	; 0xd000
        
        global_mux_sel = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
        if(0u == global_mux_sel)
        {
            /* MSS clocked from MSS PLL. Use Libero flow defines. */
            SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
20005ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ada:	f6c0 1189 	movt	r1, #2441	; 0x989
            g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
20005ade:	f2c0 42c4 	movt	r2, #1220	; 0x4c4
            g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
            g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005ae2:	f2c0 043d 	movt	r4, #61	; 0x3d
            g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
20005ae6:	f2c0 2062 	movt	r0, #610	; 0x262
            g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
            g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
20005aea:	f2c1 3512 	movt	r5, #4882	; 0x1312
20005aee:	619d      	str	r5, [r3, #24]
        if(0u == global_mux_sel)
        {
            /* MSS clocked from MSS PLL. Use Libero flow defines. */
            SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
            g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
            g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
20005af0:	609a      	str	r2, [r3, #8]
            g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005af2:	60dc      	str	r4, [r3, #12]
            g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
20005af4:	6118      	str	r0, [r3, #16]
            g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
20005af6:	6159      	str	r1, [r3, #20]
        
        global_mux_sel = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
        if(0u == global_mux_sel)
        {
            /* MSS clocked from MSS PLL. Use Libero flow defines. */
            SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
20005af8:	6019      	str	r1, [r3, #0]
            g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
20005afa:	605a      	str	r2, [r3, #4]
20005afc:	e7dc      	b.n	20005ab8 <SystemCoreClockUpdate+0xb0>
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
20005afe:	f24c 13b0 	movw	r3, #49584	; 0xc1b0
20005b02:	f244 2240 	movw	r2, #16960	; 0x4240
    g_FrequencyPCLK0 = standby_clk;
    g_FrequencyPCLK1 = standby_clk;
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005b06:	f640 1100 	movw	r1, #2304	; 0x900
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
20005b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b0e:	f2c0 020f 	movt	r2, #15
20005b12:	e7c8      	b.n	20005aa6 <SystemCoreClockUpdate+0x9e>
    g_FrequencyPCLK0 = standby_clk;
    g_FrequencyPCLK1 = standby_clk;
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005b14:	f24c 13b0 	movw	r3, #49584	; 0xc1b0
20005b18:	f640 1100 	movw	r1, #2304	; 0x900
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
20005b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    g_FrequencyPCLK0 = standby_clk;
    g_FrequencyPCLK1 = standby_clk;
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005b20:	f2c0 013d 	movt	r1, #61	; 0x3d
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
    SystemCoreClock = standby_clk;
20005b24:	f44f 4200 	mov.w	r2, #32768	; 0x8000
20005b28:	e7bf      	b.n	20005aaa <SystemCoreClockUpdate+0xa2>
20005b2a:	bf00      	nop

20005b2c <SystemCoreClockHardUpdate>:
    g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
#endif
}

void SystemCoreClockHardUpdate(void)
{
20005b2c:	b410      	push	{r4}
  /*
   * Reset the clock frequency global variables to the values delected in the
   * Libero flow.
   */
  SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
20005b2e:	f24c 13b0 	movw	r3, #49584	; 0xc1b0
20005b32:	f646 0100 	movw	r1, #26624	; 0x6800
  g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
20005b36:	f24b 4200 	movw	r2, #46080	; 0xb400
  g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
  g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005b3a:	f640 1400 	movw	r4, #2304	; 0x900
  g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
20005b3e:	f645 2000 	movw	r0, #23040	; 0x5a00
  g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
  g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
20005b42:	f24d 0c00 	movw	ip, #53248	; 0xd000
{
  /*
   * Reset the clock frequency global variables to the values delected in the
   * Libero flow.
   */
  SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
20005b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b4a:	f6c0 1189 	movt	r1, #2441	; 0x989
  g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
20005b4e:	f2c0 42c4 	movt	r2, #1220	; 0x4c4
  g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
  g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005b52:	f2c0 043d 	movt	r4, #61	; 0x3d
  g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
20005b56:	f2c0 2062 	movt	r0, #610	; 0x262
  g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
  g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
20005b5a:	f2c1 3c12 	movt	ip, #4882	; 0x1312
20005b5e:	f8c3 c018 	str.w	ip, [r3, #24]
   * Reset the clock frequency global variables to the values delected in the
   * Libero flow.
   */
  SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
  g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
  g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
20005b62:	609a      	str	r2, [r3, #8]
  g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005b64:	60dc      	str	r4, [r3, #12]
  g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
20005b66:	6118      	str	r0, [r3, #16]
  g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
20005b68:	6159      	str	r1, [r3, #20]
{
  /*
   * Reset the clock frequency global variables to the values delected in the
   * Libero flow.
   */
  SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
20005b6a:	6019      	str	r1, [r3, #0]
  g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
20005b6c:	605a      	str	r2, [r3, #4]
  g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
  g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
  g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
  g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
  g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
}
20005b6e:	bc10      	pop	{r4}
20005b70:	4770      	bx	lr
20005b72:	bf00      	nop

20005b74 <config_ddr_subsys>:
    ///this is from u-boot 
    /* 
     * Enable access to MDDR regs 
     */
    //M2S_SYSREG->mddr_cr = (1 << 0); //u-boot
    SYSREG->MDDR_CR = (1 << 0);
20005b74:	f248 0300 	movw	r3, #32768	; 0x8000

    /* 
     * No non-bufferable regions
     */
    //M2S_SYSREG->ddrb_nb_size_cr = 0; //u-boot
    SYSREG->DDRB_NB_SIZE_CR = 0;
20005b78:	2000      	movs	r0, #0
static void config_ddr_subsys
(
    const ddr_subsys_cfg_t * p_ddr_subsys_cfg,
    DDRCore_TypeDef * p_ddr_subsys_regs
)
{
20005b7a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
    ///this is from u-boot 
    /* 
     * Enable access to MDDR regs 
     */
    //M2S_SYSREG->mddr_cr = (1 << 0); //u-boot
    SYSREG->MDDR_CR = (1 << 0);
20005b7e:	f2c4 0303 	movt	r3, #16387	; 0x4003
20005b82:	2401      	movs	r4, #1
20005b84:	661c      	str	r4, [r3, #96]	; 0x60

    /* 
     * No non-bufferable regions
     */
    //M2S_SYSREG->ddrb_nb_size_cr = 0; //u-boot
    SYSREG->DDRB_NB_SIZE_CR = 0;
20005b86:	6318      	str	r0, [r3, #48]	; 0x30
  ddr->ddrc.ADDR_MAP_COL_3_CR = 0x3300;
  ddr->ddrc.ADDR_MAP_ROW_1_CR = 0x7777;
  ddr->ddrc.ADDR_MAP_ROW_2_CR = 0x0FFF;
    */
    p_ddr_subsys_regs->ddrc.DYN_POWERDOWN_CR = (0 << 1); 
    p_ddr_subsys_regs->ddrc.PWR_SAVE_1_CR  = (4 << 6) | 
20005b88:	f44f 738c 	mov.w	r3, #280	; 0x118
  ddr->ddrc.ADDR_MAP_COL_2_CR = 0xFFFF;
  ddr->ddrc.ADDR_MAP_COL_3_CR = 0x3300;
  ddr->ddrc.ADDR_MAP_ROW_1_CR = 0x7777;
  ddr->ddrc.ADDR_MAP_ROW_2_CR = 0x0FFF;
    */
    p_ddr_subsys_regs->ddrc.DYN_POWERDOWN_CR = (0 << 1); 
20005b8c:	6108      	str	r0, [r1, #16]
    p_ddr_subsys_regs->ddrc.PWR_SAVE_1_CR  = (4 << 6) | 
20005b8e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      (0xc << 1);   
    p_ddr_subsys_regs->ddrc.MODE_CR =  (  1 << 7) | 
20005b92:	23c1      	movs	r3, #193	; 0xc1
20005b94:	618b      	str	r3, [r1, #24]
      (  1 << 6 ) | (0x1 << 0);  
    p_ddr_subsys_regs->ddrc.ADDR_MAP_BANK_CR  = 0x099F;    
20005b96:	f640 139f 	movw	r3, #2463	; 0x99f
20005b9a:	61cb      	str	r3, [r1, #28]
    p_ddr_subsys_regs->ddrc.ADDR_MAP_COL_1_CR = 0x3333;   
20005b9c:	f243 3333 	movw	r3, #13107	; 0x3333
20005ba0:	624b      	str	r3, [r1, #36]	; 0x24
    p_ddr_subsys_regs->ddrc.ADDR_MAP_COL_2_CR = 0xFFFF;
20005ba2:	f64f 73ff 	movw	r3, #65535	; 0xffff
20005ba6:	628b      	str	r3, [r1, #40]	; 0x28
    p_ddr_subsys_regs->ddrc.ADDR_MAP_COL_3_CR = 0x3300; 
20005ba8:	f44f 534c 	mov.w	r3, #13056	; 0x3300
20005bac:	678b      	str	r3, [r1, #120]	; 0x78
    p_ddr_subsys_regs->ddrc.ADDR_MAP_ROW_1_CR = 0x7777;  
20005bae:	f247 7377 	movw	r3, #30583	; 0x7777
20005bb2:	62cb      	str	r3, [r1, #44]	; 0x2c
    p_ddr_subsys_regs->ddrc.ADDR_MAP_ROW_2_CR = 0x0FFF;              
20005bb4:	f640 73ff 	movw	r3, #4095	; 0xfff
20005bb8:	630b      	str	r3, [r1, #48]	; 0x30

  ddr->ddrc.DRAM_RD_WR_LATENCY_CR = (DDR_WL << REG_DDRC_WRITE_LATENCY) |
    (DDR_CL << REG_DDRC_READ_LATENCY);
    */
  
    p_ddr_subsys_regs->ddrc.DYN_REFRESH_1_CR = DDR_tRFC << REG_DDRC_T_RFC_MIN;
20005bba:	f44f 5368 	mov.w	r3, #14848	; 0x3a00
20005bbe:	608b      	str	r3, [r1, #8]
    p_ddr_subsys_regs->ddrc.DYN_REFRESH_2_CR = (DDR_tREFI << REG_DDRC_T_RFC_NOM_X32);
    p_ddr_subsys_regs->ddrc.CKE_RSTN_CYCLES_CR[0] = DDR_tCKE_pre << REG_DDRC_PRE_CKE_X1024;
20005bc0:	f643 1200 	movw	r2, #14592	; 0x3900
  ddr->ddrc.DRAM_RD_WR_LATENCY_CR = (DDR_WL << REG_DDRC_WRITE_LATENCY) |
    (DDR_CL << REG_DDRC_READ_LATENCY);
    */
  
    p_ddr_subsys_regs->ddrc.DYN_REFRESH_1_CR = DDR_tRFC << REG_DDRC_T_RFC_MIN;
    p_ddr_subsys_regs->ddrc.DYN_REFRESH_2_CR = (DDR_tREFI << REG_DDRC_T_RFC_NOM_X32);
20005bc4:	f44f 6343 	mov.w	r3, #3120	; 0xc30
20005bc8:	60cb      	str	r3, [r1, #12]
    p_ddr_subsys_regs->ddrc.CKE_RSTN_CYCLES_CR[0] = DDR_tCKE_pre << REG_DDRC_PRE_CKE_X1024;
20005bca:	f2c0 0201 	movt	r2, #1
    p_ddr_subsys_regs->ddrc.CKE_RSTN_CYCLES_CR[1] = DDR_tCKE_post << REG_DDRC_POST_CKE_X1024;
20005bce:	f04f 0a08 	mov.w	sl, #8
    p_ddr_subsys_regs->ddrc.DRAM_BANK_ACT_TIMING_CR = (DDR_tRCD << REG_DDRC_T_RCD) |
20005bd2:	f247 535d 	movw	r3, #30045	; 0x755d
    (DDR_CL << REG_DDRC_READ_LATENCY);
    */
  
    p_ddr_subsys_regs->ddrc.DYN_REFRESH_1_CR = DDR_tRFC << REG_DDRC_T_RFC_MIN;
    p_ddr_subsys_regs->ddrc.DYN_REFRESH_2_CR = (DDR_tREFI << REG_DDRC_T_RFC_NOM_X32);
    p_ddr_subsys_regs->ddrc.CKE_RSTN_CYCLES_CR[0] = DDR_tCKE_pre << REG_DDRC_PRE_CKE_X1024;
20005bd6:	638a      	str	r2, [r1, #56]	; 0x38
    p_ddr_subsys_regs->ddrc.CKE_RSTN_CYCLES_CR[1] = DDR_tCKE_post << REG_DDRC_POST_CKE_X1024;
20005bd8:	f8c1 a03c 	str.w	sl, [r1, #60]	; 0x3c
    p_ddr_subsys_regs->ddrc.DRAM_BANK_ACT_TIMING_CR = (DDR_tRCD << REG_DDRC_T_RCD) |
      (DDR_tCCD << REG_DDRC_T_CCD) |
      (DDR_tRRD << REG_DDRC_T_RRD) |
      (DDR_tRP << REG_DDRC_T_RP);
    p_ddr_subsys_regs->ddrc.DRAM_BANK_TIMING_PARAM_CR = DDR_tRC << REG_DDRC_T_RC;
20005bdc:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
  
    p_ddr_subsys_regs->ddrc.DYN_REFRESH_1_CR = DDR_tRFC << REG_DDRC_T_RFC_MIN;
    p_ddr_subsys_regs->ddrc.DYN_REFRESH_2_CR = (DDR_tREFI << REG_DDRC_T_RFC_NOM_X32);
    p_ddr_subsys_regs->ddrc.CKE_RSTN_CYCLES_CR[0] = DDR_tCKE_pre << REG_DDRC_PRE_CKE_X1024;
    p_ddr_subsys_regs->ddrc.CKE_RSTN_CYCLES_CR[1] = DDR_tCKE_post << REG_DDRC_POST_CKE_X1024;
    p_ddr_subsys_regs->ddrc.DRAM_BANK_ACT_TIMING_CR = (DDR_tRCD << REG_DDRC_T_RCD) |
20005be0:	66cb      	str	r3, [r1, #108]	; 0x6c
      (DDR_tCCD << REG_DDRC_T_CCD) |
      (DDR_tRRD << REG_DDRC_T_RRD) |
      (DDR_tRP << REG_DDRC_T_RP);
    p_ddr_subsys_regs->ddrc.DRAM_BANK_TIMING_PARAM_CR = DDR_tRC << REG_DDRC_T_RC;
    p_ddr_subsys_regs->ddrc.DRAM_MR_TIMING_PARAM_CR = DDR_tMRD << REG_DDRC_T_MRD;
20005be2:	2302      	movs	r3, #2
    p_ddr_subsys_regs->ddrc.CKE_RSTN_CYCLES_CR[1] = DDR_tCKE_post << REG_DDRC_POST_CKE_X1024;
    p_ddr_subsys_regs->ddrc.DRAM_BANK_ACT_TIMING_CR = (DDR_tRCD << REG_DDRC_T_RCD) |
      (DDR_tCCD << REG_DDRC_T_CCD) |
      (DDR_tRRD << REG_DDRC_T_RRD) |
      (DDR_tRP << REG_DDRC_T_RP);
    p_ddr_subsys_regs->ddrc.DRAM_BANK_TIMING_PARAM_CR = DDR_tRC << REG_DDRC_T_RC;
20005be4:	650a      	str	r2, [r1, #80]	; 0x50
    p_ddr_subsys_regs->ddrc.DRAM_MR_TIMING_PARAM_CR = DDR_tMRD << REG_DDRC_T_MRD;
    p_ddr_subsys_regs->ddrc.DRAM_RAS_TIMING_CR = (DDR_tRAS_max << REG_DDRC_T_RAS_MAX) |
      (DDR_tRAS_min << REG_DDRC_T_RAS_MIN);
    p_ddr_subsys_regs->ddrc.DFI_RDDATA_EN_CR = DDR_CL << REG_DDRC_DFI_T_RDDATA_EN;
20005be6:	f04f 0b03 	mov.w	fp, #3
    p_ddr_subsys_regs->ddrc.DRAM_BANK_ACT_TIMING_CR = (DDR_tRCD << REG_DDRC_T_RCD) |
      (DDR_tCCD << REG_DDRC_T_CCD) |
      (DDR_tRRD << REG_DDRC_T_RRD) |
      (DDR_tRP << REG_DDRC_T_RP);
    p_ddr_subsys_regs->ddrc.DRAM_BANK_TIMING_PARAM_CR = DDR_tRC << REG_DDRC_T_RC;
    p_ddr_subsys_regs->ddrc.DRAM_MR_TIMING_PARAM_CR = DDR_tMRD << REG_DDRC_T_MRD;
20005bea:	65cb      	str	r3, [r1, #92]	; 0x5c
    p_ddr_subsys_regs->ddrc.DRAM_RAS_TIMING_CR = (DDR_tRAS_max << REG_DDRC_T_RAS_MAX) |
20005bec:	f640 52e4 	movw	r2, #3556	; 0xde4
      (DDR_tRAS_min << REG_DDRC_T_RAS_MIN);
    p_ddr_subsys_regs->ddrc.DFI_RDDATA_EN_CR = DDR_CL << REG_DDRC_DFI_T_RDDATA_EN;

    p_ddr_subsys_regs->ddrc.DRAM_RD_WR_LATENCY_CR = (DDR_WL << REG_DDRC_WRITE_LATENCY) |
20005bf0:	2323      	movs	r3, #35	; 0x23
      (DDR_tCCD << REG_DDRC_T_CCD) |
      (DDR_tRRD << REG_DDRC_T_RRD) |
      (DDR_tRP << REG_DDRC_T_RP);
    p_ddr_subsys_regs->ddrc.DRAM_BANK_TIMING_PARAM_CR = DDR_tRC << REG_DDRC_T_RC;
    p_ddr_subsys_regs->ddrc.DRAM_MR_TIMING_PARAM_CR = DDR_tMRD << REG_DDRC_T_MRD;
    p_ddr_subsys_regs->ddrc.DRAM_RAS_TIMING_CR = (DDR_tRAS_max << REG_DDRC_T_RAS_MAX) |
20005bf2:	660a      	str	r2, [r1, #96]	; 0x60
     * DDR Mode register values
     * - Burst Length, CL, and BT=Interleaved
     * - Drive Strength 1/2
     */
    uint16_t val = (DDR_CL << 4) | (DDR_BT << 3) | (DDR_MR_BL << 0);
    p_ddr_subsys_regs->ddrc.INIT_MR_CR = val;
20005bf4:	f04f 0933 	mov.w	r9, #51	; 0x33
      (DDR_tRP << REG_DDRC_T_RP);
    p_ddr_subsys_regs->ddrc.DRAM_BANK_TIMING_PARAM_CR = DDR_tRC << REG_DDRC_T_RC;
    p_ddr_subsys_regs->ddrc.DRAM_MR_TIMING_PARAM_CR = DDR_tMRD << REG_DDRC_T_MRD;
    p_ddr_subsys_regs->ddrc.DRAM_RAS_TIMING_CR = (DDR_tRAS_max << REG_DDRC_T_RAS_MAX) |
      (DDR_tRAS_min << REG_DDRC_T_RAS_MIN);
    p_ddr_subsys_regs->ddrc.DFI_RDDATA_EN_CR = DDR_CL << REG_DDRC_DFI_T_RDDATA_EN;
20005bf8:	f8c1 b0bc 	str.w	fp, [r1, #188]	; 0xbc
     * - Burst Length, CL, and BT=Interleaved
     * - Drive Strength 1/2
     */
    uint16_t val = (DDR_CL << 4) | (DDR_BT << 3) | (DDR_MR_BL << 0);
    p_ddr_subsys_regs->ddrc.INIT_MR_CR = val;
    p_ddr_subsys_regs->ddrc.INIT_EMR_CR = 0x0020;
20005bfc:	2220      	movs	r2, #32
    p_ddr_subsys_regs->ddrc.DRAM_MR_TIMING_PARAM_CR = DDR_tMRD << REG_DDRC_T_MRD;
    p_ddr_subsys_regs->ddrc.DRAM_RAS_TIMING_CR = (DDR_tRAS_max << REG_DDRC_T_RAS_MAX) |
      (DDR_tRAS_min << REG_DDRC_T_RAS_MIN);
    p_ddr_subsys_regs->ddrc.DFI_RDDATA_EN_CR = DDR_CL << REG_DDRC_DFI_T_RDDATA_EN;

    p_ddr_subsys_regs->ddrc.DRAM_RD_WR_LATENCY_CR = (DDR_WL << REG_DDRC_WRITE_LATENCY) |
20005bfe:	654b      	str	r3, [r1, #84]	; 0x54
    p_ddr_subsys_regs->ddrc.MODE_REG_RD_WR_CR = 1 << 3;
  
    /*  
     * Configure BL16, and related timings  
     */
    p_ddr_subsys_regs->ddrc.PERF_PARAM_1_CR = ((DDR_BL >> 2) << REG_DDRC_BURST_RDWR);
20005c00:	f44f 4380 	mov.w	r3, #16384	; 0x4000
     * DDR Mode register values
     * - Burst Length, CL, and BT=Interleaved
     * - Drive Strength 1/2
     */
    uint16_t val = (DDR_CL << 4) | (DDR_BT << 3) | (DDR_MR_BL << 0);
    p_ddr_subsys_regs->ddrc.INIT_MR_CR = val;
20005c04:	f8c1 9040 	str.w	r9, [r1, #64]	; 0x40
    p_ddr_subsys_regs->ddrc.INIT_EMR_CR = 0x0020;
20005c08:	644a      	str	r2, [r1, #68]	; 0x44
    p_ddr_subsys_regs->ddrc.MODE_REG_DATA_CR = val;
20005c0a:	f8c1 9080 	str.w	r9, [r1, #128]	; 0x80
     * Configure BL16, and related timings  
     */
    p_ddr_subsys_regs->ddrc.PERF_PARAM_1_CR = ((DDR_BL >> 2) << REG_DDRC_BURST_RDWR);
    p_ddr_subsys_regs->ddrc.PERF_PARAM_2_CR = (DDR_BT << REG_DDRC_BURST_MODE);

    p_ddr_subsys_regs->ddrc.DRAM_RD_WR_TRNARND_TIME_CR = ((DDR_CL + (DDR_BL/2) + 2 -
20005c0e:	f240 1207 	movw	r2, #263	; 0x107
     */
    uint16_t val = (DDR_CL << 4) | (DDR_BT << 3) | (DDR_MR_BL << 0);
    p_ddr_subsys_regs->ddrc.INIT_MR_CR = val;
    p_ddr_subsys_regs->ddrc.INIT_EMR_CR = 0x0020;
    p_ddr_subsys_regs->ddrc.MODE_REG_DATA_CR = val;
    p_ddr_subsys_regs->ddrc.MODE_REG_RD_WR_CR = 1 << 3;
20005c12:	f8c1 a07c 	str.w	sl, [r1, #124]	; 0x7c
  
    /*  
     * Configure BL16, and related timings  
     */
    p_ddr_subsys_regs->ddrc.PERF_PARAM_1_CR = ((DDR_BL >> 2) << REG_DDRC_BURST_RDWR);
20005c16:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    p_ddr_subsys_regs->ddrc.DRAM_RD_WR_TRNARND_TIME_CR = ((DDR_CL + (DDR_BL/2) + 2 -
							   DDR_WL) << REG_DDRC_RD2WR) |
      ((DDR_WL + DDR_tWTR +
	(DDR_BL/2)) << REG_DDRC_WR2RD);
    p_ddr_subsys_regs->ddrc.DRAM_RD_WR_PRE_CR = ((DDR_WL + (DDR_BL/2) +
20005c1a:	f44f 7369 	mov.w	r3, #932	; 0x3a4
  
    /*  
     * Configure BL16, and related timings  
     */
    p_ddr_subsys_regs->ddrc.PERF_PARAM_1_CR = ((DDR_BL >> 2) << REG_DDRC_BURST_RDWR);
    p_ddr_subsys_regs->ddrc.PERF_PARAM_2_CR = (DDR_BT << REG_DDRC_BURST_MODE);
20005c1e:	f8c1 00b4 	str.w	r0, [r1, #180]	; 0xb4

    /*  
     * Queue params
     * FIXME: clean-up these somehow
     */
    p_ddr_subsys_regs->ddrc.HPR_QUEUE_PARAM_CR[0] = 0x80F8;
20005c22:	f248 08f8 	movw	r8, #33016	; 0x80f8
     * Configure BL16, and related timings  
     */
    p_ddr_subsys_regs->ddrc.PERF_PARAM_1_CR = ((DDR_BL >> 2) << REG_DDRC_BURST_RDWR);
    p_ddr_subsys_regs->ddrc.PERF_PARAM_2_CR = (DDR_BT << REG_DDRC_BURST_MODE);

    p_ddr_subsys_regs->ddrc.DRAM_RD_WR_TRNARND_TIME_CR = ((DDR_CL + (DDR_BL/2) + 2 -
20005c26:	664a      	str	r2, [r1, #100]	; 0x64
    /*  
     * Queue params
     * FIXME: clean-up these somehow
     */
    p_ddr_subsys_regs->ddrc.HPR_QUEUE_PARAM_CR[0] = 0x80F8;
    p_ddr_subsys_regs->ddrc.HPR_QUEUE_PARAM_CR[1] = 0x0007;
20005c28:	f04f 0c07 	mov.w	ip, #7

    p_ddr_subsys_regs->ddrc.DRAM_RD_WR_TRNARND_TIME_CR = ((DDR_CL + (DDR_BL/2) + 2 -
							   DDR_WL) << REG_DDRC_RD2WR) |
      ((DDR_WL + DDR_tWTR +
	(DDR_BL/2)) << REG_DDRC_WR2RD);
    p_ddr_subsys_regs->ddrc.DRAM_RD_WR_PRE_CR = ((DDR_WL + (DDR_BL/2) +
20005c2c:	658b      	str	r3, [r1, #88]	; 0x58
						  DDR_tWR) << REG_DDRC_WR2PRE) |
      ((DDR_BL/2) << REG_DDRC_RD2PRE);

    p_ddr_subsys_regs->ddrc.DRAM_T_PD_CR = (DDR_tXP << REG_DDRC_T_XP) |
20005c2e:	2211      	movs	r2, #17
     */
    p_ddr_subsys_regs->ddrc.HPR_QUEUE_PARAM_CR[0] = 0x80F8;
    p_ddr_subsys_regs->ddrc.HPR_QUEUE_PARAM_CR[1] = 0x0007;
    p_ddr_subsys_regs->ddrc.LPR_QUEUE_PARAM_CR[0] = 0x80F8;
    p_ddr_subsys_regs->ddrc.LPR_QUEUE_PARAM_CR[1] = 0x0007;
    p_ddr_subsys_regs->ddrc.WR_QUEUE_PARAM_CR    = 0x0200;
20005c30:	f44f 7300 	mov.w	r3, #512	; 0x200
	(DDR_BL/2)) << REG_DDRC_WR2RD);
    p_ddr_subsys_regs->ddrc.DRAM_RD_WR_PRE_CR = ((DDR_WL + (DDR_BL/2) +
						  DDR_tWR) << REG_DDRC_WR2PRE) |
      ((DDR_BL/2) << REG_DDRC_RD2PRE);

    p_ddr_subsys_regs->ddrc.DRAM_T_PD_CR = (DDR_tXP << REG_DDRC_T_XP) |
20005c34:	668a      	str	r2, [r1, #104]	; 0x68

    /*  
     * Queue params
     * FIXME: clean-up these somehow
     */
    p_ddr_subsys_regs->ddrc.HPR_QUEUE_PARAM_CR[0] = 0x80F8;
20005c36:	f8c1 80a0 	str.w	r8, [r1, #160]	; 0xa0
    /*
     * PHY Registers 
     * FIXME: clean-up these somehow  
     */
    p_ddr_subsys_regs->phy.LOOPBACK_TEST_CR           = 0x0000;
    p_ddr_subsys_regs->phy.CTRL_SLAVE_RATIO_CR            = 0x0080;
20005c3a:	2280      	movs	r2, #128	; 0x80
    /*  
     * Queue params
     * FIXME: clean-up these somehow
     */
    p_ddr_subsys_regs->ddrc.HPR_QUEUE_PARAM_CR[0] = 0x80F8;
    p_ddr_subsys_regs->ddrc.HPR_QUEUE_PARAM_CR[1] = 0x0007;
20005c3c:	f8c1 c0a4 	str.w	ip, [r1, #164]	; 0xa4
    p_ddr_subsys_regs->ddrc.LPR_QUEUE_PARAM_CR[0] = 0x80F8;
20005c40:	f8c1 80a8 	str.w	r8, [r1, #168]	; 0xa8
    p_ddr_subsys_regs->ddrc.LPR_QUEUE_PARAM_CR[1] = 0x0007;
20005c44:	f8c1 c0ac 	str.w	ip, [r1, #172]	; 0xac
    p_ddr_subsys_regs->ddrc.WR_QUEUE_PARAM_CR    = 0x0200;
20005c48:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
     * PHY Registers 
     * FIXME: clean-up these somehow  
     */
    p_ddr_subsys_regs->phy.LOOPBACK_TEST_CR           = 0x0000;
    p_ddr_subsys_regs->phy.CTRL_SLAVE_RATIO_CR            = 0x0080;
    p_ddr_subsys_regs->phy.DATA_SLICE_IN_USE_CR           = 0x000F;
20005c4c:	230f      	movs	r3, #15

    /*
     * PHY Registers 
     * FIXME: clean-up these somehow  
     */
    p_ddr_subsys_regs->phy.LOOPBACK_TEST_CR           = 0x0000;
20005c4e:	f8c1 021c 	str.w	r0, [r1, #540]	; 0x21c
    p_ddr_subsys_regs->phy.FIFO_WE_SLAVE_RATIO_CR[2]       = 0x0000;
    p_ddr_subsys_regs->phy.FIFO_WE_SLAVE_RATIO_CR[3]       = 0x0000;

    p_ddr_subsys_regs->phy.LOCAL_ODT_CR                   = 0x0001;

    p_ddr_subsys_regs->phy.RD_DQS_SLAVE_RATIO_CR[0]        = 0x0040;
20005c52:	2740      	movs	r7, #64	; 0x40
    /*
     * PHY Registers 
     * FIXME: clean-up these somehow  
     */
    p_ddr_subsys_regs->phy.LOOPBACK_TEST_CR           = 0x0000;
    p_ddr_subsys_regs->phy.CTRL_SLAVE_RATIO_CR            = 0x0080;
20005c54:	f8c1 2224 	str.w	r2, [r1, #548]	; 0x224
    p_ddr_subsys_regs->phy.FIFO_WE_SLAVE_RATIO_CR[3]       = 0x0000;

    p_ddr_subsys_regs->phy.LOCAL_ODT_CR                   = 0x0001;

    p_ddr_subsys_regs->phy.RD_DQS_SLAVE_RATIO_CR[0]        = 0x0040;
    p_ddr_subsys_regs->phy.RD_DQS_SLAVE_RATIO_CR[1]        = 0x0401;
20005c58:	f240 4601 	movw	r6, #1025	; 0x401
     * PHY Registers 
     * FIXME: clean-up these somehow  
     */
    p_ddr_subsys_regs->phy.LOOPBACK_TEST_CR           = 0x0000;
    p_ddr_subsys_regs->phy.CTRL_SLAVE_RATIO_CR            = 0x0080;
    p_ddr_subsys_regs->phy.DATA_SLICE_IN_USE_CR           = 0x000F;
20005c5c:	f8c1 3230 	str.w	r3, [r1, #560]	; 0x230

    p_ddr_subsys_regs->phy.LOCAL_ODT_CR                   = 0x0001;

    p_ddr_subsys_regs->phy.RD_DQS_SLAVE_RATIO_CR[0]        = 0x0040;
    p_ddr_subsys_regs->phy.RD_DQS_SLAVE_RATIO_CR[1]        = 0x0401;
    p_ddr_subsys_regs->phy.RD_DQS_SLAVE_RATIO_CR[2]        = 0x4010;
20005c60:	f244 0510 	movw	r5, #16400	; 0x4010
     * FIXME: clean-up these somehow  
     */
    p_ddr_subsys_regs->phy.LOOPBACK_TEST_CR           = 0x0000;
    p_ddr_subsys_regs->phy.CTRL_SLAVE_RATIO_CR            = 0x0080;
    p_ddr_subsys_regs->phy.DATA_SLICE_IN_USE_CR           = 0x000F;
    p_ddr_subsys_regs->phy.DLL_LOCK_DIFF_CR               = 0x000B;
20005c64:	220b      	movs	r2, #11

    p_ddr_subsys_regs->phy.WR_RD_RL_CR                    = 0x0000;
    p_ddr_subsys_regs->phy.RDC_WE_TO_RE_DELAY_CR          = 0x0003;
    p_ddr_subsys_regs->phy.USE_FIXED_RE_CR                = 0x0001;
    p_ddr_subsys_regs->phy.USE_RANK0_DELAYS_CR            = 0x0001;
    p_ddr_subsys_regs->phy.CONFIG_CR                  = 0x0009;
20005c66:	2309      	movs	r3, #9
     * FIXME: clean-up these somehow  
     */
    p_ddr_subsys_regs->phy.LOOPBACK_TEST_CR           = 0x0000;
    p_ddr_subsys_regs->phy.CTRL_SLAVE_RATIO_CR            = 0x0080;
    p_ddr_subsys_regs->phy.DATA_SLICE_IN_USE_CR           = 0x000F;
    p_ddr_subsys_regs->phy.DLL_LOCK_DIFF_CR               = 0x000B;
20005c68:	f8c1 2248 	str.w	r2, [r1, #584]	; 0x248

    p_ddr_subsys_regs->phy.FIFO_WE_SLAVE_RATIO_CR[0]       = 0x0000;
20005c6c:	f8c1 025c 	str.w	r0, [r1, #604]	; 0x25c
    p_ddr_subsys_regs->phy.FIFO_WE_SLAVE_RATIO_CR[1]       = 0x0000;
20005c70:	f8c1 0260 	str.w	r0, [r1, #608]	; 0x260
    p_ddr_subsys_regs->phy.FIFO_WE_SLAVE_RATIO_CR[2]       = 0x0000;
20005c74:	f8c1 0264 	str.w	r0, [r1, #612]	; 0x264
    p_ddr_subsys_regs->phy.FIFO_WE_SLAVE_RATIO_CR[3]       = 0x0000;
20005c78:	f8c1 0268 	str.w	r0, [r1, #616]	; 0x268

    p_ddr_subsys_regs->phy.LOCAL_ODT_CR                   = 0x0001;
20005c7c:	f8c1 4280 	str.w	r4, [r1, #640]	; 0x280

    p_ddr_subsys_regs->phy.RD_DQS_SLAVE_RATIO_CR[0]        = 0x0040;
20005c80:	f8c1 7298 	str.w	r7, [r1, #664]	; 0x298
    p_ddr_subsys_regs->phy.RD_DQS_SLAVE_RATIO_CR[1]        = 0x0401;
20005c84:	f8c1 629c 	str.w	r6, [r1, #668]	; 0x29c
    p_ddr_subsys_regs->phy.RD_DQS_SLAVE_RATIO_CR[2]        = 0x4010;
20005c88:	f8c1 52a0 	str.w	r5, [r1, #672]	; 0x2a0

    p_ddr_subsys_regs->phy.WR_DATA_SLAVE_RATIO_CR[0]       = 0x0040;
20005c8c:	f8c1 72d8 	str.w	r7, [r1, #728]	; 0x2d8
    p_ddr_subsys_regs->phy.WR_DATA_SLAVE_RATIO_CR[1]       = 0x0401;
20005c90:	f8c1 62dc 	str.w	r6, [r1, #732]	; 0x2dc
    p_ddr_subsys_regs->phy.WR_DATA_SLAVE_RATIO_CR[2]       = 0x4010;
20005c94:	f8c1 52e0 	str.w	r5, [r1, #736]	; 0x2e0

    p_ddr_subsys_regs->phy.WR_RD_RL_CR                    = 0x0000;
20005c98:	f8c1 02fc 	str.w	r0, [r1, #764]	; 0x2fc
    p_ddr_subsys_regs->phy.RDC_WE_TO_RE_DELAY_CR          = 0x0003;
20005c9c:	f8c1 b304 	str.w	fp, [r1, #772]	; 0x304
    p_ddr_subsys_regs->phy.USE_FIXED_RE_CR                = 0x0001;
20005ca0:	f8c1 4308 	str.w	r4, [r1, #776]	; 0x308
    p_ddr_subsys_regs->phy.USE_RANK0_DELAYS_CR            = 0x0001;
20005ca4:	f8c1 430c 	str.w	r4, [r1, #780]	; 0x30c
    p_ddr_subsys_regs->phy.CONFIG_CR                  = 0x0009;
20005ca8:	f8c1 3314 	str.w	r3, [r1, #788]	; 0x314
    p_ddr_subsys_regs->phy.DQ_OFFSET_CR[0]                 = 0x0000;
20005cac:	f8c1 0238 	str.w	r0, [r1, #568]	; 0x238
    p_ddr_subsys_regs->phy.DQ_OFFSET_CR[1]                 = 0x0000;
20005cb0:	f8c1 023c 	str.w	r0, [r1, #572]	; 0x23c
    p_ddr_subsys_regs->phy.DYN_RESET_CR                   = 0x0001;
20005cb4:	f8c1 431c 	str.w	r4, [r1, #796]	; 0x31c

    p_ddr_subsys_regs->ddrc.DYN_SOFT_RESET_CR             = 0x0001;
20005cb8:	600c      	str	r4, [r1, #0]
        ;
    }        

#endif

}
20005cba:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
20005cbe:	4770      	bx	lr

20005cc0 <DDRInit>:
#endif
}


void DDRInit(void)
{
20005cc0:	b4f0      	push	{r4, r5, r6, r7}
  /*--------------------------------------------------------------------------
   * MDDR configuration
   */
  SystemCoreClockHardUpdate();
#if MSS_SYS_MDDR_CONFIG_BY_CORTEX
    config_ddr_subsys(&g_m2s_mddr_subsys_config, &g_m2s_mddr_addr->core);
20005cc2:	f64b 518c 	movw	r1, #48524	; 0xbd8c

void DDRInit(void)
{

  /* system reset */
  SYSREG->SOFT_RST_CR = 0x0; //&= ~SYSREG_FPGA_SOFTRESET_MASK;
20005cc6:	f248 0700 	movw	r7, #32768	; 0x8000
20005cca:	f2c4 0703 	movt	r7, #16387	; 0x4003
20005cce:	f04f 0c00 	mov.w	ip, #0
  /*--------------------------------------------------------------------------
   * MDDR configuration
   */
  SystemCoreClockHardUpdate();
#if MSS_SYS_MDDR_CONFIG_BY_CORTEX
    config_ddr_subsys(&g_m2s_mddr_subsys_config, &g_m2s_mddr_addr->core);
20005cd2:	f2c2 0100 	movt	r1, #8192	; 0x2000

void DDRInit(void)
{

  /* system reset */
  SYSREG->SOFT_RST_CR = 0x0; //&= ~SYSREG_FPGA_SOFTRESET_MASK;
20005cd6:	f8c7 c048 	str.w	ip, [r7, #72]	; 0x48
{
  /*
   * Reset the clock frequency global variables to the values delected in the
   * Libero flow.
   */
  SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
20005cda:	f24c 13b0 	movw	r3, #49584	; 0xc1b0
20005cde:	f646 0400 	movw	r4, #26624	; 0x6800
  g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
20005ce2:	f24b 4200 	movw	r2, #46080	; 0xb400
  g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
  g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005ce6:	f640 1600 	movw	r6, #2304	; 0x900
  g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
20005cea:	f645 2500 	movw	r5, #23040	; 0x5a00
  /*--------------------------------------------------------------------------
   * MDDR configuration
   */
  SystemCoreClockHardUpdate();
#if MSS_SYS_MDDR_CONFIG_BY_CORTEX
    config_ddr_subsys(&g_m2s_mddr_subsys_config, &g_m2s_mddr_addr->core);
20005cee:	f64b 5090 	movw	r0, #48528	; 0xbd90
20005cf2:	6809      	ldr	r1, [r1, #0]
  g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
  g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
  g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
  g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
  g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
  g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
20005cf4:	f24d 0c00 	movw	ip, #53248	; 0xd000
{
  /*
   * Reset the clock frequency global variables to the values delected in the
   * Libero flow.
   */
  SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
20005cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005cfc:	f6c0 1489 	movt	r4, #2441	; 0x989
  g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
20005d00:	f2c0 42c4 	movt	r2, #1220	; 0x4c4
  g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
  g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005d04:	f2c0 063d 	movt	r6, #61	; 0x3d
  g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
20005d08:	f2c0 2562 	movt	r5, #610	; 0x262
  g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
  g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
20005d0c:	f2c1 3c12 	movt	ip, #4882	; 0x1312
  /*--------------------------------------------------------------------------
   * MDDR configuration
   */
  SystemCoreClockHardUpdate();
#if MSS_SYS_MDDR_CONFIG_BY_CORTEX
    config_ddr_subsys(&g_m2s_mddr_subsys_config, &g_m2s_mddr_addr->core);
20005d10:	f2c2 0000 	movt	r0, #8192	; 0x2000
  g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
  g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
  g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
  g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
  g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
  g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
20005d14:	f8c3 c018 	str.w	ip, [r3, #24]
   * Reset the clock frequency global variables to the values delected in the
   * Libero flow.
   */
  SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
  g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
  g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
20005d18:	609a      	str	r2, [r3, #8]
  g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20005d1a:	60de      	str	r6, [r3, #12]
  g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
20005d1c:	611d      	str	r5, [r3, #16]
  g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
20005d1e:	615c      	str	r4, [r3, #20]
{
  /*
   * Reset the clock frequency global variables to the values delected in the
   * Libero flow.
   */
  SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
20005d20:	601c      	str	r4, [r3, #0]
  g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
20005d22:	605a      	str	r2, [r3, #4]
   */
  SystemCoreClockHardUpdate();
#if MSS_SYS_MDDR_CONFIG_BY_CORTEX
    config_ddr_subsys(&g_m2s_mddr_subsys_config, &g_m2s_mddr_addr->core);
#endif
}
20005d24:	bcf0      	pop	{r4, r5, r6, r7}
  /*--------------------------------------------------------------------------
   * MDDR configuration
   */
  SystemCoreClockHardUpdate();
#if MSS_SYS_MDDR_CONFIG_BY_CORTEX
    config_ddr_subsys(&g_m2s_mddr_subsys_config, &g_m2s_mddr_addr->core);
20005d26:	e725      	b.n	20005b74 <config_ddr_subsys>

20005d28 <SystemInit>:

/***************************************************************************//**
 * See system_m2sxxx.h for details.
 */
void SystemInit(void)
{
20005d28:	b510      	push	{r4, lr}
{
    uint32_t pll_locked;
    
    /* Wait for fabric PLL to lock. */
    do {
        pll_locked = SYSREG->MSSDDR_PLL_STATUS & FAB_PLL_LOCK_MASK;
20005d2a:	f248 0100 	movw	r1, #32768	; 0x8000
20005d2e:	f2c4 0103 	movt	r1, #16387	; 0x4003
20005d32:	f8d1 2150 	ldr.w	r2, [r1, #336]	; 0x150
20005d36:	f248 0300 	movw	r3, #32768	; 0x8000
    } while(!pll_locked);
20005d3a:	f012 0f01 	tst.w	r2, #1
{
    uint32_t pll_locked;
    
    /* Wait for fabric PLL to lock. */
    do {
        pll_locked = SYSREG->MSSDDR_PLL_STATUS & FAB_PLL_LOCK_MASK;
20005d3e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    } while(!pll_locked);
20005d42:	d0f6      	beq.n	20005d32 <SystemInit+0xa>
    
    /* Negate MPLL bypass. */
    SYSREG->MSSDDR_PLL_STATUS_HIGH_CR &= ~FACC_PLL_BYPASS_MASK;
20005d44:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    
    /* Wait for MPLL to lock. */
    do {
        pll_locked = SYSREG->MSSDDR_PLL_STATUS & MPLL_LOCK_MASK;
20005d48:	4619      	mov	r1, r3
    do {
        pll_locked = SYSREG->MSSDDR_PLL_STATUS & FAB_PLL_LOCK_MASK;
    } while(!pll_locked);
    
    /* Negate MPLL bypass. */
    SYSREG->MSSDDR_PLL_STATUS_HIGH_CR &= ~FACC_PLL_BYPASS_MASK;
20005d4a:	f022 0001 	bic.w	r0, r2, #1
20005d4e:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
    
    /* Wait for MPLL to lock. */
    do {
        pll_locked = SYSREG->MSSDDR_PLL_STATUS & MPLL_LOCK_MASK;
20005d52:	f8d1 0150 	ldr.w	r0, [r1, #336]	; 0x150
20005d56:	f248 0300 	movw	r3, #32768	; 0x8000
    } while(!pll_locked);
20005d5a:	f010 0f02 	tst.w	r0, #2
    /* Negate MPLL bypass. */
    SYSREG->MSSDDR_PLL_STATUS_HIGH_CR &= ~FACC_PLL_BYPASS_MASK;
    
    /* Wait for MPLL to lock. */
    do {
        pll_locked = SYSREG->MSSDDR_PLL_STATUS & MPLL_LOCK_MASK;
20005d5e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    } while(!pll_locked);
20005d62:	d0f6      	beq.n	20005d52 <SystemInit+0x2a>
    
    /* Switch FACC from standby to run mode. */
    SYSREG->MSSDDR_FACC1_CR &= ~FACC_GLMUX_SEL_MASK;
20005d64:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
20005d68:	f421 5280 	bic.w	r2, r1, #4096	; 0x1000
20005d6c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    /* Negate FPGA_SOFTRESET to de-assert MSS_RESET_N_M2F in the fabric */
    SYSREG->SOFT_RST_CR &= ~SYSREG_FPGA_SOFTRESET_MASK;
20005d70:	6c98      	ldr	r0, [r3, #72]	; 0x48
20005d72:	f420 3180 	bic.w	r1, r0, #65536	; 0x10000
20005d76:	6499      	str	r1, [r3, #72]	; 0x48

  ///in case of M2S025T --> this is 00 00 F8 04
    uint32_t silicon_revision;
    uint32_t device_version;
    
    device_version = SYSREG->DEVICE_VERSION;
20005d78:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
{
    /*--------------------------------------------------------------------------
     * Work around a couple of silicon issues:
     */
    /* DDR_CLK_EN <- 1 */
    SYSREG->MSSDDR_FACC1_CR |= (uint32_t)1 << DDR_CLK_EN_SHIFT;
20005d7c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
20005d80:	f442 7080 	orr.w	r0, r2, #256	; 0x100
20005d84:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
     /* CONTROLLER_PLL_INIT <- 0 */
    SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & ~CONTROLLER_PLL_INIT_MASK;
20005d88:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
20005d8c:	f021 6280 	bic.w	r2, r1, #67108864	; 0x4000000
20005d90:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    /*--------------------------------------------------------------------------
     * Set STKALIGN to ensure exception stacking starts on 8 bytes address
     * boundary. This ensures compliance with the "Procedure Call Standards for
     * the ARM Architecture" (AAPCS).
     */
    SCB->CCR |= SCB_CCR_STKALIGN_Msk;
20005d94:	f64e 5300 	movw	r3, #60672	; 0xed00
20005d98:	f2ce 0300 	movt	r3, #57344	; 0xe000
20005d9c:	6958      	ldr	r0, [r3, #20]
    
    /*--------------------------------------------------------------------------
     * MDDR configuration
     */
#if MSS_SYS_MDDR_CONFIG_BY_CORTEX
    config_ddr_subsys(&g_m2s_mddr_subsys_config, &g_m2s_mddr_addr->core);
20005d9e:	f64b 528c 	movw	r2, #48524	; 0xbd8c
    /*--------------------------------------------------------------------------
     * Set STKALIGN to ensure exception stacking starts on 8 bytes address
     * boundary. This ensures compliance with the "Procedure Call Standards for
     * the ARM Architecture" (AAPCS).
     */
    SCB->CCR |= SCB_CCR_STKALIGN_Msk;
20005da2:	f440 7100 	orr.w	r1, r0, #512	; 0x200
    
    /*--------------------------------------------------------------------------
     * MDDR configuration
     */
#if MSS_SYS_MDDR_CONFIG_BY_CORTEX
    config_ddr_subsys(&g_m2s_mddr_subsys_config, &g_m2s_mddr_addr->core);
20005da6:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005daa:	f64b 5090 	movw	r0, #48528	; 0xbd90
    /*--------------------------------------------------------------------------
     * Set STKALIGN to ensure exception stacking starts on 8 bytes address
     * boundary. This ensures compliance with the "Procedure Call Standards for
     * the ARM Architecture" (AAPCS).
     */
    SCB->CCR |= SCB_CCR_STKALIGN_Msk;
20005dae:	6159      	str	r1, [r3, #20]
    
    /*--------------------------------------------------------------------------
     * MDDR configuration
     */
#if MSS_SYS_MDDR_CONFIG_BY_CORTEX
    config_ddr_subsys(&g_m2s_mddr_subsys_config, &g_m2s_mddr_addr->core);
20005db0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005db4:	6811      	ldr	r1, [r2, #0]
20005db6:	f7ff fedd 	bl	20005b74 <config_ddr_subsys>
    while(!CORE_SF2_CFG->INIT_DONE)
    {
        ;   /* Wait for INIT_DONE from CoreSF2Reset. */
    }
#endif
}
20005dba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
#endif

    /*--------------------------------------------------------------------------
     * Call user defined configuration function.
     */
    mscc_post_hw_cfg_init();
20005dbe:	f7fa ba76 	b.w	200002ae <mscc_post_hw_cfg_init>
20005dc2:	bf00      	nop

20005dc4 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
20005dc4:	f04f 30ff 	mov.w	r0, #4294967295
20005dc8:	4770      	bx	lr
20005dca:	bf00      	nop

20005dcc <_exit>:
    /* Should we force a system reset? */
    while( 1 )
    {
        ;
    }
}
20005dcc:	e7fe      	b.n	20005dcc <_exit>
20005dce:	bf00      	nop

20005dd0 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20005dd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
20005dd4:	604b      	str	r3, [r1, #4]
    return 0;
}
20005dd6:	2000      	movs	r0, #0
20005dd8:	4770      	bx	lr
20005dda:	bf00      	nop

20005ddc <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
20005ddc:	2001      	movs	r0, #1
20005dde:	4770      	bx	lr

20005de0 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
20005de0:	2001      	movs	r0, #1
20005de2:	4770      	bx	lr

20005de4 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
20005de4:	2000      	movs	r0, #0
20005de6:	4770      	bx	lr

20005de8 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
20005de8:	f04f 30ff 	mov.w	r0, #4294967295
20005dec:	4770      	bx	lr
20005dee:	bf00      	nop

20005df0 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
20005df0:	2000      	movs	r0, #0
20005df2:	4770      	bx	lr

20005df4 <_write_r>:
    
    return len;
#else   /* MICROSEMI_STDIO_THRU_UART */
    return 0;
#endif  /* MICROSEMI_STDIO_THRU_UART */
}
20005df4:	2000      	movs	r0, #0
20005df6:	4770      	bx	lr

20005df8 <_sbrk>:
    extern char _end;        /* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20005df8:	f64c 1230 	movw	r2, #51504	; 0xc930
20005dfc:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005e00:	6813      	ldr	r3, [r2, #0]
    {
      heap_end = &_end;
20005e02:	f64c 21e8 	movw	r1, #51944	; 0xcae8
20005e06:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005e0a:	2b00      	cmp	r3, #0
20005e0c:	bf08      	it	eq
20005e0e:	460b      	moveq	r3, r1
    }
    
    prev_heap_end = heap_end;
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20005e10:	f3ef 8c08 	mrs	ip, MSP
    if (heap_end + incr > stack_ptr)
20005e14:	1819      	adds	r1, r3, r0
20005e16:	458c      	cmp	ip, r1
20005e18:	d200      	bcs.n	20005e1c <_sbrk+0x24>
20005e1a:	e7fe      	b.n	20005e1a <_sbrk+0x22>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
      _exit (1);
    }
  
    heap_end += incr;
20005e1c:	6011      	str	r1, [r2, #0]
    return (caddr_t) prev_heap_end;
}
20005e1e:	4618      	mov	r0, r3
20005e20:	4770      	bx	lr
20005e22:	bf00      	nop

20005e24 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20005e24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
20005e28:	604b      	str	r3, [r1, #4]
    return 0;
}
20005e2a:	2000      	movs	r0, #0
20005e2c:	4770      	bx	lr
20005e2e:	bf00      	nop

20005e30 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
20005e30:	f04f 30ff 	mov.w	r0, #4294967295
20005e34:	4770      	bx	lr
20005e36:	bf00      	nop

20005e38 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
20005e38:	b508      	push	{r3, lr}
    errno = ECHILD;
20005e3a:	f000 f82d 	bl	20005e98 <__errno>
20005e3e:	230a      	movs	r3, #10
20005e40:	6003      	str	r3, [r0, #0]
    return -1;
}
20005e42:	f04f 30ff 	mov.w	r0, #4294967295
20005e46:	bd08      	pop	{r3, pc}

20005e48 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
20005e48:	b508      	push	{r3, lr}
    errno = ENOENT;
20005e4a:	f000 f825 	bl	20005e98 <__errno>
20005e4e:	2302      	movs	r3, #2
20005e50:	6003      	str	r3, [r0, #0]
    return -1;
}
20005e52:	f04f 30ff 	mov.w	r0, #4294967295
20005e56:	bd08      	pop	{r3, pc}

20005e58 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
20005e58:	b508      	push	{r3, lr}
    errno = EMLINK;
20005e5a:	f000 f81d 	bl	20005e98 <__errno>
20005e5e:	231f      	movs	r3, #31
20005e60:	6003      	str	r3, [r0, #0]
    return -1;
}
20005e62:	f04f 30ff 	mov.w	r0, #4294967295
20005e66:	bd08      	pop	{r3, pc}

20005e68 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
20005e68:	b508      	push	{r3, lr}
    errno = EINVAL;
20005e6a:	f000 f815 	bl	20005e98 <__errno>
20005e6e:	2316      	movs	r3, #22
20005e70:	6003      	str	r3, [r0, #0]
    return -1;
}
20005e72:	f04f 30ff 	mov.w	r0, #4294967295
20005e76:	bd08      	pop	{r3, pc}

20005e78 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
20005e78:	b508      	push	{r3, lr}
    errno = EAGAIN;
20005e7a:	f000 f80d 	bl	20005e98 <__errno>
20005e7e:	230b      	movs	r3, #11
20005e80:	6003      	str	r3, [r0, #0]
    return -1;
}
20005e82:	f04f 30ff 	mov.w	r0, #4294967295
20005e86:	bd08      	pop	{r3, pc}

20005e88 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
20005e88:	b508      	push	{r3, lr}
    errno = ENOMEM;
20005e8a:	f000 f805 	bl	20005e98 <__errno>
20005e8e:	230c      	movs	r3, #12
20005e90:	6003      	str	r3, [r0, #0]
    return -1;
}
20005e92:	f04f 30ff 	mov.w	r0, #4294967295
20005e96:	bd08      	pop	{r3, pc}

20005e98 <__errno>:
20005e98:	f24c 13cc 	movw	r3, #49612	; 0xc1cc
20005e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ea0:	6818      	ldr	r0, [r3, #0]
20005ea2:	4770      	bx	lr

20005ea4 <__libc_init_array>:
20005ea4:	b570      	push	{r4, r5, r6, lr}
20005ea6:	f24c 1688 	movw	r6, #49544	; 0xc188
20005eaa:	f24c 1588 	movw	r5, #49544	; 0xc188
20005eae:	f2c2 0600 	movt	r6, #8192	; 0x2000
20005eb2:	f2c2 0500 	movt	r5, #8192	; 0x2000
20005eb6:	1b76      	subs	r6, r6, r5
20005eb8:	10b6      	asrs	r6, r6, #2
20005eba:	d006      	beq.n	20005eca <__libc_init_array+0x26>
20005ebc:	2400      	movs	r4, #0
20005ebe:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20005ec2:	3401      	adds	r4, #1
20005ec4:	4798      	blx	r3
20005ec6:	42a6      	cmp	r6, r4
20005ec8:	d8f9      	bhi.n	20005ebe <__libc_init_array+0x1a>
20005eca:	f24c 1588 	movw	r5, #49544	; 0xc188
20005ece:	f24c 168c 	movw	r6, #49548	; 0xc18c
20005ed2:	f2c2 0500 	movt	r5, #8192	; 0x2000
20005ed6:	f2c2 0600 	movt	r6, #8192	; 0x2000
20005eda:	1b76      	subs	r6, r6, r5
20005edc:	f006 f948 	bl	2000c170 <_init>
20005ee0:	10b6      	asrs	r6, r6, #2
20005ee2:	d006      	beq.n	20005ef2 <__libc_init_array+0x4e>
20005ee4:	2400      	movs	r4, #0
20005ee6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20005eea:	3401      	adds	r4, #1
20005eec:	4798      	blx	r3
20005eee:	42a6      	cmp	r6, r4
20005ef0:	d8f9      	bhi.n	20005ee6 <__libc_init_array+0x42>
20005ef2:	bd70      	pop	{r4, r5, r6, pc}

20005ef4 <memcpy>:
20005ef4:	2a03      	cmp	r2, #3
20005ef6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20005efa:	d80b      	bhi.n	20005f14 <memcpy+0x20>
20005efc:	b13a      	cbz	r2, 20005f0e <memcpy+0x1a>
20005efe:	2300      	movs	r3, #0
20005f00:	f811 c003 	ldrb.w	ip, [r1, r3]
20005f04:	f800 c003 	strb.w	ip, [r0, r3]
20005f08:	3301      	adds	r3, #1
20005f0a:	4293      	cmp	r3, r2
20005f0c:	d1f8      	bne.n	20005f00 <memcpy+0xc>
20005f0e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20005f12:	4770      	bx	lr
20005f14:	1882      	adds	r2, r0, r2
20005f16:	460c      	mov	r4, r1
20005f18:	4603      	mov	r3, r0
20005f1a:	e003      	b.n	20005f24 <memcpy+0x30>
20005f1c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20005f20:	f803 1c01 	strb.w	r1, [r3, #-1]
20005f24:	f003 0603 	and.w	r6, r3, #3
20005f28:	4619      	mov	r1, r3
20005f2a:	46a4      	mov	ip, r4
20005f2c:	3301      	adds	r3, #1
20005f2e:	3401      	adds	r4, #1
20005f30:	2e00      	cmp	r6, #0
20005f32:	d1f3      	bne.n	20005f1c <memcpy+0x28>
20005f34:	f01c 0403 	ands.w	r4, ip, #3
20005f38:	4663      	mov	r3, ip
20005f3a:	bf08      	it	eq
20005f3c:	ebc1 0c02 	rsbeq	ip, r1, r2
20005f40:	d068      	beq.n	20006014 <memcpy+0x120>
20005f42:	4265      	negs	r5, r4
20005f44:	f1c4 0a04 	rsb	sl, r4, #4
20005f48:	eb0c 0705 	add.w	r7, ip, r5
20005f4c:	4633      	mov	r3, r6
20005f4e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20005f52:	f85c 6005 	ldr.w	r6, [ip, r5]
20005f56:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20005f5a:	1a55      	subs	r5, r2, r1
20005f5c:	e008      	b.n	20005f70 <memcpy+0x7c>
20005f5e:	f857 4f04 	ldr.w	r4, [r7, #4]!
20005f62:	4626      	mov	r6, r4
20005f64:	fa04 f40a 	lsl.w	r4, r4, sl
20005f68:	ea49 0404 	orr.w	r4, r9, r4
20005f6c:	50cc      	str	r4, [r1, r3]
20005f6e:	3304      	adds	r3, #4
20005f70:	185c      	adds	r4, r3, r1
20005f72:	2d03      	cmp	r5, #3
20005f74:	fa26 f908 	lsr.w	r9, r6, r8
20005f78:	f1a5 0504 	sub.w	r5, r5, #4
20005f7c:	eb0c 0603 	add.w	r6, ip, r3
20005f80:	dced      	bgt.n	20005f5e <memcpy+0x6a>
20005f82:	2300      	movs	r3, #0
20005f84:	e002      	b.n	20005f8c <memcpy+0x98>
20005f86:	5cf1      	ldrb	r1, [r6, r3]
20005f88:	54e1      	strb	r1, [r4, r3]
20005f8a:	3301      	adds	r3, #1
20005f8c:	1919      	adds	r1, r3, r4
20005f8e:	4291      	cmp	r1, r2
20005f90:	d3f9      	bcc.n	20005f86 <memcpy+0x92>
20005f92:	e7bc      	b.n	20005f0e <memcpy+0x1a>
20005f94:	f853 4c40 	ldr.w	r4, [r3, #-64]
20005f98:	f841 4c40 	str.w	r4, [r1, #-64]
20005f9c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20005fa0:	f841 4c3c 	str.w	r4, [r1, #-60]
20005fa4:	f853 4c38 	ldr.w	r4, [r3, #-56]
20005fa8:	f841 4c38 	str.w	r4, [r1, #-56]
20005fac:	f853 4c34 	ldr.w	r4, [r3, #-52]
20005fb0:	f841 4c34 	str.w	r4, [r1, #-52]
20005fb4:	f853 4c30 	ldr.w	r4, [r3, #-48]
20005fb8:	f841 4c30 	str.w	r4, [r1, #-48]
20005fbc:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20005fc0:	f841 4c2c 	str.w	r4, [r1, #-44]
20005fc4:	f853 4c28 	ldr.w	r4, [r3, #-40]
20005fc8:	f841 4c28 	str.w	r4, [r1, #-40]
20005fcc:	f853 4c24 	ldr.w	r4, [r3, #-36]
20005fd0:	f841 4c24 	str.w	r4, [r1, #-36]
20005fd4:	f853 4c20 	ldr.w	r4, [r3, #-32]
20005fd8:	f841 4c20 	str.w	r4, [r1, #-32]
20005fdc:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20005fe0:	f841 4c1c 	str.w	r4, [r1, #-28]
20005fe4:	f853 4c18 	ldr.w	r4, [r3, #-24]
20005fe8:	f841 4c18 	str.w	r4, [r1, #-24]
20005fec:	f853 4c14 	ldr.w	r4, [r3, #-20]
20005ff0:	f841 4c14 	str.w	r4, [r1, #-20]
20005ff4:	f853 4c10 	ldr.w	r4, [r3, #-16]
20005ff8:	f841 4c10 	str.w	r4, [r1, #-16]
20005ffc:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20006000:	f841 4c0c 	str.w	r4, [r1, #-12]
20006004:	f853 4c08 	ldr.w	r4, [r3, #-8]
20006008:	f841 4c08 	str.w	r4, [r1, #-8]
2000600c:	f853 4c04 	ldr.w	r4, [r3, #-4]
20006010:	f841 4c04 	str.w	r4, [r1, #-4]
20006014:	461c      	mov	r4, r3
20006016:	460d      	mov	r5, r1
20006018:	3340      	adds	r3, #64	; 0x40
2000601a:	3140      	adds	r1, #64	; 0x40
2000601c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20006020:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20006024:	dcb6      	bgt.n	20005f94 <memcpy+0xa0>
20006026:	4621      	mov	r1, r4
20006028:	462b      	mov	r3, r5
2000602a:	1b54      	subs	r4, r2, r5
2000602c:	e00f      	b.n	2000604e <memcpy+0x15a>
2000602e:	f851 5c10 	ldr.w	r5, [r1, #-16]
20006032:	f843 5c10 	str.w	r5, [r3, #-16]
20006036:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000603a:	f843 5c0c 	str.w	r5, [r3, #-12]
2000603e:	f851 5c08 	ldr.w	r5, [r1, #-8]
20006042:	f843 5c08 	str.w	r5, [r3, #-8]
20006046:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000604a:	f843 5c04 	str.w	r5, [r3, #-4]
2000604e:	2c0f      	cmp	r4, #15
20006050:	460d      	mov	r5, r1
20006052:	469c      	mov	ip, r3
20006054:	f101 0110 	add.w	r1, r1, #16
20006058:	f103 0310 	add.w	r3, r3, #16
2000605c:	f1a4 0410 	sub.w	r4, r4, #16
20006060:	dce5      	bgt.n	2000602e <memcpy+0x13a>
20006062:	ebcc 0102 	rsb	r1, ip, r2
20006066:	2300      	movs	r3, #0
20006068:	e003      	b.n	20006072 <memcpy+0x17e>
2000606a:	58ec      	ldr	r4, [r5, r3]
2000606c:	f84c 4003 	str.w	r4, [ip, r3]
20006070:	3304      	adds	r3, #4
20006072:	195e      	adds	r6, r3, r5
20006074:	2903      	cmp	r1, #3
20006076:	eb03 040c 	add.w	r4, r3, ip
2000607a:	f1a1 0104 	sub.w	r1, r1, #4
2000607e:	dcf4      	bgt.n	2000606a <memcpy+0x176>
20006080:	e77f      	b.n	20005f82 <memcpy+0x8e>
20006082:	bf00      	nop

20006084 <snprintf>:
20006084:	b40c      	push	{r2, r3}
20006086:	f24c 13cc 	movw	r3, #49612	; 0xc1cc
2000608a:	b5f0      	push	{r4, r5, r6, r7, lr}
2000608c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006090:	1e0c      	subs	r4, r1, #0
20006092:	b09d      	sub	sp, #116	; 0x74
20006094:	4605      	mov	r5, r0
20006096:	681e      	ldr	r6, [r3, #0]
20006098:	db28      	blt.n	200060ec <snprintf+0x68>
2000609a:	af23      	add	r7, sp, #140	; 0x8c
2000609c:	9a22      	ldr	r2, [sp, #136]	; 0x88
2000609e:	463b      	mov	r3, r7
200060a0:	4630      	mov	r0, r6
200060a2:	a901      	add	r1, sp, #4
200060a4:	bf0c      	ite	eq
200060a6:	46a4      	moveq	ip, r4
200060a8:	f104 3cff 	addne.w	ip, r4, #4294967295
200060ac:	f44f 7e02 	mov.w	lr, #520	; 0x208
200060b0:	9505      	str	r5, [sp, #20]
200060b2:	f8ad e010 	strh.w	lr, [sp, #16]
200060b6:	f04f 3eff 	mov.w	lr, #4294967295
200060ba:	f8cd c018 	str.w	ip, [sp, #24]
200060be:	9501      	str	r5, [sp, #4]
200060c0:	f8ad e012 	strh.w	lr, [sp, #18]
200060c4:	f8cd c00c 	str.w	ip, [sp, #12]
200060c8:	971b      	str	r7, [sp, #108]	; 0x6c
200060ca:	f000 f8d7 	bl	2000627c <_svfprintf_r>
200060ce:	f1b0 3fff 	cmp.w	r0, #4294967295
200060d2:	db08      	blt.n	200060e6 <snprintf+0x62>
200060d4:	b114      	cbz	r4, 200060dc <snprintf+0x58>
200060d6:	9b01      	ldr	r3, [sp, #4]
200060d8:	2200      	movs	r2, #0
200060da:	701a      	strb	r2, [r3, #0]
200060dc:	b01d      	add	sp, #116	; 0x74
200060de:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
200060e2:	b002      	add	sp, #8
200060e4:	4770      	bx	lr
200060e6:	238b      	movs	r3, #139	; 0x8b
200060e8:	6033      	str	r3, [r6, #0]
200060ea:	e7f3      	b.n	200060d4 <snprintf+0x50>
200060ec:	238b      	movs	r3, #139	; 0x8b
200060ee:	f04f 30ff 	mov.w	r0, #4294967295
200060f2:	6033      	str	r3, [r6, #0]
200060f4:	e7f2      	b.n	200060dc <snprintf+0x58>
200060f6:	bf00      	nop

200060f8 <_snprintf_r>:
200060f8:	b408      	push	{r3}
200060fa:	b5f0      	push	{r4, r5, r6, r7, lr}
200060fc:	1e14      	subs	r4, r2, #0
200060fe:	b09c      	sub	sp, #112	; 0x70
20006100:	4606      	mov	r6, r0
20006102:	460d      	mov	r5, r1
20006104:	db27      	blt.n	20006156 <_snprintf_r+0x5e>
20006106:	af22      	add	r7, sp, #136	; 0x88
20006108:	9a21      	ldr	r2, [sp, #132]	; 0x84
2000610a:	463b      	mov	r3, r7
2000610c:	a901      	add	r1, sp, #4
2000610e:	bf0c      	ite	eq
20006110:	46a4      	moveq	ip, r4
20006112:	f104 3cff 	addne.w	ip, r4, #4294967295
20006116:	f44f 7e02 	mov.w	lr, #520	; 0x208
2000611a:	9505      	str	r5, [sp, #20]
2000611c:	f8ad e010 	strh.w	lr, [sp, #16]
20006120:	f04f 3eff 	mov.w	lr, #4294967295
20006124:	f8cd c018 	str.w	ip, [sp, #24]
20006128:	9501      	str	r5, [sp, #4]
2000612a:	f8ad e012 	strh.w	lr, [sp, #18]
2000612e:	f8cd c00c 	str.w	ip, [sp, #12]
20006132:	971b      	str	r7, [sp, #108]	; 0x6c
20006134:	f000 f8a2 	bl	2000627c <_svfprintf_r>
20006138:	f1b0 3fff 	cmp.w	r0, #4294967295
2000613c:	db08      	blt.n	20006150 <_snprintf_r+0x58>
2000613e:	b114      	cbz	r4, 20006146 <_snprintf_r+0x4e>
20006140:	9b01      	ldr	r3, [sp, #4]
20006142:	2200      	movs	r2, #0
20006144:	701a      	strb	r2, [r3, #0]
20006146:	b01c      	add	sp, #112	; 0x70
20006148:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
2000614c:	b001      	add	sp, #4
2000614e:	4770      	bx	lr
20006150:	238b      	movs	r3, #139	; 0x8b
20006152:	6033      	str	r3, [r6, #0]
20006154:	e7f3      	b.n	2000613e <_snprintf_r+0x46>
20006156:	238b      	movs	r3, #139	; 0x8b
20006158:	6003      	str	r3, [r0, #0]
2000615a:	f04f 30ff 	mov.w	r0, #4294967295
2000615e:	e7f2      	b.n	20006146 <_snprintf_r+0x4e>

20006160 <__sprint_r>:
20006160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006164:	b085      	sub	sp, #20
20006166:	4692      	mov	sl, r2
20006168:	460c      	mov	r4, r1
2000616a:	9003      	str	r0, [sp, #12]
2000616c:	6890      	ldr	r0, [r2, #8]
2000616e:	6817      	ldr	r7, [r2, #0]
20006170:	2800      	cmp	r0, #0
20006172:	f000 8081 	beq.w	20006278 <__sprint_r+0x118>
20006176:	f04f 0900 	mov.w	r9, #0
2000617a:	680b      	ldr	r3, [r1, #0]
2000617c:	464d      	mov	r5, r9
2000617e:	2d00      	cmp	r5, #0
20006180:	d054      	beq.n	2000622c <__sprint_r+0xcc>
20006182:	68a6      	ldr	r6, [r4, #8]
20006184:	42b5      	cmp	r5, r6
20006186:	46b0      	mov	r8, r6
20006188:	bf3e      	ittt	cc
2000618a:	4618      	movcc	r0, r3
2000618c:	462e      	movcc	r6, r5
2000618e:	46a8      	movcc	r8, r5
20006190:	d33c      	bcc.n	2000620c <__sprint_r+0xac>
20006192:	89a0      	ldrh	r0, [r4, #12]
20006194:	f410 6f90 	tst.w	r0, #1152	; 0x480
20006198:	bf08      	it	eq
2000619a:	4618      	moveq	r0, r3
2000619c:	d036      	beq.n	2000620c <__sprint_r+0xac>
2000619e:	6962      	ldr	r2, [r4, #20]
200061a0:	6921      	ldr	r1, [r4, #16]
200061a2:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
200061a6:	1a5b      	subs	r3, r3, r1
200061a8:	f103 0c01 	add.w	ip, r3, #1
200061ac:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
200061b0:	44ac      	add	ip, r5
200061b2:	ea4f 0b6b 	mov.w	fp, fp, asr #1
200061b6:	45e3      	cmp	fp, ip
200061b8:	465a      	mov	r2, fp
200061ba:	bf3c      	itt	cc
200061bc:	46e3      	movcc	fp, ip
200061be:	465a      	movcc	r2, fp
200061c0:	f410 6f80 	tst.w	r0, #1024	; 0x400
200061c4:	d037      	beq.n	20006236 <__sprint_r+0xd6>
200061c6:	4611      	mov	r1, r2
200061c8:	9803      	ldr	r0, [sp, #12]
200061ca:	9301      	str	r3, [sp, #4]
200061cc:	f002 fbf6 	bl	200089bc <_malloc_r>
200061d0:	9b01      	ldr	r3, [sp, #4]
200061d2:	2800      	cmp	r0, #0
200061d4:	d03b      	beq.n	2000624e <__sprint_r+0xee>
200061d6:	461a      	mov	r2, r3
200061d8:	6921      	ldr	r1, [r4, #16]
200061da:	9301      	str	r3, [sp, #4]
200061dc:	9002      	str	r0, [sp, #8]
200061de:	f7ff fe89 	bl	20005ef4 <memcpy>
200061e2:	89a2      	ldrh	r2, [r4, #12]
200061e4:	9b01      	ldr	r3, [sp, #4]
200061e6:	f8dd c008 	ldr.w	ip, [sp, #8]
200061ea:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200061ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200061f2:	81a2      	strh	r2, [r4, #12]
200061f4:	462e      	mov	r6, r5
200061f6:	46a8      	mov	r8, r5
200061f8:	ebc3 020b 	rsb	r2, r3, fp
200061fc:	eb0c 0003 	add.w	r0, ip, r3
20006200:	60a2      	str	r2, [r4, #8]
20006202:	f8c4 c010 	str.w	ip, [r4, #16]
20006206:	6020      	str	r0, [r4, #0]
20006208:	f8c4 b014 	str.w	fp, [r4, #20]
2000620c:	4642      	mov	r2, r8
2000620e:	4649      	mov	r1, r9
20006210:	f002 fee0 	bl	20008fd4 <memmove>
20006214:	68a2      	ldr	r2, [r4, #8]
20006216:	6823      	ldr	r3, [r4, #0]
20006218:	1b96      	subs	r6, r2, r6
2000621a:	60a6      	str	r6, [r4, #8]
2000621c:	f8da 2008 	ldr.w	r2, [sl, #8]
20006220:	4443      	add	r3, r8
20006222:	6023      	str	r3, [r4, #0]
20006224:	1b55      	subs	r5, r2, r5
20006226:	f8ca 5008 	str.w	r5, [sl, #8]
2000622a:	b1fd      	cbz	r5, 2000626c <__sprint_r+0x10c>
2000622c:	f8d7 9000 	ldr.w	r9, [r7]
20006230:	687d      	ldr	r5, [r7, #4]
20006232:	3708      	adds	r7, #8
20006234:	e7a3      	b.n	2000617e <__sprint_r+0x1e>
20006236:	9803      	ldr	r0, [sp, #12]
20006238:	9301      	str	r3, [sp, #4]
2000623a:	f003 fbd7 	bl	200099ec <_realloc_r>
2000623e:	9b01      	ldr	r3, [sp, #4]
20006240:	4684      	mov	ip, r0
20006242:	2800      	cmp	r0, #0
20006244:	d1d6      	bne.n	200061f4 <__sprint_r+0x94>
20006246:	9803      	ldr	r0, [sp, #12]
20006248:	6921      	ldr	r1, [r4, #16]
2000624a:	f002 fa8d 	bl	20008768 <_free_r>
2000624e:	9a03      	ldr	r2, [sp, #12]
20006250:	230c      	movs	r3, #12
20006252:	f04f 30ff 	mov.w	r0, #4294967295
20006256:	6013      	str	r3, [r2, #0]
20006258:	2300      	movs	r3, #0
2000625a:	89a2      	ldrh	r2, [r4, #12]
2000625c:	f8ca 3004 	str.w	r3, [sl, #4]
20006260:	f042 0240 	orr.w	r2, r2, #64	; 0x40
20006264:	f8ca 3008 	str.w	r3, [sl, #8]
20006268:	81a2      	strh	r2, [r4, #12]
2000626a:	e002      	b.n	20006272 <__sprint_r+0x112>
2000626c:	4628      	mov	r0, r5
2000626e:	f8ca 5004 	str.w	r5, [sl, #4]
20006272:	b005      	add	sp, #20
20006274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006278:	6050      	str	r0, [r2, #4]
2000627a:	e7fa      	b.n	20006272 <__sprint_r+0x112>

2000627c <_svfprintf_r>:
2000627c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006280:	b0c5      	sub	sp, #276	; 0x114
20006282:	460e      	mov	r6, r1
20006284:	469a      	mov	sl, r3
20006286:	4615      	mov	r5, r2
20006288:	9009      	str	r0, [sp, #36]	; 0x24
2000628a:	f002 fb53 	bl	20008934 <_localeconv_r>
2000628e:	89b3      	ldrh	r3, [r6, #12]
20006290:	f013 0f80 	tst.w	r3, #128	; 0x80
20006294:	6800      	ldr	r0, [r0, #0]
20006296:	901b      	str	r0, [sp, #108]	; 0x6c
20006298:	d003      	beq.n	200062a2 <_svfprintf_r+0x26>
2000629a:	6933      	ldr	r3, [r6, #16]
2000629c:	2b00      	cmp	r3, #0
2000629e:	f001 808c 	beq.w	200073ba <_svfprintf_r+0x113e>
200062a2:	f10d 0974 	add.w	r9, sp, #116	; 0x74
200062a6:	46b3      	mov	fp, r6
200062a8:	464c      	mov	r4, r9
200062aa:	2200      	movs	r2, #0
200062ac:	9210      	str	r2, [sp, #64]	; 0x40
200062ae:	2300      	movs	r3, #0
200062b0:	9218      	str	r2, [sp, #96]	; 0x60
200062b2:	9217      	str	r2, [sp, #92]	; 0x5c
200062b4:	921a      	str	r2, [sp, #104]	; 0x68
200062b6:	920d      	str	r2, [sp, #52]	; 0x34
200062b8:	aa2d      	add	r2, sp, #180	; 0xb4
200062ba:	9319      	str	r3, [sp, #100]	; 0x64
200062bc:	3228      	adds	r2, #40	; 0x28
200062be:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
200062c2:	9216      	str	r2, [sp, #88]	; 0x58
200062c4:	9307      	str	r3, [sp, #28]
200062c6:	2300      	movs	r3, #0
200062c8:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
200062cc:	9338      	str	r3, [sp, #224]	; 0xe0
200062ce:	9339      	str	r3, [sp, #228]	; 0xe4
200062d0:	782b      	ldrb	r3, [r5, #0]
200062d2:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
200062d6:	bf18      	it	ne
200062d8:	2201      	movne	r2, #1
200062da:	2b00      	cmp	r3, #0
200062dc:	bf0c      	ite	eq
200062de:	2200      	moveq	r2, #0
200062e0:	f002 0201 	andne.w	r2, r2, #1
200062e4:	b302      	cbz	r2, 20006328 <_svfprintf_r+0xac>
200062e6:	462e      	mov	r6, r5
200062e8:	f816 3f01 	ldrb.w	r3, [r6, #1]!
200062ec:	1e1a      	subs	r2, r3, #0
200062ee:	bf18      	it	ne
200062f0:	2201      	movne	r2, #1
200062f2:	2b25      	cmp	r3, #37	; 0x25
200062f4:	bf0c      	ite	eq
200062f6:	2200      	moveq	r2, #0
200062f8:	f002 0201 	andne.w	r2, r2, #1
200062fc:	2a00      	cmp	r2, #0
200062fe:	d1f3      	bne.n	200062e8 <_svfprintf_r+0x6c>
20006300:	1b77      	subs	r7, r6, r5
20006302:	bf08      	it	eq
20006304:	4635      	moveq	r5, r6
20006306:	d00f      	beq.n	20006328 <_svfprintf_r+0xac>
20006308:	6067      	str	r7, [r4, #4]
2000630a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000630c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000630e:	3301      	adds	r3, #1
20006310:	6025      	str	r5, [r4, #0]
20006312:	19d2      	adds	r2, r2, r7
20006314:	2b07      	cmp	r3, #7
20006316:	9239      	str	r2, [sp, #228]	; 0xe4
20006318:	9338      	str	r3, [sp, #224]	; 0xe0
2000631a:	dc79      	bgt.n	20006410 <_svfprintf_r+0x194>
2000631c:	3408      	adds	r4, #8
2000631e:	980d      	ldr	r0, [sp, #52]	; 0x34
20006320:	4635      	mov	r5, r6
20006322:	19c0      	adds	r0, r0, r7
20006324:	900d      	str	r0, [sp, #52]	; 0x34
20006326:	7833      	ldrb	r3, [r6, #0]
20006328:	2b00      	cmp	r3, #0
2000632a:	f000 8737 	beq.w	2000719c <_svfprintf_r+0xf20>
2000632e:	2100      	movs	r1, #0
20006330:	f04f 0200 	mov.w	r2, #0
20006334:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
20006338:	1c6b      	adds	r3, r5, #1
2000633a:	910c      	str	r1, [sp, #48]	; 0x30
2000633c:	f04f 38ff 	mov.w	r8, #4294967295
20006340:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
20006344:	468a      	mov	sl, r1
20006346:	786a      	ldrb	r2, [r5, #1]
20006348:	202b      	movs	r0, #43	; 0x2b
2000634a:	f04f 0c20 	mov.w	ip, #32
2000634e:	1c5d      	adds	r5, r3, #1
20006350:	f1a2 0320 	sub.w	r3, r2, #32
20006354:	2b58      	cmp	r3, #88	; 0x58
20006356:	f200 8219 	bhi.w	2000678c <_svfprintf_r+0x510>
2000635a:	e8df f013 	tbh	[pc, r3, lsl #1]
2000635e:	0229      	.short	0x0229
20006360:	02170217 	.word	0x02170217
20006364:	02170235 	.word	0x02170235
20006368:	02170217 	.word	0x02170217
2000636c:	02170217 	.word	0x02170217
20006370:	023c0217 	.word	0x023c0217
20006374:	02170248 	.word	0x02170248
20006378:	02cf02c8 	.word	0x02cf02c8
2000637c:	02ef0217 	.word	0x02ef0217
20006380:	02f602f6 	.word	0x02f602f6
20006384:	02f602f6 	.word	0x02f602f6
20006388:	02f602f6 	.word	0x02f602f6
2000638c:	02f602f6 	.word	0x02f602f6
20006390:	021702f6 	.word	0x021702f6
20006394:	02170217 	.word	0x02170217
20006398:	02170217 	.word	0x02170217
2000639c:	02170217 	.word	0x02170217
200063a0:	02170217 	.word	0x02170217
200063a4:	024f0217 	.word	0x024f0217
200063a8:	02170288 	.word	0x02170288
200063ac:	02170288 	.word	0x02170288
200063b0:	02170217 	.word	0x02170217
200063b4:	02c10217 	.word	0x02c10217
200063b8:	02170217 	.word	0x02170217
200063bc:	021703ee 	.word	0x021703ee
200063c0:	02170217 	.word	0x02170217
200063c4:	02170217 	.word	0x02170217
200063c8:	02170393 	.word	0x02170393
200063cc:	03ad0217 	.word	0x03ad0217
200063d0:	02170217 	.word	0x02170217
200063d4:	02170217 	.word	0x02170217
200063d8:	02170217 	.word	0x02170217
200063dc:	02170217 	.word	0x02170217
200063e0:	02170217 	.word	0x02170217
200063e4:	03d803c7 	.word	0x03d803c7
200063e8:	02880288 	.word	0x02880288
200063ec:	030b0288 	.word	0x030b0288
200063f0:	021703d8 	.word	0x021703d8
200063f4:	030f0217 	.word	0x030f0217
200063f8:	03190217 	.word	0x03190217
200063fc:	033e0329 	.word	0x033e0329
20006400:	0217038c 	.word	0x0217038c
20006404:	02170359 	.word	0x02170359
20006408:	02170384 	.word	0x02170384
2000640c:	00ea0217 	.word	0x00ea0217
20006410:	9809      	ldr	r0, [sp, #36]	; 0x24
20006412:	4659      	mov	r1, fp
20006414:	aa37      	add	r2, sp, #220	; 0xdc
20006416:	f7ff fea3 	bl	20006160 <__sprint_r>
2000641a:	2800      	cmp	r0, #0
2000641c:	d17c      	bne.n	20006518 <_svfprintf_r+0x29c>
2000641e:	464c      	mov	r4, r9
20006420:	e77d      	b.n	2000631e <_svfprintf_r+0xa2>
20006422:	9918      	ldr	r1, [sp, #96]	; 0x60
20006424:	2901      	cmp	r1, #1
20006426:	f340 8452 	ble.w	20006cce <_svfprintf_r+0xa52>
2000642a:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000642c:	2301      	movs	r3, #1
2000642e:	6063      	str	r3, [r4, #4]
20006430:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006432:	6022      	str	r2, [r4, #0]
20006434:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006436:	3301      	adds	r3, #1
20006438:	9338      	str	r3, [sp, #224]	; 0xe0
2000643a:	3201      	adds	r2, #1
2000643c:	2b07      	cmp	r3, #7
2000643e:	9239      	str	r2, [sp, #228]	; 0xe4
20006440:	f300 8596 	bgt.w	20006f70 <_svfprintf_r+0xcf4>
20006444:	3408      	adds	r4, #8
20006446:	2301      	movs	r3, #1
20006448:	6063      	str	r3, [r4, #4]
2000644a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000644c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000644e:	3301      	adds	r3, #1
20006450:	981b      	ldr	r0, [sp, #108]	; 0x6c
20006452:	3201      	adds	r2, #1
20006454:	2b07      	cmp	r3, #7
20006456:	9239      	str	r2, [sp, #228]	; 0xe4
20006458:	6020      	str	r0, [r4, #0]
2000645a:	9338      	str	r3, [sp, #224]	; 0xe0
2000645c:	f300 857d 	bgt.w	20006f5a <_svfprintf_r+0xcde>
20006460:	3408      	adds	r4, #8
20006462:	9810      	ldr	r0, [sp, #64]	; 0x40
20006464:	2200      	movs	r2, #0
20006466:	2300      	movs	r3, #0
20006468:	9919      	ldr	r1, [sp, #100]	; 0x64
2000646a:	f004 fbe3 	bl	2000ac34 <__aeabi_dcmpeq>
2000646e:	2800      	cmp	r0, #0
20006470:	f040 8503 	bne.w	20006e7a <_svfprintf_r+0xbfe>
20006474:	9918      	ldr	r1, [sp, #96]	; 0x60
20006476:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006478:	1e4a      	subs	r2, r1, #1
2000647a:	6062      	str	r2, [r4, #4]
2000647c:	1c59      	adds	r1, r3, #1
2000647e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006480:	6021      	str	r1, [r4, #0]
20006482:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006484:	3301      	adds	r3, #1
20006486:	9338      	str	r3, [sp, #224]	; 0xe0
20006488:	188a      	adds	r2, r1, r2
2000648a:	2b07      	cmp	r3, #7
2000648c:	9239      	str	r2, [sp, #228]	; 0xe4
2000648e:	f300 842f 	bgt.w	20006cf0 <_svfprintf_r+0xa74>
20006492:	3408      	adds	r4, #8
20006494:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20006496:	981a      	ldr	r0, [sp, #104]	; 0x68
20006498:	6062      	str	r2, [r4, #4]
2000649a:	aa3e      	add	r2, sp, #248	; 0xf8
2000649c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000649e:	6022      	str	r2, [r4, #0]
200064a0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200064a2:	3301      	adds	r3, #1
200064a4:	9338      	str	r3, [sp, #224]	; 0xe0
200064a6:	1812      	adds	r2, r2, r0
200064a8:	2b07      	cmp	r3, #7
200064aa:	9239      	str	r2, [sp, #228]	; 0xe4
200064ac:	f300 814f 	bgt.w	2000674e <_svfprintf_r+0x4d2>
200064b0:	f104 0308 	add.w	r3, r4, #8
200064b4:	f01a 0f04 	tst.w	sl, #4
200064b8:	f000 8156 	beq.w	20006768 <_svfprintf_r+0x4ec>
200064bc:	990c      	ldr	r1, [sp, #48]	; 0x30
200064be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200064c0:	1a8e      	subs	r6, r1, r2
200064c2:	2e00      	cmp	r6, #0
200064c4:	f340 8150 	ble.w	20006768 <_svfprintf_r+0x4ec>
200064c8:	2e10      	cmp	r6, #16
200064ca:	f64b 7794 	movw	r7, #49044	; 0xbf94
200064ce:	bfd8      	it	le
200064d0:	f2c2 0700 	movtle	r7, #8192	; 0x2000
200064d4:	f340 83de 	ble.w	20006c94 <_svfprintf_r+0xa18>
200064d8:	2410      	movs	r4, #16
200064da:	f2c2 0700 	movt	r7, #8192	; 0x2000
200064de:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
200064e2:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
200064e6:	e003      	b.n	200064f0 <_svfprintf_r+0x274>
200064e8:	3e10      	subs	r6, #16
200064ea:	2e10      	cmp	r6, #16
200064ec:	f340 83d2 	ble.w	20006c94 <_svfprintf_r+0xa18>
200064f0:	605c      	str	r4, [r3, #4]
200064f2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200064f4:	9939      	ldr	r1, [sp, #228]	; 0xe4
200064f6:	3201      	adds	r2, #1
200064f8:	601f      	str	r7, [r3, #0]
200064fa:	3110      	adds	r1, #16
200064fc:	2a07      	cmp	r2, #7
200064fe:	9139      	str	r1, [sp, #228]	; 0xe4
20006500:	f103 0308 	add.w	r3, r3, #8
20006504:	9238      	str	r2, [sp, #224]	; 0xe0
20006506:	ddef      	ble.n	200064e8 <_svfprintf_r+0x26c>
20006508:	4650      	mov	r0, sl
2000650a:	4659      	mov	r1, fp
2000650c:	4642      	mov	r2, r8
2000650e:	f7ff fe27 	bl	20006160 <__sprint_r>
20006512:	464b      	mov	r3, r9
20006514:	2800      	cmp	r0, #0
20006516:	d0e7      	beq.n	200064e8 <_svfprintf_r+0x26c>
20006518:	465e      	mov	r6, fp
2000651a:	89b3      	ldrh	r3, [r6, #12]
2000651c:	980d      	ldr	r0, [sp, #52]	; 0x34
2000651e:	f013 0f40 	tst.w	r3, #64	; 0x40
20006522:	bf18      	it	ne
20006524:	f04f 30ff 	movne.w	r0, #4294967295
20006528:	900d      	str	r0, [sp, #52]	; 0x34
2000652a:	980d      	ldr	r0, [sp, #52]	; 0x34
2000652c:	b045      	add	sp, #276	; 0x114
2000652e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006532:	f01a 0f20 	tst.w	sl, #32
20006536:	f64b 70d8 	movw	r0, #49112	; 0xbfd8
2000653a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000653e:	9214      	str	r2, [sp, #80]	; 0x50
20006540:	9017      	str	r0, [sp, #92]	; 0x5c
20006542:	f000 82c3 	beq.w	20006acc <_svfprintf_r+0x850>
20006546:	990a      	ldr	r1, [sp, #40]	; 0x28
20006548:	1dcb      	adds	r3, r1, #7
2000654a:	f023 0307 	bic.w	r3, r3, #7
2000654e:	f103 0208 	add.w	r2, r3, #8
20006552:	920a      	str	r2, [sp, #40]	; 0x28
20006554:	e9d3 6700 	ldrd	r6, r7, [r3]
20006558:	ea56 0107 	orrs.w	r1, r6, r7
2000655c:	bf0c      	ite	eq
2000655e:	2200      	moveq	r2, #0
20006560:	2201      	movne	r2, #1
20006562:	ea1a 0f02 	tst.w	sl, r2
20006566:	f040 84bc 	bne.w	20006ee2 <_svfprintf_r+0xc66>
2000656a:	2302      	movs	r3, #2
2000656c:	f04f 0100 	mov.w	r1, #0
20006570:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20006574:	f1b8 0f00 	cmp.w	r8, #0
20006578:	bfa8      	it	ge
2000657a:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
2000657e:	f1b8 0f00 	cmp.w	r8, #0
20006582:	bf18      	it	ne
20006584:	f042 0201 	orrne.w	r2, r2, #1
20006588:	2a00      	cmp	r2, #0
2000658a:	f000 8160 	beq.w	2000684e <_svfprintf_r+0x5d2>
2000658e:	2b01      	cmp	r3, #1
20006590:	f000 8434 	beq.w	20006dfc <_svfprintf_r+0xb80>
20006594:	2b02      	cmp	r3, #2
20006596:	f000 8417 	beq.w	20006dc8 <_svfprintf_r+0xb4c>
2000659a:	9916      	ldr	r1, [sp, #88]	; 0x58
2000659c:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200065a0:	9111      	str	r1, [sp, #68]	; 0x44
200065a2:	ea4f 08d6 	mov.w	r8, r6, lsr #3
200065a6:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
200065aa:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
200065ae:	f006 0007 	and.w	r0, r6, #7
200065b2:	4667      	mov	r7, ip
200065b4:	4646      	mov	r6, r8
200065b6:	3030      	adds	r0, #48	; 0x30
200065b8:	ea56 0207 	orrs.w	r2, r6, r7
200065bc:	f801 0d01 	strb.w	r0, [r1, #-1]!
200065c0:	d1ef      	bne.n	200065a2 <_svfprintf_r+0x326>
200065c2:	f01a 0f01 	tst.w	sl, #1
200065c6:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
200065ca:	9111      	str	r1, [sp, #68]	; 0x44
200065cc:	f040 84db 	bne.w	20006f86 <_svfprintf_r+0xd0a>
200065d0:	9b16      	ldr	r3, [sp, #88]	; 0x58
200065d2:	1a5b      	subs	r3, r3, r1
200065d4:	930e      	str	r3, [sp, #56]	; 0x38
200065d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200065d8:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
200065dc:	4543      	cmp	r3, r8
200065de:	bfb8      	it	lt
200065e0:	4643      	movlt	r3, r8
200065e2:	930b      	str	r3, [sp, #44]	; 0x2c
200065e4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200065e8:	b113      	cbz	r3, 200065f0 <_svfprintf_r+0x374>
200065ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
200065ec:	3101      	adds	r1, #1
200065ee:	910b      	str	r1, [sp, #44]	; 0x2c
200065f0:	f01a 0202 	ands.w	r2, sl, #2
200065f4:	9213      	str	r2, [sp, #76]	; 0x4c
200065f6:	d002      	beq.n	200065fe <_svfprintf_r+0x382>
200065f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200065fa:	3302      	adds	r3, #2
200065fc:	930b      	str	r3, [sp, #44]	; 0x2c
200065fe:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
20006602:	9012      	str	r0, [sp, #72]	; 0x48
20006604:	d138      	bne.n	20006678 <_svfprintf_r+0x3fc>
20006606:	990c      	ldr	r1, [sp, #48]	; 0x30
20006608:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000660a:	1a8e      	subs	r6, r1, r2
2000660c:	2e00      	cmp	r6, #0
2000660e:	dd33      	ble.n	20006678 <_svfprintf_r+0x3fc>
20006610:	2e10      	cmp	r6, #16
20006612:	f64b 7794 	movw	r7, #49044	; 0xbf94
20006616:	bfd8      	it	le
20006618:	f2c2 0700 	movtle	r7, #8192	; 0x2000
2000661c:	dd20      	ble.n	20006660 <_svfprintf_r+0x3e4>
2000661e:	f04f 0810 	mov.w	r8, #16
20006622:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006626:	e002      	b.n	2000662e <_svfprintf_r+0x3b2>
20006628:	3e10      	subs	r6, #16
2000662a:	2e10      	cmp	r6, #16
2000662c:	dd18      	ble.n	20006660 <_svfprintf_r+0x3e4>
2000662e:	f8c4 8004 	str.w	r8, [r4, #4]
20006632:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006634:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006636:	3301      	adds	r3, #1
20006638:	6027      	str	r7, [r4, #0]
2000663a:	3210      	adds	r2, #16
2000663c:	2b07      	cmp	r3, #7
2000663e:	9239      	str	r2, [sp, #228]	; 0xe4
20006640:	f104 0408 	add.w	r4, r4, #8
20006644:	9338      	str	r3, [sp, #224]	; 0xe0
20006646:	ddef      	ble.n	20006628 <_svfprintf_r+0x3ac>
20006648:	9809      	ldr	r0, [sp, #36]	; 0x24
2000664a:	4659      	mov	r1, fp
2000664c:	aa37      	add	r2, sp, #220	; 0xdc
2000664e:	464c      	mov	r4, r9
20006650:	f7ff fd86 	bl	20006160 <__sprint_r>
20006654:	2800      	cmp	r0, #0
20006656:	f47f af5f 	bne.w	20006518 <_svfprintf_r+0x29c>
2000665a:	3e10      	subs	r6, #16
2000665c:	2e10      	cmp	r6, #16
2000665e:	dce6      	bgt.n	2000662e <_svfprintf_r+0x3b2>
20006660:	6066      	str	r6, [r4, #4]
20006662:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006664:	6027      	str	r7, [r4, #0]
20006666:	1c5a      	adds	r2, r3, #1
20006668:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000666a:	9238      	str	r2, [sp, #224]	; 0xe0
2000666c:	199b      	adds	r3, r3, r6
2000666e:	2a07      	cmp	r2, #7
20006670:	9339      	str	r3, [sp, #228]	; 0xe4
20006672:	f300 83f7 	bgt.w	20006e64 <_svfprintf_r+0xbe8>
20006676:	3408      	adds	r4, #8
20006678:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000667c:	b173      	cbz	r3, 2000669c <_svfprintf_r+0x420>
2000667e:	2301      	movs	r3, #1
20006680:	6063      	str	r3, [r4, #4]
20006682:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006684:	aa43      	add	r2, sp, #268	; 0x10c
20006686:	3203      	adds	r2, #3
20006688:	6022      	str	r2, [r4, #0]
2000668a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000668c:	3301      	adds	r3, #1
2000668e:	9338      	str	r3, [sp, #224]	; 0xe0
20006690:	3201      	adds	r2, #1
20006692:	2b07      	cmp	r3, #7
20006694:	9239      	str	r2, [sp, #228]	; 0xe4
20006696:	f300 8340 	bgt.w	20006d1a <_svfprintf_r+0xa9e>
2000669a:	3408      	adds	r4, #8
2000669c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
2000669e:	b16b      	cbz	r3, 200066bc <_svfprintf_r+0x440>
200066a0:	2302      	movs	r3, #2
200066a2:	6063      	str	r3, [r4, #4]
200066a4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200066a6:	aa43      	add	r2, sp, #268	; 0x10c
200066a8:	6022      	str	r2, [r4, #0]
200066aa:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200066ac:	3301      	adds	r3, #1
200066ae:	9338      	str	r3, [sp, #224]	; 0xe0
200066b0:	3202      	adds	r2, #2
200066b2:	2b07      	cmp	r3, #7
200066b4:	9239      	str	r2, [sp, #228]	; 0xe4
200066b6:	f300 833a 	bgt.w	20006d2e <_svfprintf_r+0xab2>
200066ba:	3408      	adds	r4, #8
200066bc:	9812      	ldr	r0, [sp, #72]	; 0x48
200066be:	2880      	cmp	r0, #128	; 0x80
200066c0:	f000 82b2 	beq.w	20006c28 <_svfprintf_r+0x9ac>
200066c4:	9815      	ldr	r0, [sp, #84]	; 0x54
200066c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200066c8:	1ac6      	subs	r6, r0, r3
200066ca:	2e00      	cmp	r6, #0
200066cc:	dd2e      	ble.n	2000672c <_svfprintf_r+0x4b0>
200066ce:	2e10      	cmp	r6, #16
200066d0:	4fa7      	ldr	r7, [pc, #668]	; (20006970 <_svfprintf_r+0x6f4>)
200066d2:	bfc8      	it	gt
200066d4:	f04f 0810 	movgt.w	r8, #16
200066d8:	dc03      	bgt.n	200066e2 <_svfprintf_r+0x466>
200066da:	e01b      	b.n	20006714 <_svfprintf_r+0x498>
200066dc:	3e10      	subs	r6, #16
200066de:	2e10      	cmp	r6, #16
200066e0:	dd18      	ble.n	20006714 <_svfprintf_r+0x498>
200066e2:	f8c4 8004 	str.w	r8, [r4, #4]
200066e6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200066e8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200066ea:	3301      	adds	r3, #1
200066ec:	6027      	str	r7, [r4, #0]
200066ee:	3210      	adds	r2, #16
200066f0:	2b07      	cmp	r3, #7
200066f2:	9239      	str	r2, [sp, #228]	; 0xe4
200066f4:	f104 0408 	add.w	r4, r4, #8
200066f8:	9338      	str	r3, [sp, #224]	; 0xe0
200066fa:	ddef      	ble.n	200066dc <_svfprintf_r+0x460>
200066fc:	9809      	ldr	r0, [sp, #36]	; 0x24
200066fe:	4659      	mov	r1, fp
20006700:	aa37      	add	r2, sp, #220	; 0xdc
20006702:	464c      	mov	r4, r9
20006704:	f7ff fd2c 	bl	20006160 <__sprint_r>
20006708:	2800      	cmp	r0, #0
2000670a:	f47f af05 	bne.w	20006518 <_svfprintf_r+0x29c>
2000670e:	3e10      	subs	r6, #16
20006710:	2e10      	cmp	r6, #16
20006712:	dce6      	bgt.n	200066e2 <_svfprintf_r+0x466>
20006714:	6066      	str	r6, [r4, #4]
20006716:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006718:	6027      	str	r7, [r4, #0]
2000671a:	1c5a      	adds	r2, r3, #1
2000671c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000671e:	9238      	str	r2, [sp, #224]	; 0xe0
20006720:	199b      	adds	r3, r3, r6
20006722:	2a07      	cmp	r2, #7
20006724:	9339      	str	r3, [sp, #228]	; 0xe4
20006726:	f300 82ee 	bgt.w	20006d06 <_svfprintf_r+0xa8a>
2000672a:	3408      	adds	r4, #8
2000672c:	f41a 7f80 	tst.w	sl, #256	; 0x100
20006730:	f040 8219 	bne.w	20006b66 <_svfprintf_r+0x8ea>
20006734:	990e      	ldr	r1, [sp, #56]	; 0x38
20006736:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006738:	6061      	str	r1, [r4, #4]
2000673a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000673c:	6022      	str	r2, [r4, #0]
2000673e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006740:	3301      	adds	r3, #1
20006742:	9338      	str	r3, [sp, #224]	; 0xe0
20006744:	1852      	adds	r2, r2, r1
20006746:	2b07      	cmp	r3, #7
20006748:	9239      	str	r2, [sp, #228]	; 0xe4
2000674a:	f77f aeb1 	ble.w	200064b0 <_svfprintf_r+0x234>
2000674e:	9809      	ldr	r0, [sp, #36]	; 0x24
20006750:	4659      	mov	r1, fp
20006752:	aa37      	add	r2, sp, #220	; 0xdc
20006754:	f7ff fd04 	bl	20006160 <__sprint_r>
20006758:	2800      	cmp	r0, #0
2000675a:	f47f aedd 	bne.w	20006518 <_svfprintf_r+0x29c>
2000675e:	f01a 0f04 	tst.w	sl, #4
20006762:	464b      	mov	r3, r9
20006764:	f47f aeaa 	bne.w	200064bc <_svfprintf_r+0x240>
20006768:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000676a:	980d      	ldr	r0, [sp, #52]	; 0x34
2000676c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000676e:	990c      	ldr	r1, [sp, #48]	; 0x30
20006770:	428a      	cmp	r2, r1
20006772:	bfac      	ite	ge
20006774:	1880      	addge	r0, r0, r2
20006776:	1840      	addlt	r0, r0, r1
20006778:	900d      	str	r0, [sp, #52]	; 0x34
2000677a:	2b00      	cmp	r3, #0
2000677c:	f040 829e 	bne.w	20006cbc <_svfprintf_r+0xa40>
20006780:	2300      	movs	r3, #0
20006782:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
20006786:	9338      	str	r3, [sp, #224]	; 0xe0
20006788:	464c      	mov	r4, r9
2000678a:	e5a1      	b.n	200062d0 <_svfprintf_r+0x54>
2000678c:	9214      	str	r2, [sp, #80]	; 0x50
2000678e:	2a00      	cmp	r2, #0
20006790:	f000 8504 	beq.w	2000719c <_svfprintf_r+0xf20>
20006794:	2001      	movs	r0, #1
20006796:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
2000679a:	f04f 0100 	mov.w	r1, #0
2000679e:	aa2d      	add	r2, sp, #180	; 0xb4
200067a0:	900b      	str	r0, [sp, #44]	; 0x2c
200067a2:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
200067a6:	9211      	str	r2, [sp, #68]	; 0x44
200067a8:	900e      	str	r0, [sp, #56]	; 0x38
200067aa:	2100      	movs	r1, #0
200067ac:	9115      	str	r1, [sp, #84]	; 0x54
200067ae:	e71f      	b.n	200065f0 <_svfprintf_r+0x374>
200067b0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200067b4:	2b00      	cmp	r3, #0
200067b6:	f040 840c 	bne.w	20006fd2 <_svfprintf_r+0xd56>
200067ba:	990a      	ldr	r1, [sp, #40]	; 0x28
200067bc:	462b      	mov	r3, r5
200067be:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
200067c2:	782a      	ldrb	r2, [r5, #0]
200067c4:	910a      	str	r1, [sp, #40]	; 0x28
200067c6:	e5c2      	b.n	2000634e <_svfprintf_r+0xd2>
200067c8:	990a      	ldr	r1, [sp, #40]	; 0x28
200067ca:	f04a 0a01 	orr.w	sl, sl, #1
200067ce:	782a      	ldrb	r2, [r5, #0]
200067d0:	462b      	mov	r3, r5
200067d2:	910a      	str	r1, [sp, #40]	; 0x28
200067d4:	e5bb      	b.n	2000634e <_svfprintf_r+0xd2>
200067d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200067d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200067da:	681b      	ldr	r3, [r3, #0]
200067dc:	1d11      	adds	r1, r2, #4
200067de:	2b00      	cmp	r3, #0
200067e0:	930c      	str	r3, [sp, #48]	; 0x30
200067e2:	f2c0 85b2 	blt.w	2000734a <_svfprintf_r+0x10ce>
200067e6:	782a      	ldrb	r2, [r5, #0]
200067e8:	462b      	mov	r3, r5
200067ea:	910a      	str	r1, [sp, #40]	; 0x28
200067ec:	e5af      	b.n	2000634e <_svfprintf_r+0xd2>
200067ee:	990a      	ldr	r1, [sp, #40]	; 0x28
200067f0:	462b      	mov	r3, r5
200067f2:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
200067f6:	782a      	ldrb	r2, [r5, #0]
200067f8:	910a      	str	r1, [sp, #40]	; 0x28
200067fa:	e5a8      	b.n	2000634e <_svfprintf_r+0xd2>
200067fc:	f04a 0a10 	orr.w	sl, sl, #16
20006800:	9214      	str	r2, [sp, #80]	; 0x50
20006802:	f01a 0f20 	tst.w	sl, #32
20006806:	f000 8187 	beq.w	20006b18 <_svfprintf_r+0x89c>
2000680a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000680c:	1dc3      	adds	r3, r0, #7
2000680e:	f023 0307 	bic.w	r3, r3, #7
20006812:	f103 0108 	add.w	r1, r3, #8
20006816:	910a      	str	r1, [sp, #40]	; 0x28
20006818:	e9d3 6700 	ldrd	r6, r7, [r3]
2000681c:	2e00      	cmp	r6, #0
2000681e:	f177 0000 	sbcs.w	r0, r7, #0
20006822:	f2c0 8376 	blt.w	20006f12 <_svfprintf_r+0xc96>
20006826:	ea56 0107 	orrs.w	r1, r6, r7
2000682a:	f04f 0301 	mov.w	r3, #1
2000682e:	bf0c      	ite	eq
20006830:	2200      	moveq	r2, #0
20006832:	2201      	movne	r2, #1
20006834:	f1b8 0f00 	cmp.w	r8, #0
20006838:	bfa8      	it	ge
2000683a:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
2000683e:	f1b8 0f00 	cmp.w	r8, #0
20006842:	bf18      	it	ne
20006844:	f042 0201 	orrne.w	r2, r2, #1
20006848:	2a00      	cmp	r2, #0
2000684a:	f47f aea0 	bne.w	2000658e <_svfprintf_r+0x312>
2000684e:	2b00      	cmp	r3, #0
20006850:	f040 81e5 	bne.w	20006c1e <_svfprintf_r+0x9a2>
20006854:	f01a 0f01 	tst.w	sl, #1
20006858:	f000 81e1 	beq.w	20006c1e <_svfprintf_r+0x9a2>
2000685c:	2330      	movs	r3, #48	; 0x30
2000685e:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
20006862:	ab2d      	add	r3, sp, #180	; 0xb4
20006864:	2001      	movs	r0, #1
20006866:	3327      	adds	r3, #39	; 0x27
20006868:	900e      	str	r0, [sp, #56]	; 0x38
2000686a:	9311      	str	r3, [sp, #68]	; 0x44
2000686c:	e6b3      	b.n	200065d6 <_svfprintf_r+0x35a>
2000686e:	f01a 0f08 	tst.w	sl, #8
20006872:	9214      	str	r2, [sp, #80]	; 0x50
20006874:	f000 83bf 	beq.w	20006ff6 <_svfprintf_r+0xd7a>
20006878:	980a      	ldr	r0, [sp, #40]	; 0x28
2000687a:	1dc3      	adds	r3, r0, #7
2000687c:	f023 0307 	bic.w	r3, r3, #7
20006880:	f103 0108 	add.w	r1, r3, #8
20006884:	910a      	str	r1, [sp, #40]	; 0x28
20006886:	685e      	ldr	r6, [r3, #4]
20006888:	681f      	ldr	r7, [r3, #0]
2000688a:	9619      	str	r6, [sp, #100]	; 0x64
2000688c:	9710      	str	r7, [sp, #64]	; 0x40
2000688e:	4638      	mov	r0, r7
20006890:	4631      	mov	r1, r6
20006892:	f003 fa85 	bl	20009da0 <__isinfd>
20006896:	4603      	mov	r3, r0
20006898:	2800      	cmp	r0, #0
2000689a:	f000 8493 	beq.w	200071c4 <_svfprintf_r+0xf48>
2000689e:	4638      	mov	r0, r7
200068a0:	2200      	movs	r2, #0
200068a2:	2300      	movs	r3, #0
200068a4:	4631      	mov	r1, r6
200068a6:	f004 f9cf 	bl	2000ac48 <__aeabi_dcmplt>
200068aa:	2800      	cmp	r0, #0
200068ac:	f040 8415 	bne.w	200070da <_svfprintf_r+0xe5e>
200068b0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200068b4:	2003      	movs	r0, #3
200068b6:	f64b 72cc 	movw	r2, #49100	; 0xbfcc
200068ba:	f64b 71c8 	movw	r1, #49096	; 0xbfc8
200068be:	900b      	str	r0, [sp, #44]	; 0x2c
200068c0:	9814      	ldr	r0, [sp, #80]	; 0x50
200068c2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200068c6:	f2c2 0200 	movt	r2, #8192	; 0x2000
200068ca:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
200068ce:	2847      	cmp	r0, #71	; 0x47
200068d0:	bfd8      	it	le
200068d2:	460a      	movle	r2, r1
200068d4:	2103      	movs	r1, #3
200068d6:	9211      	str	r2, [sp, #68]	; 0x44
200068d8:	2200      	movs	r2, #0
200068da:	910e      	str	r1, [sp, #56]	; 0x38
200068dc:	9215      	str	r2, [sp, #84]	; 0x54
200068de:	e683      	b.n	200065e8 <_svfprintf_r+0x36c>
200068e0:	990a      	ldr	r1, [sp, #40]	; 0x28
200068e2:	f04a 0a08 	orr.w	sl, sl, #8
200068e6:	782a      	ldrb	r2, [r5, #0]
200068e8:	462b      	mov	r3, r5
200068ea:	910a      	str	r1, [sp, #40]	; 0x28
200068ec:	e52f      	b.n	2000634e <_svfprintf_r+0xd2>
200068ee:	990a      	ldr	r1, [sp, #40]	; 0x28
200068f0:	782a      	ldrb	r2, [r5, #0]
200068f2:	f04a 0a04 	orr.w	sl, sl, #4
200068f6:	462b      	mov	r3, r5
200068f8:	910a      	str	r1, [sp, #40]	; 0x28
200068fa:	e528      	b.n	2000634e <_svfprintf_r+0xd2>
200068fc:	462b      	mov	r3, r5
200068fe:	f813 2b01 	ldrb.w	r2, [r3], #1
20006902:	2a2a      	cmp	r2, #42	; 0x2a
20006904:	f000 86cf 	beq.w	200076a6 <_svfprintf_r+0x142a>
20006908:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000690c:	2909      	cmp	r1, #9
2000690e:	bf88      	it	hi
20006910:	f04f 0800 	movhi.w	r8, #0
20006914:	d810      	bhi.n	20006938 <_svfprintf_r+0x6bc>
20006916:	3502      	adds	r5, #2
20006918:	f04f 0800 	mov.w	r8, #0
2000691c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006920:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20006924:	462b      	mov	r3, r5
20006926:	3501      	adds	r5, #1
20006928:	eb01 0848 	add.w	r8, r1, r8, lsl #1
2000692c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006930:	2909      	cmp	r1, #9
20006932:	d9f3      	bls.n	2000691c <_svfprintf_r+0x6a0>
20006934:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
20006938:	461d      	mov	r5, r3
2000693a:	e509      	b.n	20006350 <_svfprintf_r+0xd4>
2000693c:	990a      	ldr	r1, [sp, #40]	; 0x28
2000693e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
20006942:	782a      	ldrb	r2, [r5, #0]
20006944:	462b      	mov	r3, r5
20006946:	910a      	str	r1, [sp, #40]	; 0x28
20006948:	e501      	b.n	2000634e <_svfprintf_r+0xd2>
2000694a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000694e:	2600      	movs	r6, #0
20006950:	462b      	mov	r3, r5
20006952:	eb06 0686 	add.w	r6, r6, r6, lsl #2
20006956:	f813 2b01 	ldrb.w	r2, [r3], #1
2000695a:	eb01 0646 	add.w	r6, r1, r6, lsl #1
2000695e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20006962:	461d      	mov	r5, r3
20006964:	2909      	cmp	r1, #9
20006966:	d9f3      	bls.n	20006950 <_svfprintf_r+0x6d4>
20006968:	960c      	str	r6, [sp, #48]	; 0x30
2000696a:	461d      	mov	r5, r3
2000696c:	e4f0      	b.n	20006350 <_svfprintf_r+0xd4>
2000696e:	bf00      	nop
20006970:	2000bfa4 	.word	0x2000bfa4
20006974:	f04a 0a40 	orrge.w	sl, sl, #64	; 0x40
20006978:	990a      	ldr	r1, [sp, #40]	; 0x28
2000697a:	e734      	b.n	200067e6 <_svfprintf_r+0x56a>
2000697c:	782a      	ldrb	r2, [r5, #0]
2000697e:	2a6c      	cmp	r2, #108	; 0x6c
20006980:	f000 8418 	beq.w	200071b4 <_svfprintf_r+0xf38>
20006984:	990a      	ldr	r1, [sp, #40]	; 0x28
20006986:	f04a 0a10 	orr.w	sl, sl, #16
2000698a:	462b      	mov	r3, r5
2000698c:	910a      	str	r1, [sp, #40]	; 0x28
2000698e:	e4de      	b.n	2000634e <_svfprintf_r+0xd2>
20006990:	f01a 0f20 	tst.w	sl, #32
20006994:	f000 8323 	beq.w	20006fde <_svfprintf_r+0xd62>
20006998:	990a      	ldr	r1, [sp, #40]	; 0x28
2000699a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
2000699c:	680b      	ldr	r3, [r1, #0]
2000699e:	4610      	mov	r0, r2
200069a0:	ea4f 71e0 	mov.w	r1, r0, asr #31
200069a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200069a6:	e9c3 0100 	strd	r0, r1, [r3]
200069aa:	f102 0a04 	add.w	sl, r2, #4
200069ae:	e48f      	b.n	200062d0 <_svfprintf_r+0x54>
200069b0:	f01a 0320 	ands.w	r3, sl, #32
200069b4:	9214      	str	r2, [sp, #80]	; 0x50
200069b6:	f000 80c7 	beq.w	20006b48 <_svfprintf_r+0x8cc>
200069ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200069bc:	1dda      	adds	r2, r3, #7
200069be:	2300      	movs	r3, #0
200069c0:	f022 0207 	bic.w	r2, r2, #7
200069c4:	f102 0008 	add.w	r0, r2, #8
200069c8:	900a      	str	r0, [sp, #40]	; 0x28
200069ca:	e9d2 6700 	ldrd	r6, r7, [r2]
200069ce:	ea56 0107 	orrs.w	r1, r6, r7
200069d2:	bf0c      	ite	eq
200069d4:	2200      	moveq	r2, #0
200069d6:	2201      	movne	r2, #1
200069d8:	e5c8      	b.n	2000656c <_svfprintf_r+0x2f0>
200069da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200069dc:	f64b 70d8 	movw	r0, #49112	; 0xbfd8
200069e0:	990a      	ldr	r1, [sp, #40]	; 0x28
200069e2:	2378      	movs	r3, #120	; 0x78
200069e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200069e8:	9314      	str	r3, [sp, #80]	; 0x50
200069ea:	6816      	ldr	r6, [r2, #0]
200069ec:	3104      	adds	r1, #4
200069ee:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
200069f2:	f04a 0a02 	orr.w	sl, sl, #2
200069f6:	2330      	movs	r3, #48	; 0x30
200069f8:	1e32      	subs	r2, r6, #0
200069fa:	bf18      	it	ne
200069fc:	2201      	movne	r2, #1
200069fe:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
20006a02:	4636      	mov	r6, r6
20006a04:	f04f 0700 	mov.w	r7, #0
20006a08:	9017      	str	r0, [sp, #92]	; 0x5c
20006a0a:	2302      	movs	r3, #2
20006a0c:	910a      	str	r1, [sp, #40]	; 0x28
20006a0e:	e5ad      	b.n	2000656c <_svfprintf_r+0x2f0>
20006a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006a12:	9214      	str	r2, [sp, #80]	; 0x50
20006a14:	f04f 0200 	mov.w	r2, #0
20006a18:	1d18      	adds	r0, r3, #4
20006a1a:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
20006a1e:	681b      	ldr	r3, [r3, #0]
20006a20:	900a      	str	r0, [sp, #40]	; 0x28
20006a22:	9311      	str	r3, [sp, #68]	; 0x44
20006a24:	2b00      	cmp	r3, #0
20006a26:	f000 854d 	beq.w	200074c4 <_svfprintf_r+0x1248>
20006a2a:	f1b8 0f00 	cmp.w	r8, #0
20006a2e:	9811      	ldr	r0, [sp, #68]	; 0x44
20006a30:	f2c0 852a 	blt.w	20007488 <_svfprintf_r+0x120c>
20006a34:	2100      	movs	r1, #0
20006a36:	4642      	mov	r2, r8
20006a38:	f002 fa92 	bl	20008f60 <memchr>
20006a3c:	4603      	mov	r3, r0
20006a3e:	2800      	cmp	r0, #0
20006a40:	f000 856e 	beq.w	20007520 <_svfprintf_r+0x12a4>
20006a44:	9811      	ldr	r0, [sp, #68]	; 0x44
20006a46:	1a1b      	subs	r3, r3, r0
20006a48:	930e      	str	r3, [sp, #56]	; 0x38
20006a4a:	4543      	cmp	r3, r8
20006a4c:	f340 8482 	ble.w	20007354 <_svfprintf_r+0x10d8>
20006a50:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
20006a54:	2100      	movs	r1, #0
20006a56:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20006a5a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006a5e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20006a62:	9115      	str	r1, [sp, #84]	; 0x54
20006a64:	e5c0      	b.n	200065e8 <_svfprintf_r+0x36c>
20006a66:	f01a 0f20 	tst.w	sl, #32
20006a6a:	9214      	str	r2, [sp, #80]	; 0x50
20006a6c:	d010      	beq.n	20006a90 <_svfprintf_r+0x814>
20006a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006a70:	1dda      	adds	r2, r3, #7
20006a72:	2301      	movs	r3, #1
20006a74:	e7a4      	b.n	200069c0 <_svfprintf_r+0x744>
20006a76:	990a      	ldr	r1, [sp, #40]	; 0x28
20006a78:	f04a 0a20 	orr.w	sl, sl, #32
20006a7c:	782a      	ldrb	r2, [r5, #0]
20006a7e:	462b      	mov	r3, r5
20006a80:	910a      	str	r1, [sp, #40]	; 0x28
20006a82:	e464      	b.n	2000634e <_svfprintf_r+0xd2>
20006a84:	f04a 0a10 	orr.w	sl, sl, #16
20006a88:	9214      	str	r2, [sp, #80]	; 0x50
20006a8a:	f01a 0f20 	tst.w	sl, #32
20006a8e:	d1ee      	bne.n	20006a6e <_svfprintf_r+0x7f2>
20006a90:	f01a 0f10 	tst.w	sl, #16
20006a94:	f040 8254 	bne.w	20006f40 <_svfprintf_r+0xcc4>
20006a98:	f01a 0f40 	tst.w	sl, #64	; 0x40
20006a9c:	f000 8250 	beq.w	20006f40 <_svfprintf_r+0xcc4>
20006aa0:	980a      	ldr	r0, [sp, #40]	; 0x28
20006aa2:	2301      	movs	r3, #1
20006aa4:	1d01      	adds	r1, r0, #4
20006aa6:	910a      	str	r1, [sp, #40]	; 0x28
20006aa8:	8806      	ldrh	r6, [r0, #0]
20006aaa:	1e32      	subs	r2, r6, #0
20006aac:	bf18      	it	ne
20006aae:	2201      	movne	r2, #1
20006ab0:	4636      	mov	r6, r6
20006ab2:	f04f 0700 	mov.w	r7, #0
20006ab6:	e559      	b.n	2000656c <_svfprintf_r+0x2f0>
20006ab8:	f01a 0f20 	tst.w	sl, #32
20006abc:	9214      	str	r2, [sp, #80]	; 0x50
20006abe:	f64b 72b4 	movw	r2, #49076	; 0xbfb4
20006ac2:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006ac6:	9217      	str	r2, [sp, #92]	; 0x5c
20006ac8:	f47f ad3d 	bne.w	20006546 <_svfprintf_r+0x2ca>
20006acc:	f01a 0f10 	tst.w	sl, #16
20006ad0:	f040 822d 	bne.w	20006f2e <_svfprintf_r+0xcb2>
20006ad4:	f01a 0f40 	tst.w	sl, #64	; 0x40
20006ad8:	f000 8229 	beq.w	20006f2e <_svfprintf_r+0xcb2>
20006adc:	990a      	ldr	r1, [sp, #40]	; 0x28
20006ade:	1d0a      	adds	r2, r1, #4
20006ae0:	920a      	str	r2, [sp, #40]	; 0x28
20006ae2:	880e      	ldrh	r6, [r1, #0]
20006ae4:	4636      	mov	r6, r6
20006ae6:	f04f 0700 	mov.w	r7, #0
20006aea:	e535      	b.n	20006558 <_svfprintf_r+0x2dc>
20006aec:	9214      	str	r2, [sp, #80]	; 0x50
20006aee:	2001      	movs	r0, #1
20006af0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006af2:	f04f 0100 	mov.w	r1, #0
20006af6:	900b      	str	r0, [sp, #44]	; 0x2c
20006af8:	900e      	str	r0, [sp, #56]	; 0x38
20006afa:	6813      	ldr	r3, [r2, #0]
20006afc:	3204      	adds	r2, #4
20006afe:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20006b02:	920a      	str	r2, [sp, #40]	; 0x28
20006b04:	aa2d      	add	r2, sp, #180	; 0xb4
20006b06:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
20006b0a:	9211      	str	r2, [sp, #68]	; 0x44
20006b0c:	e64d      	b.n	200067aa <_svfprintf_r+0x52e>
20006b0e:	f01a 0f20 	tst.w	sl, #32
20006b12:	9214      	str	r2, [sp, #80]	; 0x50
20006b14:	f47f ae79 	bne.w	2000680a <_svfprintf_r+0x58e>
20006b18:	f01a 0f10 	tst.w	sl, #16
20006b1c:	f040 81ed 	bne.w	20006efa <_svfprintf_r+0xc7e>
20006b20:	f01a 0f40 	tst.w	sl, #64	; 0x40
20006b24:	f000 81e9 	beq.w	20006efa <_svfprintf_r+0xc7e>
20006b28:	980a      	ldr	r0, [sp, #40]	; 0x28
20006b2a:	1d01      	adds	r1, r0, #4
20006b2c:	910a      	str	r1, [sp, #40]	; 0x28
20006b2e:	f9b0 6000 	ldrsh.w	r6, [r0]
20006b32:	4636      	mov	r6, r6
20006b34:	ea4f 77e6 	mov.w	r7, r6, asr #31
20006b38:	e670      	b.n	2000681c <_svfprintf_r+0x5a0>
20006b3a:	f04a 0a10 	orr.w	sl, sl, #16
20006b3e:	9214      	str	r2, [sp, #80]	; 0x50
20006b40:	f01a 0320 	ands.w	r3, sl, #32
20006b44:	f47f af39 	bne.w	200069ba <_svfprintf_r+0x73e>
20006b48:	f01a 0210 	ands.w	r2, sl, #16
20006b4c:	f000 825f 	beq.w	2000700e <_svfprintf_r+0xd92>
20006b50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006b52:	1d10      	adds	r0, r2, #4
20006b54:	900a      	str	r0, [sp, #40]	; 0x28
20006b56:	6816      	ldr	r6, [r2, #0]
20006b58:	1e32      	subs	r2, r6, #0
20006b5a:	bf18      	it	ne
20006b5c:	2201      	movne	r2, #1
20006b5e:	4636      	mov	r6, r6
20006b60:	f04f 0700 	mov.w	r7, #0
20006b64:	e502      	b.n	2000656c <_svfprintf_r+0x2f0>
20006b66:	9b14      	ldr	r3, [sp, #80]	; 0x50
20006b68:	2b65      	cmp	r3, #101	; 0x65
20006b6a:	f77f ac5a 	ble.w	20006422 <_svfprintf_r+0x1a6>
20006b6e:	9810      	ldr	r0, [sp, #64]	; 0x40
20006b70:	2200      	movs	r2, #0
20006b72:	2300      	movs	r3, #0
20006b74:	9919      	ldr	r1, [sp, #100]	; 0x64
20006b76:	f004 f85d 	bl	2000ac34 <__aeabi_dcmpeq>
20006b7a:	2800      	cmp	r0, #0
20006b7c:	f000 80e1 	beq.w	20006d42 <_svfprintf_r+0xac6>
20006b80:	2301      	movs	r3, #1
20006b82:	6063      	str	r3, [r4, #4]
20006b84:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006b86:	f64b 73f4 	movw	r3, #49140	; 0xbff4
20006b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b8e:	6023      	str	r3, [r4, #0]
20006b90:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20006b92:	3201      	adds	r2, #1
20006b94:	9238      	str	r2, [sp, #224]	; 0xe0
20006b96:	3301      	adds	r3, #1
20006b98:	2a07      	cmp	r2, #7
20006b9a:	9339      	str	r3, [sp, #228]	; 0xe4
20006b9c:	bfd8      	it	le
20006b9e:	f104 0308 	addle.w	r3, r4, #8
20006ba2:	f300 829f 	bgt.w	200070e4 <_svfprintf_r+0xe68>
20006ba6:	9a42      	ldr	r2, [sp, #264]	; 0x108
20006ba8:	9818      	ldr	r0, [sp, #96]	; 0x60
20006baa:	4282      	cmp	r2, r0
20006bac:	db03      	blt.n	20006bb6 <_svfprintf_r+0x93a>
20006bae:	f01a 0f01 	tst.w	sl, #1
20006bb2:	f43f ac7f 	beq.w	200064b4 <_svfprintf_r+0x238>
20006bb6:	991b      	ldr	r1, [sp, #108]	; 0x6c
20006bb8:	2201      	movs	r2, #1
20006bba:	605a      	str	r2, [r3, #4]
20006bbc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006bbe:	6019      	str	r1, [r3, #0]
20006bc0:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006bc2:	3201      	adds	r2, #1
20006bc4:	9238      	str	r2, [sp, #224]	; 0xe0
20006bc6:	3101      	adds	r1, #1
20006bc8:	2a07      	cmp	r2, #7
20006bca:	9139      	str	r1, [sp, #228]	; 0xe4
20006bcc:	f300 83eb 	bgt.w	200073a6 <_svfprintf_r+0x112a>
20006bd0:	3308      	adds	r3, #8
20006bd2:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006bd4:	1e56      	subs	r6, r2, #1
20006bd6:	2e00      	cmp	r6, #0
20006bd8:	f77f ac6c 	ble.w	200064b4 <_svfprintf_r+0x238>
20006bdc:	2e10      	cmp	r6, #16
20006bde:	4fa0      	ldr	r7, [pc, #640]	; (20006e60 <_svfprintf_r+0xbe4>)
20006be0:	f340 81e9 	ble.w	20006fb6 <_svfprintf_r+0xd3a>
20006be4:	2410      	movs	r4, #16
20006be6:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20006bea:	e003      	b.n	20006bf4 <_svfprintf_r+0x978>
20006bec:	3e10      	subs	r6, #16
20006bee:	2e10      	cmp	r6, #16
20006bf0:	f340 81e1 	ble.w	20006fb6 <_svfprintf_r+0xd3a>
20006bf4:	605c      	str	r4, [r3, #4]
20006bf6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006bf8:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006bfa:	3201      	adds	r2, #1
20006bfc:	601f      	str	r7, [r3, #0]
20006bfe:	3110      	adds	r1, #16
20006c00:	2a07      	cmp	r2, #7
20006c02:	9139      	str	r1, [sp, #228]	; 0xe4
20006c04:	f103 0308 	add.w	r3, r3, #8
20006c08:	9238      	str	r2, [sp, #224]	; 0xe0
20006c0a:	ddef      	ble.n	20006bec <_svfprintf_r+0x970>
20006c0c:	9809      	ldr	r0, [sp, #36]	; 0x24
20006c0e:	4659      	mov	r1, fp
20006c10:	4642      	mov	r2, r8
20006c12:	f7ff faa5 	bl	20006160 <__sprint_r>
20006c16:	464b      	mov	r3, r9
20006c18:	2800      	cmp	r0, #0
20006c1a:	d0e7      	beq.n	20006bec <_svfprintf_r+0x970>
20006c1c:	e47c      	b.n	20006518 <_svfprintf_r+0x29c>
20006c1e:	9916      	ldr	r1, [sp, #88]	; 0x58
20006c20:	2200      	movs	r2, #0
20006c22:	920e      	str	r2, [sp, #56]	; 0x38
20006c24:	9111      	str	r1, [sp, #68]	; 0x44
20006c26:	e4d6      	b.n	200065d6 <_svfprintf_r+0x35a>
20006c28:	990c      	ldr	r1, [sp, #48]	; 0x30
20006c2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006c2c:	1a8e      	subs	r6, r1, r2
20006c2e:	2e00      	cmp	r6, #0
20006c30:	f77f ad48 	ble.w	200066c4 <_svfprintf_r+0x448>
20006c34:	2e10      	cmp	r6, #16
20006c36:	4f8a      	ldr	r7, [pc, #552]	; (20006e60 <_svfprintf_r+0xbe4>)
20006c38:	bfc8      	it	gt
20006c3a:	f04f 0810 	movgt.w	r8, #16
20006c3e:	dc03      	bgt.n	20006c48 <_svfprintf_r+0x9cc>
20006c40:	e01b      	b.n	20006c7a <_svfprintf_r+0x9fe>
20006c42:	3e10      	subs	r6, #16
20006c44:	2e10      	cmp	r6, #16
20006c46:	dd18      	ble.n	20006c7a <_svfprintf_r+0x9fe>
20006c48:	f8c4 8004 	str.w	r8, [r4, #4]
20006c4c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006c4e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006c50:	3301      	adds	r3, #1
20006c52:	6027      	str	r7, [r4, #0]
20006c54:	3210      	adds	r2, #16
20006c56:	2b07      	cmp	r3, #7
20006c58:	9239      	str	r2, [sp, #228]	; 0xe4
20006c5a:	f104 0408 	add.w	r4, r4, #8
20006c5e:	9338      	str	r3, [sp, #224]	; 0xe0
20006c60:	ddef      	ble.n	20006c42 <_svfprintf_r+0x9c6>
20006c62:	9809      	ldr	r0, [sp, #36]	; 0x24
20006c64:	4659      	mov	r1, fp
20006c66:	aa37      	add	r2, sp, #220	; 0xdc
20006c68:	464c      	mov	r4, r9
20006c6a:	f7ff fa79 	bl	20006160 <__sprint_r>
20006c6e:	2800      	cmp	r0, #0
20006c70:	f47f ac52 	bne.w	20006518 <_svfprintf_r+0x29c>
20006c74:	3e10      	subs	r6, #16
20006c76:	2e10      	cmp	r6, #16
20006c78:	dce6      	bgt.n	20006c48 <_svfprintf_r+0x9cc>
20006c7a:	6066      	str	r6, [r4, #4]
20006c7c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006c7e:	6027      	str	r7, [r4, #0]
20006c80:	1c5a      	adds	r2, r3, #1
20006c82:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20006c84:	9238      	str	r2, [sp, #224]	; 0xe0
20006c86:	199b      	adds	r3, r3, r6
20006c88:	2a07      	cmp	r2, #7
20006c8a:	9339      	str	r3, [sp, #228]	; 0xe4
20006c8c:	f300 8188 	bgt.w	20006fa0 <_svfprintf_r+0xd24>
20006c90:	3408      	adds	r4, #8
20006c92:	e517      	b.n	200066c4 <_svfprintf_r+0x448>
20006c94:	605e      	str	r6, [r3, #4]
20006c96:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006c98:	601f      	str	r7, [r3, #0]
20006c9a:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20006c9c:	3201      	adds	r2, #1
20006c9e:	9238      	str	r2, [sp, #224]	; 0xe0
20006ca0:	18f3      	adds	r3, r6, r3
20006ca2:	2a07      	cmp	r2, #7
20006ca4:	9339      	str	r3, [sp, #228]	; 0xe4
20006ca6:	f77f ad60 	ble.w	2000676a <_svfprintf_r+0x4ee>
20006caa:	9809      	ldr	r0, [sp, #36]	; 0x24
20006cac:	4659      	mov	r1, fp
20006cae:	aa37      	add	r2, sp, #220	; 0xdc
20006cb0:	f7ff fa56 	bl	20006160 <__sprint_r>
20006cb4:	2800      	cmp	r0, #0
20006cb6:	f43f ad57 	beq.w	20006768 <_svfprintf_r+0x4ec>
20006cba:	e42d      	b.n	20006518 <_svfprintf_r+0x29c>
20006cbc:	9809      	ldr	r0, [sp, #36]	; 0x24
20006cbe:	4659      	mov	r1, fp
20006cc0:	aa37      	add	r2, sp, #220	; 0xdc
20006cc2:	f7ff fa4d 	bl	20006160 <__sprint_r>
20006cc6:	2800      	cmp	r0, #0
20006cc8:	f43f ad5a 	beq.w	20006780 <_svfprintf_r+0x504>
20006ccc:	e424      	b.n	20006518 <_svfprintf_r+0x29c>
20006cce:	f01a 0f01 	tst.w	sl, #1
20006cd2:	f47f abaa 	bne.w	2000642a <_svfprintf_r+0x1ae>
20006cd6:	2301      	movs	r3, #1
20006cd8:	6063      	str	r3, [r4, #4]
20006cda:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006cdc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006cde:	3301      	adds	r3, #1
20006ce0:	9911      	ldr	r1, [sp, #68]	; 0x44
20006ce2:	3201      	adds	r2, #1
20006ce4:	2b07      	cmp	r3, #7
20006ce6:	9239      	str	r2, [sp, #228]	; 0xe4
20006ce8:	6021      	str	r1, [r4, #0]
20006cea:	9338      	str	r3, [sp, #224]	; 0xe0
20006cec:	f77f abd1 	ble.w	20006492 <_svfprintf_r+0x216>
20006cf0:	9809      	ldr	r0, [sp, #36]	; 0x24
20006cf2:	4659      	mov	r1, fp
20006cf4:	aa37      	add	r2, sp, #220	; 0xdc
20006cf6:	f7ff fa33 	bl	20006160 <__sprint_r>
20006cfa:	2800      	cmp	r0, #0
20006cfc:	f47f ac0c 	bne.w	20006518 <_svfprintf_r+0x29c>
20006d00:	464c      	mov	r4, r9
20006d02:	f7ff bbc7 	b.w	20006494 <_svfprintf_r+0x218>
20006d06:	9809      	ldr	r0, [sp, #36]	; 0x24
20006d08:	4659      	mov	r1, fp
20006d0a:	aa37      	add	r2, sp, #220	; 0xdc
20006d0c:	f7ff fa28 	bl	20006160 <__sprint_r>
20006d10:	2800      	cmp	r0, #0
20006d12:	f47f ac01 	bne.w	20006518 <_svfprintf_r+0x29c>
20006d16:	464c      	mov	r4, r9
20006d18:	e508      	b.n	2000672c <_svfprintf_r+0x4b0>
20006d1a:	9809      	ldr	r0, [sp, #36]	; 0x24
20006d1c:	4659      	mov	r1, fp
20006d1e:	aa37      	add	r2, sp, #220	; 0xdc
20006d20:	f7ff fa1e 	bl	20006160 <__sprint_r>
20006d24:	2800      	cmp	r0, #0
20006d26:	f47f abf7 	bne.w	20006518 <_svfprintf_r+0x29c>
20006d2a:	464c      	mov	r4, r9
20006d2c:	e4b6      	b.n	2000669c <_svfprintf_r+0x420>
20006d2e:	9809      	ldr	r0, [sp, #36]	; 0x24
20006d30:	4659      	mov	r1, fp
20006d32:	aa37      	add	r2, sp, #220	; 0xdc
20006d34:	f7ff fa14 	bl	20006160 <__sprint_r>
20006d38:	2800      	cmp	r0, #0
20006d3a:	f47f abed 	bne.w	20006518 <_svfprintf_r+0x29c>
20006d3e:	464c      	mov	r4, r9
20006d40:	e4bc      	b.n	200066bc <_svfprintf_r+0x440>
20006d42:	9b42      	ldr	r3, [sp, #264]	; 0x108
20006d44:	2b00      	cmp	r3, #0
20006d46:	f340 81d9 	ble.w	200070fc <_svfprintf_r+0xe80>
20006d4a:	9918      	ldr	r1, [sp, #96]	; 0x60
20006d4c:	428b      	cmp	r3, r1
20006d4e:	f2c0 816f 	blt.w	20007030 <_svfprintf_r+0xdb4>
20006d52:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006d54:	6061      	str	r1, [r4, #4]
20006d56:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006d58:	6022      	str	r2, [r4, #0]
20006d5a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006d5c:	3301      	adds	r3, #1
20006d5e:	9338      	str	r3, [sp, #224]	; 0xe0
20006d60:	1852      	adds	r2, r2, r1
20006d62:	2b07      	cmp	r3, #7
20006d64:	9239      	str	r2, [sp, #228]	; 0xe4
20006d66:	bfd8      	it	le
20006d68:	f104 0308 	addle.w	r3, r4, #8
20006d6c:	f300 83ba 	bgt.w	200074e4 <_svfprintf_r+0x1268>
20006d70:	9c42      	ldr	r4, [sp, #264]	; 0x108
20006d72:	9818      	ldr	r0, [sp, #96]	; 0x60
20006d74:	1a24      	subs	r4, r4, r0
20006d76:	2c00      	cmp	r4, #0
20006d78:	f340 819b 	ble.w	200070b2 <_svfprintf_r+0xe36>
20006d7c:	2c10      	cmp	r4, #16
20006d7e:	4f38      	ldr	r7, [pc, #224]	; (20006e60 <_svfprintf_r+0xbe4>)
20006d80:	f340 818b 	ble.w	2000709a <_svfprintf_r+0xe1e>
20006d84:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
20006d88:	2610      	movs	r6, #16
20006d8a:	46aa      	mov	sl, r5
20006d8c:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20006d90:	9d09      	ldr	r5, [sp, #36]	; 0x24
20006d92:	e003      	b.n	20006d9c <_svfprintf_r+0xb20>
20006d94:	3c10      	subs	r4, #16
20006d96:	2c10      	cmp	r4, #16
20006d98:	f340 817c 	ble.w	20007094 <_svfprintf_r+0xe18>
20006d9c:	605e      	str	r6, [r3, #4]
20006d9e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006da0:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006da2:	3201      	adds	r2, #1
20006da4:	601f      	str	r7, [r3, #0]
20006da6:	3110      	adds	r1, #16
20006da8:	2a07      	cmp	r2, #7
20006daa:	9139      	str	r1, [sp, #228]	; 0xe4
20006dac:	f103 0308 	add.w	r3, r3, #8
20006db0:	9238      	str	r2, [sp, #224]	; 0xe0
20006db2:	ddef      	ble.n	20006d94 <_svfprintf_r+0xb18>
20006db4:	4628      	mov	r0, r5
20006db6:	4659      	mov	r1, fp
20006db8:	4642      	mov	r2, r8
20006dba:	f7ff f9d1 	bl	20006160 <__sprint_r>
20006dbe:	464b      	mov	r3, r9
20006dc0:	2800      	cmp	r0, #0
20006dc2:	d0e7      	beq.n	20006d94 <_svfprintf_r+0xb18>
20006dc4:	f7ff bba8 	b.w	20006518 <_svfprintf_r+0x29c>
20006dc8:	9816      	ldr	r0, [sp, #88]	; 0x58
20006dca:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
20006dce:	4603      	mov	r3, r0
20006dd0:	9011      	str	r0, [sp, #68]	; 0x44
20006dd2:	0931      	lsrs	r1, r6, #4
20006dd4:	f006 020f 	and.w	r2, r6, #15
20006dd8:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
20006ddc:	0938      	lsrs	r0, r7, #4
20006dde:	f81c 2002 	ldrb.w	r2, [ip, r2]
20006de2:	460e      	mov	r6, r1
20006de4:	4607      	mov	r7, r0
20006de6:	ea56 0107 	orrs.w	r1, r6, r7
20006dea:	f803 2d01 	strb.w	r2, [r3, #-1]!
20006dee:	d1f0      	bne.n	20006dd2 <_svfprintf_r+0xb56>
20006df0:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006df2:	9311      	str	r3, [sp, #68]	; 0x44
20006df4:	1ad2      	subs	r2, r2, r3
20006df6:	920e      	str	r2, [sp, #56]	; 0x38
20006df8:	f7ff bbed 	b.w	200065d6 <_svfprintf_r+0x35a>
20006dfc:	2300      	movs	r3, #0
20006dfe:	2209      	movs	r2, #9
20006e00:	42b2      	cmp	r2, r6
20006e02:	eb73 0007 	sbcs.w	r0, r3, r7
20006e06:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006e08:	bf3e      	ittt	cc
20006e0a:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
20006e0e:	46a0      	movcc	r8, r4
20006e10:	461c      	movcc	r4, r3
20006e12:	d21a      	bcs.n	20006e4a <_svfprintf_r+0xbce>
20006e14:	4630      	mov	r0, r6
20006e16:	4639      	mov	r1, r7
20006e18:	220a      	movs	r2, #10
20006e1a:	2300      	movs	r3, #0
20006e1c:	f003 ff64 	bl	2000ace8 <__aeabi_uldivmod>
20006e20:	4630      	mov	r0, r6
20006e22:	4639      	mov	r1, r7
20006e24:	2300      	movs	r3, #0
20006e26:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20006e2a:	220a      	movs	r2, #10
20006e2c:	f804 cd01 	strb.w	ip, [r4, #-1]!
20006e30:	f003 ff5a 	bl	2000ace8 <__aeabi_uldivmod>
20006e34:	4606      	mov	r6, r0
20006e36:	460f      	mov	r7, r1
20006e38:	2009      	movs	r0, #9
20006e3a:	2100      	movs	r1, #0
20006e3c:	42b0      	cmp	r0, r6
20006e3e:	41b9      	sbcs	r1, r7
20006e40:	d3e8      	bcc.n	20006e14 <_svfprintf_r+0xb98>
20006e42:	4623      	mov	r3, r4
20006e44:	4644      	mov	r4, r8
20006e46:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
20006e4a:	1e5a      	subs	r2, r3, #1
20006e4c:	3630      	adds	r6, #48	; 0x30
20006e4e:	9211      	str	r2, [sp, #68]	; 0x44
20006e50:	f803 6c01 	strb.w	r6, [r3, #-1]
20006e54:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006e56:	1a9b      	subs	r3, r3, r2
20006e58:	930e      	str	r3, [sp, #56]	; 0x38
20006e5a:	f7ff bbbc 	b.w	200065d6 <_svfprintf_r+0x35a>
20006e5e:	bf00      	nop
20006e60:	2000bfa4 	.word	0x2000bfa4
20006e64:	9809      	ldrge	r0, [sp, #36]	; 0x24
20006e66:	4659      	mov	r1, fp
20006e68:	aa37      	add	r2, sp, #220	; 0xdc
20006e6a:	f7ff f979 	bl	20006160 <__sprint_r>
20006e6e:	2800      	cmp	r0, #0
20006e70:	f47f ab52 	bne.w	20006518 <_svfprintf_r+0x29c>
20006e74:	464c      	mov	r4, r9
20006e76:	f7ff bbff 	b.w	20006678 <_svfprintf_r+0x3fc>
20006e7a:	9818      	ldr	r0, [sp, #96]	; 0x60
20006e7c:	1e46      	subs	r6, r0, #1
20006e7e:	2e00      	cmp	r6, #0
20006e80:	f77f ab08 	ble.w	20006494 <_svfprintf_r+0x218>
20006e84:	2e10      	cmp	r6, #16
20006e86:	4f9c      	ldr	r7, [pc, #624]	; (200070f8 <_svfprintf_r+0xe7c>)
20006e88:	bfc8      	it	gt
20006e8a:	f04f 0810 	movgt.w	r8, #16
20006e8e:	dc03      	bgt.n	20006e98 <_svfprintf_r+0xc1c>
20006e90:	e01b      	b.n	20006eca <_svfprintf_r+0xc4e>
20006e92:	3e10      	subs	r6, #16
20006e94:	2e10      	cmp	r6, #16
20006e96:	dd18      	ble.n	20006eca <_svfprintf_r+0xc4e>
20006e98:	f8c4 8004 	str.w	r8, [r4, #4]
20006e9c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006e9e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006ea0:	3301      	adds	r3, #1
20006ea2:	6027      	str	r7, [r4, #0]
20006ea4:	3210      	adds	r2, #16
20006ea6:	2b07      	cmp	r3, #7
20006ea8:	9239      	str	r2, [sp, #228]	; 0xe4
20006eaa:	f104 0408 	add.w	r4, r4, #8
20006eae:	9338      	str	r3, [sp, #224]	; 0xe0
20006eb0:	ddef      	ble.n	20006e92 <_svfprintf_r+0xc16>
20006eb2:	9809      	ldr	r0, [sp, #36]	; 0x24
20006eb4:	4659      	mov	r1, fp
20006eb6:	aa37      	add	r2, sp, #220	; 0xdc
20006eb8:	464c      	mov	r4, r9
20006eba:	f7ff f951 	bl	20006160 <__sprint_r>
20006ebe:	2800      	cmp	r0, #0
20006ec0:	f47f ab2a 	bne.w	20006518 <_svfprintf_r+0x29c>
20006ec4:	3e10      	subs	r6, #16
20006ec6:	2e10      	cmp	r6, #16
20006ec8:	dce6      	bgt.n	20006e98 <_svfprintf_r+0xc1c>
20006eca:	6066      	str	r6, [r4, #4]
20006ecc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006ece:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006ed0:	3301      	adds	r3, #1
20006ed2:	6027      	str	r7, [r4, #0]
20006ed4:	1992      	adds	r2, r2, r6
20006ed6:	2b07      	cmp	r3, #7
20006ed8:	9239      	str	r2, [sp, #228]	; 0xe4
20006eda:	9338      	str	r3, [sp, #224]	; 0xe0
20006edc:	f77f aad9 	ble.w	20006492 <_svfprintf_r+0x216>
20006ee0:	e706      	b.n	20006cf0 <_svfprintf_r+0xa74>
20006ee2:	9814      	ldr	r0, [sp, #80]	; 0x50
20006ee4:	2130      	movs	r1, #48	; 0x30
20006ee6:	f04a 0a02 	orr.w	sl, sl, #2
20006eea:	2201      	movs	r2, #1
20006eec:	2302      	movs	r3, #2
20006eee:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
20006ef2:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
20006ef6:	f7ff bb39 	b.w	2000656c <_svfprintf_r+0x2f0>
20006efa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006efc:	1d13      	adds	r3, r2, #4
20006efe:	6816      	ldr	r6, [r2, #0]
20006f00:	930a      	str	r3, [sp, #40]	; 0x28
20006f02:	4636      	mov	r6, r6
20006f04:	ea4f 77e6 	mov.w	r7, r6, asr #31
20006f08:	2e00      	cmp	r6, #0
20006f0a:	f177 0000 	sbcs.w	r0, r7, #0
20006f0e:	f6bf ac8a 	bge.w	20006826 <_svfprintf_r+0x5aa>
20006f12:	4276      	negs	r6, r6
20006f14:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
20006f18:	232d      	movs	r3, #45	; 0x2d
20006f1a:	ea56 0207 	orrs.w	r2, r6, r7
20006f1e:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20006f22:	bf0c      	ite	eq
20006f24:	2200      	moveq	r2, #0
20006f26:	2201      	movne	r2, #1
20006f28:	2301      	movs	r3, #1
20006f2a:	f7ff bb23 	b.w	20006574 <_svfprintf_r+0x2f8>
20006f2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006f30:	1d18      	adds	r0, r3, #4
20006f32:	681e      	ldr	r6, [r3, #0]
20006f34:	900a      	str	r0, [sp, #40]	; 0x28
20006f36:	4636      	mov	r6, r6
20006f38:	f04f 0700 	mov.w	r7, #0
20006f3c:	f7ff bb0c 	b.w	20006558 <_svfprintf_r+0x2dc>
20006f40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006f42:	1d13      	adds	r3, r2, #4
20006f44:	6816      	ldr	r6, [r2, #0]
20006f46:	930a      	str	r3, [sp, #40]	; 0x28
20006f48:	2301      	movs	r3, #1
20006f4a:	1e32      	subs	r2, r6, #0
20006f4c:	bf18      	it	ne
20006f4e:	2201      	movne	r2, #1
20006f50:	4636      	mov	r6, r6
20006f52:	f04f 0700 	mov.w	r7, #0
20006f56:	f7ff bb09 	b.w	2000656c <_svfprintf_r+0x2f0>
20006f5a:	9809      	ldr	r0, [sp, #36]	; 0x24
20006f5c:	4659      	mov	r1, fp
20006f5e:	aa37      	add	r2, sp, #220	; 0xdc
20006f60:	f7ff f8fe 	bl	20006160 <__sprint_r>
20006f64:	2800      	cmp	r0, #0
20006f66:	f47f aad7 	bne.w	20006518 <_svfprintf_r+0x29c>
20006f6a:	464c      	mov	r4, r9
20006f6c:	f7ff ba79 	b.w	20006462 <_svfprintf_r+0x1e6>
20006f70:	9809      	ldr	r0, [sp, #36]	; 0x24
20006f72:	4659      	mov	r1, fp
20006f74:	aa37      	add	r2, sp, #220	; 0xdc
20006f76:	f7ff f8f3 	bl	20006160 <__sprint_r>
20006f7a:	2800      	cmp	r0, #0
20006f7c:	f47f aacc 	bne.w	20006518 <_svfprintf_r+0x29c>
20006f80:	464c      	mov	r4, r9
20006f82:	f7ff ba60 	b.w	20006446 <_svfprintf_r+0x1ca>
20006f86:	2830      	cmp	r0, #48	; 0x30
20006f88:	f000 8296 	beq.w	200074b8 <_svfprintf_r+0x123c>
20006f8c:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006f8e:	2330      	movs	r3, #48	; 0x30
20006f90:	f802 3d01 	strb.w	r3, [r2, #-1]!
20006f94:	9b16      	ldr	r3, [sp, #88]	; 0x58
20006f96:	9211      	str	r2, [sp, #68]	; 0x44
20006f98:	1a9b      	subs	r3, r3, r2
20006f9a:	930e      	str	r3, [sp, #56]	; 0x38
20006f9c:	f7ff bb1b 	b.w	200065d6 <_svfprintf_r+0x35a>
20006fa0:	9809      	ldr	r0, [sp, #36]	; 0x24
20006fa2:	4659      	mov	r1, fp
20006fa4:	aa37      	add	r2, sp, #220	; 0xdc
20006fa6:	f7ff f8db 	bl	20006160 <__sprint_r>
20006faa:	2800      	cmp	r0, #0
20006fac:	f47f aab4 	bne.w	20006518 <_svfprintf_r+0x29c>
20006fb0:	464c      	mov	r4, r9
20006fb2:	f7ff bb87 	b.w	200066c4 <_svfprintf_r+0x448>
20006fb6:	605e      	str	r6, [r3, #4]
20006fb8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006fba:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006fbc:	3201      	adds	r2, #1
20006fbe:	601f      	str	r7, [r3, #0]
20006fc0:	1989      	adds	r1, r1, r6
20006fc2:	2a07      	cmp	r2, #7
20006fc4:	9139      	str	r1, [sp, #228]	; 0xe4
20006fc6:	9238      	str	r2, [sp, #224]	; 0xe0
20006fc8:	f73f abc1 	bgt.w	2000674e <_svfprintf_r+0x4d2>
20006fcc:	3308      	adds	r3, #8
20006fce:	f7ff ba71 	b.w	200064b4 <_svfprintf_r+0x238>
20006fd2:	990a      	ldr	r1, [sp, #40]	; 0x28
20006fd4:	462b      	mov	r3, r5
20006fd6:	782a      	ldrb	r2, [r5, #0]
20006fd8:	910a      	str	r1, [sp, #40]	; 0x28
20006fda:	f7ff b9b8 	b.w	2000634e <_svfprintf_r+0xd2>
20006fde:	f01a 0f10 	tst.w	sl, #16
20006fe2:	f000 81cd 	beq.w	20007380 <_svfprintf_r+0x1104>
20006fe6:	980a      	ldr	r0, [sp, #40]	; 0x28
20006fe8:	990d      	ldr	r1, [sp, #52]	; 0x34
20006fea:	f100 0a04 	add.w	sl, r0, #4
20006fee:	6803      	ldr	r3, [r0, #0]
20006ff0:	6019      	str	r1, [r3, #0]
20006ff2:	f7ff b96d 	b.w	200062d0 <_svfprintf_r+0x54>
20006ff6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006ff8:	1dd3      	adds	r3, r2, #7
20006ffa:	f023 0307 	bic.w	r3, r3, #7
20006ffe:	f103 0008 	add.w	r0, r3, #8
20007002:	900a      	str	r0, [sp, #40]	; 0x28
20007004:	685e      	ldr	r6, [r3, #4]
20007006:	681f      	ldr	r7, [r3, #0]
20007008:	9619      	str	r6, [sp, #100]	; 0x64
2000700a:	9710      	str	r7, [sp, #64]	; 0x40
2000700c:	e43f      	b.n	2000688e <_svfprintf_r+0x612>
2000700e:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
20007012:	f000 81a9 	beq.w	20007368 <_svfprintf_r+0x10ec>
20007016:	990a      	ldr	r1, [sp, #40]	; 0x28
20007018:	4613      	mov	r3, r2
2000701a:	1d0a      	adds	r2, r1, #4
2000701c:	920a      	str	r2, [sp, #40]	; 0x28
2000701e:	880e      	ldrh	r6, [r1, #0]
20007020:	1e32      	subs	r2, r6, #0
20007022:	bf18      	it	ne
20007024:	2201      	movne	r2, #1
20007026:	4636      	mov	r6, r6
20007028:	f04f 0700 	mov.w	r7, #0
2000702c:	f7ff ba9e 	b.w	2000656c <_svfprintf_r+0x2f0>
20007030:	9a11      	ldr	r2, [sp, #68]	; 0x44
20007032:	6063      	str	r3, [r4, #4]
20007034:	9938      	ldr	r1, [sp, #224]	; 0xe0
20007036:	6022      	str	r2, [r4, #0]
20007038:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000703a:	3101      	adds	r1, #1
2000703c:	9138      	str	r1, [sp, #224]	; 0xe0
2000703e:	18d3      	adds	r3, r2, r3
20007040:	2907      	cmp	r1, #7
20007042:	9339      	str	r3, [sp, #228]	; 0xe4
20007044:	f300 8262 	bgt.w	2000750c <_svfprintf_r+0x1290>
20007048:	3408      	adds	r4, #8
2000704a:	2301      	movs	r3, #1
2000704c:	9e42      	ldr	r6, [sp, #264]	; 0x108
2000704e:	6063      	str	r3, [r4, #4]
20007050:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20007052:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20007054:	3301      	adds	r3, #1
20007056:	981b      	ldr	r0, [sp, #108]	; 0x6c
20007058:	3201      	adds	r2, #1
2000705a:	2b07      	cmp	r3, #7
2000705c:	9338      	str	r3, [sp, #224]	; 0xe0
2000705e:	bfd8      	it	le
20007060:	f104 0308 	addle.w	r3, r4, #8
20007064:	6020      	str	r0, [r4, #0]
20007066:	9239      	str	r2, [sp, #228]	; 0xe4
20007068:	f300 8246 	bgt.w	200074f8 <_svfprintf_r+0x127c>
2000706c:	9a42      	ldr	r2, [sp, #264]	; 0x108
2000706e:	9911      	ldr	r1, [sp, #68]	; 0x44
20007070:	9818      	ldr	r0, [sp, #96]	; 0x60
20007072:	198e      	adds	r6, r1, r6
20007074:	601e      	str	r6, [r3, #0]
20007076:	1a81      	subs	r1, r0, r2
20007078:	6059      	str	r1, [r3, #4]
2000707a:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000707c:	1a8a      	subs	r2, r1, r2
2000707e:	9938      	ldr	r1, [sp, #224]	; 0xe0
20007080:	1812      	adds	r2, r2, r0
20007082:	9239      	str	r2, [sp, #228]	; 0xe4
20007084:	3101      	adds	r1, #1
20007086:	9138      	str	r1, [sp, #224]	; 0xe0
20007088:	2907      	cmp	r1, #7
2000708a:	f73f ab60 	bgt.w	2000674e <_svfprintf_r+0x4d2>
2000708e:	3308      	adds	r3, #8
20007090:	f7ff ba10 	b.w	200064b4 <_svfprintf_r+0x238>
20007094:	4655      	mov	r5, sl
20007096:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
2000709a:	605c      	str	r4, [r3, #4]
2000709c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000709e:	9939      	ldr	r1, [sp, #228]	; 0xe4
200070a0:	3201      	adds	r2, #1
200070a2:	601f      	str	r7, [r3, #0]
200070a4:	1909      	adds	r1, r1, r4
200070a6:	2a07      	cmp	r2, #7
200070a8:	9139      	str	r1, [sp, #228]	; 0xe4
200070aa:	9238      	str	r2, [sp, #224]	; 0xe0
200070ac:	f300 827f 	bgt.w	200075ae <_svfprintf_r+0x1332>
200070b0:	3308      	adds	r3, #8
200070b2:	f01a 0f01 	tst.w	sl, #1
200070b6:	f43f a9fd 	beq.w	200064b4 <_svfprintf_r+0x238>
200070ba:	991b      	ldr	r1, [sp, #108]	; 0x6c
200070bc:	2201      	movs	r2, #1
200070be:	605a      	str	r2, [r3, #4]
200070c0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200070c2:	6019      	str	r1, [r3, #0]
200070c4:	9939      	ldr	r1, [sp, #228]	; 0xe4
200070c6:	3201      	adds	r2, #1
200070c8:	9238      	str	r2, [sp, #224]	; 0xe0
200070ca:	3101      	adds	r1, #1
200070cc:	2a07      	cmp	r2, #7
200070ce:	9139      	str	r1, [sp, #228]	; 0xe4
200070d0:	f73f ab3d 	bgt.w	2000674e <_svfprintf_r+0x4d2>
200070d4:	3308      	adds	r3, #8
200070d6:	f7ff b9ed 	b.w	200064b4 <_svfprintf_r+0x238>
200070da:	232d      	movs	r3, #45	; 0x2d
200070dc:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
200070e0:	f7ff bbe8 	b.w	200068b4 <_svfprintf_r+0x638>
200070e4:	9809      	ldr	r0, [sp, #36]	; 0x24
200070e6:	4659      	mov	r1, fp
200070e8:	aa37      	add	r2, sp, #220	; 0xdc
200070ea:	f7ff f839 	bl	20006160 <__sprint_r>
200070ee:	2800      	cmp	r0, #0
200070f0:	f47f aa12 	bne.w	20006518 <_svfprintf_r+0x29c>
200070f4:	464b      	mov	r3, r9
200070f6:	e556      	b.n	20006ba6 <_svfprintf_r+0x92a>
200070f8:	2000bfa4 	.word	0x2000bfa4
200070fc:	2301      	movge	r3, #1
200070fe:	6063      	str	r3, [r4, #4]
20007100:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20007102:	f64b 73f4 	movw	r3, #49140	; 0xbff4
20007106:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000710a:	6023      	str	r3, [r4, #0]
2000710c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000710e:	3201      	adds	r2, #1
20007110:	9238      	str	r2, [sp, #224]	; 0xe0
20007112:	3301      	adds	r3, #1
20007114:	2a07      	cmp	r2, #7
20007116:	9339      	str	r3, [sp, #228]	; 0xe4
20007118:	bfd8      	it	le
2000711a:	f104 0308 	addle.w	r3, r4, #8
2000711e:	f300 8173 	bgt.w	20007408 <_svfprintf_r+0x118c>
20007122:	9a42      	ldr	r2, [sp, #264]	; 0x108
20007124:	b92a      	cbnz	r2, 20007132 <_svfprintf_r+0xeb6>
20007126:	9818      	ldr	r0, [sp, #96]	; 0x60
20007128:	b918      	cbnz	r0, 20007132 <_svfprintf_r+0xeb6>
2000712a:	f01a 0f01 	tst.w	sl, #1
2000712e:	f43f a9c1 	beq.w	200064b4 <_svfprintf_r+0x238>
20007132:	991b      	ldr	r1, [sp, #108]	; 0x6c
20007134:	2201      	movs	r2, #1
20007136:	605a      	str	r2, [r3, #4]
20007138:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000713a:	6019      	str	r1, [r3, #0]
2000713c:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000713e:	3201      	adds	r2, #1
20007140:	9238      	str	r2, [sp, #224]	; 0xe0
20007142:	3101      	adds	r1, #1
20007144:	2a07      	cmp	r2, #7
20007146:	9139      	str	r1, [sp, #228]	; 0xe4
20007148:	f300 8168 	bgt.w	2000741c <_svfprintf_r+0x11a0>
2000714c:	3308      	adds	r3, #8
2000714e:	9c42      	ldr	r4, [sp, #264]	; 0x108
20007150:	4264      	negs	r4, r4
20007152:	2c00      	cmp	r4, #0
20007154:	f340 8187 	ble.w	20007466 <_svfprintf_r+0x11ea>
20007158:	2c10      	cmp	r4, #16
2000715a:	4f9e      	ldr	r7, [pc, #632]	; (200073d4 <_svfprintf_r+0x1158>)
2000715c:	f340 81a0 	ble.w	200074a0 <_svfprintf_r+0x1224>
20007160:	2610      	movs	r6, #16
20007162:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20007166:	e003      	b.n	20007170 <_svfprintf_r+0xef4>
20007168:	3c10      	subs	r4, #16
2000716a:	2c10      	cmp	r4, #16
2000716c:	f340 8198 	ble.w	200074a0 <_svfprintf_r+0x1224>
20007170:	605e      	str	r6, [r3, #4]
20007172:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20007174:	9939      	ldr	r1, [sp, #228]	; 0xe4
20007176:	3201      	adds	r2, #1
20007178:	601f      	str	r7, [r3, #0]
2000717a:	3110      	adds	r1, #16
2000717c:	2a07      	cmp	r2, #7
2000717e:	9139      	str	r1, [sp, #228]	; 0xe4
20007180:	f103 0308 	add.w	r3, r3, #8
20007184:	9238      	str	r2, [sp, #224]	; 0xe0
20007186:	ddef      	ble.n	20007168 <_svfprintf_r+0xeec>
20007188:	9809      	ldr	r0, [sp, #36]	; 0x24
2000718a:	4659      	mov	r1, fp
2000718c:	4642      	mov	r2, r8
2000718e:	f7fe ffe7 	bl	20006160 <__sprint_r>
20007192:	464b      	mov	r3, r9
20007194:	2800      	cmp	r0, #0
20007196:	d0e7      	beq.n	20007168 <_svfprintf_r+0xeec>
20007198:	f7ff b9be 	b.w	20006518 <_svfprintf_r+0x29c>
2000719c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000719e:	465e      	mov	r6, fp
200071a0:	2b00      	cmp	r3, #0
200071a2:	f43f a9ba 	beq.w	2000651a <_svfprintf_r+0x29e>
200071a6:	9809      	ldr	r0, [sp, #36]	; 0x24
200071a8:	4659      	mov	r1, fp
200071aa:	aa37      	add	r2, sp, #220	; 0xdc
200071ac:	f7fe ffd8 	bl	20006160 <__sprint_r>
200071b0:	f7ff b9b3 	b.w	2000651a <_svfprintf_r+0x29e>
200071b4:	990a      	ldr	r1, [sp, #40]	; 0x28
200071b6:	f04a 0a20 	orr.w	sl, sl, #32
200071ba:	786a      	ldrb	r2, [r5, #1]
200071bc:	1c6b      	adds	r3, r5, #1
200071be:	910a      	str	r1, [sp, #40]	; 0x28
200071c0:	f7ff b8c5 	b.w	2000634e <_svfprintf_r+0xd2>
200071c4:	4638      	mov	r0, r7
200071c6:	4631      	mov	r1, r6
200071c8:	9308      	str	r3, [sp, #32]
200071ca:	f002 fdfb 	bl	20009dc4 <__isnand>
200071ce:	9b08      	ldr	r3, [sp, #32]
200071d0:	2800      	cmp	r0, #0
200071d2:	f040 8101 	bne.w	200073d8 <_svfprintf_r+0x115c>
200071d6:	f1b8 3fff 	cmp.w	r8, #4294967295
200071da:	bf08      	it	eq
200071dc:	f108 0807 	addeq.w	r8, r8, #7
200071e0:	d00e      	beq.n	20007200 <_svfprintf_r+0xf84>
200071e2:	9a14      	ldr	r2, [sp, #80]	; 0x50
200071e4:	2a67      	cmp	r2, #103	; 0x67
200071e6:	bf14      	ite	ne
200071e8:	2300      	movne	r3, #0
200071ea:	2301      	moveq	r3, #1
200071ec:	2a47      	cmp	r2, #71	; 0x47
200071ee:	bf08      	it	eq
200071f0:	f043 0301 	orreq.w	r3, r3, #1
200071f4:	b123      	cbz	r3, 20007200 <_svfprintf_r+0xf84>
200071f6:	f1b8 0f00 	cmp.w	r8, #0
200071fa:	bf08      	it	eq
200071fc:	f04f 0801 	moveq.w	r8, #1
20007200:	4633      	mov	r3, r6
20007202:	463a      	mov	r2, r7
20007204:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
20007208:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
2000720c:	9b3b      	ldr	r3, [sp, #236]	; 0xec
2000720e:	2b00      	cmp	r3, #0
20007210:	f2c0 820a 	blt.w	20007628 <_svfprintf_r+0x13ac>
20007214:	2300      	movs	r3, #0
20007216:	9315      	str	r3, [sp, #84]	; 0x54
20007218:	9914      	ldr	r1, [sp, #80]	; 0x50
2000721a:	2966      	cmp	r1, #102	; 0x66
2000721c:	bf14      	ite	ne
2000721e:	2300      	movne	r3, #0
20007220:	2301      	moveq	r3, #1
20007222:	2946      	cmp	r1, #70	; 0x46
20007224:	bf08      	it	eq
20007226:	f043 0301 	orreq.w	r3, r3, #1
2000722a:	9312      	str	r3, [sp, #72]	; 0x48
2000722c:	2b00      	cmp	r3, #0
2000722e:	f000 818a 	beq.w	20007546 <_svfprintf_r+0x12ca>
20007232:	2303      	movs	r3, #3
20007234:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20007238:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000723a:	970e      	str	r7, [sp, #56]	; 0x38
2000723c:	960f      	str	r6, [sp, #60]	; 0x3c
2000723e:	9300      	str	r3, [sp, #0]
20007240:	9809      	ldr	r0, [sp, #36]	; 0x24
20007242:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
20007246:	9101      	str	r1, [sp, #4]
20007248:	a942      	add	r1, sp, #264	; 0x108
2000724a:	9102      	str	r1, [sp, #8]
2000724c:	a941      	add	r1, sp, #260	; 0x104
2000724e:	9103      	str	r1, [sp, #12]
20007250:	a940      	add	r1, sp, #256	; 0x100
20007252:	9104      	str	r1, [sp, #16]
20007254:	f000 fae8 	bl	20007828 <_dtoa_r>
20007258:	9a14      	ldr	r2, [sp, #80]	; 0x50
2000725a:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
2000725e:	bf18      	it	ne
20007260:	2301      	movne	r3, #1
20007262:	2a47      	cmp	r2, #71	; 0x47
20007264:	bf0c      	ite	eq
20007266:	2300      	moveq	r3, #0
20007268:	f003 0301 	andne.w	r3, r3, #1
2000726c:	9011      	str	r0, [sp, #68]	; 0x44
2000726e:	b92b      	cbnz	r3, 2000727c <_svfprintf_r+0x1000>
20007270:	f01a 0f01 	tst.w	sl, #1
20007274:	bf08      	it	eq
20007276:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
2000727a:	d01a      	beq.n	200072b2 <_svfprintf_r+0x1036>
2000727c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000727e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007280:	9912      	ldr	r1, [sp, #72]	; 0x48
20007282:	eb03 0c00 	add.w	ip, r3, r0
20007286:	b129      	cbz	r1, 20007294 <_svfprintf_r+0x1018>
20007288:	781b      	ldrb	r3, [r3, #0]
2000728a:	2b30      	cmp	r3, #48	; 0x30
2000728c:	f000 80d0 	beq.w	20007430 <_svfprintf_r+0x11b4>
20007290:	9b42      	ldr	r3, [sp, #264]	; 0x108
20007292:	449c      	add	ip, r3
20007294:	4638      	mov	r0, r7
20007296:	2200      	movs	r2, #0
20007298:	2300      	movs	r3, #0
2000729a:	4631      	mov	r1, r6
2000729c:	f8cd c020 	str.w	ip, [sp, #32]
200072a0:	f003 fcc8 	bl	2000ac34 <__aeabi_dcmpeq>
200072a4:	f8dd c020 	ldr.w	ip, [sp, #32]
200072a8:	2800      	cmp	r0, #0
200072aa:	f000 8173 	beq.w	20007594 <_svfprintf_r+0x1318>
200072ae:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
200072b2:	9814      	ldr	r0, [sp, #80]	; 0x50
200072b4:	9911      	ldr	r1, [sp, #68]	; 0x44
200072b6:	2867      	cmp	r0, #103	; 0x67
200072b8:	bf14      	ite	ne
200072ba:	2300      	movne	r3, #0
200072bc:	2301      	moveq	r3, #1
200072be:	2847      	cmp	r0, #71	; 0x47
200072c0:	bf08      	it	eq
200072c2:	f043 0301 	orreq.w	r3, r3, #1
200072c6:	ebc1 010c 	rsb	r1, r1, ip
200072ca:	9118      	str	r1, [sp, #96]	; 0x60
200072cc:	2b00      	cmp	r3, #0
200072ce:	f000 814a 	beq.w	20007566 <_svfprintf_r+0x12ea>
200072d2:	9a42      	ldr	r2, [sp, #264]	; 0x108
200072d4:	f112 0f03 	cmn.w	r2, #3
200072d8:	920e      	str	r2, [sp, #56]	; 0x38
200072da:	db02      	blt.n	200072e2 <_svfprintf_r+0x1066>
200072dc:	4590      	cmp	r8, r2
200072de:	f280 814b 	bge.w	20007578 <_svfprintf_r+0x12fc>
200072e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
200072e4:	3b02      	subs	r3, #2
200072e6:	9314      	str	r3, [sp, #80]	; 0x50
200072e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
200072ea:	9814      	ldr	r0, [sp, #80]	; 0x50
200072ec:	1e53      	subs	r3, r2, #1
200072ee:	9342      	str	r3, [sp, #264]	; 0x108
200072f0:	2b00      	cmp	r3, #0
200072f2:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
200072f6:	f2c0 81d1 	blt.w	2000769c <_svfprintf_r+0x1420>
200072fa:	222b      	movs	r2, #43	; 0x2b
200072fc:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
20007300:	2b09      	cmp	r3, #9
20007302:	f300 8162 	bgt.w	200075ca <_svfprintf_r+0x134e>
20007306:	a93f      	add	r1, sp, #252	; 0xfc
20007308:	3330      	adds	r3, #48	; 0x30
2000730a:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
2000730e:	2330      	movs	r3, #48	; 0x30
20007310:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
20007314:	ab3e      	add	r3, sp, #248	; 0xf8
20007316:	9a18      	ldr	r2, [sp, #96]	; 0x60
20007318:	1acb      	subs	r3, r1, r3
2000731a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000731c:	931a      	str	r3, [sp, #104]	; 0x68
2000731e:	1859      	adds	r1, r3, r1
20007320:	2a01      	cmp	r2, #1
20007322:	910e      	str	r1, [sp, #56]	; 0x38
20007324:	f340 81cc 	ble.w	200076c0 <_svfprintf_r+0x1444>
20007328:	980e      	ldr	r0, [sp, #56]	; 0x38
2000732a:	3001      	adds	r0, #1
2000732c:	900e      	str	r0, [sp, #56]	; 0x38
2000732e:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20007332:	910b      	str	r1, [sp, #44]	; 0x2c
20007334:	9b15      	ldr	r3, [sp, #84]	; 0x54
20007336:	2b00      	cmp	r3, #0
20007338:	f000 80fd 	beq.w	20007536 <_svfprintf_r+0x12ba>
2000733c:	232d      	movs	r3, #45	; 0x2d
2000733e:	2000      	movs	r0, #0
20007340:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20007344:	9015      	str	r0, [sp, #84]	; 0x54
20007346:	f7ff b950 	b.w	200065ea <_svfprintf_r+0x36e>
2000734a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
2000734c:	425b      	negs	r3, r3
2000734e:	930c      	str	r3, [sp, #48]	; 0x30
20007350:	f7ff bace 	b.w	200068f0 <_svfprintf_r+0x674>
20007354:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20007356:	2000      	movs	r0, #0
20007358:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000735c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20007360:	9015      	str	r0, [sp, #84]	; 0x54
20007362:	920b      	str	r2, [sp, #44]	; 0x2c
20007364:	f7ff b940 	b.w	200065e8 <_svfprintf_r+0x36c>
20007368:	980a      	ldr	r0, [sp, #40]	; 0x28
2000736a:	1d01      	adds	r1, r0, #4
2000736c:	910a      	str	r1, [sp, #40]	; 0x28
2000736e:	6806      	ldr	r6, [r0, #0]
20007370:	1e32      	subs	r2, r6, #0
20007372:	bf18      	it	ne
20007374:	2201      	movne	r2, #1
20007376:	4636      	mov	r6, r6
20007378:	f04f 0700 	mov.w	r7, #0
2000737c:	f7ff b8f6 	b.w	2000656c <_svfprintf_r+0x2f0>
20007380:	f01a 0f40 	tst.w	sl, #64	; 0x40
20007384:	bf17      	itett	ne
20007386:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
20007388:	990a      	ldreq	r1, [sp, #40]	; 0x28
2000738a:	980d      	ldrne	r0, [sp, #52]	; 0x34
2000738c:	f102 0a04 	addne.w	sl, r2, #4
20007390:	bf11      	iteee	ne
20007392:	6813      	ldrne	r3, [r2, #0]
20007394:	f101 0a04 	addeq.w	sl, r1, #4
20007398:	680b      	ldreq	r3, [r1, #0]
2000739a:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
2000739c:	bf14      	ite	ne
2000739e:	8018      	strhne	r0, [r3, #0]
200073a0:	601a      	streq	r2, [r3, #0]
200073a2:	f7fe bf95 	b.w	200062d0 <_svfprintf_r+0x54>
200073a6:	9809      	ldr	r0, [sp, #36]	; 0x24
200073a8:	4659      	mov	r1, fp
200073aa:	aa37      	add	r2, sp, #220	; 0xdc
200073ac:	f7fe fed8 	bl	20006160 <__sprint_r>
200073b0:	2800      	cmp	r0, #0
200073b2:	f47f a8b1 	bne.w	20006518 <_svfprintf_r+0x29c>
200073b6:	464b      	mov	r3, r9
200073b8:	e40b      	b.n	20006bd2 <_svfprintf_r+0x956>
200073ba:	9809      	ldr	r0, [sp, #36]	; 0x24
200073bc:	2140      	movs	r1, #64	; 0x40
200073be:	f001 fafd 	bl	200089bc <_malloc_r>
200073c2:	6030      	str	r0, [r6, #0]
200073c4:	6130      	str	r0, [r6, #16]
200073c6:	2800      	cmp	r0, #0
200073c8:	f000 818d 	beq.w	200076e6 <_svfprintf_r+0x146a>
200073cc:	2340      	movs	r3, #64	; 0x40
200073ce:	6173      	str	r3, [r6, #20]
200073d0:	f7fe bf67 	b.w	200062a2 <_svfprintf_r+0x26>
200073d4:	2000bfa4 	.word	0x2000bfa4
200073d8:	2003      	movge	r0, #3
200073da:	f64b 72d4 	movw	r2, #49108	; 0xbfd4
200073de:	f64b 71d0 	movw	r1, #49104	; 0xbfd0
200073e2:	900b      	str	r0, [sp, #44]	; 0x2c
200073e4:	9814      	ldr	r0, [sp, #80]	; 0x50
200073e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200073ea:	f2c2 0200 	movt	r2, #8192	; 0x2000
200073ee:	9315      	str	r3, [sp, #84]	; 0x54
200073f0:	2847      	cmp	r0, #71	; 0x47
200073f2:	bfd8      	it	le
200073f4:	460a      	movle	r2, r1
200073f6:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
200073fa:	2103      	movs	r1, #3
200073fc:	9211      	str	r2, [sp, #68]	; 0x44
200073fe:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20007402:	910e      	str	r1, [sp, #56]	; 0x38
20007404:	f7ff b8f0 	b.w	200065e8 <_svfprintf_r+0x36c>
20007408:	9809      	ldr	r0, [sp, #36]	; 0x24
2000740a:	4659      	mov	r1, fp
2000740c:	aa37      	add	r2, sp, #220	; 0xdc
2000740e:	f7fe fea7 	bl	20006160 <__sprint_r>
20007412:	2800      	cmp	r0, #0
20007414:	f47f a880 	bne.w	20006518 <_svfprintf_r+0x29c>
20007418:	464b      	mov	r3, r9
2000741a:	e682      	b.n	20007122 <_svfprintf_r+0xea6>
2000741c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000741e:	4659      	mov	r1, fp
20007420:	aa37      	add	r2, sp, #220	; 0xdc
20007422:	f7fe fe9d 	bl	20006160 <__sprint_r>
20007426:	2800      	cmp	r0, #0
20007428:	f47f a876 	bne.w	20006518 <_svfprintf_r+0x29c>
2000742c:	464b      	mov	r3, r9
2000742e:	e68e      	b.n	2000714e <_svfprintf_r+0xed2>
20007430:	4638      	mov	r0, r7
20007432:	2200      	movs	r2, #0
20007434:	2300      	movs	r3, #0
20007436:	4631      	mov	r1, r6
20007438:	f8cd c020 	str.w	ip, [sp, #32]
2000743c:	f003 fbfa 	bl	2000ac34 <__aeabi_dcmpeq>
20007440:	f8dd c020 	ldr.w	ip, [sp, #32]
20007444:	2800      	cmp	r0, #0
20007446:	f47f af23 	bne.w	20007290 <_svfprintf_r+0x1014>
2000744a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000744c:	f1c2 0301 	rsb	r3, r2, #1
20007450:	9342      	str	r3, [sp, #264]	; 0x108
20007452:	e71e      	b.n	20007292 <_svfprintf_r+0x1016>
20007454:	9809      	ldr	r0, [sp, #36]	; 0x24
20007456:	4659      	mov	r1, fp
20007458:	aa37      	add	r2, sp, #220	; 0xdc
2000745a:	f7fe fe81 	bl	20006160 <__sprint_r>
2000745e:	2800      	cmp	r0, #0
20007460:	f47f a85a 	bne.w	20006518 <_svfprintf_r+0x29c>
20007464:	464b      	mov	r3, r9
20007466:	9a18      	ldr	r2, [sp, #96]	; 0x60
20007468:	9811      	ldr	r0, [sp, #68]	; 0x44
2000746a:	605a      	str	r2, [r3, #4]
2000746c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000746e:	9939      	ldr	r1, [sp, #228]	; 0xe4
20007470:	6018      	str	r0, [r3, #0]
20007472:	3201      	adds	r2, #1
20007474:	9818      	ldr	r0, [sp, #96]	; 0x60
20007476:	9238      	str	r2, [sp, #224]	; 0xe0
20007478:	1809      	adds	r1, r1, r0
2000747a:	2a07      	cmp	r2, #7
2000747c:	9139      	str	r1, [sp, #228]	; 0xe4
2000747e:	f73f a966 	bgt.w	2000674e <_svfprintf_r+0x4d2>
20007482:	3308      	adds	r3, #8
20007484:	f7ff b816 	b.w	200064b4 <_svfprintf_r+0x238>
20007488:	2100      	movs	r1, #0
2000748a:	9115      	str	r1, [sp, #84]	; 0x54
2000748c:	f002 fdaa 	bl	20009fe4 <strlen>
20007490:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20007494:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20007498:	900e      	str	r0, [sp, #56]	; 0x38
2000749a:	920b      	str	r2, [sp, #44]	; 0x2c
2000749c:	f7ff b8a4 	b.w	200065e8 <_svfprintf_r+0x36c>
200074a0:	605c      	str	r4, [r3, #4]
200074a2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200074a4:	601f      	str	r7, [r3, #0]
200074a6:	1c51      	adds	r1, r2, #1
200074a8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200074aa:	9138      	str	r1, [sp, #224]	; 0xe0
200074ac:	1912      	adds	r2, r2, r4
200074ae:	2907      	cmp	r1, #7
200074b0:	9239      	str	r2, [sp, #228]	; 0xe4
200074b2:	dccf      	bgt.n	20007454 <_svfprintf_r+0x11d8>
200074b4:	3308      	adds	r3, #8
200074b6:	e7d6      	b.n	20007466 <_svfprintf_r+0x11ea>
200074b8:	9916      	ldr	r1, [sp, #88]	; 0x58
200074ba:	9811      	ldr	r0, [sp, #68]	; 0x44
200074bc:	1a08      	subs	r0, r1, r0
200074be:	900e      	str	r0, [sp, #56]	; 0x38
200074c0:	f7ff b889 	b.w	200065d6 <_svfprintf_r+0x35a>
200074c4:	f1b8 0f06 	cmp.w	r8, #6
200074c8:	bf34      	ite	cc
200074ca:	4641      	movcc	r1, r8
200074cc:	2106      	movcs	r1, #6
200074ce:	f64b 72ec 	movw	r2, #49132	; 0xbfec
200074d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200074d6:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
200074da:	910e      	str	r1, [sp, #56]	; 0x38
200074dc:	9211      	str	r2, [sp, #68]	; 0x44
200074de:	930b      	str	r3, [sp, #44]	; 0x2c
200074e0:	f7ff b963 	b.w	200067aa <_svfprintf_r+0x52e>
200074e4:	9809      	ldr	r0, [sp, #36]	; 0x24
200074e6:	4659      	mov	r1, fp
200074e8:	aa37      	add	r2, sp, #220	; 0xdc
200074ea:	f7fe fe39 	bl	20006160 <__sprint_r>
200074ee:	2800      	cmp	r0, #0
200074f0:	f47f a812 	bne.w	20006518 <_svfprintf_r+0x29c>
200074f4:	464b      	mov	r3, r9
200074f6:	e43b      	b.n	20006d70 <_svfprintf_r+0xaf4>
200074f8:	9809      	ldr	r0, [sp, #36]	; 0x24
200074fa:	4659      	mov	r1, fp
200074fc:	aa37      	add	r2, sp, #220	; 0xdc
200074fe:	f7fe fe2f 	bl	20006160 <__sprint_r>
20007502:	2800      	cmp	r0, #0
20007504:	f47f a808 	bne.w	20006518 <_svfprintf_r+0x29c>
20007508:	464b      	mov	r3, r9
2000750a:	e5af      	b.n	2000706c <_svfprintf_r+0xdf0>
2000750c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000750e:	4659      	mov	r1, fp
20007510:	aa37      	add	r2, sp, #220	; 0xdc
20007512:	f7fe fe25 	bl	20006160 <__sprint_r>
20007516:	2800      	cmp	r0, #0
20007518:	f47e affe 	bne.w	20006518 <_svfprintf_r+0x29c>
2000751c:	464c      	mov	r4, r9
2000751e:	e594      	b.n	2000704a <_svfprintf_r+0xdce>
20007520:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
20007524:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20007528:	9015      	str	r0, [sp, #84]	; 0x54
2000752a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
2000752e:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20007532:	f7ff b859 	b.w	200065e8 <_svfprintf_r+0x36c>
20007536:	980e      	ldr	r0, [sp, #56]	; 0x38
20007538:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000753c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
20007540:	900b      	str	r0, [sp, #44]	; 0x2c
20007542:	f7ff b851 	b.w	200065e8 <_svfprintf_r+0x36c>
20007546:	9a14      	ldr	r2, [sp, #80]	; 0x50
20007548:	2a65      	cmp	r2, #101	; 0x65
2000754a:	bf14      	ite	ne
2000754c:	2300      	movne	r3, #0
2000754e:	2301      	moveq	r3, #1
20007550:	2a45      	cmp	r2, #69	; 0x45
20007552:	bf08      	it	eq
20007554:	f043 0301 	orreq.w	r3, r3, #1
20007558:	2b00      	cmp	r3, #0
2000755a:	d032      	beq.n	200075c2 <_svfprintf_r+0x1346>
2000755c:	f108 0301 	add.w	r3, r8, #1
20007560:	930b      	str	r3, [sp, #44]	; 0x2c
20007562:	2302      	movs	r3, #2
20007564:	e668      	b.n	20007238 <_svfprintf_r+0xfbc>
20007566:	9814      	ldr	r0, [sp, #80]	; 0x50
20007568:	2865      	cmp	r0, #101	; 0x65
2000756a:	dd62      	ble.n	20007632 <_svfprintf_r+0x13b6>
2000756c:	9a14      	ldr	r2, [sp, #80]	; 0x50
2000756e:	2a66      	cmp	r2, #102	; 0x66
20007570:	bf1c      	itt	ne
20007572:	9b42      	ldrne	r3, [sp, #264]	; 0x108
20007574:	930e      	strne	r3, [sp, #56]	; 0x38
20007576:	d06f      	beq.n	20007658 <_svfprintf_r+0x13dc>
20007578:	9a18      	ldr	r2, [sp, #96]	; 0x60
2000757a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
2000757c:	429a      	cmp	r2, r3
2000757e:	dc5b      	bgt.n	20007638 <_svfprintf_r+0x13bc>
20007580:	f01a 0f01 	tst.w	sl, #1
20007584:	f040 8081 	bne.w	2000768a <_svfprintf_r+0x140e>
20007588:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
2000758c:	2167      	movs	r1, #103	; 0x67
2000758e:	900b      	str	r0, [sp, #44]	; 0x2c
20007590:	9114      	str	r1, [sp, #80]	; 0x50
20007592:	e6cf      	b.n	20007334 <_svfprintf_r+0x10b8>
20007594:	9b40      	ldr	r3, [sp, #256]	; 0x100
20007596:	459c      	cmp	ip, r3
20007598:	bf98      	it	ls
2000759a:	469c      	movls	ip, r3
2000759c:	f67f ae89 	bls.w	200072b2 <_svfprintf_r+0x1036>
200075a0:	2230      	movs	r2, #48	; 0x30
200075a2:	f803 2b01 	strb.w	r2, [r3], #1
200075a6:	459c      	cmp	ip, r3
200075a8:	9340      	str	r3, [sp, #256]	; 0x100
200075aa:	d8fa      	bhi.n	200075a2 <_svfprintf_r+0x1326>
200075ac:	e681      	b.n	200072b2 <_svfprintf_r+0x1036>
200075ae:	9809      	ldr	r0, [sp, #36]	; 0x24
200075b0:	4659      	mov	r1, fp
200075b2:	aa37      	add	r2, sp, #220	; 0xdc
200075b4:	f7fe fdd4 	bl	20006160 <__sprint_r>
200075b8:	2800      	cmp	r0, #0
200075ba:	f47e afad 	bne.w	20006518 <_svfprintf_r+0x29c>
200075be:	464b      	mov	r3, r9
200075c0:	e577      	b.n	200070b2 <_svfprintf_r+0xe36>
200075c2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200075c6:	3302      	adds	r3, #2
200075c8:	e636      	b.n	20007238 <_svfprintf_r+0xfbc>
200075ca:	f246 6c67 	movw	ip, #26215	; 0x6667
200075ce:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
200075d2:	f2c6 6c66 	movt	ip, #26214	; 0x6666
200075d6:	fb8c 2103 	smull	r2, r1, ip, r3
200075da:	17da      	asrs	r2, r3, #31
200075dc:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
200075e0:	eb02 0182 	add.w	r1, r2, r2, lsl #2
200075e4:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
200075e8:	4613      	mov	r3, r2
200075ea:	3130      	adds	r1, #48	; 0x30
200075ec:	2a09      	cmp	r2, #9
200075ee:	f800 1d01 	strb.w	r1, [r0, #-1]!
200075f2:	dcf0      	bgt.n	200075d6 <_svfprintf_r+0x135a>
200075f4:	3330      	adds	r3, #48	; 0x30
200075f6:	1e42      	subs	r2, r0, #1
200075f8:	b2d9      	uxtb	r1, r3
200075fa:	f800 1c01 	strb.w	r1, [r0, #-1]
200075fe:	9b07      	ldr	r3, [sp, #28]
20007600:	4293      	cmp	r3, r2
20007602:	bf98      	it	ls
20007604:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
20007608:	f67f ae84 	bls.w	20007314 <_svfprintf_r+0x1098>
2000760c:	4602      	mov	r2, r0
2000760e:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
20007612:	e001      	b.n	20007618 <_svfprintf_r+0x139c>
20007614:	f812 1b01 	ldrb.w	r1, [r2], #1
20007618:	f803 1c01 	strb.w	r1, [r3, #-1]
2000761c:	4619      	mov	r1, r3
2000761e:	9807      	ldr	r0, [sp, #28]
20007620:	3301      	adds	r3, #1
20007622:	4290      	cmp	r0, r2
20007624:	d8f6      	bhi.n	20007614 <_svfprintf_r+0x1398>
20007626:	e675      	b.n	20007314 <_svfprintf_r+0x1098>
20007628:	202d      	movs	r0, #45	; 0x2d
2000762a:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
2000762e:	9015      	str	r0, [sp, #84]	; 0x54
20007630:	e5f2      	b.n	20007218 <_svfprintf_r+0xf9c>
20007632:	9942      	ldr	r1, [sp, #264]	; 0x108
20007634:	910e      	str	r1, [sp, #56]	; 0x38
20007636:	e657      	b.n	200072e8 <_svfprintf_r+0x106c>
20007638:	990e      	ldr	r1, [sp, #56]	; 0x38
2000763a:	9818      	ldr	r0, [sp, #96]	; 0x60
2000763c:	2900      	cmp	r1, #0
2000763e:	bfda      	itte	le
20007640:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
20007642:	f1c2 0302 	rsble	r3, r2, #2
20007646:	2301      	movgt	r3, #1
20007648:	181b      	adds	r3, r3, r0
2000764a:	2167      	movs	r1, #103	; 0x67
2000764c:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20007650:	930e      	str	r3, [sp, #56]	; 0x38
20007652:	9114      	str	r1, [sp, #80]	; 0x50
20007654:	920b      	str	r2, [sp, #44]	; 0x2c
20007656:	e66d      	b.n	20007334 <_svfprintf_r+0x10b8>
20007658:	9842      	ldr	r0, [sp, #264]	; 0x108
2000765a:	2800      	cmp	r0, #0
2000765c:	900e      	str	r0, [sp, #56]	; 0x38
2000765e:	dd38      	ble.n	200076d2 <_svfprintf_r+0x1456>
20007660:	f1b8 0f00 	cmp.w	r8, #0
20007664:	d107      	bne.n	20007676 <_svfprintf_r+0x13fa>
20007666:	f01a 0f01 	tst.w	sl, #1
2000766a:	bf04      	itt	eq
2000766c:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
20007670:	910b      	streq	r1, [sp, #44]	; 0x2c
20007672:	f43f ae5f 	beq.w	20007334 <_svfprintf_r+0x10b8>
20007676:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20007678:	2066      	movs	r0, #102	; 0x66
2000767a:	9014      	str	r0, [sp, #80]	; 0x50
2000767c:	1c53      	adds	r3, r2, #1
2000767e:	4443      	add	r3, r8
20007680:	930e      	str	r3, [sp, #56]	; 0x38
20007682:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
20007686:	910b      	str	r1, [sp, #44]	; 0x2c
20007688:	e654      	b.n	20007334 <_svfprintf_r+0x10b8>
2000768a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
2000768c:	2367      	movs	r3, #103	; 0x67
2000768e:	9314      	str	r3, [sp, #80]	; 0x50
20007690:	3201      	adds	r2, #1
20007692:	920e      	str	r2, [sp, #56]	; 0x38
20007694:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
20007698:	900b      	str	r0, [sp, #44]	; 0x2c
2000769a:	e64b      	b.n	20007334 <_svfprintf_r+0x10b8>
2000769c:	222d      	movs	r2, #45	; 0x2d
2000769e:	425b      	negs	r3, r3
200076a0:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
200076a4:	e62c      	b.n	20007300 <_svfprintf_r+0x1084>
200076a6:	990a      	ldr	r1, [sp, #40]	; 0x28
200076a8:	781a      	ldrb	r2, [r3, #0]
200076aa:	f8d1 8000 	ldr.w	r8, [r1]
200076ae:	3104      	adds	r1, #4
200076b0:	910a      	str	r1, [sp, #40]	; 0x28
200076b2:	f1b8 0f00 	cmp.w	r8, #0
200076b6:	bfb8      	it	lt
200076b8:	f04f 38ff 	movlt.w	r8, #4294967295
200076bc:	f7fe be47 	b.w	2000634e <_svfprintf_r+0xd2>
200076c0:	f01a 0f01 	tst.w	sl, #1
200076c4:	bf04      	itt	eq
200076c6:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
200076ca:	930b      	streq	r3, [sp, #44]	; 0x2c
200076cc:	f43f ae32 	beq.w	20007334 <_svfprintf_r+0x10b8>
200076d0:	e62a      	b.n	20007328 <_svfprintf_r+0x10ac>
200076d2:	f1b8 0f00 	cmp.w	r8, #0
200076d6:	d10e      	bne.n	200076f6 <_svfprintf_r+0x147a>
200076d8:	f01a 0f01 	tst.w	sl, #1
200076dc:	d10b      	bne.n	200076f6 <_svfprintf_r+0x147a>
200076de:	2201      	movs	r2, #1
200076e0:	920b      	str	r2, [sp, #44]	; 0x2c
200076e2:	920e      	str	r2, [sp, #56]	; 0x38
200076e4:	e626      	b.n	20007334 <_svfprintf_r+0x10b8>
200076e6:	9809      	ldr	r0, [sp, #36]	; 0x24
200076e8:	230c      	movs	r3, #12
200076ea:	f04f 31ff 	mov.w	r1, #4294967295
200076ee:	910d      	str	r1, [sp, #52]	; 0x34
200076f0:	6003      	str	r3, [r0, #0]
200076f2:	f7fe bf1a 	b.w	2000652a <_svfprintf_r+0x2ae>
200076f6:	f108 0302 	add.w	r3, r8, #2
200076fa:	2066      	movs	r0, #102	; 0x66
200076fc:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
20007700:	930e      	str	r3, [sp, #56]	; 0x38
20007702:	9014      	str	r0, [sp, #80]	; 0x50
20007704:	910b      	str	r1, [sp, #44]	; 0x2c
20007706:	e615      	b.n	20007334 <_svfprintf_r+0x10b8>

20007708 <quorem>:
20007708:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000770c:	6903      	ldr	r3, [r0, #16]
2000770e:	690e      	ldr	r6, [r1, #16]
20007710:	4682      	mov	sl, r0
20007712:	4689      	mov	r9, r1
20007714:	429e      	cmp	r6, r3
20007716:	f300 8083 	bgt.w	20007820 <quorem+0x118>
2000771a:	1cf2      	adds	r2, r6, #3
2000771c:	f101 0514 	add.w	r5, r1, #20
20007720:	f100 0414 	add.w	r4, r0, #20
20007724:	3e01      	subs	r6, #1
20007726:	0092      	lsls	r2, r2, #2
20007728:	188b      	adds	r3, r1, r2
2000772a:	1812      	adds	r2, r2, r0
2000772c:	f103 0804 	add.w	r8, r3, #4
20007730:	6859      	ldr	r1, [r3, #4]
20007732:	6850      	ldr	r0, [r2, #4]
20007734:	3101      	adds	r1, #1
20007736:	f002 fd1f 	bl	2000a178 <__aeabi_uidiv>
2000773a:	4607      	mov	r7, r0
2000773c:	2800      	cmp	r0, #0
2000773e:	d039      	beq.n	200077b4 <quorem+0xac>
20007740:	2300      	movs	r3, #0
20007742:	469c      	mov	ip, r3
20007744:	461a      	mov	r2, r3
20007746:	58e9      	ldr	r1, [r5, r3]
20007748:	58e0      	ldr	r0, [r4, r3]
2000774a:	fa1f fe81 	uxth.w	lr, r1
2000774e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20007752:	b281      	uxth	r1, r0
20007754:	fb0e ce07 	mla	lr, lr, r7, ip
20007758:	1851      	adds	r1, r2, r1
2000775a:	fb0b fc07 	mul.w	ip, fp, r7
2000775e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20007762:	fa1f fe8e 	uxth.w	lr, lr
20007766:	ebce 0101 	rsb	r1, lr, r1
2000776a:	fa1f f28c 	uxth.w	r2, ip
2000776e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20007772:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20007776:	fa1f fe81 	uxth.w	lr, r1
2000777a:	eb02 4221 	add.w	r2, r2, r1, asr #16
2000777e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20007782:	50e1      	str	r1, [r4, r3]
20007784:	3304      	adds	r3, #4
20007786:	1412      	asrs	r2, r2, #16
20007788:	1959      	adds	r1, r3, r5
2000778a:	4588      	cmp	r8, r1
2000778c:	d2db      	bcs.n	20007746 <quorem+0x3e>
2000778e:	1d32      	adds	r2, r6, #4
20007790:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20007794:	6859      	ldr	r1, [r3, #4]
20007796:	b969      	cbnz	r1, 200077b4 <quorem+0xac>
20007798:	429c      	cmp	r4, r3
2000779a:	d209      	bcs.n	200077b0 <quorem+0xa8>
2000779c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200077a0:	b112      	cbz	r2, 200077a8 <quorem+0xa0>
200077a2:	e005      	b.n	200077b0 <quorem+0xa8>
200077a4:	681a      	ldr	r2, [r3, #0]
200077a6:	b91a      	cbnz	r2, 200077b0 <quorem+0xa8>
200077a8:	3b04      	subs	r3, #4
200077aa:	3e01      	subs	r6, #1
200077ac:	429c      	cmp	r4, r3
200077ae:	d3f9      	bcc.n	200077a4 <quorem+0x9c>
200077b0:	f8ca 6010 	str.w	r6, [sl, #16]
200077b4:	4649      	mov	r1, r9
200077b6:	4650      	mov	r0, sl
200077b8:	f001 fcbe 	bl	20009138 <__mcmp>
200077bc:	2800      	cmp	r0, #0
200077be:	db2c      	blt.n	2000781a <quorem+0x112>
200077c0:	2300      	movs	r3, #0
200077c2:	3701      	adds	r7, #1
200077c4:	469c      	mov	ip, r3
200077c6:	58ea      	ldr	r2, [r5, r3]
200077c8:	58e0      	ldr	r0, [r4, r3]
200077ca:	b291      	uxth	r1, r2
200077cc:	0c12      	lsrs	r2, r2, #16
200077ce:	fa1f f980 	uxth.w	r9, r0
200077d2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200077d6:	ebc1 0109 	rsb	r1, r1, r9
200077da:	4461      	add	r1, ip
200077dc:	eb02 4221 	add.w	r2, r2, r1, asr #16
200077e0:	b289      	uxth	r1, r1
200077e2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
200077e6:	50e1      	str	r1, [r4, r3]
200077e8:	3304      	adds	r3, #4
200077ea:	ea4f 4c22 	mov.w	ip, r2, asr #16
200077ee:	195a      	adds	r2, r3, r5
200077f0:	4590      	cmp	r8, r2
200077f2:	d2e8      	bcs.n	200077c6 <quorem+0xbe>
200077f4:	1d32      	adds	r2, r6, #4
200077f6:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200077fa:	6859      	ldr	r1, [r3, #4]
200077fc:	b969      	cbnz	r1, 2000781a <quorem+0x112>
200077fe:	429c      	cmp	r4, r3
20007800:	d209      	bcs.n	20007816 <quorem+0x10e>
20007802:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20007806:	b112      	cbz	r2, 2000780e <quorem+0x106>
20007808:	e005      	b.n	20007816 <quorem+0x10e>
2000780a:	681a      	ldr	r2, [r3, #0]
2000780c:	b91a      	cbnz	r2, 20007816 <quorem+0x10e>
2000780e:	3b04      	subs	r3, #4
20007810:	3e01      	subs	r6, #1
20007812:	429c      	cmp	r4, r3
20007814:	d3f9      	bcc.n	2000780a <quorem+0x102>
20007816:	f8ca 6010 	str.w	r6, [sl, #16]
2000781a:	4638      	mov	r0, r7
2000781c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007820:	2000      	movs	r0, #0
20007822:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007826:	bf00      	nop

20007828 <_dtoa_r>:
20007828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000782c:	6a46      	ldr	r6, [r0, #36]	; 0x24
2000782e:	b0a1      	sub	sp, #132	; 0x84
20007830:	4604      	mov	r4, r0
20007832:	4690      	mov	r8, r2
20007834:	4699      	mov	r9, r3
20007836:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20007838:	2e00      	cmp	r6, #0
2000783a:	f000 8423 	beq.w	20008084 <_dtoa_r+0x85c>
2000783e:	6832      	ldr	r2, [r6, #0]
20007840:	b182      	cbz	r2, 20007864 <_dtoa_r+0x3c>
20007842:	6a61      	ldr	r1, [r4, #36]	; 0x24
20007844:	f04f 0c01 	mov.w	ip, #1
20007848:	6876      	ldr	r6, [r6, #4]
2000784a:	4620      	mov	r0, r4
2000784c:	680b      	ldr	r3, [r1, #0]
2000784e:	6056      	str	r6, [r2, #4]
20007850:	684a      	ldr	r2, [r1, #4]
20007852:	4619      	mov	r1, r3
20007854:	fa0c f202 	lsl.w	r2, ip, r2
20007858:	609a      	str	r2, [r3, #8]
2000785a:	f001 fda7 	bl	200093ac <_Bfree>
2000785e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20007860:	2200      	movs	r2, #0
20007862:	601a      	str	r2, [r3, #0]
20007864:	f1b9 0600 	subs.w	r6, r9, #0
20007868:	db38      	blt.n	200078dc <_dtoa_r+0xb4>
2000786a:	2300      	movs	r3, #0
2000786c:	602b      	str	r3, [r5, #0]
2000786e:	f240 0300 	movw	r3, #0
20007872:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20007876:	461a      	mov	r2, r3
20007878:	ea06 0303 	and.w	r3, r6, r3
2000787c:	4293      	cmp	r3, r2
2000787e:	d017      	beq.n	200078b0 <_dtoa_r+0x88>
20007880:	2200      	movs	r2, #0
20007882:	2300      	movs	r3, #0
20007884:	4640      	mov	r0, r8
20007886:	4649      	mov	r1, r9
20007888:	e9cd 8906 	strd	r8, r9, [sp, #24]
2000788c:	f003 f9d2 	bl	2000ac34 <__aeabi_dcmpeq>
20007890:	2800      	cmp	r0, #0
20007892:	d029      	beq.n	200078e8 <_dtoa_r+0xc0>
20007894:	982c      	ldr	r0, [sp, #176]	; 0xb0
20007896:	2301      	movs	r3, #1
20007898:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000789a:	6003      	str	r3, [r0, #0]
2000789c:	2900      	cmp	r1, #0
2000789e:	f000 80d0 	beq.w	20007a42 <_dtoa_r+0x21a>
200078a2:	4b79      	ldr	r3, [pc, #484]	; (20007a88 <_dtoa_r+0x260>)
200078a4:	1e58      	subs	r0, r3, #1
200078a6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200078a8:	6013      	str	r3, [r2, #0]
200078aa:	b021      	add	sp, #132	; 0x84
200078ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200078b0:	982c      	ldr	r0, [sp, #176]	; 0xb0
200078b2:	f242 730f 	movw	r3, #9999	; 0x270f
200078b6:	6003      	str	r3, [r0, #0]
200078b8:	f1b8 0f00 	cmp.w	r8, #0
200078bc:	f000 8095 	beq.w	200079ea <_dtoa_r+0x1c2>
200078c0:	f24c 0004 	movw	r0, #49156	; 0xc004
200078c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200078c8:	992e      	ldr	r1, [sp, #184]	; 0xb8
200078ca:	2900      	cmp	r1, #0
200078cc:	d0ed      	beq.n	200078aa <_dtoa_r+0x82>
200078ce:	78c2      	ldrb	r2, [r0, #3]
200078d0:	1cc3      	adds	r3, r0, #3
200078d2:	2a00      	cmp	r2, #0
200078d4:	d0e7      	beq.n	200078a6 <_dtoa_r+0x7e>
200078d6:	f100 0308 	add.w	r3, r0, #8
200078da:	e7e4      	b.n	200078a6 <_dtoa_r+0x7e>
200078dc:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
200078e0:	2301      	movs	r3, #1
200078e2:	46b1      	mov	r9, r6
200078e4:	602b      	str	r3, [r5, #0]
200078e6:	e7c2      	b.n	2000786e <_dtoa_r+0x46>
200078e8:	4620      	mov	r0, r4
200078ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200078ee:	a91e      	add	r1, sp, #120	; 0x78
200078f0:	9100      	str	r1, [sp, #0]
200078f2:	a91f      	add	r1, sp, #124	; 0x7c
200078f4:	9101      	str	r1, [sp, #4]
200078f6:	f001 fdab 	bl	20009450 <__d2b>
200078fa:	f3c6 550a 	ubfx	r5, r6, #20, #11
200078fe:	4683      	mov	fp, r0
20007900:	2d00      	cmp	r5, #0
20007902:	d07e      	beq.n	20007a02 <_dtoa_r+0x1da>
20007904:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20007908:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
2000790c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000790e:	3d07      	subs	r5, #7
20007910:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20007914:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20007918:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
2000791c:	2300      	movs	r3, #0
2000791e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20007922:	9319      	str	r3, [sp, #100]	; 0x64
20007924:	f240 0300 	movw	r3, #0
20007928:	2200      	movs	r2, #0
2000792a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
2000792e:	f002 fd65 	bl	2000a3fc <__aeabi_dsub>
20007932:	a34f      	add	r3, pc, #316	; (adr r3, 20007a70 <_dtoa_r+0x248>)
20007934:	e9d3 2300 	ldrd	r2, r3, [r3]
20007938:	f002 ff14 	bl	2000a764 <__aeabi_dmul>
2000793c:	a34e      	add	r3, pc, #312	; (adr r3, 20007a78 <_dtoa_r+0x250>)
2000793e:	e9d3 2300 	ldrd	r2, r3, [r3]
20007942:	f002 fd5d 	bl	2000a400 <__adddf3>
20007946:	e9cd 0108 	strd	r0, r1, [sp, #32]
2000794a:	4628      	mov	r0, r5
2000794c:	f002 fea4 	bl	2000a698 <__aeabi_i2d>
20007950:	a34b      	add	r3, pc, #300	; (adr r3, 20007a80 <_dtoa_r+0x258>)
20007952:	e9d3 2300 	ldrd	r2, r3, [r3]
20007956:	f002 ff05 	bl	2000a764 <__aeabi_dmul>
2000795a:	4602      	mov	r2, r0
2000795c:	460b      	mov	r3, r1
2000795e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20007962:	f002 fd4d 	bl	2000a400 <__adddf3>
20007966:	e9cd 0108 	strd	r0, r1, [sp, #32]
2000796a:	f003 f995 	bl	2000ac98 <__aeabi_d2iz>
2000796e:	2200      	movs	r2, #0
20007970:	2300      	movs	r3, #0
20007972:	4606      	mov	r6, r0
20007974:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20007978:	f003 f966 	bl	2000ac48 <__aeabi_dcmplt>
2000797c:	b140      	cbz	r0, 20007990 <_dtoa_r+0x168>
2000797e:	4630      	mov	r0, r6
20007980:	f002 fe8a 	bl	2000a698 <__aeabi_i2d>
20007984:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20007988:	f003 f954 	bl	2000ac34 <__aeabi_dcmpeq>
2000798c:	b900      	cbnz	r0, 20007990 <_dtoa_r+0x168>
2000798e:	3e01      	subs	r6, #1
20007990:	2e16      	cmp	r6, #22
20007992:	d95b      	bls.n	20007a4c <_dtoa_r+0x224>
20007994:	2301      	movs	r3, #1
20007996:	9318      	str	r3, [sp, #96]	; 0x60
20007998:	3f01      	subs	r7, #1
2000799a:	ebb7 0a05 	subs.w	sl, r7, r5
2000799e:	bf42      	ittt	mi
200079a0:	f1ca 0a00 	rsbmi	sl, sl, #0
200079a4:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
200079a8:	f04f 0a00 	movmi.w	sl, #0
200079ac:	d401      	bmi.n	200079b2 <_dtoa_r+0x18a>
200079ae:	2200      	movs	r2, #0
200079b0:	920f      	str	r2, [sp, #60]	; 0x3c
200079b2:	2e00      	cmp	r6, #0
200079b4:	f2c0 8371 	blt.w	2000809a <_dtoa_r+0x872>
200079b8:	44b2      	add	sl, r6
200079ba:	2300      	movs	r3, #0
200079bc:	9617      	str	r6, [sp, #92]	; 0x5c
200079be:	9315      	str	r3, [sp, #84]	; 0x54
200079c0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
200079c2:	2b09      	cmp	r3, #9
200079c4:	d862      	bhi.n	20007a8c <_dtoa_r+0x264>
200079c6:	2b05      	cmp	r3, #5
200079c8:	f340 8677 	ble.w	200086ba <_dtoa_r+0xe92>
200079cc:	982a      	ldr	r0, [sp, #168]	; 0xa8
200079ce:	2700      	movs	r7, #0
200079d0:	3804      	subs	r0, #4
200079d2:	902a      	str	r0, [sp, #168]	; 0xa8
200079d4:	992a      	ldr	r1, [sp, #168]	; 0xa8
200079d6:	1e8b      	subs	r3, r1, #2
200079d8:	2b03      	cmp	r3, #3
200079da:	f200 83dd 	bhi.w	20008198 <_dtoa_r+0x970>
200079de:	e8df f013 	tbh	[pc, r3, lsl #1]
200079e2:	03a5      	.short	0x03a5
200079e4:	03d503d8 	.word	0x03d503d8
200079e8:	03c4      	.short	0x03c4
200079ea:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
200079ee:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
200079f2:	2e00      	cmp	r6, #0
200079f4:	f47f af64 	bne.w	200078c0 <_dtoa_r+0x98>
200079f8:	f64b 70f8 	movw	r0, #49144	; 0xbff8
200079fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007a00:	e762      	b.n	200078c8 <_dtoa_r+0xa0>
20007a02:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20007a04:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20007a06:	18fb      	adds	r3, r7, r3
20007a08:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20007a0c:	1c9d      	adds	r5, r3, #2
20007a0e:	2d20      	cmp	r5, #32
20007a10:	bfdc      	itt	le
20007a12:	f1c5 0020 	rsble	r0, r5, #32
20007a16:	fa08 f000 	lslle.w	r0, r8, r0
20007a1a:	dd08      	ble.n	20007a2e <_dtoa_r+0x206>
20007a1c:	3b1e      	subs	r3, #30
20007a1e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20007a22:	fa16 f202 	lsls.w	r2, r6, r2
20007a26:	fa28 f303 	lsr.w	r3, r8, r3
20007a2a:	ea42 0003 	orr.w	r0, r2, r3
20007a2e:	f002 fe23 	bl	2000a678 <__aeabi_ui2d>
20007a32:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20007a36:	2201      	movs	r2, #1
20007a38:	3d03      	subs	r5, #3
20007a3a:	9219      	str	r2, [sp, #100]	; 0x64
20007a3c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20007a40:	e770      	b.n	20007924 <_dtoa_r+0xfc>
20007a42:	f64b 70f4 	movw	r0, #49140	; 0xbff4
20007a46:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007a4a:	e72e      	b.n	200078aa <_dtoa_r+0x82>
20007a4c:	f24c 0348 	movw	r3, #49224	; 0xc048
20007a50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20007a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007a58:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20007a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
20007a60:	f003 f8f2 	bl	2000ac48 <__aeabi_dcmplt>
20007a64:	2800      	cmp	r0, #0
20007a66:	f040 8320 	bne.w	200080aa <_dtoa_r+0x882>
20007a6a:	9018      	str	r0, [sp, #96]	; 0x60
20007a6c:	e794      	b.n	20007998 <_dtoa_r+0x170>
20007a6e:	bf00      	nop
20007a70:	636f4361 	.word	0x636f4361
20007a74:	3fd287a7 	.word	0x3fd287a7
20007a78:	8b60c8b3 	.word	0x8b60c8b3
20007a7c:	3fc68a28 	.word	0x3fc68a28
20007a80:	509f79fb 	.word	0x509f79fb
20007a84:	3fd34413 	.word	0x3fd34413
20007a88:	2000bff5 	.word	0x2000bff5
20007a8c:	2300      	moval	r3, #0
20007a8e:	f04f 30ff 	mov<und>.w	r0, #4294967295
20007a92:	461f      	moval	r7, r3
20007a94:	2101      	movs	r1, #1
20007a96:	932a      	str	r3, [sp, #168]	; 0xa8
20007a98:	9011      	str	r0, [sp, #68]	; 0x44
20007a9a:	9116      	str	r1, [sp, #88]	; 0x58
20007a9c:	9008      	str	r0, [sp, #32]
20007a9e:	932b      	str	r3, [sp, #172]	; 0xac
20007aa0:	6a65      	ldr	r5, [r4, #36]	; 0x24
20007aa2:	2300      	movs	r3, #0
20007aa4:	606b      	str	r3, [r5, #4]
20007aa6:	4620      	mov	r0, r4
20007aa8:	6869      	ldr	r1, [r5, #4]
20007aaa:	f001 fc9b 	bl	200093e4 <_Balloc>
20007aae:	6a63      	ldr	r3, [r4, #36]	; 0x24
20007ab0:	6028      	str	r0, [r5, #0]
20007ab2:	681b      	ldr	r3, [r3, #0]
20007ab4:	9310      	str	r3, [sp, #64]	; 0x40
20007ab6:	2f00      	cmp	r7, #0
20007ab8:	f000 815b 	beq.w	20007d72 <_dtoa_r+0x54a>
20007abc:	2e00      	cmp	r6, #0
20007abe:	f340 842a 	ble.w	20008316 <_dtoa_r+0xaee>
20007ac2:	f24c 0348 	movw	r3, #49224	; 0xc048
20007ac6:	f006 020f 	and.w	r2, r6, #15
20007aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007ace:	1135      	asrs	r5, r6, #4
20007ad0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20007ad4:	f015 0f10 	tst.w	r5, #16
20007ad8:	e9d3 0100 	ldrd	r0, r1, [r3]
20007adc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007ae0:	f000 82e7 	beq.w	200080b2 <_dtoa_r+0x88a>
20007ae4:	f24c 1320 	movw	r3, #49440	; 0xc120
20007ae8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20007aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007af0:	f005 050f 	and.w	r5, r5, #15
20007af4:	f04f 0803 	mov.w	r8, #3
20007af8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20007afc:	f002 ff5c 	bl	2000a9b8 <__aeabi_ddiv>
20007b00:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20007b04:	b1bd      	cbz	r5, 20007b36 <_dtoa_r+0x30e>
20007b06:	f24c 1720 	movw	r7, #49440	; 0xc120
20007b0a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20007b0e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20007b12:	f015 0f01 	tst.w	r5, #1
20007b16:	4610      	mov	r0, r2
20007b18:	4619      	mov	r1, r3
20007b1a:	d007      	beq.n	20007b2c <_dtoa_r+0x304>
20007b1c:	e9d7 2300 	ldrd	r2, r3, [r7]
20007b20:	f108 0801 	add.w	r8, r8, #1
20007b24:	f002 fe1e 	bl	2000a764 <__aeabi_dmul>
20007b28:	4602      	mov	r2, r0
20007b2a:	460b      	mov	r3, r1
20007b2c:	3708      	adds	r7, #8
20007b2e:	106d      	asrs	r5, r5, #1
20007b30:	d1ef      	bne.n	20007b12 <_dtoa_r+0x2ea>
20007b32:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20007b36:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20007b3a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20007b3e:	f002 ff3b 	bl	2000a9b8 <__aeabi_ddiv>
20007b42:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007b46:	9918      	ldr	r1, [sp, #96]	; 0x60
20007b48:	2900      	cmp	r1, #0
20007b4a:	f000 80de 	beq.w	20007d0a <_dtoa_r+0x4e2>
20007b4e:	f240 0300 	movw	r3, #0
20007b52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007b56:	2200      	movs	r2, #0
20007b58:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20007b5c:	f04f 0500 	mov.w	r5, #0
20007b60:	f003 f872 	bl	2000ac48 <__aeabi_dcmplt>
20007b64:	b108      	cbz	r0, 20007b6a <_dtoa_r+0x342>
20007b66:	f04f 0501 	mov.w	r5, #1
20007b6a:	9a08      	ldr	r2, [sp, #32]
20007b6c:	2a00      	cmp	r2, #0
20007b6e:	bfd4      	ite	le
20007b70:	2500      	movle	r5, #0
20007b72:	f005 0501 	andgt.w	r5, r5, #1
20007b76:	2d00      	cmp	r5, #0
20007b78:	f000 80c7 	beq.w	20007d0a <_dtoa_r+0x4e2>
20007b7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
20007b7e:	2b00      	cmp	r3, #0
20007b80:	f340 80f5 	ble.w	20007d6e <_dtoa_r+0x546>
20007b84:	f240 0300 	movw	r3, #0
20007b88:	2200      	movs	r2, #0
20007b8a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007b8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007b92:	f002 fde7 	bl	2000a764 <__aeabi_dmul>
20007b96:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007b9a:	f108 0001 	add.w	r0, r8, #1
20007b9e:	1e71      	subs	r1, r6, #1
20007ba0:	9112      	str	r1, [sp, #72]	; 0x48
20007ba2:	f002 fd79 	bl	2000a698 <__aeabi_i2d>
20007ba6:	4602      	mov	r2, r0
20007ba8:	460b      	mov	r3, r1
20007baa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007bae:	f002 fdd9 	bl	2000a764 <__aeabi_dmul>
20007bb2:	f240 0300 	movw	r3, #0
20007bb6:	2200      	movs	r2, #0
20007bb8:	f2c4 031c 	movt	r3, #16412	; 0x401c
20007bbc:	f002 fc20 	bl	2000a400 <__adddf3>
20007bc0:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20007bc4:	4680      	mov	r8, r0
20007bc6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20007bca:	9b16      	ldr	r3, [sp, #88]	; 0x58
20007bcc:	2b00      	cmp	r3, #0
20007bce:	f000 83ad 	beq.w	2000832c <_dtoa_r+0xb04>
20007bd2:	f24c 0348 	movw	r3, #49224	; 0xc048
20007bd6:	f240 0100 	movw	r1, #0
20007bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007bde:	2000      	movs	r0, #0
20007be0:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20007be4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20007be8:	f8cd c00c 	str.w	ip, [sp, #12]
20007bec:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20007bf0:	f002 fee2 	bl	2000a9b8 <__aeabi_ddiv>
20007bf4:	4642      	mov	r2, r8
20007bf6:	464b      	mov	r3, r9
20007bf8:	9d10      	ldr	r5, [sp, #64]	; 0x40
20007bfa:	f002 fbff 	bl	2000a3fc <__aeabi_dsub>
20007bfe:	4680      	mov	r8, r0
20007c00:	4689      	mov	r9, r1
20007c02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007c06:	f003 f847 	bl	2000ac98 <__aeabi_d2iz>
20007c0a:	4607      	mov	r7, r0
20007c0c:	f002 fd44 	bl	2000a698 <__aeabi_i2d>
20007c10:	4602      	mov	r2, r0
20007c12:	460b      	mov	r3, r1
20007c14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007c18:	f002 fbf0 	bl	2000a3fc <__aeabi_dsub>
20007c1c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20007c20:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007c24:	4640      	mov	r0, r8
20007c26:	f805 3b01 	strb.w	r3, [r5], #1
20007c2a:	4649      	mov	r1, r9
20007c2c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20007c30:	f003 f828 	bl	2000ac84 <__aeabi_dcmpgt>
20007c34:	2800      	cmp	r0, #0
20007c36:	f040 8213 	bne.w	20008060 <_dtoa_r+0x838>
20007c3a:	f240 0100 	movw	r1, #0
20007c3e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20007c42:	2000      	movs	r0, #0
20007c44:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20007c48:	f002 fbd8 	bl	2000a3fc <__aeabi_dsub>
20007c4c:	4602      	mov	r2, r0
20007c4e:	460b      	mov	r3, r1
20007c50:	4640      	mov	r0, r8
20007c52:	4649      	mov	r1, r9
20007c54:	f003 f816 	bl	2000ac84 <__aeabi_dcmpgt>
20007c58:	f8dd c00c 	ldr.w	ip, [sp, #12]
20007c5c:	2800      	cmp	r0, #0
20007c5e:	f040 83e7 	bne.w	20008430 <_dtoa_r+0xc08>
20007c62:	f1bc 0f01 	cmp.w	ip, #1
20007c66:	f340 8082 	ble.w	20007d6e <_dtoa_r+0x546>
20007c6a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20007c6e:	2701      	movs	r7, #1
20007c70:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20007c74:	961d      	str	r6, [sp, #116]	; 0x74
20007c76:	4666      	mov	r6, ip
20007c78:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20007c7c:	940c      	str	r4, [sp, #48]	; 0x30
20007c7e:	e010      	b.n	20007ca2 <_dtoa_r+0x47a>
20007c80:	f240 0100 	movw	r1, #0
20007c84:	2000      	movs	r0, #0
20007c86:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20007c8a:	f002 fbb7 	bl	2000a3fc <__aeabi_dsub>
20007c8e:	4642      	mov	r2, r8
20007c90:	464b      	mov	r3, r9
20007c92:	f002 ffd9 	bl	2000ac48 <__aeabi_dcmplt>
20007c96:	2800      	cmp	r0, #0
20007c98:	f040 83c7 	bne.w	2000842a <_dtoa_r+0xc02>
20007c9c:	42b7      	cmp	r7, r6
20007c9e:	f280 848b 	bge.w	200085b8 <_dtoa_r+0xd90>
20007ca2:	f240 0300 	movw	r3, #0
20007ca6:	4640      	mov	r0, r8
20007ca8:	4649      	mov	r1, r9
20007caa:	2200      	movs	r2, #0
20007cac:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007cb0:	3501      	adds	r5, #1
20007cb2:	f002 fd57 	bl	2000a764 <__aeabi_dmul>
20007cb6:	f240 0300 	movw	r3, #0
20007cba:	2200      	movs	r2, #0
20007cbc:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007cc0:	4680      	mov	r8, r0
20007cc2:	4689      	mov	r9, r1
20007cc4:	4650      	mov	r0, sl
20007cc6:	4659      	mov	r1, fp
20007cc8:	f002 fd4c 	bl	2000a764 <__aeabi_dmul>
20007ccc:	468b      	mov	fp, r1
20007cce:	4682      	mov	sl, r0
20007cd0:	f002 ffe2 	bl	2000ac98 <__aeabi_d2iz>
20007cd4:	4604      	mov	r4, r0
20007cd6:	f002 fcdf 	bl	2000a698 <__aeabi_i2d>
20007cda:	3430      	adds	r4, #48	; 0x30
20007cdc:	4602      	mov	r2, r0
20007cde:	460b      	mov	r3, r1
20007ce0:	4650      	mov	r0, sl
20007ce2:	4659      	mov	r1, fp
20007ce4:	f002 fb8a 	bl	2000a3fc <__aeabi_dsub>
20007ce8:	9a10      	ldr	r2, [sp, #64]	; 0x40
20007cea:	464b      	mov	r3, r9
20007cec:	55d4      	strb	r4, [r2, r7]
20007cee:	4642      	mov	r2, r8
20007cf0:	3701      	adds	r7, #1
20007cf2:	4682      	mov	sl, r0
20007cf4:	468b      	mov	fp, r1
20007cf6:	f002 ffa7 	bl	2000ac48 <__aeabi_dcmplt>
20007cfa:	4652      	mov	r2, sl
20007cfc:	465b      	mov	r3, fp
20007cfe:	2800      	cmp	r0, #0
20007d00:	d0be      	beq.n	20007c80 <_dtoa_r+0x458>
20007d02:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20007d06:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20007d08:	e1aa      	b.n	20008060 <_dtoa_r+0x838>
20007d0a:	4640      	mov	r0, r8
20007d0c:	f002 fcc4 	bl	2000a698 <__aeabi_i2d>
20007d10:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20007d14:	f002 fd26 	bl	2000a764 <__aeabi_dmul>
20007d18:	f240 0300 	movw	r3, #0
20007d1c:	2200      	movs	r2, #0
20007d1e:	f2c4 031c 	movt	r3, #16412	; 0x401c
20007d22:	f002 fb6d 	bl	2000a400 <__adddf3>
20007d26:	9a08      	ldr	r2, [sp, #32]
20007d28:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20007d2c:	4680      	mov	r8, r0
20007d2e:	46a9      	mov	r9, r5
20007d30:	2a00      	cmp	r2, #0
20007d32:	f040 82ec 	bne.w	2000830e <_dtoa_r+0xae6>
20007d36:	f240 0300 	movw	r3, #0
20007d3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007d3e:	2200      	movs	r2, #0
20007d40:	f2c4 0314 	movt	r3, #16404	; 0x4014
20007d44:	f002 fb5a 	bl	2000a3fc <__aeabi_dsub>
20007d48:	4642      	mov	r2, r8
20007d4a:	462b      	mov	r3, r5
20007d4c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007d50:	f002 ff98 	bl	2000ac84 <__aeabi_dcmpgt>
20007d54:	2800      	cmp	r0, #0
20007d56:	f040 824a 	bne.w	200081ee <_dtoa_r+0x9c6>
20007d5a:	4642      	mov	r2, r8
20007d5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007d60:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20007d64:	f002 ff70 	bl	2000ac48 <__aeabi_dcmplt>
20007d68:	2800      	cmp	r0, #0
20007d6a:	f040 81d5 	bne.w	20008118 <_dtoa_r+0x8f0>
20007d6e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20007d72:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20007d74:	ea6f 0703 	mvn.w	r7, r3
20007d78:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20007d7c:	2e0e      	cmp	r6, #14
20007d7e:	bfcc      	ite	gt
20007d80:	2700      	movgt	r7, #0
20007d82:	f007 0701 	andle.w	r7, r7, #1
20007d86:	2f00      	cmp	r7, #0
20007d88:	f000 80b7 	beq.w	20007efa <_dtoa_r+0x6d2>
20007d8c:	982b      	ldr	r0, [sp, #172]	; 0xac
20007d8e:	f24c 0348 	movw	r3, #49224	; 0xc048
20007d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007d96:	9908      	ldr	r1, [sp, #32]
20007d98:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20007d9c:	0fc2      	lsrs	r2, r0, #31
20007d9e:	2900      	cmp	r1, #0
20007da0:	bfcc      	ite	gt
20007da2:	2200      	movgt	r2, #0
20007da4:	f002 0201 	andle.w	r2, r2, #1
20007da8:	e9d3 0100 	ldrd	r0, r1, [r3]
20007dac:	e9cd 0104 	strd	r0, r1, [sp, #16]
20007db0:	2a00      	cmp	r2, #0
20007db2:	f040 81a0 	bne.w	200080f6 <_dtoa_r+0x8ce>
20007db6:	4602      	mov	r2, r0
20007db8:	460b      	mov	r3, r1
20007dba:	4640      	mov	r0, r8
20007dbc:	4649      	mov	r1, r9
20007dbe:	f002 fdfb 	bl	2000a9b8 <__aeabi_ddiv>
20007dc2:	9d10      	ldr	r5, [sp, #64]	; 0x40
20007dc4:	f002 ff68 	bl	2000ac98 <__aeabi_d2iz>
20007dc8:	4682      	mov	sl, r0
20007dca:	f002 fc65 	bl	2000a698 <__aeabi_i2d>
20007dce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20007dd2:	f002 fcc7 	bl	2000a764 <__aeabi_dmul>
20007dd6:	4602      	mov	r2, r0
20007dd8:	460b      	mov	r3, r1
20007dda:	4640      	mov	r0, r8
20007ddc:	4649      	mov	r1, r9
20007dde:	f002 fb0d 	bl	2000a3fc <__aeabi_dsub>
20007de2:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20007de6:	f805 3b01 	strb.w	r3, [r5], #1
20007dea:	9a08      	ldr	r2, [sp, #32]
20007dec:	2a01      	cmp	r2, #1
20007dee:	4680      	mov	r8, r0
20007df0:	4689      	mov	r9, r1
20007df2:	d052      	beq.n	20007e9a <_dtoa_r+0x672>
20007df4:	f240 0300 	movw	r3, #0
20007df8:	2200      	movs	r2, #0
20007dfa:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007dfe:	f002 fcb1 	bl	2000a764 <__aeabi_dmul>
20007e02:	2200      	movs	r2, #0
20007e04:	2300      	movs	r3, #0
20007e06:	e9cd 0106 	strd	r0, r1, [sp, #24]
20007e0a:	f002 ff13 	bl	2000ac34 <__aeabi_dcmpeq>
20007e0e:	2800      	cmp	r0, #0
20007e10:	f040 81eb 	bne.w	200081ea <_dtoa_r+0x9c2>
20007e14:	9810      	ldr	r0, [sp, #64]	; 0x40
20007e16:	f04f 0801 	mov.w	r8, #1
20007e1a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20007e1e:	46a3      	mov	fp, r4
20007e20:	1c87      	adds	r7, r0, #2
20007e22:	960f      	str	r6, [sp, #60]	; 0x3c
20007e24:	f8dd 9020 	ldr.w	r9, [sp, #32]
20007e28:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20007e2c:	e00a      	b.n	20007e44 <_dtoa_r+0x61c>
20007e2e:	f002 fc99 	bl	2000a764 <__aeabi_dmul>
20007e32:	2200      	movs	r2, #0
20007e34:	2300      	movs	r3, #0
20007e36:	4604      	mov	r4, r0
20007e38:	460d      	mov	r5, r1
20007e3a:	f002 fefb 	bl	2000ac34 <__aeabi_dcmpeq>
20007e3e:	2800      	cmp	r0, #0
20007e40:	f040 81ce 	bne.w	200081e0 <_dtoa_r+0x9b8>
20007e44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20007e48:	4620      	mov	r0, r4
20007e4a:	4629      	mov	r1, r5
20007e4c:	f108 0801 	add.w	r8, r8, #1
20007e50:	f002 fdb2 	bl	2000a9b8 <__aeabi_ddiv>
20007e54:	463e      	mov	r6, r7
20007e56:	f002 ff1f 	bl	2000ac98 <__aeabi_d2iz>
20007e5a:	4682      	mov	sl, r0
20007e5c:	f002 fc1c 	bl	2000a698 <__aeabi_i2d>
20007e60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20007e64:	f002 fc7e 	bl	2000a764 <__aeabi_dmul>
20007e68:	4602      	mov	r2, r0
20007e6a:	460b      	mov	r3, r1
20007e6c:	4620      	mov	r0, r4
20007e6e:	4629      	mov	r1, r5
20007e70:	f002 fac4 	bl	2000a3fc <__aeabi_dsub>
20007e74:	2200      	movs	r2, #0
20007e76:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20007e7a:	f807 cc01 	strb.w	ip, [r7, #-1]
20007e7e:	3701      	adds	r7, #1
20007e80:	45c1      	cmp	r9, r8
20007e82:	f240 0300 	movw	r3, #0
20007e86:	f2c4 0324 	movt	r3, #16420	; 0x4024
20007e8a:	d1d0      	bne.n	20007e2e <_dtoa_r+0x606>
20007e8c:	4635      	mov	r5, r6
20007e8e:	465c      	mov	r4, fp
20007e90:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20007e92:	4680      	mov	r8, r0
20007e94:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20007e98:	4689      	mov	r9, r1
20007e9a:	4642      	mov	r2, r8
20007e9c:	464b      	mov	r3, r9
20007e9e:	4640      	mov	r0, r8
20007ea0:	4649      	mov	r1, r9
20007ea2:	f002 faad 	bl	2000a400 <__adddf3>
20007ea6:	4680      	mov	r8, r0
20007ea8:	4689      	mov	r9, r1
20007eaa:	4642      	mov	r2, r8
20007eac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20007eb0:	464b      	mov	r3, r9
20007eb2:	f002 fec9 	bl	2000ac48 <__aeabi_dcmplt>
20007eb6:	b960      	cbnz	r0, 20007ed2 <_dtoa_r+0x6aa>
20007eb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20007ebc:	4642      	mov	r2, r8
20007ebe:	464b      	mov	r3, r9
20007ec0:	f002 feb8 	bl	2000ac34 <__aeabi_dcmpeq>
20007ec4:	2800      	cmp	r0, #0
20007ec6:	f000 8190 	beq.w	200081ea <_dtoa_r+0x9c2>
20007eca:	f01a 0f01 	tst.w	sl, #1
20007ece:	f000 818c 	beq.w	200081ea <_dtoa_r+0x9c2>
20007ed2:	9910      	ldr	r1, [sp, #64]	; 0x40
20007ed4:	e000      	b.n	20007ed8 <_dtoa_r+0x6b0>
20007ed6:	461d      	mov	r5, r3
20007ed8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20007edc:	1e6b      	subs	r3, r5, #1
20007ede:	2a39      	cmp	r2, #57	; 0x39
20007ee0:	f040 8367 	bne.w	200085b2 <_dtoa_r+0xd8a>
20007ee4:	428b      	cmp	r3, r1
20007ee6:	d1f6      	bne.n	20007ed6 <_dtoa_r+0x6ae>
20007ee8:	9910      	ldr	r1, [sp, #64]	; 0x40
20007eea:	2330      	movs	r3, #48	; 0x30
20007eec:	3601      	adds	r6, #1
20007eee:	2231      	movs	r2, #49	; 0x31
20007ef0:	700b      	strb	r3, [r1, #0]
20007ef2:	9b10      	ldr	r3, [sp, #64]	; 0x40
20007ef4:	701a      	strb	r2, [r3, #0]
20007ef6:	9612      	str	r6, [sp, #72]	; 0x48
20007ef8:	e0b2      	b.n	20008060 <_dtoa_r+0x838>
20007efa:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007efc:	2a00      	cmp	r2, #0
20007efe:	f040 80df 	bne.w	200080c0 <_dtoa_r+0x898>
20007f02:	9f15      	ldr	r7, [sp, #84]	; 0x54
20007f04:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007f06:	920c      	str	r2, [sp, #48]	; 0x30
20007f08:	2d00      	cmp	r5, #0
20007f0a:	bfd4      	ite	le
20007f0c:	2300      	movle	r3, #0
20007f0e:	2301      	movgt	r3, #1
20007f10:	f1ba 0f00 	cmp.w	sl, #0
20007f14:	bfd4      	ite	le
20007f16:	2300      	movle	r3, #0
20007f18:	f003 0301 	andgt.w	r3, r3, #1
20007f1c:	b14b      	cbz	r3, 20007f32 <_dtoa_r+0x70a>
20007f1e:	45aa      	cmp	sl, r5
20007f20:	bfb4      	ite	lt
20007f22:	4653      	movlt	r3, sl
20007f24:	462b      	movge	r3, r5
20007f26:	980f      	ldr	r0, [sp, #60]	; 0x3c
20007f28:	ebc3 0a0a 	rsb	sl, r3, sl
20007f2c:	1aed      	subs	r5, r5, r3
20007f2e:	1ac0      	subs	r0, r0, r3
20007f30:	900f      	str	r0, [sp, #60]	; 0x3c
20007f32:	9915      	ldr	r1, [sp, #84]	; 0x54
20007f34:	2900      	cmp	r1, #0
20007f36:	dd1c      	ble.n	20007f72 <_dtoa_r+0x74a>
20007f38:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007f3a:	2a00      	cmp	r2, #0
20007f3c:	f000 82e9 	beq.w	20008512 <_dtoa_r+0xcea>
20007f40:	2f00      	cmp	r7, #0
20007f42:	dd12      	ble.n	20007f6a <_dtoa_r+0x742>
20007f44:	990c      	ldr	r1, [sp, #48]	; 0x30
20007f46:	463a      	mov	r2, r7
20007f48:	4620      	mov	r0, r4
20007f4a:	f001 fcab 	bl	200098a4 <__pow5mult>
20007f4e:	465a      	mov	r2, fp
20007f50:	900c      	str	r0, [sp, #48]	; 0x30
20007f52:	4620      	mov	r0, r4
20007f54:	990c      	ldr	r1, [sp, #48]	; 0x30
20007f56:	f001 fbbd 	bl	200096d4 <__multiply>
20007f5a:	4659      	mov	r1, fp
20007f5c:	4603      	mov	r3, r0
20007f5e:	4620      	mov	r0, r4
20007f60:	9303      	str	r3, [sp, #12]
20007f62:	f001 fa23 	bl	200093ac <_Bfree>
20007f66:	9b03      	ldr	r3, [sp, #12]
20007f68:	469b      	mov	fp, r3
20007f6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
20007f6c:	1bda      	subs	r2, r3, r7
20007f6e:	f040 8311 	bne.w	20008594 <_dtoa_r+0xd6c>
20007f72:	2101      	movs	r1, #1
20007f74:	4620      	mov	r0, r4
20007f76:	f001 fc47 	bl	20009808 <__i2b>
20007f7a:	9006      	str	r0, [sp, #24]
20007f7c:	9817      	ldr	r0, [sp, #92]	; 0x5c
20007f7e:	2800      	cmp	r0, #0
20007f80:	dd05      	ble.n	20007f8e <_dtoa_r+0x766>
20007f82:	9906      	ldr	r1, [sp, #24]
20007f84:	4620      	mov	r0, r4
20007f86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20007f88:	f001 fc8c 	bl	200098a4 <__pow5mult>
20007f8c:	9006      	str	r0, [sp, #24]
20007f8e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20007f90:	2901      	cmp	r1, #1
20007f92:	f340 810a 	ble.w	200081aa <_dtoa_r+0x982>
20007f96:	2700      	movs	r7, #0
20007f98:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20007f9a:	2b00      	cmp	r3, #0
20007f9c:	f040 8261 	bne.w	20008462 <_dtoa_r+0xc3a>
20007fa0:	2301      	movs	r3, #1
20007fa2:	4453      	add	r3, sl
20007fa4:	f013 031f 	ands.w	r3, r3, #31
20007fa8:	f040 812a 	bne.w	20008200 <_dtoa_r+0x9d8>
20007fac:	231c      	movs	r3, #28
20007fae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20007fb0:	449a      	add	sl, r3
20007fb2:	18ed      	adds	r5, r5, r3
20007fb4:	18d2      	adds	r2, r2, r3
20007fb6:	920f      	str	r2, [sp, #60]	; 0x3c
20007fb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20007fba:	2b00      	cmp	r3, #0
20007fbc:	dd05      	ble.n	20007fca <_dtoa_r+0x7a2>
20007fbe:	4659      	mov	r1, fp
20007fc0:	461a      	mov	r2, r3
20007fc2:	4620      	mov	r0, r4
20007fc4:	f001 fb28 	bl	20009618 <__lshift>
20007fc8:	4683      	mov	fp, r0
20007fca:	f1ba 0f00 	cmp.w	sl, #0
20007fce:	dd05      	ble.n	20007fdc <_dtoa_r+0x7b4>
20007fd0:	9906      	ldr	r1, [sp, #24]
20007fd2:	4652      	mov	r2, sl
20007fd4:	4620      	mov	r0, r4
20007fd6:	f001 fb1f 	bl	20009618 <__lshift>
20007fda:	9006      	str	r0, [sp, #24]
20007fdc:	9818      	ldr	r0, [sp, #96]	; 0x60
20007fde:	2800      	cmp	r0, #0
20007fe0:	f040 8229 	bne.w	20008436 <_dtoa_r+0xc0e>
20007fe4:	982a      	ldr	r0, [sp, #168]	; 0xa8
20007fe6:	9908      	ldr	r1, [sp, #32]
20007fe8:	2802      	cmp	r0, #2
20007fea:	bfd4      	ite	le
20007fec:	2300      	movle	r3, #0
20007fee:	2301      	movgt	r3, #1
20007ff0:	2900      	cmp	r1, #0
20007ff2:	bfcc      	ite	gt
20007ff4:	2300      	movgt	r3, #0
20007ff6:	f003 0301 	andle.w	r3, r3, #1
20007ffa:	2b00      	cmp	r3, #0
20007ffc:	f000 810c 	beq.w	20008218 <_dtoa_r+0x9f0>
20008000:	2900      	cmp	r1, #0
20008002:	f040 808c 	bne.w	2000811e <_dtoa_r+0x8f6>
20008006:	2205      	movs	r2, #5
20008008:	9906      	ldr	r1, [sp, #24]
2000800a:	9b08      	ldr	r3, [sp, #32]
2000800c:	4620      	mov	r0, r4
2000800e:	f001 fc05 	bl	2000981c <__multadd>
20008012:	9006      	str	r0, [sp, #24]
20008014:	4658      	mov	r0, fp
20008016:	9906      	ldr	r1, [sp, #24]
20008018:	f001 f88e 	bl	20009138 <__mcmp>
2000801c:	2800      	cmp	r0, #0
2000801e:	dd7e      	ble.n	2000811e <_dtoa_r+0x8f6>
20008020:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008022:	3601      	adds	r6, #1
20008024:	2700      	movs	r7, #0
20008026:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000802a:	2331      	movs	r3, #49	; 0x31
2000802c:	f805 3b01 	strb.w	r3, [r5], #1
20008030:	9906      	ldr	r1, [sp, #24]
20008032:	4620      	mov	r0, r4
20008034:	f001 f9ba 	bl	200093ac <_Bfree>
20008038:	f1ba 0f00 	cmp.w	sl, #0
2000803c:	f000 80d5 	beq.w	200081ea <_dtoa_r+0x9c2>
20008040:	1e3b      	subs	r3, r7, #0
20008042:	bf18      	it	ne
20008044:	2301      	movne	r3, #1
20008046:	4557      	cmp	r7, sl
20008048:	bf0c      	ite	eq
2000804a:	2300      	moveq	r3, #0
2000804c:	f003 0301 	andne.w	r3, r3, #1
20008050:	2b00      	cmp	r3, #0
20008052:	f040 80d0 	bne.w	200081f6 <_dtoa_r+0x9ce>
20008056:	4651      	mov	r1, sl
20008058:	4620      	mov	r0, r4
2000805a:	f001 f9a7 	bl	200093ac <_Bfree>
2000805e:	9612      	str	r6, [sp, #72]	; 0x48
20008060:	4620      	mov	r0, r4
20008062:	4659      	mov	r1, fp
20008064:	f001 f9a2 	bl	200093ac <_Bfree>
20008068:	9a12      	ldr	r2, [sp, #72]	; 0x48
2000806a:	1c53      	adds	r3, r2, #1
2000806c:	2200      	movs	r2, #0
2000806e:	702a      	strb	r2, [r5, #0]
20008070:	982c      	ldr	r0, [sp, #176]	; 0xb0
20008072:	992e      	ldr	r1, [sp, #184]	; 0xb8
20008074:	6003      	str	r3, [r0, #0]
20008076:	2900      	cmp	r1, #0
20008078:	f000 81d4 	beq.w	20008424 <_dtoa_r+0xbfc>
2000807c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
2000807e:	9810      	ldr	r0, [sp, #64]	; 0x40
20008080:	6015      	str	r5, [r2, #0]
20008082:	e412      	b.n	200078aa <_dtoa_r+0x82>
20008084:	2010      	movs	r0, #16
20008086:	f000 fc91 	bl	200089ac <malloc>
2000808a:	60c6      	str	r6, [r0, #12]
2000808c:	6046      	str	r6, [r0, #4]
2000808e:	6086      	str	r6, [r0, #8]
20008090:	6006      	str	r6, [r0, #0]
20008092:	4606      	mov	r6, r0
20008094:	6260      	str	r0, [r4, #36]	; 0x24
20008096:	f7ff bbd2 	b.w	2000783e <_dtoa_r+0x16>
2000809a:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000809c:	4271      	negs	r1, r6
2000809e:	2200      	movs	r2, #0
200080a0:	9115      	str	r1, [sp, #84]	; 0x54
200080a2:	1b80      	subs	r0, r0, r6
200080a4:	9217      	str	r2, [sp, #92]	; 0x5c
200080a6:	900f      	str	r0, [sp, #60]	; 0x3c
200080a8:	e48a      	b.n	200079c0 <_dtoa_r+0x198>
200080aa:	2100      	movs	r1, #0
200080ac:	3e01      	subs	r6, #1
200080ae:	9118      	str	r1, [sp, #96]	; 0x60
200080b0:	e472      	b.n	20007998 <_dtoa_r+0x170>
200080b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200080b6:	f04f 0802 	mov.w	r8, #2
200080ba:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
200080be:	e521      	b.n	20007b04 <_dtoa_r+0x2dc>
200080c0:	982a      	ldr	r0, [sp, #168]	; 0xa8
200080c2:	2801      	cmp	r0, #1
200080c4:	f340 826c 	ble.w	200085a0 <_dtoa_r+0xd78>
200080c8:	9a08      	ldr	r2, [sp, #32]
200080ca:	9815      	ldr	r0, [sp, #84]	; 0x54
200080cc:	1e53      	subs	r3, r2, #1
200080ce:	4298      	cmp	r0, r3
200080d0:	f2c0 8258 	blt.w	20008584 <_dtoa_r+0xd5c>
200080d4:	1ac7      	subs	r7, r0, r3
200080d6:	9b08      	ldr	r3, [sp, #32]
200080d8:	2b00      	cmp	r3, #0
200080da:	bfa8      	it	ge
200080dc:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
200080de:	f2c0 8273 	blt.w	200085c8 <_dtoa_r+0xda0>
200080e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200080e4:	4620      	mov	r0, r4
200080e6:	2101      	movs	r1, #1
200080e8:	449a      	add	sl, r3
200080ea:	18d2      	adds	r2, r2, r3
200080ec:	920f      	str	r2, [sp, #60]	; 0x3c
200080ee:	f001 fb8b 	bl	20009808 <__i2b>
200080f2:	900c      	str	r0, [sp, #48]	; 0x30
200080f4:	e708      	b.n	20007f08 <_dtoa_r+0x6e0>
200080f6:	9b08      	ldr	r3, [sp, #32]
200080f8:	b973      	cbnz	r3, 20008118 <_dtoa_r+0x8f0>
200080fa:	f240 0300 	movw	r3, #0
200080fe:	2200      	movs	r2, #0
20008100:	f2c4 0314 	movt	r3, #16404	; 0x4014
20008104:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008108:	f002 fb2c 	bl	2000a764 <__aeabi_dmul>
2000810c:	4642      	mov	r2, r8
2000810e:	464b      	mov	r3, r9
20008110:	f002 fdae 	bl	2000ac70 <__aeabi_dcmpge>
20008114:	2800      	cmp	r0, #0
20008116:	d06a      	beq.n	200081ee <_dtoa_r+0x9c6>
20008118:	2200      	movs	r2, #0
2000811a:	9206      	str	r2, [sp, #24]
2000811c:	920c      	str	r2, [sp, #48]	; 0x30
2000811e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20008120:	2700      	movs	r7, #0
20008122:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008126:	43de      	mvns	r6, r3
20008128:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000812a:	e781      	b.n	20008030 <_dtoa_r+0x808>
2000812c:	2100      	movs	r1, #0
2000812e:	9116      	str	r1, [sp, #88]	; 0x58
20008130:	982b      	ldr	r0, [sp, #172]	; 0xac
20008132:	2800      	cmp	r0, #0
20008134:	f340 819f 	ble.w	20008476 <_dtoa_r+0xc4e>
20008138:	982b      	ldr	r0, [sp, #172]	; 0xac
2000813a:	4601      	mov	r1, r0
2000813c:	9011      	str	r0, [sp, #68]	; 0x44
2000813e:	9008      	str	r0, [sp, #32]
20008140:	6a65      	ldr	r5, [r4, #36]	; 0x24
20008142:	2200      	movs	r2, #0
20008144:	2917      	cmp	r1, #23
20008146:	606a      	str	r2, [r5, #4]
20008148:	f240 82ab 	bls.w	200086a2 <_dtoa_r+0xe7a>
2000814c:	2304      	movs	r3, #4
2000814e:	005b      	lsls	r3, r3, #1
20008150:	3201      	adds	r2, #1
20008152:	f103 0014 	add.w	r0, r3, #20
20008156:	4288      	cmp	r0, r1
20008158:	d9f9      	bls.n	2000814e <_dtoa_r+0x926>
2000815a:	9b08      	ldr	r3, [sp, #32]
2000815c:	606a      	str	r2, [r5, #4]
2000815e:	2b0e      	cmp	r3, #14
20008160:	bf8c      	ite	hi
20008162:	2700      	movhi	r7, #0
20008164:	f007 0701 	andls.w	r7, r7, #1
20008168:	e49d      	b.n	20007aa6 <_dtoa_r+0x27e>
2000816a:	2201      	movs	r2, #1
2000816c:	9216      	str	r2, [sp, #88]	; 0x58
2000816e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20008170:	18f3      	adds	r3, r6, r3
20008172:	9311      	str	r3, [sp, #68]	; 0x44
20008174:	1c59      	adds	r1, r3, #1
20008176:	2900      	cmp	r1, #0
20008178:	bfc8      	it	gt
2000817a:	9108      	strgt	r1, [sp, #32]
2000817c:	dce0      	bgt.n	20008140 <_dtoa_r+0x918>
2000817e:	290e      	cmp	r1, #14
20008180:	bf8c      	ite	hi
20008182:	2700      	movhi	r7, #0
20008184:	f007 0701 	andls.w	r7, r7, #1
20008188:	9108      	str	r1, [sp, #32]
2000818a:	e489      	b.n	20007aa0 <_dtoa_r+0x278>
2000818c:	2301      	movs	r3, #1
2000818e:	9316      	str	r3, [sp, #88]	; 0x58
20008190:	e7ce      	b.n	20008130 <_dtoa_r+0x908>
20008192:	2200      	movs	r2, #0
20008194:	9216      	str	r2, [sp, #88]	; 0x58
20008196:	e7ea      	b.n	2000816e <_dtoa_r+0x946>
20008198:	f04f 33ff 	mov.w	r3, #4294967295
2000819c:	2700      	movs	r7, #0
2000819e:	2001      	movs	r0, #1
200081a0:	9311      	str	r3, [sp, #68]	; 0x44
200081a2:	9016      	str	r0, [sp, #88]	; 0x58
200081a4:	9308      	str	r3, [sp, #32]
200081a6:	972b      	str	r7, [sp, #172]	; 0xac
200081a8:	e47a      	b.n	20007aa0 <_dtoa_r+0x278>
200081aa:	f1b8 0f00 	cmp.w	r8, #0
200081ae:	f47f aef2 	bne.w	20007f96 <_dtoa_r+0x76e>
200081b2:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
200081b6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200081ba:	2b00      	cmp	r3, #0
200081bc:	f47f aeeb 	bne.w	20007f96 <_dtoa_r+0x76e>
200081c0:	f240 0300 	movw	r3, #0
200081c4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200081c8:	ea09 0303 	and.w	r3, r9, r3
200081cc:	2b00      	cmp	r3, #0
200081ce:	f43f aee2 	beq.w	20007f96 <_dtoa_r+0x76e>
200081d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200081d4:	f10a 0a01 	add.w	sl, sl, #1
200081d8:	2701      	movs	r7, #1
200081da:	3201      	adds	r2, #1
200081dc:	920f      	str	r2, [sp, #60]	; 0x3c
200081de:	e6db      	b.n	20007f98 <_dtoa_r+0x770>
200081e0:	4635      	mov	r5, r6
200081e2:	465c      	mov	r4, fp
200081e4:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200081e6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200081ea:	9612      	str	r6, [sp, #72]	; 0x48
200081ec:	e738      	b.n	20008060 <_dtoa_r+0x838>
200081ee:	2000      	movs	r0, #0
200081f0:	9006      	str	r0, [sp, #24]
200081f2:	900c      	str	r0, [sp, #48]	; 0x30
200081f4:	e714      	b.n	20008020 <_dtoa_r+0x7f8>
200081f6:	4639      	mov	r1, r7
200081f8:	4620      	mov	r0, r4
200081fa:	f001 f8d7 	bl	200093ac <_Bfree>
200081fe:	e72a      	b.n	20008056 <_dtoa_r+0x82e>
20008200:	f1c3 0320 	rsb	r3, r3, #32
20008204:	2b04      	cmp	r3, #4
20008206:	f340 8254 	ble.w	200086b2 <_dtoa_r+0xe8a>
2000820a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000820c:	3b04      	subs	r3, #4
2000820e:	449a      	add	sl, r3
20008210:	18ed      	adds	r5, r5, r3
20008212:	18c9      	adds	r1, r1, r3
20008214:	910f      	str	r1, [sp, #60]	; 0x3c
20008216:	e6cf      	b.n	20007fb8 <_dtoa_r+0x790>
20008218:	9916      	ldr	r1, [sp, #88]	; 0x58
2000821a:	2900      	cmp	r1, #0
2000821c:	f000 8131 	beq.w	20008482 <_dtoa_r+0xc5a>
20008220:	2d00      	cmp	r5, #0
20008222:	dd05      	ble.n	20008230 <_dtoa_r+0xa08>
20008224:	990c      	ldr	r1, [sp, #48]	; 0x30
20008226:	462a      	mov	r2, r5
20008228:	4620      	mov	r0, r4
2000822a:	f001 f9f5 	bl	20009618 <__lshift>
2000822e:	900c      	str	r0, [sp, #48]	; 0x30
20008230:	2f00      	cmp	r7, #0
20008232:	f040 81ea 	bne.w	2000860a <_dtoa_r+0xde2>
20008236:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000823a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000823c:	2301      	movs	r3, #1
2000823e:	f008 0001 	and.w	r0, r8, #1
20008242:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20008244:	9011      	str	r0, [sp, #68]	; 0x44
20008246:	950f      	str	r5, [sp, #60]	; 0x3c
20008248:	461d      	mov	r5, r3
2000824a:	960c      	str	r6, [sp, #48]	; 0x30
2000824c:	9906      	ldr	r1, [sp, #24]
2000824e:	4658      	mov	r0, fp
20008250:	f7ff fa5a 	bl	20007708 <quorem>
20008254:	4639      	mov	r1, r7
20008256:	3030      	adds	r0, #48	; 0x30
20008258:	900b      	str	r0, [sp, #44]	; 0x2c
2000825a:	4658      	mov	r0, fp
2000825c:	f000 ff6c 	bl	20009138 <__mcmp>
20008260:	9906      	ldr	r1, [sp, #24]
20008262:	4652      	mov	r2, sl
20008264:	4606      	mov	r6, r0
20008266:	4620      	mov	r0, r4
20008268:	f001 f95a 	bl	20009520 <__mdiff>
2000826c:	68c3      	ldr	r3, [r0, #12]
2000826e:	4680      	mov	r8, r0
20008270:	2b00      	cmp	r3, #0
20008272:	d03d      	beq.n	200082f0 <_dtoa_r+0xac8>
20008274:	f04f 0901 	mov.w	r9, #1
20008278:	4641      	mov	r1, r8
2000827a:	4620      	mov	r0, r4
2000827c:	f001 f896 	bl	200093ac <_Bfree>
20008280:	992a      	ldr	r1, [sp, #168]	; 0xa8
20008282:	ea59 0101 	orrs.w	r1, r9, r1
20008286:	d103      	bne.n	20008290 <_dtoa_r+0xa68>
20008288:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000828a:	2a00      	cmp	r2, #0
2000828c:	f000 81eb 	beq.w	20008666 <_dtoa_r+0xe3e>
20008290:	2e00      	cmp	r6, #0
20008292:	f2c0 819e 	blt.w	200085d2 <_dtoa_r+0xdaa>
20008296:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20008298:	4332      	orrs	r2, r6
2000829a:	d103      	bne.n	200082a4 <_dtoa_r+0xa7c>
2000829c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000829e:	2b00      	cmp	r3, #0
200082a0:	f000 8197 	beq.w	200085d2 <_dtoa_r+0xdaa>
200082a4:	f1b9 0f00 	cmp.w	r9, #0
200082a8:	f300 81ce 	bgt.w	20008648 <_dtoa_r+0xe20>
200082ac:	990f      	ldr	r1, [sp, #60]	; 0x3c
200082ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200082b0:	f801 2b01 	strb.w	r2, [r1], #1
200082b4:	9b08      	ldr	r3, [sp, #32]
200082b6:	910f      	str	r1, [sp, #60]	; 0x3c
200082b8:	429d      	cmp	r5, r3
200082ba:	f000 81c2 	beq.w	20008642 <_dtoa_r+0xe1a>
200082be:	4659      	mov	r1, fp
200082c0:	220a      	movs	r2, #10
200082c2:	2300      	movs	r3, #0
200082c4:	4620      	mov	r0, r4
200082c6:	f001 faa9 	bl	2000981c <__multadd>
200082ca:	4557      	cmp	r7, sl
200082cc:	4639      	mov	r1, r7
200082ce:	4683      	mov	fp, r0
200082d0:	d014      	beq.n	200082fc <_dtoa_r+0xad4>
200082d2:	220a      	movs	r2, #10
200082d4:	2300      	movs	r3, #0
200082d6:	4620      	mov	r0, r4
200082d8:	3501      	adds	r5, #1
200082da:	f001 fa9f 	bl	2000981c <__multadd>
200082de:	4651      	mov	r1, sl
200082e0:	220a      	movs	r2, #10
200082e2:	2300      	movs	r3, #0
200082e4:	4607      	mov	r7, r0
200082e6:	4620      	mov	r0, r4
200082e8:	f001 fa98 	bl	2000981c <__multadd>
200082ec:	4682      	mov	sl, r0
200082ee:	e7ad      	b.n	2000824c <_dtoa_r+0xa24>
200082f0:	4658      	mov	r0, fp
200082f2:	4641      	mov	r1, r8
200082f4:	f000 ff20 	bl	20009138 <__mcmp>
200082f8:	4681      	mov	r9, r0
200082fa:	e7bd      	b.n	20008278 <_dtoa_r+0xa50>
200082fc:	4620      	mov	r0, r4
200082fe:	220a      	movs	r2, #10
20008300:	2300      	movs	r3, #0
20008302:	3501      	adds	r5, #1
20008304:	f001 fa8a 	bl	2000981c <__multadd>
20008308:	4607      	mov	r7, r0
2000830a:	4682      	mov	sl, r0
2000830c:	e79e      	b.n	2000824c <_dtoa_r+0xa24>
2000830e:	9612      	str	r6, [sp, #72]	; 0x48
20008310:	f8dd c020 	ldr.w	ip, [sp, #32]
20008314:	e459      	b.n	20007bca <_dtoa_r+0x3a2>
20008316:	4275      	negs	r5, r6
20008318:	2d00      	cmp	r5, #0
2000831a:	f040 8101 	bne.w	20008520 <_dtoa_r+0xcf8>
2000831e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008322:	f04f 0802 	mov.w	r8, #2
20008326:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000832a:	e40c      	b.n	20007b46 <_dtoa_r+0x31e>
2000832c:	f24c 0148 	movw	r1, #49224	; 0xc048
20008330:	4642      	mov	r2, r8
20008332:	f2c2 0100 	movt	r1, #8192	; 0x2000
20008336:	464b      	mov	r3, r9
20008338:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
2000833c:	f8cd c00c 	str.w	ip, [sp, #12]
20008340:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008342:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20008346:	f002 fa0d 	bl	2000a764 <__aeabi_dmul>
2000834a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
2000834e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008352:	f002 fca1 	bl	2000ac98 <__aeabi_d2iz>
20008356:	4607      	mov	r7, r0
20008358:	f002 f99e 	bl	2000a698 <__aeabi_i2d>
2000835c:	460b      	mov	r3, r1
2000835e:	4602      	mov	r2, r0
20008360:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008364:	f002 f84a 	bl	2000a3fc <__aeabi_dsub>
20008368:	f107 0330 	add.w	r3, r7, #48	; 0x30
2000836c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008370:	f805 3b01 	strb.w	r3, [r5], #1
20008374:	f8dd c00c 	ldr.w	ip, [sp, #12]
20008378:	f1bc 0f01 	cmp.w	ip, #1
2000837c:	d029      	beq.n	200083d2 <_dtoa_r+0xbaa>
2000837e:	46d1      	mov	r9, sl
20008380:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008384:	46b2      	mov	sl, r6
20008386:	9e10      	ldr	r6, [sp, #64]	; 0x40
20008388:	951c      	str	r5, [sp, #112]	; 0x70
2000838a:	2701      	movs	r7, #1
2000838c:	4665      	mov	r5, ip
2000838e:	46a0      	mov	r8, r4
20008390:	f240 0300 	movw	r3, #0
20008394:	2200      	movs	r2, #0
20008396:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000839a:	f002 f9e3 	bl	2000a764 <__aeabi_dmul>
2000839e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200083a2:	f002 fc79 	bl	2000ac98 <__aeabi_d2iz>
200083a6:	4604      	mov	r4, r0
200083a8:	f002 f976 	bl	2000a698 <__aeabi_i2d>
200083ac:	3430      	adds	r4, #48	; 0x30
200083ae:	4602      	mov	r2, r0
200083b0:	460b      	mov	r3, r1
200083b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200083b6:	f002 f821 	bl	2000a3fc <__aeabi_dsub>
200083ba:	55f4      	strb	r4, [r6, r7]
200083bc:	3701      	adds	r7, #1
200083be:	42af      	cmp	r7, r5
200083c0:	d1e6      	bne.n	20008390 <_dtoa_r+0xb68>
200083c2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
200083c4:	3f01      	subs	r7, #1
200083c6:	4656      	mov	r6, sl
200083c8:	4644      	mov	r4, r8
200083ca:	46ca      	mov	sl, r9
200083cc:	19ed      	adds	r5, r5, r7
200083ce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200083d2:	f240 0300 	movw	r3, #0
200083d6:	2200      	movs	r2, #0
200083d8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
200083dc:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
200083e0:	f002 f80e 	bl	2000a400 <__adddf3>
200083e4:	4602      	mov	r2, r0
200083e6:	460b      	mov	r3, r1
200083e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200083ec:	f002 fc4a 	bl	2000ac84 <__aeabi_dcmpgt>
200083f0:	b9f0      	cbnz	r0, 20008430 <_dtoa_r+0xc08>
200083f2:	f240 0100 	movw	r1, #0
200083f6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
200083fa:	2000      	movs	r0, #0
200083fc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20008400:	f001 fffc 	bl	2000a3fc <__aeabi_dsub>
20008404:	4602      	mov	r2, r0
20008406:	460b      	mov	r3, r1
20008408:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000840c:	f002 fc1c 	bl	2000ac48 <__aeabi_dcmplt>
20008410:	2800      	cmp	r0, #0
20008412:	f43f acac 	beq.w	20007d6e <_dtoa_r+0x546>
20008416:	462b      	mov	r3, r5
20008418:	461d      	mov	r5, r3
2000841a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000841e:	2a30      	cmp	r2, #48	; 0x30
20008420:	d0fa      	beq.n	20008418 <_dtoa_r+0xbf0>
20008422:	e61d      	b.n	20008060 <_dtoa_r+0x838>
20008424:	9810      	ldr	r0, [sp, #64]	; 0x40
20008426:	f7ff ba40 	b.w	200078aa <_dtoa_r+0x82>
2000842a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000842e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008430:	9e12      	ldr	r6, [sp, #72]	; 0x48
20008432:	9910      	ldr	r1, [sp, #64]	; 0x40
20008434:	e550      	b.n	20007ed8 <_dtoa_r+0x6b0>
20008436:	4658      	mov	r0, fp
20008438:	9906      	ldr	r1, [sp, #24]
2000843a:	f000 fe7d 	bl	20009138 <__mcmp>
2000843e:	2800      	cmp	r0, #0
20008440:	f6bf add0 	bge.w	20007fe4 <_dtoa_r+0x7bc>
20008444:	4659      	mov	r1, fp
20008446:	4620      	mov	r0, r4
20008448:	220a      	movs	r2, #10
2000844a:	2300      	movs	r3, #0
2000844c:	f001 f9e6 	bl	2000981c <__multadd>
20008450:	9916      	ldr	r1, [sp, #88]	; 0x58
20008452:	3e01      	subs	r6, #1
20008454:	4683      	mov	fp, r0
20008456:	2900      	cmp	r1, #0
20008458:	f040 8119 	bne.w	2000868e <_dtoa_r+0xe66>
2000845c:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000845e:	9208      	str	r2, [sp, #32]
20008460:	e5c0      	b.n	20007fe4 <_dtoa_r+0x7bc>
20008462:	9806      	ldr	r0, [sp, #24]
20008464:	6903      	ldr	r3, [r0, #16]
20008466:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000846a:	6918      	ldr	r0, [r3, #16]
2000846c:	f000 fe12 	bl	20009094 <__hi0bits>
20008470:	f1c0 0320 	rsb	r3, r0, #32
20008474:	e595      	b.n	20007fa2 <_dtoa_r+0x77a>
20008476:	2101      	movs	r1, #1
20008478:	9111      	str	r1, [sp, #68]	; 0x44
2000847a:	9108      	str	r1, [sp, #32]
2000847c:	912b      	str	r1, [sp, #172]	; 0xac
2000847e:	f7ff bb0f 	b.w	20007aa0 <_dtoa_r+0x278>
20008482:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008484:	46b1      	mov	r9, r6
20008486:	9f16      	ldr	r7, [sp, #88]	; 0x58
20008488:	46aa      	mov	sl, r5
2000848a:	f8dd 8018 	ldr.w	r8, [sp, #24]
2000848e:	9e08      	ldr	r6, [sp, #32]
20008490:	e002      	b.n	20008498 <_dtoa_r+0xc70>
20008492:	f001 f9c3 	bl	2000981c <__multadd>
20008496:	4683      	mov	fp, r0
20008498:	4641      	mov	r1, r8
2000849a:	4658      	mov	r0, fp
2000849c:	f7ff f934 	bl	20007708 <quorem>
200084a0:	3501      	adds	r5, #1
200084a2:	220a      	movs	r2, #10
200084a4:	2300      	movs	r3, #0
200084a6:	4659      	mov	r1, fp
200084a8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
200084ac:	f80a c007 	strb.w	ip, [sl, r7]
200084b0:	3701      	adds	r7, #1
200084b2:	4620      	mov	r0, r4
200084b4:	42be      	cmp	r6, r7
200084b6:	dcec      	bgt.n	20008492 <_dtoa_r+0xc6a>
200084b8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200084bc:	464e      	mov	r6, r9
200084be:	2700      	movs	r7, #0
200084c0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200084c4:	4659      	mov	r1, fp
200084c6:	2201      	movs	r2, #1
200084c8:	4620      	mov	r0, r4
200084ca:	f001 f8a5 	bl	20009618 <__lshift>
200084ce:	9906      	ldr	r1, [sp, #24]
200084d0:	4683      	mov	fp, r0
200084d2:	f000 fe31 	bl	20009138 <__mcmp>
200084d6:	2800      	cmp	r0, #0
200084d8:	dd0f      	ble.n	200084fa <_dtoa_r+0xcd2>
200084da:	9910      	ldr	r1, [sp, #64]	; 0x40
200084dc:	e000      	b.n	200084e0 <_dtoa_r+0xcb8>
200084de:	461d      	mov	r5, r3
200084e0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200084e4:	1e6b      	subs	r3, r5, #1
200084e6:	2a39      	cmp	r2, #57	; 0x39
200084e8:	f040 808c 	bne.w	20008604 <_dtoa_r+0xddc>
200084ec:	428b      	cmp	r3, r1
200084ee:	d1f6      	bne.n	200084de <_dtoa_r+0xcb6>
200084f0:	9910      	ldr	r1, [sp, #64]	; 0x40
200084f2:	2331      	movs	r3, #49	; 0x31
200084f4:	3601      	adds	r6, #1
200084f6:	700b      	strb	r3, [r1, #0]
200084f8:	e59a      	b.n	20008030 <_dtoa_r+0x808>
200084fa:	d103      	bne.n	20008504 <_dtoa_r+0xcdc>
200084fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200084fe:	f010 0f01 	tst.w	r0, #1
20008502:	d1ea      	bne.n	200084da <_dtoa_r+0xcb2>
20008504:	462b      	mov	r3, r5
20008506:	461d      	mov	r5, r3
20008508:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000850c:	2a30      	cmp	r2, #48	; 0x30
2000850e:	d0fa      	beq.n	20008506 <_dtoa_r+0xcde>
20008510:	e58e      	b.n	20008030 <_dtoa_r+0x808>
20008512:	4659      	mov	r1, fp
20008514:	9a15      	ldr	r2, [sp, #84]	; 0x54
20008516:	4620      	mov	r0, r4
20008518:	f001 f9c4 	bl	200098a4 <__pow5mult>
2000851c:	4683      	mov	fp, r0
2000851e:	e528      	b.n	20007f72 <_dtoa_r+0x74a>
20008520:	f005 030f 	and.w	r3, r5, #15
20008524:	f24c 0248 	movw	r2, #49224	; 0xc048
20008528:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000852c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20008530:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20008534:	e9d3 2300 	ldrd	r2, r3, [r3]
20008538:	f002 f914 	bl	2000a764 <__aeabi_dmul>
2000853c:	112d      	asrs	r5, r5, #4
2000853e:	bf08      	it	eq
20008540:	f04f 0802 	moveq.w	r8, #2
20008544:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008548:	f43f aafd 	beq.w	20007b46 <_dtoa_r+0x31e>
2000854c:	f24c 1720 	movw	r7, #49440	; 0xc120
20008550:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008554:	f04f 0802 	mov.w	r8, #2
20008558:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000855c:	f015 0f01 	tst.w	r5, #1
20008560:	4610      	mov	r0, r2
20008562:	4619      	mov	r1, r3
20008564:	d007      	beq.n	20008576 <_dtoa_r+0xd4e>
20008566:	e9d7 2300 	ldrd	r2, r3, [r7]
2000856a:	f108 0801 	add.w	r8, r8, #1
2000856e:	f002 f8f9 	bl	2000a764 <__aeabi_dmul>
20008572:	4602      	mov	r2, r0
20008574:	460b      	mov	r3, r1
20008576:	3708      	adds	r7, #8
20008578:	106d      	asrs	r5, r5, #1
2000857a:	d1ef      	bne.n	2000855c <_dtoa_r+0xd34>
2000857c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20008580:	f7ff bae1 	b.w	20007b46 <_dtoa_r+0x31e>
20008584:	9915      	ldr	r1, [sp, #84]	; 0x54
20008586:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20008588:	1a5b      	subs	r3, r3, r1
2000858a:	18c9      	adds	r1, r1, r3
2000858c:	18d2      	adds	r2, r2, r3
2000858e:	9115      	str	r1, [sp, #84]	; 0x54
20008590:	9217      	str	r2, [sp, #92]	; 0x5c
20008592:	e5a0      	b.n	200080d6 <_dtoa_r+0x8ae>
20008594:	4659      	mov	r1, fp
20008596:	4620      	mov	r0, r4
20008598:	f001 f984 	bl	200098a4 <__pow5mult>
2000859c:	4683      	mov	fp, r0
2000859e:	e4e8      	b.n	20007f72 <_dtoa_r+0x74a>
200085a0:	9919      	ldr	r1, [sp, #100]	; 0x64
200085a2:	2900      	cmp	r1, #0
200085a4:	d047      	beq.n	20008636 <_dtoa_r+0xe0e>
200085a6:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200085aa:	9f15      	ldr	r7, [sp, #84]	; 0x54
200085ac:	3303      	adds	r3, #3
200085ae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200085b0:	e597      	b.n	200080e2 <_dtoa_r+0x8ba>
200085b2:	3201      	adds	r2, #1
200085b4:	b2d2      	uxtb	r2, r2
200085b6:	e49d      	b.n	20007ef4 <_dtoa_r+0x6cc>
200085b8:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200085bc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
200085c0:	9e1d      	ldr	r6, [sp, #116]	; 0x74
200085c2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200085c4:	f7ff bbd3 	b.w	20007d6e <_dtoa_r+0x546>
200085c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
200085ca:	2300      	movs	r3, #0
200085cc:	9808      	ldr	r0, [sp, #32]
200085ce:	1a0d      	subs	r5, r1, r0
200085d0:	e587      	b.n	200080e2 <_dtoa_r+0x8ba>
200085d2:	f1b9 0f00 	cmp.w	r9, #0
200085d6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200085d8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200085da:	dd0f      	ble.n	200085fc <_dtoa_r+0xdd4>
200085dc:	4659      	mov	r1, fp
200085de:	2201      	movs	r2, #1
200085e0:	4620      	mov	r0, r4
200085e2:	f001 f819 	bl	20009618 <__lshift>
200085e6:	9906      	ldr	r1, [sp, #24]
200085e8:	4683      	mov	fp, r0
200085ea:	f000 fda5 	bl	20009138 <__mcmp>
200085ee:	2800      	cmp	r0, #0
200085f0:	dd47      	ble.n	20008682 <_dtoa_r+0xe5a>
200085f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200085f4:	2939      	cmp	r1, #57	; 0x39
200085f6:	d031      	beq.n	2000865c <_dtoa_r+0xe34>
200085f8:	3101      	adds	r1, #1
200085fa:	910b      	str	r1, [sp, #44]	; 0x2c
200085fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200085fe:	f805 2b01 	strb.w	r2, [r5], #1
20008602:	e515      	b.n	20008030 <_dtoa_r+0x808>
20008604:	3201      	adds	r2, #1
20008606:	701a      	strb	r2, [r3, #0]
20008608:	e512      	b.n	20008030 <_dtoa_r+0x808>
2000860a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000860c:	4620      	mov	r0, r4
2000860e:	6851      	ldr	r1, [r2, #4]
20008610:	f000 fee8 	bl	200093e4 <_Balloc>
20008614:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20008616:	f103 010c 	add.w	r1, r3, #12
2000861a:	691a      	ldr	r2, [r3, #16]
2000861c:	3202      	adds	r2, #2
2000861e:	0092      	lsls	r2, r2, #2
20008620:	4605      	mov	r5, r0
20008622:	300c      	adds	r0, #12
20008624:	f7fd fc66 	bl	20005ef4 <memcpy>
20008628:	4620      	mov	r0, r4
2000862a:	4629      	mov	r1, r5
2000862c:	2201      	movs	r2, #1
2000862e:	f000 fff3 	bl	20009618 <__lshift>
20008632:	4682      	mov	sl, r0
20008634:	e601      	b.n	2000823a <_dtoa_r+0xa12>
20008636:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20008638:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000863a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000863c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20008640:	e54f      	b.n	200080e2 <_dtoa_r+0x8ba>
20008642:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008644:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008646:	e73d      	b.n	200084c4 <_dtoa_r+0xc9c>
20008648:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000864a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000864c:	2b39      	cmp	r3, #57	; 0x39
2000864e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008650:	d004      	beq.n	2000865c <_dtoa_r+0xe34>
20008652:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008654:	1c43      	adds	r3, r0, #1
20008656:	f805 3b01 	strb.w	r3, [r5], #1
2000865a:	e4e9      	b.n	20008030 <_dtoa_r+0x808>
2000865c:	2339      	movs	r3, #57	; 0x39
2000865e:	f805 3b01 	strb.w	r3, [r5], #1
20008662:	9910      	ldr	r1, [sp, #64]	; 0x40
20008664:	e73c      	b.n	200084e0 <_dtoa_r+0xcb8>
20008666:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008668:	4633      	mov	r3, r6
2000866a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000866c:	2839      	cmp	r0, #57	; 0x39
2000866e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20008670:	d0f4      	beq.n	2000865c <_dtoa_r+0xe34>
20008672:	2b00      	cmp	r3, #0
20008674:	dd01      	ble.n	2000867a <_dtoa_r+0xe52>
20008676:	3001      	adds	r0, #1
20008678:	900b      	str	r0, [sp, #44]	; 0x2c
2000867a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000867c:	f805 1b01 	strb.w	r1, [r5], #1
20008680:	e4d6      	b.n	20008030 <_dtoa_r+0x808>
20008682:	d1bb      	bne.n	200085fc <_dtoa_r+0xdd4>
20008684:	980b      	ldr	r0, [sp, #44]	; 0x2c
20008686:	f010 0f01 	tst.w	r0, #1
2000868a:	d0b7      	beq.n	200085fc <_dtoa_r+0xdd4>
2000868c:	e7b1      	b.n	200085f2 <_dtoa_r+0xdca>
2000868e:	2300      	movs	r3, #0
20008690:	990c      	ldr	r1, [sp, #48]	; 0x30
20008692:	4620      	mov	r0, r4
20008694:	220a      	movs	r2, #10
20008696:	f001 f8c1 	bl	2000981c <__multadd>
2000869a:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000869c:	9308      	str	r3, [sp, #32]
2000869e:	900c      	str	r0, [sp, #48]	; 0x30
200086a0:	e4a0      	b.n	20007fe4 <_dtoa_r+0x7bc>
200086a2:	9908      	ldr	r1, [sp, #32]
200086a4:	290e      	cmp	r1, #14
200086a6:	bf8c      	ite	hi
200086a8:	2700      	movhi	r7, #0
200086aa:	f007 0701 	andls.w	r7, r7, #1
200086ae:	f7ff b9fa 	b.w	20007aa6 <_dtoa_r+0x27e>
200086b2:	f43f ac81 	beq.w	20007fb8 <_dtoa_r+0x790>
200086b6:	331c      	adds	r3, #28
200086b8:	e479      	b.n	20007fae <_dtoa_r+0x786>
200086ba:	2701      	movs	r7, #1
200086bc:	f7ff b98a 	b.w	200079d4 <_dtoa_r+0x1ac>

200086c0 <_malloc_trim_r>:
200086c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200086c2:	f24c 24c0 	movw	r4, #49856	; 0xc2c0
200086c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200086ca:	460f      	mov	r7, r1
200086cc:	4605      	mov	r5, r0
200086ce:	f000 fcdd 	bl	2000908c <__malloc_lock>
200086d2:	68a3      	ldr	r3, [r4, #8]
200086d4:	685e      	ldr	r6, [r3, #4]
200086d6:	f026 0603 	bic.w	r6, r6, #3
200086da:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
200086de:	330f      	adds	r3, #15
200086e0:	1bdf      	subs	r7, r3, r7
200086e2:	0b3f      	lsrs	r7, r7, #12
200086e4:	3f01      	subs	r7, #1
200086e6:	033f      	lsls	r7, r7, #12
200086e8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
200086ec:	db07      	blt.n	200086fe <_malloc_trim_r+0x3e>
200086ee:	2100      	movs	r1, #0
200086f0:	4628      	mov	r0, r5
200086f2:	f001 fb75 	bl	20009de0 <_sbrk_r>
200086f6:	68a3      	ldr	r3, [r4, #8]
200086f8:	18f3      	adds	r3, r6, r3
200086fa:	4283      	cmp	r3, r0
200086fc:	d004      	beq.n	20008708 <_malloc_trim_r+0x48>
200086fe:	4628      	mov	r0, r5
20008700:	f000 fcc6 	bl	20009090 <__malloc_unlock>
20008704:	2000      	movs	r0, #0
20008706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008708:	4279      	negs	r1, r7
2000870a:	4628      	mov	r0, r5
2000870c:	f001 fb68 	bl	20009de0 <_sbrk_r>
20008710:	f1b0 3fff 	cmp.w	r0, #4294967295
20008714:	d010      	beq.n	20008738 <_malloc_trim_r+0x78>
20008716:	68a2      	ldr	r2, [r4, #8]
20008718:	f64c 133c 	movw	r3, #51516	; 0xc93c
2000871c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008720:	1bf6      	subs	r6, r6, r7
20008722:	f046 0601 	orr.w	r6, r6, #1
20008726:	4628      	mov	r0, r5
20008728:	6056      	str	r6, [r2, #4]
2000872a:	681a      	ldr	r2, [r3, #0]
2000872c:	1bd7      	subs	r7, r2, r7
2000872e:	601f      	str	r7, [r3, #0]
20008730:	f000 fcae 	bl	20009090 <__malloc_unlock>
20008734:	2001      	movs	r0, #1
20008736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008738:	2100      	movs	r1, #0
2000873a:	4628      	mov	r0, r5
2000873c:	f001 fb50 	bl	20009de0 <_sbrk_r>
20008740:	68a3      	ldr	r3, [r4, #8]
20008742:	1ac2      	subs	r2, r0, r3
20008744:	2a0f      	cmp	r2, #15
20008746:	ddda      	ble.n	200086fe <_malloc_trim_r+0x3e>
20008748:	f24c 64c8 	movw	r4, #50888	; 0xc6c8
2000874c:	f64c 113c 	movw	r1, #51516	; 0xc93c
20008750:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008754:	f2c2 0100 	movt	r1, #8192	; 0x2000
20008758:	f042 0201 	orr.w	r2, r2, #1
2000875c:	6824      	ldr	r4, [r4, #0]
2000875e:	1b00      	subs	r0, r0, r4
20008760:	6008      	str	r0, [r1, #0]
20008762:	605a      	str	r2, [r3, #4]
20008764:	e7cb      	b.n	200086fe <_malloc_trim_r+0x3e>
20008766:	bf00      	nop

20008768 <_free_r>:
20008768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000876c:	4605      	mov	r5, r0
2000876e:	460c      	mov	r4, r1
20008770:	2900      	cmp	r1, #0
20008772:	f000 8088 	beq.w	20008886 <_free_r+0x11e>
20008776:	f000 fc89 	bl	2000908c <__malloc_lock>
2000877a:	f1a4 0208 	sub.w	r2, r4, #8
2000877e:	f24c 20c0 	movw	r0, #49856	; 0xc2c0
20008782:	6856      	ldr	r6, [r2, #4]
20008784:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008788:	f026 0301 	bic.w	r3, r6, #1
2000878c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20008790:	18d1      	adds	r1, r2, r3
20008792:	458c      	cmp	ip, r1
20008794:	684f      	ldr	r7, [r1, #4]
20008796:	f027 0703 	bic.w	r7, r7, #3
2000879a:	f000 8095 	beq.w	200088c8 <_free_r+0x160>
2000879e:	f016 0601 	ands.w	r6, r6, #1
200087a2:	604f      	str	r7, [r1, #4]
200087a4:	d05f      	beq.n	20008866 <_free_r+0xfe>
200087a6:	2600      	movs	r6, #0
200087a8:	19cc      	adds	r4, r1, r7
200087aa:	6864      	ldr	r4, [r4, #4]
200087ac:	f014 0f01 	tst.w	r4, #1
200087b0:	d106      	bne.n	200087c0 <_free_r+0x58>
200087b2:	19db      	adds	r3, r3, r7
200087b4:	2e00      	cmp	r6, #0
200087b6:	d07a      	beq.n	200088ae <_free_r+0x146>
200087b8:	688c      	ldr	r4, [r1, #8]
200087ba:	68c9      	ldr	r1, [r1, #12]
200087bc:	608c      	str	r4, [r1, #8]
200087be:	60e1      	str	r1, [r4, #12]
200087c0:	f043 0101 	orr.w	r1, r3, #1
200087c4:	50d3      	str	r3, [r2, r3]
200087c6:	6051      	str	r1, [r2, #4]
200087c8:	2e00      	cmp	r6, #0
200087ca:	d147      	bne.n	2000885c <_free_r+0xf4>
200087cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
200087d0:	d35b      	bcc.n	2000888a <_free_r+0x122>
200087d2:	0a59      	lsrs	r1, r3, #9
200087d4:	2904      	cmp	r1, #4
200087d6:	bf9e      	ittt	ls
200087d8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
200087dc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
200087e0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200087e4:	d928      	bls.n	20008838 <_free_r+0xd0>
200087e6:	2914      	cmp	r1, #20
200087e8:	bf9c      	itt	ls
200087ea:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
200087ee:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200087f2:	d921      	bls.n	20008838 <_free_r+0xd0>
200087f4:	2954      	cmp	r1, #84	; 0x54
200087f6:	bf9e      	ittt	ls
200087f8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
200087fc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20008800:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20008804:	d918      	bls.n	20008838 <_free_r+0xd0>
20008806:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
2000880a:	bf9e      	ittt	ls
2000880c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20008810:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20008814:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20008818:	d90e      	bls.n	20008838 <_free_r+0xd0>
2000881a:	f240 5c54 	movw	ip, #1364	; 0x554
2000881e:	4561      	cmp	r1, ip
20008820:	bf95      	itete	ls
20008822:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20008826:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
2000882a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
2000882e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20008832:	bf98      	it	ls
20008834:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20008838:	1904      	adds	r4, r0, r4
2000883a:	68a1      	ldr	r1, [r4, #8]
2000883c:	42a1      	cmp	r1, r4
2000883e:	d103      	bne.n	20008848 <_free_r+0xe0>
20008840:	e064      	b.n	2000890c <_free_r+0x1a4>
20008842:	6889      	ldr	r1, [r1, #8]
20008844:	428c      	cmp	r4, r1
20008846:	d004      	beq.n	20008852 <_free_r+0xea>
20008848:	6848      	ldr	r0, [r1, #4]
2000884a:	f020 0003 	bic.w	r0, r0, #3
2000884e:	4283      	cmp	r3, r0
20008850:	d3f7      	bcc.n	20008842 <_free_r+0xda>
20008852:	68cb      	ldr	r3, [r1, #12]
20008854:	60d3      	str	r3, [r2, #12]
20008856:	6091      	str	r1, [r2, #8]
20008858:	60ca      	str	r2, [r1, #12]
2000885a:	609a      	str	r2, [r3, #8]
2000885c:	4628      	mov	r0, r5
2000885e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20008862:	f000 bc15 	b.w	20009090 <__malloc_unlock>
20008866:	f854 4c08 	ldr.w	r4, [r4, #-8]
2000886a:	f100 0c08 	add.w	ip, r0, #8
2000886e:	1b12      	subs	r2, r2, r4
20008870:	191b      	adds	r3, r3, r4
20008872:	6894      	ldr	r4, [r2, #8]
20008874:	4564      	cmp	r4, ip
20008876:	d047      	beq.n	20008908 <_free_r+0x1a0>
20008878:	f8d2 c00c 	ldr.w	ip, [r2, #12]
2000887c:	f8cc 4008 	str.w	r4, [ip, #8]
20008880:	f8c4 c00c 	str.w	ip, [r4, #12]
20008884:	e790      	b.n	200087a8 <_free_r+0x40>
20008886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000888a:	08db      	lsrs	r3, r3, #3
2000888c:	f04f 0c01 	mov.w	ip, #1
20008890:	6846      	ldr	r6, [r0, #4]
20008892:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20008896:	109b      	asrs	r3, r3, #2
20008898:	fa0c f303 	lsl.w	r3, ip, r3
2000889c:	60d1      	str	r1, [r2, #12]
2000889e:	688c      	ldr	r4, [r1, #8]
200088a0:	ea46 0303 	orr.w	r3, r6, r3
200088a4:	6043      	str	r3, [r0, #4]
200088a6:	6094      	str	r4, [r2, #8]
200088a8:	60e2      	str	r2, [r4, #12]
200088aa:	608a      	str	r2, [r1, #8]
200088ac:	e7d6      	b.n	2000885c <_free_r+0xf4>
200088ae:	688c      	ldr	r4, [r1, #8]
200088b0:	4f1c      	ldr	r7, [pc, #112]	; (20008924 <_free_r+0x1bc>)
200088b2:	42bc      	cmp	r4, r7
200088b4:	d181      	bne.n	200087ba <_free_r+0x52>
200088b6:	50d3      	str	r3, [r2, r3]
200088b8:	f043 0301 	orr.w	r3, r3, #1
200088bc:	60e2      	str	r2, [r4, #12]
200088be:	60a2      	str	r2, [r4, #8]
200088c0:	6053      	str	r3, [r2, #4]
200088c2:	6094      	str	r4, [r2, #8]
200088c4:	60d4      	str	r4, [r2, #12]
200088c6:	e7c9      	b.n	2000885c <_free_r+0xf4>
200088c8:	18fb      	adds	r3, r7, r3
200088ca:	f016 0f01 	tst.w	r6, #1
200088ce:	d107      	bne.n	200088e0 <_free_r+0x178>
200088d0:	f854 1c08 	ldr.w	r1, [r4, #-8]
200088d4:	1a52      	subs	r2, r2, r1
200088d6:	185b      	adds	r3, r3, r1
200088d8:	68d4      	ldr	r4, [r2, #12]
200088da:	6891      	ldr	r1, [r2, #8]
200088dc:	60a1      	str	r1, [r4, #8]
200088de:	60cc      	str	r4, [r1, #12]
200088e0:	f24c 61cc 	movw	r1, #50892	; 0xc6cc
200088e4:	6082      	str	r2, [r0, #8]
200088e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200088ea:	f043 0001 	orr.w	r0, r3, #1
200088ee:	6050      	str	r0, [r2, #4]
200088f0:	680a      	ldr	r2, [r1, #0]
200088f2:	4293      	cmp	r3, r2
200088f4:	d3b2      	bcc.n	2000885c <_free_r+0xf4>
200088f6:	f64c 1338 	movw	r3, #51512	; 0xc938
200088fa:	4628      	mov	r0, r5
200088fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008900:	6819      	ldr	r1, [r3, #0]
20008902:	f7ff fedd 	bl	200086c0 <_malloc_trim_r>
20008906:	e7a9      	b.n	2000885c <_free_r+0xf4>
20008908:	2601      	movs	r6, #1
2000890a:	e74d      	b.n	200087a8 <_free_r+0x40>
2000890c:	2601      	movs	r6, #1
2000890e:	6844      	ldr	r4, [r0, #4]
20008910:	ea4f 0cac 	mov.w	ip, ip, asr #2
20008914:	460b      	mov	r3, r1
20008916:	fa06 fc0c 	lsl.w	ip, r6, ip
2000891a:	ea44 040c 	orr.w	r4, r4, ip
2000891e:	6044      	str	r4, [r0, #4]
20008920:	e798      	b.n	20008854 <_free_r+0xec>
20008922:	bf00      	nop
20008924:	2000c2c8 	.word	0x2000c2c8

20008928 <__locale_charset>:
20008928:	f24c 0308 	movw	r3, #49160	; 0xc008
2000892c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008930:	6818      	ldr	r0, [r3, #0]
20008932:	4770      	bx	lr

20008934 <_localeconv_r>:
20008934:	4800      	ldr	r0, [pc, #0]	; (20008938 <_localeconv_r+0x4>)
20008936:	4770      	bx	lr
20008938:	2000c00c 	.word	0x2000c00c

2000893c <localeconv>:
2000893c:	4800      	ldr	r0, [pc, #0]	; (20008940 <localeconv+0x4>)
2000893e:	4770      	bx	lr
20008940:	2000c00c 	.word	0x2000c00c

20008944 <_setlocale_r>:
20008944:	b570      	push	{r4, r5, r6, lr}
20008946:	4605      	mov	r5, r0
20008948:	460e      	mov	r6, r1
2000894a:	4614      	mov	r4, r2
2000894c:	b172      	cbz	r2, 2000896c <_setlocale_r+0x28>
2000894e:	f64b 7190 	movw	r1, #49040	; 0xbf90
20008952:	4610      	mov	r0, r2
20008954:	f2c2 0100 	movt	r1, #8192	; 0x2000
20008958:	f001 fa56 	bl	20009e08 <strcmp>
2000895c:	b958      	cbnz	r0, 20008976 <_setlocale_r+0x32>
2000895e:	f64b 7090 	movw	r0, #49040	; 0xbf90
20008962:	622c      	str	r4, [r5, #32]
20008964:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008968:	61ee      	str	r6, [r5, #28]
2000896a:	bd70      	pop	{r4, r5, r6, pc}
2000896c:	f64b 7090 	movw	r0, #49040	; 0xbf90
20008970:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008974:	bd70      	pop	{r4, r5, r6, pc}
20008976:	f64b 7184 	movw	r1, #49028	; 0xbf84
2000897a:	4620      	mov	r0, r4
2000897c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20008980:	f001 fa42 	bl	20009e08 <strcmp>
20008984:	2800      	cmp	r0, #0
20008986:	d0ea      	beq.n	2000895e <_setlocale_r+0x1a>
20008988:	2000      	movs	r0, #0
2000898a:	bd70      	pop	{r4, r5, r6, pc}

2000898c <setlocale>:
2000898c:	f24c 13cc 	movw	r3, #49612	; 0xc1cc
20008990:	460a      	mov	r2, r1
20008992:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008996:	4601      	mov	r1, r0
20008998:	6818      	ldr	r0, [r3, #0]
2000899a:	e7d3      	b.n	20008944 <_setlocale_r>

2000899c <free>:
2000899c:	f24c 13cc 	movw	r3, #49612	; 0xc1cc
200089a0:	4601      	mov	r1, r0
200089a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200089a6:	6818      	ldr	r0, [r3, #0]
200089a8:	f7ff bede 	b.w	20008768 <_free_r>

200089ac <malloc>:
200089ac:	f24c 13cc 	movw	r3, #49612	; 0xc1cc
200089b0:	4601      	mov	r1, r0
200089b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200089b6:	6818      	ldr	r0, [r3, #0]
200089b8:	f000 b800 	b.w	200089bc <_malloc_r>

200089bc <_malloc_r>:
200089bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200089c0:	f101 040b 	add.w	r4, r1, #11
200089c4:	2c16      	cmp	r4, #22
200089c6:	b083      	sub	sp, #12
200089c8:	4606      	mov	r6, r0
200089ca:	d82f      	bhi.n	20008a2c <_malloc_r+0x70>
200089cc:	2300      	movs	r3, #0
200089ce:	2410      	movs	r4, #16
200089d0:	428c      	cmp	r4, r1
200089d2:	bf2c      	ite	cs
200089d4:	4619      	movcs	r1, r3
200089d6:	f043 0101 	orrcc.w	r1, r3, #1
200089da:	2900      	cmp	r1, #0
200089dc:	d130      	bne.n	20008a40 <_malloc_r+0x84>
200089de:	4630      	mov	r0, r6
200089e0:	f000 fb54 	bl	2000908c <__malloc_lock>
200089e4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200089e8:	d22e      	bcs.n	20008a48 <_malloc_r+0x8c>
200089ea:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200089ee:	f24c 25c0 	movw	r5, #49856	; 0xc2c0
200089f2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200089f6:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
200089fa:	68d3      	ldr	r3, [r2, #12]
200089fc:	4293      	cmp	r3, r2
200089fe:	f000 8206 	beq.w	20008e0e <_malloc_r+0x452>
20008a02:	685a      	ldr	r2, [r3, #4]
20008a04:	f103 0508 	add.w	r5, r3, #8
20008a08:	68d9      	ldr	r1, [r3, #12]
20008a0a:	4630      	mov	r0, r6
20008a0c:	f022 0c03 	bic.w	ip, r2, #3
20008a10:	689a      	ldr	r2, [r3, #8]
20008a12:	4463      	add	r3, ip
20008a14:	685c      	ldr	r4, [r3, #4]
20008a16:	608a      	str	r2, [r1, #8]
20008a18:	f044 0401 	orr.w	r4, r4, #1
20008a1c:	60d1      	str	r1, [r2, #12]
20008a1e:	605c      	str	r4, [r3, #4]
20008a20:	f000 fb36 	bl	20009090 <__malloc_unlock>
20008a24:	4628      	mov	r0, r5
20008a26:	b003      	add	sp, #12
20008a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008a2c:	f024 0407 	bic.w	r4, r4, #7
20008a30:	0fe3      	lsrs	r3, r4, #31
20008a32:	428c      	cmp	r4, r1
20008a34:	bf2c      	ite	cs
20008a36:	4619      	movcs	r1, r3
20008a38:	f043 0101 	orrcc.w	r1, r3, #1
20008a3c:	2900      	cmp	r1, #0
20008a3e:	d0ce      	beq.n	200089de <_malloc_r+0x22>
20008a40:	230c      	movs	r3, #12
20008a42:	2500      	movs	r5, #0
20008a44:	6033      	str	r3, [r6, #0]
20008a46:	e7ed      	b.n	20008a24 <_malloc_r+0x68>
20008a48:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20008a4c:	bf04      	itt	eq
20008a4e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20008a52:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20008a56:	f040 8090 	bne.w	20008b7a <_malloc_r+0x1be>
20008a5a:	f24c 25c0 	movw	r5, #49856	; 0xc2c0
20008a5e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20008a62:	1828      	adds	r0, r5, r0
20008a64:	68c3      	ldr	r3, [r0, #12]
20008a66:	4298      	cmp	r0, r3
20008a68:	d106      	bne.n	20008a78 <_malloc_r+0xbc>
20008a6a:	e00d      	b.n	20008a88 <_malloc_r+0xcc>
20008a6c:	2a00      	cmp	r2, #0
20008a6e:	f280 816f 	bge.w	20008d50 <_malloc_r+0x394>
20008a72:	68db      	ldr	r3, [r3, #12]
20008a74:	4298      	cmp	r0, r3
20008a76:	d007      	beq.n	20008a88 <_malloc_r+0xcc>
20008a78:	6859      	ldr	r1, [r3, #4]
20008a7a:	f021 0103 	bic.w	r1, r1, #3
20008a7e:	1b0a      	subs	r2, r1, r4
20008a80:	2a0f      	cmp	r2, #15
20008a82:	ddf3      	ble.n	20008a6c <_malloc_r+0xb0>
20008a84:	f10e 3eff 	add.w	lr, lr, #4294967295
20008a88:	f10e 0e01 	add.w	lr, lr, #1
20008a8c:	f24c 27c0 	movw	r7, #49856	; 0xc2c0
20008a90:	f2c2 0700 	movt	r7, #8192	; 0x2000
20008a94:	f107 0108 	add.w	r1, r7, #8
20008a98:	688b      	ldr	r3, [r1, #8]
20008a9a:	4299      	cmp	r1, r3
20008a9c:	bf08      	it	eq
20008a9e:	687a      	ldreq	r2, [r7, #4]
20008aa0:	d026      	beq.n	20008af0 <_malloc_r+0x134>
20008aa2:	685a      	ldr	r2, [r3, #4]
20008aa4:	f022 0c03 	bic.w	ip, r2, #3
20008aa8:	ebc4 020c 	rsb	r2, r4, ip
20008aac:	2a0f      	cmp	r2, #15
20008aae:	f300 8194 	bgt.w	20008dda <_malloc_r+0x41e>
20008ab2:	2a00      	cmp	r2, #0
20008ab4:	60c9      	str	r1, [r1, #12]
20008ab6:	6089      	str	r1, [r1, #8]
20008ab8:	f280 8099 	bge.w	20008bee <_malloc_r+0x232>
20008abc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20008ac0:	f080 8165 	bcs.w	20008d8e <_malloc_r+0x3d2>
20008ac4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20008ac8:	f04f 0a01 	mov.w	sl, #1
20008acc:	687a      	ldr	r2, [r7, #4]
20008ace:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20008ad2:	ea4f 0cac 	mov.w	ip, ip, asr #2
20008ad6:	fa0a fc0c 	lsl.w	ip, sl, ip
20008ada:	60d8      	str	r0, [r3, #12]
20008adc:	f8d0 8008 	ldr.w	r8, [r0, #8]
20008ae0:	ea4c 0202 	orr.w	r2, ip, r2
20008ae4:	607a      	str	r2, [r7, #4]
20008ae6:	f8c3 8008 	str.w	r8, [r3, #8]
20008aea:	f8c8 300c 	str.w	r3, [r8, #12]
20008aee:	6083      	str	r3, [r0, #8]
20008af0:	f04f 0c01 	mov.w	ip, #1
20008af4:	ea4f 03ae 	mov.w	r3, lr, asr #2
20008af8:	fa0c fc03 	lsl.w	ip, ip, r3
20008afc:	4594      	cmp	ip, r2
20008afe:	f200 8082 	bhi.w	20008c06 <_malloc_r+0x24a>
20008b02:	ea12 0f0c 	tst.w	r2, ip
20008b06:	d108      	bne.n	20008b1a <_malloc_r+0x15e>
20008b08:	f02e 0e03 	bic.w	lr, lr, #3
20008b0c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20008b10:	f10e 0e04 	add.w	lr, lr, #4
20008b14:	ea12 0f0c 	tst.w	r2, ip
20008b18:	d0f8      	beq.n	20008b0c <_malloc_r+0x150>
20008b1a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20008b1e:	46f2      	mov	sl, lr
20008b20:	46c8      	mov	r8, r9
20008b22:	f8d8 300c 	ldr.w	r3, [r8, #12]
20008b26:	4598      	cmp	r8, r3
20008b28:	d107      	bne.n	20008b3a <_malloc_r+0x17e>
20008b2a:	e168      	b.n	20008dfe <_malloc_r+0x442>
20008b2c:	2a00      	cmp	r2, #0
20008b2e:	f280 8178 	bge.w	20008e22 <_malloc_r+0x466>
20008b32:	68db      	ldr	r3, [r3, #12]
20008b34:	4598      	cmp	r8, r3
20008b36:	f000 8162 	beq.w	20008dfe <_malloc_r+0x442>
20008b3a:	6858      	ldr	r0, [r3, #4]
20008b3c:	f020 0003 	bic.w	r0, r0, #3
20008b40:	1b02      	subs	r2, r0, r4
20008b42:	2a0f      	cmp	r2, #15
20008b44:	ddf2      	ble.n	20008b2c <_malloc_r+0x170>
20008b46:	461d      	mov	r5, r3
20008b48:	191f      	adds	r7, r3, r4
20008b4a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20008b4e:	f044 0e01 	orr.w	lr, r4, #1
20008b52:	f855 4f08 	ldr.w	r4, [r5, #8]!
20008b56:	4630      	mov	r0, r6
20008b58:	50ba      	str	r2, [r7, r2]
20008b5a:	f042 0201 	orr.w	r2, r2, #1
20008b5e:	f8c3 e004 	str.w	lr, [r3, #4]
20008b62:	f8cc 4008 	str.w	r4, [ip, #8]
20008b66:	f8c4 c00c 	str.w	ip, [r4, #12]
20008b6a:	608f      	str	r7, [r1, #8]
20008b6c:	60cf      	str	r7, [r1, #12]
20008b6e:	607a      	str	r2, [r7, #4]
20008b70:	60b9      	str	r1, [r7, #8]
20008b72:	60f9      	str	r1, [r7, #12]
20008b74:	f000 fa8c 	bl	20009090 <__malloc_unlock>
20008b78:	e754      	b.n	20008a24 <_malloc_r+0x68>
20008b7a:	f1be 0f04 	cmp.w	lr, #4
20008b7e:	bf9e      	ittt	ls
20008b80:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20008b84:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20008b88:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20008b8c:	f67f af65 	bls.w	20008a5a <_malloc_r+0x9e>
20008b90:	f1be 0f14 	cmp.w	lr, #20
20008b94:	bf9c      	itt	ls
20008b96:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20008b9a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20008b9e:	f67f af5c 	bls.w	20008a5a <_malloc_r+0x9e>
20008ba2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20008ba6:	bf9e      	ittt	ls
20008ba8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20008bac:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20008bb0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20008bb4:	f67f af51 	bls.w	20008a5a <_malloc_r+0x9e>
20008bb8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20008bbc:	bf9e      	ittt	ls
20008bbe:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20008bc2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20008bc6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20008bca:	f67f af46 	bls.w	20008a5a <_malloc_r+0x9e>
20008bce:	f240 5354 	movw	r3, #1364	; 0x554
20008bd2:	459e      	cmp	lr, r3
20008bd4:	bf95      	itete	ls
20008bd6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20008bda:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20008bde:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20008be2:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20008be6:	bf98      	it	ls
20008be8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20008bec:	e735      	b.n	20008a5a <_malloc_r+0x9e>
20008bee:	eb03 020c 	add.w	r2, r3, ip
20008bf2:	f103 0508 	add.w	r5, r3, #8
20008bf6:	4630      	mov	r0, r6
20008bf8:	6853      	ldr	r3, [r2, #4]
20008bfa:	f043 0301 	orr.w	r3, r3, #1
20008bfe:	6053      	str	r3, [r2, #4]
20008c00:	f000 fa46 	bl	20009090 <__malloc_unlock>
20008c04:	e70e      	b.n	20008a24 <_malloc_r+0x68>
20008c06:	f8d7 8008 	ldr.w	r8, [r7, #8]
20008c0a:	f8d8 3004 	ldr.w	r3, [r8, #4]
20008c0e:	f023 0903 	bic.w	r9, r3, #3
20008c12:	ebc4 0209 	rsb	r2, r4, r9
20008c16:	454c      	cmp	r4, r9
20008c18:	bf94      	ite	ls
20008c1a:	2300      	movls	r3, #0
20008c1c:	2301      	movhi	r3, #1
20008c1e:	2a0f      	cmp	r2, #15
20008c20:	bfd8      	it	le
20008c22:	f043 0301 	orrle.w	r3, r3, #1
20008c26:	2b00      	cmp	r3, #0
20008c28:	f000 80a1 	beq.w	20008d6e <_malloc_r+0x3b2>
20008c2c:	f64c 1b38 	movw	fp, #51512	; 0xc938
20008c30:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20008c34:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20008c38:	f8db 3000 	ldr.w	r3, [fp]
20008c3c:	3310      	adds	r3, #16
20008c3e:	191b      	adds	r3, r3, r4
20008c40:	f1b2 3fff 	cmp.w	r2, #4294967295
20008c44:	d006      	beq.n	20008c54 <_malloc_r+0x298>
20008c46:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20008c4a:	331f      	adds	r3, #31
20008c4c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20008c50:	f023 031f 	bic.w	r3, r3, #31
20008c54:	4619      	mov	r1, r3
20008c56:	4630      	mov	r0, r6
20008c58:	9301      	str	r3, [sp, #4]
20008c5a:	f001 f8c1 	bl	20009de0 <_sbrk_r>
20008c5e:	9b01      	ldr	r3, [sp, #4]
20008c60:	f1b0 3fff 	cmp.w	r0, #4294967295
20008c64:	4682      	mov	sl, r0
20008c66:	f000 80f4 	beq.w	20008e52 <_malloc_r+0x496>
20008c6a:	eb08 0109 	add.w	r1, r8, r9
20008c6e:	4281      	cmp	r1, r0
20008c70:	f200 80ec 	bhi.w	20008e4c <_malloc_r+0x490>
20008c74:	f8db 2004 	ldr.w	r2, [fp, #4]
20008c78:	189a      	adds	r2, r3, r2
20008c7a:	4551      	cmp	r1, sl
20008c7c:	f8cb 2004 	str.w	r2, [fp, #4]
20008c80:	f000 8145 	beq.w	20008f0e <_malloc_r+0x552>
20008c84:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20008c88:	f24c 20c0 	movw	r0, #49856	; 0xc2c0
20008c8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008c90:	f1b5 3fff 	cmp.w	r5, #4294967295
20008c94:	bf08      	it	eq
20008c96:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20008c9a:	d003      	beq.n	20008ca4 <_malloc_r+0x2e8>
20008c9c:	4452      	add	r2, sl
20008c9e:	1a51      	subs	r1, r2, r1
20008ca0:	f8cb 1004 	str.w	r1, [fp, #4]
20008ca4:	f01a 0507 	ands.w	r5, sl, #7
20008ca8:	4630      	mov	r0, r6
20008caa:	bf17      	itett	ne
20008cac:	f1c5 0508 	rsbne	r5, r5, #8
20008cb0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20008cb4:	44aa      	addne	sl, r5
20008cb6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20008cba:	4453      	add	r3, sl
20008cbc:	051b      	lsls	r3, r3, #20
20008cbe:	0d1b      	lsrs	r3, r3, #20
20008cc0:	1aed      	subs	r5, r5, r3
20008cc2:	4629      	mov	r1, r5
20008cc4:	f001 f88c 	bl	20009de0 <_sbrk_r>
20008cc8:	f1b0 3fff 	cmp.w	r0, #4294967295
20008ccc:	f000 812c 	beq.w	20008f28 <_malloc_r+0x56c>
20008cd0:	ebca 0100 	rsb	r1, sl, r0
20008cd4:	1949      	adds	r1, r1, r5
20008cd6:	f041 0101 	orr.w	r1, r1, #1
20008cda:	f8db 2004 	ldr.w	r2, [fp, #4]
20008cde:	f64c 1338 	movw	r3, #51512	; 0xc938
20008ce2:	f8c7 a008 	str.w	sl, [r7, #8]
20008ce6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008cea:	18aa      	adds	r2, r5, r2
20008cec:	45b8      	cmp	r8, r7
20008cee:	f8cb 2004 	str.w	r2, [fp, #4]
20008cf2:	f8ca 1004 	str.w	r1, [sl, #4]
20008cf6:	d017      	beq.n	20008d28 <_malloc_r+0x36c>
20008cf8:	f1b9 0f0f 	cmp.w	r9, #15
20008cfc:	f240 80df 	bls.w	20008ebe <_malloc_r+0x502>
20008d00:	f1a9 010c 	sub.w	r1, r9, #12
20008d04:	2505      	movs	r5, #5
20008d06:	f021 0107 	bic.w	r1, r1, #7
20008d0a:	eb08 0001 	add.w	r0, r8, r1
20008d0e:	290f      	cmp	r1, #15
20008d10:	6085      	str	r5, [r0, #8]
20008d12:	6045      	str	r5, [r0, #4]
20008d14:	f8d8 0004 	ldr.w	r0, [r8, #4]
20008d18:	f000 0001 	and.w	r0, r0, #1
20008d1c:	ea41 0000 	orr.w	r0, r1, r0
20008d20:	f8c8 0004 	str.w	r0, [r8, #4]
20008d24:	f200 80ac 	bhi.w	20008e80 <_malloc_r+0x4c4>
20008d28:	46d0      	mov	r8, sl
20008d2a:	f64c 1338 	movw	r3, #51512	; 0xc938
20008d2e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20008d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008d36:	428a      	cmp	r2, r1
20008d38:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20008d3c:	bf88      	it	hi
20008d3e:	62da      	strhi	r2, [r3, #44]	; 0x2c
20008d40:	f64c 1338 	movw	r3, #51512	; 0xc938
20008d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008d48:	428a      	cmp	r2, r1
20008d4a:	bf88      	it	hi
20008d4c:	631a      	strhi	r2, [r3, #48]	; 0x30
20008d4e:	e082      	b.n	20008e56 <_malloc_r+0x49a>
20008d50:	185c      	adds	r4, r3, r1
20008d52:	689a      	ldr	r2, [r3, #8]
20008d54:	68d9      	ldr	r1, [r3, #12]
20008d56:	4630      	mov	r0, r6
20008d58:	6866      	ldr	r6, [r4, #4]
20008d5a:	f103 0508 	add.w	r5, r3, #8
20008d5e:	608a      	str	r2, [r1, #8]
20008d60:	f046 0301 	orr.w	r3, r6, #1
20008d64:	60d1      	str	r1, [r2, #12]
20008d66:	6063      	str	r3, [r4, #4]
20008d68:	f000 f992 	bl	20009090 <__malloc_unlock>
20008d6c:	e65a      	b.n	20008a24 <_malloc_r+0x68>
20008d6e:	eb08 0304 	add.w	r3, r8, r4
20008d72:	f042 0201 	orr.w	r2, r2, #1
20008d76:	f044 0401 	orr.w	r4, r4, #1
20008d7a:	4630      	mov	r0, r6
20008d7c:	f8c8 4004 	str.w	r4, [r8, #4]
20008d80:	f108 0508 	add.w	r5, r8, #8
20008d84:	605a      	str	r2, [r3, #4]
20008d86:	60bb      	str	r3, [r7, #8]
20008d88:	f000 f982 	bl	20009090 <__malloc_unlock>
20008d8c:	e64a      	b.n	20008a24 <_malloc_r+0x68>
20008d8e:	ea4f 225c 	mov.w	r2, ip, lsr #9
20008d92:	2a04      	cmp	r2, #4
20008d94:	d954      	bls.n	20008e40 <_malloc_r+0x484>
20008d96:	2a14      	cmp	r2, #20
20008d98:	f200 8089 	bhi.w	20008eae <_malloc_r+0x4f2>
20008d9c:	325b      	adds	r2, #91	; 0x5b
20008d9e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20008da2:	44a8      	add	r8, r5
20008da4:	f24c 27c0 	movw	r7, #49856	; 0xc2c0
20008da8:	f2c2 0700 	movt	r7, #8192	; 0x2000
20008dac:	f8d8 0008 	ldr.w	r0, [r8, #8]
20008db0:	4540      	cmp	r0, r8
20008db2:	d103      	bne.n	20008dbc <_malloc_r+0x400>
20008db4:	e06f      	b.n	20008e96 <_malloc_r+0x4da>
20008db6:	6880      	ldr	r0, [r0, #8]
20008db8:	4580      	cmp	r8, r0
20008dba:	d004      	beq.n	20008dc6 <_malloc_r+0x40a>
20008dbc:	6842      	ldr	r2, [r0, #4]
20008dbe:	f022 0203 	bic.w	r2, r2, #3
20008dc2:	4594      	cmp	ip, r2
20008dc4:	d3f7      	bcc.n	20008db6 <_malloc_r+0x3fa>
20008dc6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20008dca:	f8c3 c00c 	str.w	ip, [r3, #12]
20008dce:	6098      	str	r0, [r3, #8]
20008dd0:	687a      	ldr	r2, [r7, #4]
20008dd2:	60c3      	str	r3, [r0, #12]
20008dd4:	f8cc 3008 	str.w	r3, [ip, #8]
20008dd8:	e68a      	b.n	20008af0 <_malloc_r+0x134>
20008dda:	191f      	adds	r7, r3, r4
20008ddc:	4630      	mov	r0, r6
20008dde:	f044 0401 	orr.w	r4, r4, #1
20008de2:	60cf      	str	r7, [r1, #12]
20008de4:	605c      	str	r4, [r3, #4]
20008de6:	f103 0508 	add.w	r5, r3, #8
20008dea:	50ba      	str	r2, [r7, r2]
20008dec:	f042 0201 	orr.w	r2, r2, #1
20008df0:	608f      	str	r7, [r1, #8]
20008df2:	607a      	str	r2, [r7, #4]
20008df4:	60b9      	str	r1, [r7, #8]
20008df6:	60f9      	str	r1, [r7, #12]
20008df8:	f000 f94a 	bl	20009090 <__malloc_unlock>
20008dfc:	e612      	b.n	20008a24 <_malloc_r+0x68>
20008dfe:	f10a 0a01 	add.w	sl, sl, #1
20008e02:	f01a 0f03 	tst.w	sl, #3
20008e06:	d05f      	beq.n	20008ec8 <_malloc_r+0x50c>
20008e08:	f103 0808 	add.w	r8, r3, #8
20008e0c:	e689      	b.n	20008b22 <_malloc_r+0x166>
20008e0e:	f103 0208 	add.w	r2, r3, #8
20008e12:	68d3      	ldr	r3, [r2, #12]
20008e14:	429a      	cmp	r2, r3
20008e16:	bf08      	it	eq
20008e18:	f10e 0e02 	addeq.w	lr, lr, #2
20008e1c:	f43f ae36 	beq.w	20008a8c <_malloc_r+0xd0>
20008e20:	e5ef      	b.n	20008a02 <_malloc_r+0x46>
20008e22:	461d      	mov	r5, r3
20008e24:	1819      	adds	r1, r3, r0
20008e26:	68da      	ldr	r2, [r3, #12]
20008e28:	4630      	mov	r0, r6
20008e2a:	f855 3f08 	ldr.w	r3, [r5, #8]!
20008e2e:	684c      	ldr	r4, [r1, #4]
20008e30:	6093      	str	r3, [r2, #8]
20008e32:	f044 0401 	orr.w	r4, r4, #1
20008e36:	60da      	str	r2, [r3, #12]
20008e38:	604c      	str	r4, [r1, #4]
20008e3a:	f000 f929 	bl	20009090 <__malloc_unlock>
20008e3e:	e5f1      	b.n	20008a24 <_malloc_r+0x68>
20008e40:	ea4f 129c 	mov.w	r2, ip, lsr #6
20008e44:	3238      	adds	r2, #56	; 0x38
20008e46:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20008e4a:	e7aa      	b.n	20008da2 <_malloc_r+0x3e6>
20008e4c:	45b8      	cmp	r8, r7
20008e4e:	f43f af11 	beq.w	20008c74 <_malloc_r+0x2b8>
20008e52:	f8d7 8008 	ldr.w	r8, [r7, #8]
20008e56:	f8d8 2004 	ldr.w	r2, [r8, #4]
20008e5a:	f022 0203 	bic.w	r2, r2, #3
20008e5e:	4294      	cmp	r4, r2
20008e60:	bf94      	ite	ls
20008e62:	2300      	movls	r3, #0
20008e64:	2301      	movhi	r3, #1
20008e66:	1b12      	subs	r2, r2, r4
20008e68:	2a0f      	cmp	r2, #15
20008e6a:	bfd8      	it	le
20008e6c:	f043 0301 	orrle.w	r3, r3, #1
20008e70:	2b00      	cmp	r3, #0
20008e72:	f43f af7c 	beq.w	20008d6e <_malloc_r+0x3b2>
20008e76:	4630      	mov	r0, r6
20008e78:	2500      	movs	r5, #0
20008e7a:	f000 f909 	bl	20009090 <__malloc_unlock>
20008e7e:	e5d1      	b.n	20008a24 <_malloc_r+0x68>
20008e80:	f108 0108 	add.w	r1, r8, #8
20008e84:	4630      	mov	r0, r6
20008e86:	9301      	str	r3, [sp, #4]
20008e88:	f7ff fc6e 	bl	20008768 <_free_r>
20008e8c:	9b01      	ldr	r3, [sp, #4]
20008e8e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20008e92:	685a      	ldr	r2, [r3, #4]
20008e94:	e749      	b.n	20008d2a <_malloc_r+0x36e>
20008e96:	f04f 0a01 	mov.w	sl, #1
20008e9a:	f8d7 8004 	ldr.w	r8, [r7, #4]
20008e9e:	1092      	asrs	r2, r2, #2
20008ea0:	4684      	mov	ip, r0
20008ea2:	fa0a f202 	lsl.w	r2, sl, r2
20008ea6:	ea48 0202 	orr.w	r2, r8, r2
20008eaa:	607a      	str	r2, [r7, #4]
20008eac:	e78d      	b.n	20008dca <_malloc_r+0x40e>
20008eae:	2a54      	cmp	r2, #84	; 0x54
20008eb0:	d824      	bhi.n	20008efc <_malloc_r+0x540>
20008eb2:	ea4f 321c 	mov.w	r2, ip, lsr #12
20008eb6:	326e      	adds	r2, #110	; 0x6e
20008eb8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20008ebc:	e771      	b.n	20008da2 <_malloc_r+0x3e6>
20008ebe:	2301      	movs	r3, #1
20008ec0:	46d0      	mov	r8, sl
20008ec2:	f8ca 3004 	str.w	r3, [sl, #4]
20008ec6:	e7c6      	b.n	20008e56 <_malloc_r+0x49a>
20008ec8:	464a      	mov	r2, r9
20008eca:	f01e 0f03 	tst.w	lr, #3
20008ece:	4613      	mov	r3, r2
20008ed0:	f10e 3eff 	add.w	lr, lr, #4294967295
20008ed4:	d033      	beq.n	20008f3e <_malloc_r+0x582>
20008ed6:	f853 2908 	ldr.w	r2, [r3], #-8
20008eda:	429a      	cmp	r2, r3
20008edc:	d0f5      	beq.n	20008eca <_malloc_r+0x50e>
20008ede:	687b      	ldr	r3, [r7, #4]
20008ee0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20008ee4:	459c      	cmp	ip, r3
20008ee6:	f63f ae8e 	bhi.w	20008c06 <_malloc_r+0x24a>
20008eea:	f1bc 0f00 	cmp.w	ip, #0
20008eee:	f43f ae8a 	beq.w	20008c06 <_malloc_r+0x24a>
20008ef2:	ea1c 0f03 	tst.w	ip, r3
20008ef6:	d027      	beq.n	20008f48 <_malloc_r+0x58c>
20008ef8:	46d6      	mov	lr, sl
20008efa:	e60e      	b.n	20008b1a <_malloc_r+0x15e>
20008efc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20008f00:	d815      	bhi.n	20008f2e <_malloc_r+0x572>
20008f02:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20008f06:	3277      	adds	r2, #119	; 0x77
20008f08:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20008f0c:	e749      	b.n	20008da2 <_malloc_r+0x3e6>
20008f0e:	0508      	lsls	r0, r1, #20
20008f10:	0d00      	lsrs	r0, r0, #20
20008f12:	2800      	cmp	r0, #0
20008f14:	f47f aeb6 	bne.w	20008c84 <_malloc_r+0x2c8>
20008f18:	f8d7 8008 	ldr.w	r8, [r7, #8]
20008f1c:	444b      	add	r3, r9
20008f1e:	f043 0301 	orr.w	r3, r3, #1
20008f22:	f8c8 3004 	str.w	r3, [r8, #4]
20008f26:	e700      	b.n	20008d2a <_malloc_r+0x36e>
20008f28:	2101      	movs	r1, #1
20008f2a:	2500      	movs	r5, #0
20008f2c:	e6d5      	b.n	20008cda <_malloc_r+0x31e>
20008f2e:	f240 5054 	movw	r0, #1364	; 0x554
20008f32:	4282      	cmp	r2, r0
20008f34:	d90d      	bls.n	20008f52 <_malloc_r+0x596>
20008f36:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20008f3a:	227e      	movs	r2, #126	; 0x7e
20008f3c:	e731      	b.n	20008da2 <_malloc_r+0x3e6>
20008f3e:	687b      	ldr	r3, [r7, #4]
20008f40:	ea23 030c 	bic.w	r3, r3, ip
20008f44:	607b      	str	r3, [r7, #4]
20008f46:	e7cb      	b.n	20008ee0 <_malloc_r+0x524>
20008f48:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20008f4c:	f10a 0a04 	add.w	sl, sl, #4
20008f50:	e7cf      	b.n	20008ef2 <_malloc_r+0x536>
20008f52:	ea4f 429c 	mov.w	r2, ip, lsr #18
20008f56:	327c      	adds	r2, #124	; 0x7c
20008f58:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20008f5c:	e721      	b.n	20008da2 <_malloc_r+0x3e6>
20008f5e:	bf00      	nop

20008f60 <memchr>:
20008f60:	f010 0f03 	tst.w	r0, #3
20008f64:	b2c9      	uxtb	r1, r1
20008f66:	b410      	push	{r4}
20008f68:	d010      	beq.n	20008f8c <memchr+0x2c>
20008f6a:	2a00      	cmp	r2, #0
20008f6c:	d02f      	beq.n	20008fce <memchr+0x6e>
20008f6e:	7803      	ldrb	r3, [r0, #0]
20008f70:	428b      	cmp	r3, r1
20008f72:	d02a      	beq.n	20008fca <memchr+0x6a>
20008f74:	3a01      	subs	r2, #1
20008f76:	e005      	b.n	20008f84 <memchr+0x24>
20008f78:	2a00      	cmp	r2, #0
20008f7a:	d028      	beq.n	20008fce <memchr+0x6e>
20008f7c:	7803      	ldrb	r3, [r0, #0]
20008f7e:	3a01      	subs	r2, #1
20008f80:	428b      	cmp	r3, r1
20008f82:	d022      	beq.n	20008fca <memchr+0x6a>
20008f84:	3001      	adds	r0, #1
20008f86:	f010 0f03 	tst.w	r0, #3
20008f8a:	d1f5      	bne.n	20008f78 <memchr+0x18>
20008f8c:	2a03      	cmp	r2, #3
20008f8e:	d911      	bls.n	20008fb4 <memchr+0x54>
20008f90:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20008f94:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20008f98:	6803      	ldr	r3, [r0, #0]
20008f9a:	ea84 0303 	eor.w	r3, r4, r3
20008f9e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20008fa2:	ea2c 0303 	bic.w	r3, ip, r3
20008fa6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20008faa:	d103      	bne.n	20008fb4 <memchr+0x54>
20008fac:	3a04      	subs	r2, #4
20008fae:	3004      	adds	r0, #4
20008fb0:	2a03      	cmp	r2, #3
20008fb2:	d8f1      	bhi.n	20008f98 <memchr+0x38>
20008fb4:	b15a      	cbz	r2, 20008fce <memchr+0x6e>
20008fb6:	7803      	ldrb	r3, [r0, #0]
20008fb8:	428b      	cmp	r3, r1
20008fba:	d006      	beq.n	20008fca <memchr+0x6a>
20008fbc:	3a01      	subs	r2, #1
20008fbe:	b132      	cbz	r2, 20008fce <memchr+0x6e>
20008fc0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20008fc4:	3a01      	subs	r2, #1
20008fc6:	428b      	cmp	r3, r1
20008fc8:	d1f9      	bne.n	20008fbe <memchr+0x5e>
20008fca:	bc10      	pop	{r4}
20008fcc:	4770      	bx	lr
20008fce:	2000      	movs	r0, #0
20008fd0:	e7fb      	b.n	20008fca <memchr+0x6a>
20008fd2:	bf00      	nop

20008fd4 <memmove>:
20008fd4:	4288      	cmp	r0, r1
20008fd6:	468c      	mov	ip, r1
20008fd8:	b470      	push	{r4, r5, r6}
20008fda:	4605      	mov	r5, r0
20008fdc:	4614      	mov	r4, r2
20008fde:	d90e      	bls.n	20008ffe <memmove+0x2a>
20008fe0:	188b      	adds	r3, r1, r2
20008fe2:	4298      	cmp	r0, r3
20008fe4:	d20b      	bcs.n	20008ffe <memmove+0x2a>
20008fe6:	b142      	cbz	r2, 20008ffa <memmove+0x26>
20008fe8:	ebc2 0c03 	rsb	ip, r2, r3
20008fec:	4601      	mov	r1, r0
20008fee:	1e53      	subs	r3, r2, #1
20008ff0:	f81c 2003 	ldrb.w	r2, [ip, r3]
20008ff4:	54ca      	strb	r2, [r1, r3]
20008ff6:	3b01      	subs	r3, #1
20008ff8:	d2fa      	bcs.n	20008ff0 <memmove+0x1c>
20008ffa:	bc70      	pop	{r4, r5, r6}
20008ffc:	4770      	bx	lr
20008ffe:	2a0f      	cmp	r2, #15
20009000:	d809      	bhi.n	20009016 <memmove+0x42>
20009002:	2c00      	cmp	r4, #0
20009004:	d0f9      	beq.n	20008ffa <memmove+0x26>
20009006:	2300      	movs	r3, #0
20009008:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000900c:	54ea      	strb	r2, [r5, r3]
2000900e:	3301      	adds	r3, #1
20009010:	42a3      	cmp	r3, r4
20009012:	d1f9      	bne.n	20009008 <memmove+0x34>
20009014:	e7f1      	b.n	20008ffa <memmove+0x26>
20009016:	ea41 0300 	orr.w	r3, r1, r0
2000901a:	f013 0f03 	tst.w	r3, #3
2000901e:	d1f0      	bne.n	20009002 <memmove+0x2e>
20009020:	4694      	mov	ip, r2
20009022:	460c      	mov	r4, r1
20009024:	4603      	mov	r3, r0
20009026:	6825      	ldr	r5, [r4, #0]
20009028:	f1ac 0c10 	sub.w	ip, ip, #16
2000902c:	601d      	str	r5, [r3, #0]
2000902e:	6865      	ldr	r5, [r4, #4]
20009030:	605d      	str	r5, [r3, #4]
20009032:	68a5      	ldr	r5, [r4, #8]
20009034:	609d      	str	r5, [r3, #8]
20009036:	68e5      	ldr	r5, [r4, #12]
20009038:	3410      	adds	r4, #16
2000903a:	60dd      	str	r5, [r3, #12]
2000903c:	3310      	adds	r3, #16
2000903e:	f1bc 0f0f 	cmp.w	ip, #15
20009042:	d8f0      	bhi.n	20009026 <memmove+0x52>
20009044:	3a10      	subs	r2, #16
20009046:	ea4f 1c12 	mov.w	ip, r2, lsr #4
2000904a:	f10c 0501 	add.w	r5, ip, #1
2000904e:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20009052:	012d      	lsls	r5, r5, #4
20009054:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20009058:	eb01 0c05 	add.w	ip, r1, r5
2000905c:	1945      	adds	r5, r0, r5
2000905e:	2e03      	cmp	r6, #3
20009060:	4634      	mov	r4, r6
20009062:	d9ce      	bls.n	20009002 <memmove+0x2e>
20009064:	2300      	movs	r3, #0
20009066:	f85c 2003 	ldr.w	r2, [ip, r3]
2000906a:	50ea      	str	r2, [r5, r3]
2000906c:	3304      	adds	r3, #4
2000906e:	1af2      	subs	r2, r6, r3
20009070:	2a03      	cmp	r2, #3
20009072:	d8f8      	bhi.n	20009066 <memmove+0x92>
20009074:	3e04      	subs	r6, #4
20009076:	08b3      	lsrs	r3, r6, #2
20009078:	1c5a      	adds	r2, r3, #1
2000907a:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
2000907e:	0092      	lsls	r2, r2, #2
20009080:	4494      	add	ip, r2
20009082:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20009086:	18ad      	adds	r5, r5, r2
20009088:	e7bb      	b.n	20009002 <memmove+0x2e>
2000908a:	bf00      	nop

2000908c <__malloc_lock>:
2000908c:	4770      	bx	lr
2000908e:	bf00      	nop

20009090 <__malloc_unlock>:
20009090:	4770      	bx	lr
20009092:	bf00      	nop

20009094 <__hi0bits>:
20009094:	0c02      	lsrs	r2, r0, #16
20009096:	4603      	mov	r3, r0
20009098:	0412      	lsls	r2, r2, #16
2000909a:	b1b2      	cbz	r2, 200090ca <__hi0bits+0x36>
2000909c:	2000      	movs	r0, #0
2000909e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
200090a2:	d101      	bne.n	200090a8 <__hi0bits+0x14>
200090a4:	3008      	adds	r0, #8
200090a6:	021b      	lsls	r3, r3, #8
200090a8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
200090ac:	d101      	bne.n	200090b2 <__hi0bits+0x1e>
200090ae:	3004      	adds	r0, #4
200090b0:	011b      	lsls	r3, r3, #4
200090b2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
200090b6:	d101      	bne.n	200090bc <__hi0bits+0x28>
200090b8:	3002      	adds	r0, #2
200090ba:	009b      	lsls	r3, r3, #2
200090bc:	2b00      	cmp	r3, #0
200090be:	db03      	blt.n	200090c8 <__hi0bits+0x34>
200090c0:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
200090c4:	d004      	beq.n	200090d0 <__hi0bits+0x3c>
200090c6:	3001      	adds	r0, #1
200090c8:	4770      	bx	lr
200090ca:	0403      	lsls	r3, r0, #16
200090cc:	2010      	movs	r0, #16
200090ce:	e7e6      	b.n	2000909e <__hi0bits+0xa>
200090d0:	2020      	movs	r0, #32
200090d2:	4770      	bx	lr

200090d4 <__lo0bits>:
200090d4:	6803      	ldr	r3, [r0, #0]
200090d6:	4602      	mov	r2, r0
200090d8:	f013 0007 	ands.w	r0, r3, #7
200090dc:	d009      	beq.n	200090f2 <__lo0bits+0x1e>
200090de:	f013 0f01 	tst.w	r3, #1
200090e2:	d121      	bne.n	20009128 <__lo0bits+0x54>
200090e4:	f013 0f02 	tst.w	r3, #2
200090e8:	d122      	bne.n	20009130 <__lo0bits+0x5c>
200090ea:	089b      	lsrs	r3, r3, #2
200090ec:	2002      	movs	r0, #2
200090ee:	6013      	str	r3, [r2, #0]
200090f0:	4770      	bx	lr
200090f2:	b299      	uxth	r1, r3
200090f4:	b909      	cbnz	r1, 200090fa <__lo0bits+0x26>
200090f6:	0c1b      	lsrs	r3, r3, #16
200090f8:	2010      	movs	r0, #16
200090fa:	f013 0fff 	tst.w	r3, #255	; 0xff
200090fe:	d101      	bne.n	20009104 <__lo0bits+0x30>
20009100:	3008      	adds	r0, #8
20009102:	0a1b      	lsrs	r3, r3, #8
20009104:	f013 0f0f 	tst.w	r3, #15
20009108:	d101      	bne.n	2000910e <__lo0bits+0x3a>
2000910a:	3004      	adds	r0, #4
2000910c:	091b      	lsrs	r3, r3, #4
2000910e:	f013 0f03 	tst.w	r3, #3
20009112:	d101      	bne.n	20009118 <__lo0bits+0x44>
20009114:	3002      	adds	r0, #2
20009116:	089b      	lsrs	r3, r3, #2
20009118:	f013 0f01 	tst.w	r3, #1
2000911c:	d102      	bne.n	20009124 <__lo0bits+0x50>
2000911e:	085b      	lsrs	r3, r3, #1
20009120:	d004      	beq.n	2000912c <__lo0bits+0x58>
20009122:	3001      	adds	r0, #1
20009124:	6013      	str	r3, [r2, #0]
20009126:	4770      	bx	lr
20009128:	2000      	movs	r0, #0
2000912a:	4770      	bx	lr
2000912c:	2020      	movs	r0, #32
2000912e:	4770      	bx	lr
20009130:	085b      	lsrs	r3, r3, #1
20009132:	2001      	movs	r0, #1
20009134:	6013      	str	r3, [r2, #0]
20009136:	4770      	bx	lr

20009138 <__mcmp>:
20009138:	4603      	mov	r3, r0
2000913a:	690a      	ldr	r2, [r1, #16]
2000913c:	6900      	ldr	r0, [r0, #16]
2000913e:	b410      	push	{r4}
20009140:	1a80      	subs	r0, r0, r2
20009142:	d111      	bne.n	20009168 <__mcmp+0x30>
20009144:	3204      	adds	r2, #4
20009146:	f103 0c14 	add.w	ip, r3, #20
2000914a:	0092      	lsls	r2, r2, #2
2000914c:	189b      	adds	r3, r3, r2
2000914e:	1889      	adds	r1, r1, r2
20009150:	3104      	adds	r1, #4
20009152:	3304      	adds	r3, #4
20009154:	f853 4c04 	ldr.w	r4, [r3, #-4]
20009158:	3b04      	subs	r3, #4
2000915a:	f851 2c04 	ldr.w	r2, [r1, #-4]
2000915e:	3904      	subs	r1, #4
20009160:	4294      	cmp	r4, r2
20009162:	d103      	bne.n	2000916c <__mcmp+0x34>
20009164:	459c      	cmp	ip, r3
20009166:	d3f5      	bcc.n	20009154 <__mcmp+0x1c>
20009168:	bc10      	pop	{r4}
2000916a:	4770      	bx	lr
2000916c:	bf38      	it	cc
2000916e:	f04f 30ff 	movcc.w	r0, #4294967295
20009172:	d3f9      	bcc.n	20009168 <__mcmp+0x30>
20009174:	2001      	movs	r0, #1
20009176:	e7f7      	b.n	20009168 <__mcmp+0x30>

20009178 <__ulp>:
20009178:	f240 0300 	movw	r3, #0
2000917c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20009180:	ea01 0303 	and.w	r3, r1, r3
20009184:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20009188:	2b00      	cmp	r3, #0
2000918a:	dd02      	ble.n	20009192 <__ulp+0x1a>
2000918c:	4619      	mov	r1, r3
2000918e:	2000      	movs	r0, #0
20009190:	4770      	bx	lr
20009192:	425b      	negs	r3, r3
20009194:	151b      	asrs	r3, r3, #20
20009196:	2b13      	cmp	r3, #19
20009198:	dd0e      	ble.n	200091b8 <__ulp+0x40>
2000919a:	3b14      	subs	r3, #20
2000919c:	2b1e      	cmp	r3, #30
2000919e:	dd03      	ble.n	200091a8 <__ulp+0x30>
200091a0:	2301      	movs	r3, #1
200091a2:	2100      	movs	r1, #0
200091a4:	4618      	mov	r0, r3
200091a6:	4770      	bx	lr
200091a8:	2201      	movs	r2, #1
200091aa:	f1c3 031f 	rsb	r3, r3, #31
200091ae:	2100      	movs	r1, #0
200091b0:	fa12 f303 	lsls.w	r3, r2, r3
200091b4:	4618      	mov	r0, r3
200091b6:	4770      	bx	lr
200091b8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
200091bc:	2000      	movs	r0, #0
200091be:	fa52 f103 	asrs.w	r1, r2, r3
200091c2:	4770      	bx	lr

200091c4 <__b2d>:
200091c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200091c8:	6904      	ldr	r4, [r0, #16]
200091ca:	f100 0614 	add.w	r6, r0, #20
200091ce:	460f      	mov	r7, r1
200091d0:	3404      	adds	r4, #4
200091d2:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
200091d6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
200091da:	46a0      	mov	r8, r4
200091dc:	4628      	mov	r0, r5
200091de:	f7ff ff59 	bl	20009094 <__hi0bits>
200091e2:	280a      	cmp	r0, #10
200091e4:	f1c0 0320 	rsb	r3, r0, #32
200091e8:	603b      	str	r3, [r7, #0]
200091ea:	dc14      	bgt.n	20009216 <__b2d+0x52>
200091ec:	42a6      	cmp	r6, r4
200091ee:	f1c0 030b 	rsb	r3, r0, #11
200091f2:	d237      	bcs.n	20009264 <__b2d+0xa0>
200091f4:	f854 1c04 	ldr.w	r1, [r4, #-4]
200091f8:	40d9      	lsrs	r1, r3
200091fa:	fa25 fc03 	lsr.w	ip, r5, r3
200091fe:	3015      	adds	r0, #21
20009200:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20009204:	4085      	lsls	r5, r0
20009206:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
2000920a:	ea41 0205 	orr.w	r2, r1, r5
2000920e:	4610      	mov	r0, r2
20009210:	4619      	mov	r1, r3
20009212:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009216:	42a6      	cmp	r6, r4
20009218:	d320      	bcc.n	2000925c <__b2d+0x98>
2000921a:	2100      	movs	r1, #0
2000921c:	380b      	subs	r0, #11
2000921e:	bf02      	ittt	eq
20009220:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20009224:	460a      	moveq	r2, r1
20009226:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
2000922a:	d0f0      	beq.n	2000920e <__b2d+0x4a>
2000922c:	42b4      	cmp	r4, r6
2000922e:	f1c0 0320 	rsb	r3, r0, #32
20009232:	d919      	bls.n	20009268 <__b2d+0xa4>
20009234:	f854 4c04 	ldr.w	r4, [r4, #-4]
20009238:	40dc      	lsrs	r4, r3
2000923a:	4085      	lsls	r5, r0
2000923c:	fa21 fc03 	lsr.w	ip, r1, r3
20009240:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20009244:	fa11 f000 	lsls.w	r0, r1, r0
20009248:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
2000924c:	ea44 0200 	orr.w	r2, r4, r0
20009250:	ea45 030c 	orr.w	r3, r5, ip
20009254:	4610      	mov	r0, r2
20009256:	4619      	mov	r1, r3
20009258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000925c:	f854 1c04 	ldr.w	r1, [r4, #-4]
20009260:	3c04      	subs	r4, #4
20009262:	e7db      	b.n	2000921c <__b2d+0x58>
20009264:	2100      	movs	r1, #0
20009266:	e7c8      	b.n	200091fa <__b2d+0x36>
20009268:	2400      	movs	r4, #0
2000926a:	e7e6      	b.n	2000923a <__b2d+0x76>

2000926c <__ratio>:
2000926c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20009270:	b083      	sub	sp, #12
20009272:	460e      	mov	r6, r1
20009274:	a901      	add	r1, sp, #4
20009276:	4607      	mov	r7, r0
20009278:	f7ff ffa4 	bl	200091c4 <__b2d>
2000927c:	460d      	mov	r5, r1
2000927e:	4604      	mov	r4, r0
20009280:	4669      	mov	r1, sp
20009282:	4630      	mov	r0, r6
20009284:	f7ff ff9e 	bl	200091c4 <__b2d>
20009288:	f8dd c004 	ldr.w	ip, [sp, #4]
2000928c:	46a9      	mov	r9, r5
2000928e:	46a0      	mov	r8, r4
20009290:	460b      	mov	r3, r1
20009292:	4602      	mov	r2, r0
20009294:	6931      	ldr	r1, [r6, #16]
20009296:	4616      	mov	r6, r2
20009298:	6938      	ldr	r0, [r7, #16]
2000929a:	461f      	mov	r7, r3
2000929c:	1a40      	subs	r0, r0, r1
2000929e:	9900      	ldr	r1, [sp, #0]
200092a0:	ebc1 010c 	rsb	r1, r1, ip
200092a4:	eb01 1140 	add.w	r1, r1, r0, lsl #5
200092a8:	2900      	cmp	r1, #0
200092aa:	bfc9      	itett	gt
200092ac:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
200092b0:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
200092b4:	4624      	movgt	r4, r4
200092b6:	464d      	movgt	r5, r9
200092b8:	bfdc      	itt	le
200092ba:	4612      	movle	r2, r2
200092bc:	463b      	movle	r3, r7
200092be:	4620      	mov	r0, r4
200092c0:	4629      	mov	r1, r5
200092c2:	f001 fb79 	bl	2000a9b8 <__aeabi_ddiv>
200092c6:	b003      	add	sp, #12
200092c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

200092cc <_mprec_log10>:
200092cc:	2817      	cmp	r0, #23
200092ce:	b510      	push	{r4, lr}
200092d0:	4604      	mov	r4, r0
200092d2:	dd0e      	ble.n	200092f2 <_mprec_log10+0x26>
200092d4:	f240 0100 	movw	r1, #0
200092d8:	2000      	movs	r0, #0
200092da:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200092de:	f240 0300 	movw	r3, #0
200092e2:	2200      	movs	r2, #0
200092e4:	f2c4 0324 	movt	r3, #16420	; 0x4024
200092e8:	f001 fa3c 	bl	2000a764 <__aeabi_dmul>
200092ec:	3c01      	subs	r4, #1
200092ee:	d1f6      	bne.n	200092de <_mprec_log10+0x12>
200092f0:	bd10      	pop	{r4, pc}
200092f2:	f24c 0348 	movw	r3, #49224	; 0xc048
200092f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200092fa:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
200092fe:	e9d3 0100 	ldrd	r0, r1, [r3]
20009302:	bd10      	pop	{r4, pc}

20009304 <__copybits>:
20009304:	6913      	ldr	r3, [r2, #16]
20009306:	3901      	subs	r1, #1
20009308:	f102 0c14 	add.w	ip, r2, #20
2000930c:	b410      	push	{r4}
2000930e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20009312:	114c      	asrs	r4, r1, #5
20009314:	3214      	adds	r2, #20
20009316:	3401      	adds	r4, #1
20009318:	4594      	cmp	ip, r2
2000931a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000931e:	d20f      	bcs.n	20009340 <__copybits+0x3c>
20009320:	2300      	movs	r3, #0
20009322:	f85c 1003 	ldr.w	r1, [ip, r3]
20009326:	50c1      	str	r1, [r0, r3]
20009328:	3304      	adds	r3, #4
2000932a:	eb03 010c 	add.w	r1, r3, ip
2000932e:	428a      	cmp	r2, r1
20009330:	d8f7      	bhi.n	20009322 <__copybits+0x1e>
20009332:	ea6f 0c0c 	mvn.w	ip, ip
20009336:	4462      	add	r2, ip
20009338:	f022 0203 	bic.w	r2, r2, #3
2000933c:	3204      	adds	r2, #4
2000933e:	1880      	adds	r0, r0, r2
20009340:	4284      	cmp	r4, r0
20009342:	d904      	bls.n	2000934e <__copybits+0x4a>
20009344:	2300      	movs	r3, #0
20009346:	f840 3b04 	str.w	r3, [r0], #4
2000934a:	4284      	cmp	r4, r0
2000934c:	d8fb      	bhi.n	20009346 <__copybits+0x42>
2000934e:	bc10      	pop	{r4}
20009350:	4770      	bx	lr
20009352:	bf00      	nop

20009354 <__any_on>:
20009354:	6902      	ldr	r2, [r0, #16]
20009356:	114b      	asrs	r3, r1, #5
20009358:	429a      	cmp	r2, r3
2000935a:	db10      	blt.n	2000937e <__any_on+0x2a>
2000935c:	dd0e      	ble.n	2000937c <__any_on+0x28>
2000935e:	f011 011f 	ands.w	r1, r1, #31
20009362:	d00b      	beq.n	2000937c <__any_on+0x28>
20009364:	461a      	mov	r2, r3
20009366:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000936a:	695b      	ldr	r3, [r3, #20]
2000936c:	fa23 fc01 	lsr.w	ip, r3, r1
20009370:	fa0c f101 	lsl.w	r1, ip, r1
20009374:	4299      	cmp	r1, r3
20009376:	d002      	beq.n	2000937e <__any_on+0x2a>
20009378:	2001      	movs	r0, #1
2000937a:	4770      	bx	lr
2000937c:	461a      	mov	r2, r3
2000937e:	3204      	adds	r2, #4
20009380:	f100 0114 	add.w	r1, r0, #20
20009384:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20009388:	f103 0c04 	add.w	ip, r3, #4
2000938c:	4561      	cmp	r1, ip
2000938e:	d20b      	bcs.n	200093a8 <__any_on+0x54>
20009390:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20009394:	2a00      	cmp	r2, #0
20009396:	d1ef      	bne.n	20009378 <__any_on+0x24>
20009398:	4299      	cmp	r1, r3
2000939a:	d205      	bcs.n	200093a8 <__any_on+0x54>
2000939c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
200093a0:	2a00      	cmp	r2, #0
200093a2:	d1e9      	bne.n	20009378 <__any_on+0x24>
200093a4:	4299      	cmp	r1, r3
200093a6:	d3f9      	bcc.n	2000939c <__any_on+0x48>
200093a8:	2000      	movs	r0, #0
200093aa:	4770      	bx	lr

200093ac <_Bfree>:
200093ac:	b530      	push	{r4, r5, lr}
200093ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
200093b0:	b083      	sub	sp, #12
200093b2:	4604      	mov	r4, r0
200093b4:	b155      	cbz	r5, 200093cc <_Bfree+0x20>
200093b6:	b139      	cbz	r1, 200093c8 <_Bfree+0x1c>
200093b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
200093ba:	684a      	ldr	r2, [r1, #4]
200093bc:	68db      	ldr	r3, [r3, #12]
200093be:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
200093c2:	6008      	str	r0, [r1, #0]
200093c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200093c8:	b003      	add	sp, #12
200093ca:	bd30      	pop	{r4, r5, pc}
200093cc:	2010      	movs	r0, #16
200093ce:	9101      	str	r1, [sp, #4]
200093d0:	f7ff faec 	bl	200089ac <malloc>
200093d4:	9901      	ldr	r1, [sp, #4]
200093d6:	6260      	str	r0, [r4, #36]	; 0x24
200093d8:	60c5      	str	r5, [r0, #12]
200093da:	6045      	str	r5, [r0, #4]
200093dc:	6085      	str	r5, [r0, #8]
200093de:	6005      	str	r5, [r0, #0]
200093e0:	e7e9      	b.n	200093b6 <_Bfree+0xa>
200093e2:	bf00      	nop

200093e4 <_Balloc>:
200093e4:	b570      	push	{r4, r5, r6, lr}
200093e6:	6a44      	ldr	r4, [r0, #36]	; 0x24
200093e8:	4606      	mov	r6, r0
200093ea:	460d      	mov	r5, r1
200093ec:	b164      	cbz	r4, 20009408 <_Balloc+0x24>
200093ee:	68e2      	ldr	r2, [r4, #12]
200093f0:	b1a2      	cbz	r2, 2000941c <_Balloc+0x38>
200093f2:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
200093f6:	b1eb      	cbz	r3, 20009434 <_Balloc+0x50>
200093f8:	6819      	ldr	r1, [r3, #0]
200093fa:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
200093fe:	2200      	movs	r2, #0
20009400:	60da      	str	r2, [r3, #12]
20009402:	611a      	str	r2, [r3, #16]
20009404:	4618      	mov	r0, r3
20009406:	bd70      	pop	{r4, r5, r6, pc}
20009408:	2010      	movs	r0, #16
2000940a:	f7ff facf 	bl	200089ac <malloc>
2000940e:	2300      	movs	r3, #0
20009410:	4604      	mov	r4, r0
20009412:	6270      	str	r0, [r6, #36]	; 0x24
20009414:	60c3      	str	r3, [r0, #12]
20009416:	6043      	str	r3, [r0, #4]
20009418:	6083      	str	r3, [r0, #8]
2000941a:	6003      	str	r3, [r0, #0]
2000941c:	2210      	movs	r2, #16
2000941e:	4630      	mov	r0, r6
20009420:	2104      	movs	r1, #4
20009422:	f000 fe0f 	bl	2000a044 <_calloc_r>
20009426:	6a73      	ldr	r3, [r6, #36]	; 0x24
20009428:	60e0      	str	r0, [r4, #12]
2000942a:	68da      	ldr	r2, [r3, #12]
2000942c:	2a00      	cmp	r2, #0
2000942e:	d1e0      	bne.n	200093f2 <_Balloc+0xe>
20009430:	4613      	mov	r3, r2
20009432:	e7e7      	b.n	20009404 <_Balloc+0x20>
20009434:	2401      	movs	r4, #1
20009436:	4630      	mov	r0, r6
20009438:	4621      	mov	r1, r4
2000943a:	40ac      	lsls	r4, r5
2000943c:	1d62      	adds	r2, r4, #5
2000943e:	0092      	lsls	r2, r2, #2
20009440:	f000 fe00 	bl	2000a044 <_calloc_r>
20009444:	4603      	mov	r3, r0
20009446:	2800      	cmp	r0, #0
20009448:	d0dc      	beq.n	20009404 <_Balloc+0x20>
2000944a:	6045      	str	r5, [r0, #4]
2000944c:	6084      	str	r4, [r0, #8]
2000944e:	e7d6      	b.n	200093fe <_Balloc+0x1a>

20009450 <__d2b>:
20009450:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20009454:	b083      	sub	sp, #12
20009456:	2101      	movs	r1, #1
20009458:	461d      	mov	r5, r3
2000945a:	4614      	mov	r4, r2
2000945c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
2000945e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20009460:	f7ff ffc0 	bl	200093e4 <_Balloc>
20009464:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20009468:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
2000946c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20009470:	4615      	mov	r5, r2
20009472:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20009476:	9300      	str	r3, [sp, #0]
20009478:	bf1c      	itt	ne
2000947a:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
2000947e:	9300      	strne	r3, [sp, #0]
20009480:	4680      	mov	r8, r0
20009482:	2c00      	cmp	r4, #0
20009484:	d023      	beq.n	200094ce <__d2b+0x7e>
20009486:	a802      	add	r0, sp, #8
20009488:	f840 4d04 	str.w	r4, [r0, #-4]!
2000948c:	f7ff fe22 	bl	200090d4 <__lo0bits>
20009490:	4603      	mov	r3, r0
20009492:	2800      	cmp	r0, #0
20009494:	d137      	bne.n	20009506 <__d2b+0xb6>
20009496:	9901      	ldr	r1, [sp, #4]
20009498:	9a00      	ldr	r2, [sp, #0]
2000949a:	f8c8 1014 	str.w	r1, [r8, #20]
2000949e:	2a00      	cmp	r2, #0
200094a0:	bf14      	ite	ne
200094a2:	2402      	movne	r4, #2
200094a4:	2401      	moveq	r4, #1
200094a6:	f8c8 2018 	str.w	r2, [r8, #24]
200094aa:	f8c8 4010 	str.w	r4, [r8, #16]
200094ae:	f1ba 0f00 	cmp.w	sl, #0
200094b2:	d01b      	beq.n	200094ec <__d2b+0x9c>
200094b4:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
200094b8:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
200094bc:	f1aa 0a03 	sub.w	sl, sl, #3
200094c0:	4453      	add	r3, sl
200094c2:	603b      	str	r3, [r7, #0]
200094c4:	6032      	str	r2, [r6, #0]
200094c6:	4640      	mov	r0, r8
200094c8:	b003      	add	sp, #12
200094ca:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200094ce:	4668      	mov	r0, sp
200094d0:	f7ff fe00 	bl	200090d4 <__lo0bits>
200094d4:	2301      	movs	r3, #1
200094d6:	461c      	mov	r4, r3
200094d8:	f8c8 3010 	str.w	r3, [r8, #16]
200094dc:	9b00      	ldr	r3, [sp, #0]
200094de:	f8c8 3014 	str.w	r3, [r8, #20]
200094e2:	f100 0320 	add.w	r3, r0, #32
200094e6:	f1ba 0f00 	cmp.w	sl, #0
200094ea:	d1e3      	bne.n	200094b4 <__d2b+0x64>
200094ec:	eb08 0284 	add.w	r2, r8, r4, lsl #2
200094f0:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
200094f4:	3b02      	subs	r3, #2
200094f6:	603b      	str	r3, [r7, #0]
200094f8:	6910      	ldr	r0, [r2, #16]
200094fa:	f7ff fdcb 	bl	20009094 <__hi0bits>
200094fe:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20009502:	6030      	str	r0, [r6, #0]
20009504:	e7df      	b.n	200094c6 <__d2b+0x76>
20009506:	9a00      	ldr	r2, [sp, #0]
20009508:	f1c0 0120 	rsb	r1, r0, #32
2000950c:	fa12 f101 	lsls.w	r1, r2, r1
20009510:	40c2      	lsrs	r2, r0
20009512:	9801      	ldr	r0, [sp, #4]
20009514:	4301      	orrs	r1, r0
20009516:	f8c8 1014 	str.w	r1, [r8, #20]
2000951a:	9200      	str	r2, [sp, #0]
2000951c:	e7bf      	b.n	2000949e <__d2b+0x4e>
2000951e:	bf00      	nop

20009520 <__mdiff>:
20009520:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009524:	6913      	ldr	r3, [r2, #16]
20009526:	690f      	ldr	r7, [r1, #16]
20009528:	460c      	mov	r4, r1
2000952a:	4615      	mov	r5, r2
2000952c:	1aff      	subs	r7, r7, r3
2000952e:	2f00      	cmp	r7, #0
20009530:	d04f      	beq.n	200095d2 <__mdiff+0xb2>
20009532:	db6a      	blt.n	2000960a <__mdiff+0xea>
20009534:	2700      	movs	r7, #0
20009536:	f101 0614 	add.w	r6, r1, #20
2000953a:	6861      	ldr	r1, [r4, #4]
2000953c:	f7ff ff52 	bl	200093e4 <_Balloc>
20009540:	f8d5 8010 	ldr.w	r8, [r5, #16]
20009544:	f8d4 c010 	ldr.w	ip, [r4, #16]
20009548:	f105 0114 	add.w	r1, r5, #20
2000954c:	2200      	movs	r2, #0
2000954e:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20009552:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20009556:	f105 0814 	add.w	r8, r5, #20
2000955a:	3414      	adds	r4, #20
2000955c:	f100 0314 	add.w	r3, r0, #20
20009560:	60c7      	str	r7, [r0, #12]
20009562:	f851 7b04 	ldr.w	r7, [r1], #4
20009566:	f856 5b04 	ldr.w	r5, [r6], #4
2000956a:	46bb      	mov	fp, r7
2000956c:	fa1f fa87 	uxth.w	sl, r7
20009570:	0c3f      	lsrs	r7, r7, #16
20009572:	fa1f f985 	uxth.w	r9, r5
20009576:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
2000957a:	ebca 0a09 	rsb	sl, sl, r9
2000957e:	4452      	add	r2, sl
20009580:	eb07 4722 	add.w	r7, r7, r2, asr #16
20009584:	b292      	uxth	r2, r2
20009586:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
2000958a:	f843 2b04 	str.w	r2, [r3], #4
2000958e:	143a      	asrs	r2, r7, #16
20009590:	4588      	cmp	r8, r1
20009592:	d8e6      	bhi.n	20009562 <__mdiff+0x42>
20009594:	42a6      	cmp	r6, r4
20009596:	d20e      	bcs.n	200095b6 <__mdiff+0x96>
20009598:	f856 1b04 	ldr.w	r1, [r6], #4
2000959c:	b28d      	uxth	r5, r1
2000959e:	0c09      	lsrs	r1, r1, #16
200095a0:	1952      	adds	r2, r2, r5
200095a2:	eb01 4122 	add.w	r1, r1, r2, asr #16
200095a6:	b292      	uxth	r2, r2
200095a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
200095ac:	f843 2b04 	str.w	r2, [r3], #4
200095b0:	140a      	asrs	r2, r1, #16
200095b2:	42b4      	cmp	r4, r6
200095b4:	d8f0      	bhi.n	20009598 <__mdiff+0x78>
200095b6:	f853 2c04 	ldr.w	r2, [r3, #-4]
200095ba:	b932      	cbnz	r2, 200095ca <__mdiff+0xaa>
200095bc:	f853 2c08 	ldr.w	r2, [r3, #-8]
200095c0:	f10c 3cff 	add.w	ip, ip, #4294967295
200095c4:	3b04      	subs	r3, #4
200095c6:	2a00      	cmp	r2, #0
200095c8:	d0f8      	beq.n	200095bc <__mdiff+0x9c>
200095ca:	f8c0 c010 	str.w	ip, [r0, #16]
200095ce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200095d2:	3304      	adds	r3, #4
200095d4:	f101 0614 	add.w	r6, r1, #20
200095d8:	009b      	lsls	r3, r3, #2
200095da:	18d2      	adds	r2, r2, r3
200095dc:	18cb      	adds	r3, r1, r3
200095de:	3304      	adds	r3, #4
200095e0:	3204      	adds	r2, #4
200095e2:	f853 cc04 	ldr.w	ip, [r3, #-4]
200095e6:	3b04      	subs	r3, #4
200095e8:	f852 1c04 	ldr.w	r1, [r2, #-4]
200095ec:	3a04      	subs	r2, #4
200095ee:	458c      	cmp	ip, r1
200095f0:	d10a      	bne.n	20009608 <__mdiff+0xe8>
200095f2:	429e      	cmp	r6, r3
200095f4:	d3f5      	bcc.n	200095e2 <__mdiff+0xc2>
200095f6:	2100      	movs	r1, #0
200095f8:	f7ff fef4 	bl	200093e4 <_Balloc>
200095fc:	2301      	movs	r3, #1
200095fe:	6103      	str	r3, [r0, #16]
20009600:	2300      	movs	r3, #0
20009602:	6143      	str	r3, [r0, #20]
20009604:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009608:	d297      	bcs.n	2000953a <__mdiff+0x1a>
2000960a:	4623      	mov	r3, r4
2000960c:	462c      	mov	r4, r5
2000960e:	2701      	movs	r7, #1
20009610:	461d      	mov	r5, r3
20009612:	f104 0614 	add.w	r6, r4, #20
20009616:	e790      	b.n	2000953a <__mdiff+0x1a>

20009618 <__lshift>:
20009618:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000961c:	690d      	ldr	r5, [r1, #16]
2000961e:	688b      	ldr	r3, [r1, #8]
20009620:	1156      	asrs	r6, r2, #5
20009622:	3501      	adds	r5, #1
20009624:	460c      	mov	r4, r1
20009626:	19ad      	adds	r5, r5, r6
20009628:	4690      	mov	r8, r2
2000962a:	429d      	cmp	r5, r3
2000962c:	4682      	mov	sl, r0
2000962e:	6849      	ldr	r1, [r1, #4]
20009630:	dd03      	ble.n	2000963a <__lshift+0x22>
20009632:	005b      	lsls	r3, r3, #1
20009634:	3101      	adds	r1, #1
20009636:	429d      	cmp	r5, r3
20009638:	dcfb      	bgt.n	20009632 <__lshift+0x1a>
2000963a:	4650      	mov	r0, sl
2000963c:	f7ff fed2 	bl	200093e4 <_Balloc>
20009640:	2e00      	cmp	r6, #0
20009642:	4607      	mov	r7, r0
20009644:	f100 0214 	add.w	r2, r0, #20
20009648:	dd0a      	ble.n	20009660 <__lshift+0x48>
2000964a:	2300      	movs	r3, #0
2000964c:	4619      	mov	r1, r3
2000964e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20009652:	3301      	adds	r3, #1
20009654:	42b3      	cmp	r3, r6
20009656:	d1fa      	bne.n	2000964e <__lshift+0x36>
20009658:	eb07 0383 	add.w	r3, r7, r3, lsl #2
2000965c:	f103 0214 	add.w	r2, r3, #20
20009660:	6920      	ldr	r0, [r4, #16]
20009662:	f104 0314 	add.w	r3, r4, #20
20009666:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000966a:	3014      	adds	r0, #20
2000966c:	f018 081f 	ands.w	r8, r8, #31
20009670:	d01b      	beq.n	200096aa <__lshift+0x92>
20009672:	f1c8 0e20 	rsb	lr, r8, #32
20009676:	2100      	movs	r1, #0
20009678:	681e      	ldr	r6, [r3, #0]
2000967a:	fa06 fc08 	lsl.w	ip, r6, r8
2000967e:	ea41 010c 	orr.w	r1, r1, ip
20009682:	f842 1b04 	str.w	r1, [r2], #4
20009686:	f853 1b04 	ldr.w	r1, [r3], #4
2000968a:	4298      	cmp	r0, r3
2000968c:	fa21 f10e 	lsr.w	r1, r1, lr
20009690:	d8f2      	bhi.n	20009678 <__lshift+0x60>
20009692:	6011      	str	r1, [r2, #0]
20009694:	b101      	cbz	r1, 20009698 <__lshift+0x80>
20009696:	3501      	adds	r5, #1
20009698:	4650      	mov	r0, sl
2000969a:	3d01      	subs	r5, #1
2000969c:	4621      	mov	r1, r4
2000969e:	613d      	str	r5, [r7, #16]
200096a0:	f7ff fe84 	bl	200093ac <_Bfree>
200096a4:	4638      	mov	r0, r7
200096a6:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200096aa:	f853 1008 	ldr.w	r1, [r3, r8]
200096ae:	f842 1008 	str.w	r1, [r2, r8]
200096b2:	f108 0804 	add.w	r8, r8, #4
200096b6:	eb08 0103 	add.w	r1, r8, r3
200096ba:	4288      	cmp	r0, r1
200096bc:	d9ec      	bls.n	20009698 <__lshift+0x80>
200096be:	f853 1008 	ldr.w	r1, [r3, r8]
200096c2:	f842 1008 	str.w	r1, [r2, r8]
200096c6:	f108 0804 	add.w	r8, r8, #4
200096ca:	eb08 0103 	add.w	r1, r8, r3
200096ce:	4288      	cmp	r0, r1
200096d0:	d8eb      	bhi.n	200096aa <__lshift+0x92>
200096d2:	e7e1      	b.n	20009698 <__lshift+0x80>

200096d4 <__multiply>:
200096d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200096d8:	f8d1 8010 	ldr.w	r8, [r1, #16]
200096dc:	6917      	ldr	r7, [r2, #16]
200096de:	460d      	mov	r5, r1
200096e0:	4616      	mov	r6, r2
200096e2:	b087      	sub	sp, #28
200096e4:	45b8      	cmp	r8, r7
200096e6:	bfb5      	itete	lt
200096e8:	4615      	movlt	r5, r2
200096ea:	463b      	movge	r3, r7
200096ec:	460b      	movlt	r3, r1
200096ee:	4647      	movge	r7, r8
200096f0:	bfb4      	ite	lt
200096f2:	461e      	movlt	r6, r3
200096f4:	4698      	movge	r8, r3
200096f6:	68ab      	ldr	r3, [r5, #8]
200096f8:	eb08 0407 	add.w	r4, r8, r7
200096fc:	6869      	ldr	r1, [r5, #4]
200096fe:	429c      	cmp	r4, r3
20009700:	bfc8      	it	gt
20009702:	3101      	addgt	r1, #1
20009704:	f7ff fe6e 	bl	200093e4 <_Balloc>
20009708:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000970c:	f100 0b14 	add.w	fp, r0, #20
20009710:	3314      	adds	r3, #20
20009712:	9003      	str	r0, [sp, #12]
20009714:	459b      	cmp	fp, r3
20009716:	9304      	str	r3, [sp, #16]
20009718:	d206      	bcs.n	20009728 <__multiply+0x54>
2000971a:	9904      	ldr	r1, [sp, #16]
2000971c:	465b      	mov	r3, fp
2000971e:	2200      	movs	r2, #0
20009720:	f843 2b04 	str.w	r2, [r3], #4
20009724:	4299      	cmp	r1, r3
20009726:	d8fb      	bhi.n	20009720 <__multiply+0x4c>
20009728:	eb06 0888 	add.w	r8, r6, r8, lsl #2
2000972c:	f106 0914 	add.w	r9, r6, #20
20009730:	f108 0814 	add.w	r8, r8, #20
20009734:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20009738:	3514      	adds	r5, #20
2000973a:	45c1      	cmp	r9, r8
2000973c:	f8cd 8004 	str.w	r8, [sp, #4]
20009740:	f10c 0c14 	add.w	ip, ip, #20
20009744:	9502      	str	r5, [sp, #8]
20009746:	d24b      	bcs.n	200097e0 <__multiply+0x10c>
20009748:	f04f 0a00 	mov.w	sl, #0
2000974c:	9405      	str	r4, [sp, #20]
2000974e:	f859 400a 	ldr.w	r4, [r9, sl]
20009752:	eb0a 080b 	add.w	r8, sl, fp
20009756:	b2a0      	uxth	r0, r4
20009758:	b1d8      	cbz	r0, 20009792 <__multiply+0xbe>
2000975a:	9a02      	ldr	r2, [sp, #8]
2000975c:	4643      	mov	r3, r8
2000975e:	2400      	movs	r4, #0
20009760:	f852 5b04 	ldr.w	r5, [r2], #4
20009764:	6819      	ldr	r1, [r3, #0]
20009766:	b2af      	uxth	r7, r5
20009768:	0c2d      	lsrs	r5, r5, #16
2000976a:	b28e      	uxth	r6, r1
2000976c:	0c09      	lsrs	r1, r1, #16
2000976e:	fb00 6607 	mla	r6, r0, r7, r6
20009772:	fb00 1105 	mla	r1, r0, r5, r1
20009776:	1936      	adds	r6, r6, r4
20009778:	eb01 4116 	add.w	r1, r1, r6, lsr #16
2000977c:	b2b6      	uxth	r6, r6
2000977e:	0c0c      	lsrs	r4, r1, #16
20009780:	4594      	cmp	ip, r2
20009782:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20009786:	f843 6b04 	str.w	r6, [r3], #4
2000978a:	d8e9      	bhi.n	20009760 <__multiply+0x8c>
2000978c:	601c      	str	r4, [r3, #0]
2000978e:	f859 400a 	ldr.w	r4, [r9, sl]
20009792:	0c24      	lsrs	r4, r4, #16
20009794:	d01c      	beq.n	200097d0 <__multiply+0xfc>
20009796:	f85b 200a 	ldr.w	r2, [fp, sl]
2000979a:	4641      	mov	r1, r8
2000979c:	9b02      	ldr	r3, [sp, #8]
2000979e:	2500      	movs	r5, #0
200097a0:	4610      	mov	r0, r2
200097a2:	881e      	ldrh	r6, [r3, #0]
200097a4:	b297      	uxth	r7, r2
200097a6:	fb06 5504 	mla	r5, r6, r4, r5
200097aa:	eb05 4510 	add.w	r5, r5, r0, lsr #16
200097ae:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
200097b2:	600f      	str	r7, [r1, #0]
200097b4:	f851 0f04 	ldr.w	r0, [r1, #4]!
200097b8:	f853 2b04 	ldr.w	r2, [r3], #4
200097bc:	b286      	uxth	r6, r0
200097be:	0c12      	lsrs	r2, r2, #16
200097c0:	fb02 6204 	mla	r2, r2, r4, r6
200097c4:	eb02 4215 	add.w	r2, r2, r5, lsr #16
200097c8:	0c15      	lsrs	r5, r2, #16
200097ca:	459c      	cmp	ip, r3
200097cc:	d8e9      	bhi.n	200097a2 <__multiply+0xce>
200097ce:	600a      	str	r2, [r1, #0]
200097d0:	f10a 0a04 	add.w	sl, sl, #4
200097d4:	9a01      	ldr	r2, [sp, #4]
200097d6:	eb0a 0309 	add.w	r3, sl, r9
200097da:	429a      	cmp	r2, r3
200097dc:	d8b7      	bhi.n	2000974e <__multiply+0x7a>
200097de:	9c05      	ldr	r4, [sp, #20]
200097e0:	2c00      	cmp	r4, #0
200097e2:	dd0b      	ble.n	200097fc <__multiply+0x128>
200097e4:	9a04      	ldr	r2, [sp, #16]
200097e6:	f852 3c04 	ldr.w	r3, [r2, #-4]
200097ea:	b93b      	cbnz	r3, 200097fc <__multiply+0x128>
200097ec:	4613      	mov	r3, r2
200097ee:	e003      	b.n	200097f8 <__multiply+0x124>
200097f0:	f853 2c08 	ldr.w	r2, [r3, #-8]
200097f4:	3b04      	subs	r3, #4
200097f6:	b90a      	cbnz	r2, 200097fc <__multiply+0x128>
200097f8:	3c01      	subs	r4, #1
200097fa:	d1f9      	bne.n	200097f0 <__multiply+0x11c>
200097fc:	9b03      	ldr	r3, [sp, #12]
200097fe:	4618      	mov	r0, r3
20009800:	611c      	str	r4, [r3, #16]
20009802:	b007      	add	sp, #28
20009804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20009808 <__i2b>:
20009808:	b510      	push	{r4, lr}
2000980a:	460c      	mov	r4, r1
2000980c:	2101      	movs	r1, #1
2000980e:	f7ff fde9 	bl	200093e4 <_Balloc>
20009812:	2201      	movs	r2, #1
20009814:	6144      	str	r4, [r0, #20]
20009816:	6102      	str	r2, [r0, #16]
20009818:	bd10      	pop	{r4, pc}
2000981a:	bf00      	nop

2000981c <__multadd>:
2000981c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20009820:	460d      	mov	r5, r1
20009822:	2100      	movs	r1, #0
20009824:	4606      	mov	r6, r0
20009826:	692c      	ldr	r4, [r5, #16]
20009828:	b083      	sub	sp, #12
2000982a:	f105 0814 	add.w	r8, r5, #20
2000982e:	4608      	mov	r0, r1
20009830:	f858 7001 	ldr.w	r7, [r8, r1]
20009834:	3001      	adds	r0, #1
20009836:	fa1f fa87 	uxth.w	sl, r7
2000983a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000983e:	fb0a 3302 	mla	r3, sl, r2, r3
20009842:	fb0c fc02 	mul.w	ip, ip, r2
20009846:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000984a:	b29b      	uxth	r3, r3
2000984c:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20009850:	f848 3001 	str.w	r3, [r8, r1]
20009854:	3104      	adds	r1, #4
20009856:	4284      	cmp	r4, r0
20009858:	ea4f 431c 	mov.w	r3, ip, lsr #16
2000985c:	dce8      	bgt.n	20009830 <__multadd+0x14>
2000985e:	b13b      	cbz	r3, 20009870 <__multadd+0x54>
20009860:	68aa      	ldr	r2, [r5, #8]
20009862:	4294      	cmp	r4, r2
20009864:	da08      	bge.n	20009878 <__multadd+0x5c>
20009866:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000986a:	3401      	adds	r4, #1
2000986c:	612c      	str	r4, [r5, #16]
2000986e:	6153      	str	r3, [r2, #20]
20009870:	4628      	mov	r0, r5
20009872:	b003      	add	sp, #12
20009874:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20009878:	6869      	ldr	r1, [r5, #4]
2000987a:	4630      	mov	r0, r6
2000987c:	9301      	str	r3, [sp, #4]
2000987e:	3101      	adds	r1, #1
20009880:	f7ff fdb0 	bl	200093e4 <_Balloc>
20009884:	692a      	ldr	r2, [r5, #16]
20009886:	f105 010c 	add.w	r1, r5, #12
2000988a:	3202      	adds	r2, #2
2000988c:	0092      	lsls	r2, r2, #2
2000988e:	4607      	mov	r7, r0
20009890:	300c      	adds	r0, #12
20009892:	f7fc fb2f 	bl	20005ef4 <memcpy>
20009896:	4629      	mov	r1, r5
20009898:	4630      	mov	r0, r6
2000989a:	463d      	mov	r5, r7
2000989c:	f7ff fd86 	bl	200093ac <_Bfree>
200098a0:	9b01      	ldr	r3, [sp, #4]
200098a2:	e7e0      	b.n	20009866 <__multadd+0x4a>

200098a4 <__pow5mult>:
200098a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200098a8:	4615      	mov	r5, r2
200098aa:	f012 0203 	ands.w	r2, r2, #3
200098ae:	4604      	mov	r4, r0
200098b0:	4688      	mov	r8, r1
200098b2:	d12c      	bne.n	2000990e <__pow5mult+0x6a>
200098b4:	10ad      	asrs	r5, r5, #2
200098b6:	d01e      	beq.n	200098f6 <__pow5mult+0x52>
200098b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
200098ba:	2e00      	cmp	r6, #0
200098bc:	d034      	beq.n	20009928 <__pow5mult+0x84>
200098be:	68b7      	ldr	r7, [r6, #8]
200098c0:	2f00      	cmp	r7, #0
200098c2:	d03b      	beq.n	2000993c <__pow5mult+0x98>
200098c4:	f015 0f01 	tst.w	r5, #1
200098c8:	d108      	bne.n	200098dc <__pow5mult+0x38>
200098ca:	106d      	asrs	r5, r5, #1
200098cc:	d013      	beq.n	200098f6 <__pow5mult+0x52>
200098ce:	683e      	ldr	r6, [r7, #0]
200098d0:	b1a6      	cbz	r6, 200098fc <__pow5mult+0x58>
200098d2:	4630      	mov	r0, r6
200098d4:	4607      	mov	r7, r0
200098d6:	f015 0f01 	tst.w	r5, #1
200098da:	d0f6      	beq.n	200098ca <__pow5mult+0x26>
200098dc:	4641      	mov	r1, r8
200098de:	463a      	mov	r2, r7
200098e0:	4620      	mov	r0, r4
200098e2:	f7ff fef7 	bl	200096d4 <__multiply>
200098e6:	4641      	mov	r1, r8
200098e8:	4606      	mov	r6, r0
200098ea:	4620      	mov	r0, r4
200098ec:	f7ff fd5e 	bl	200093ac <_Bfree>
200098f0:	106d      	asrs	r5, r5, #1
200098f2:	46b0      	mov	r8, r6
200098f4:	d1eb      	bne.n	200098ce <__pow5mult+0x2a>
200098f6:	4640      	mov	r0, r8
200098f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200098fc:	4639      	mov	r1, r7
200098fe:	463a      	mov	r2, r7
20009900:	4620      	mov	r0, r4
20009902:	f7ff fee7 	bl	200096d4 <__multiply>
20009906:	6038      	str	r0, [r7, #0]
20009908:	4607      	mov	r7, r0
2000990a:	6006      	str	r6, [r0, #0]
2000990c:	e7e3      	b.n	200098d6 <__pow5mult+0x32>
2000990e:	f24c 0c48 	movw	ip, #49224	; 0xc048
20009912:	2300      	movs	r3, #0
20009914:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20009918:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000991c:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20009920:	f7ff ff7c 	bl	2000981c <__multadd>
20009924:	4680      	mov	r8, r0
20009926:	e7c5      	b.n	200098b4 <__pow5mult+0x10>
20009928:	2010      	movs	r0, #16
2000992a:	f7ff f83f 	bl	200089ac <malloc>
2000992e:	2300      	movs	r3, #0
20009930:	4606      	mov	r6, r0
20009932:	6260      	str	r0, [r4, #36]	; 0x24
20009934:	60c3      	str	r3, [r0, #12]
20009936:	6043      	str	r3, [r0, #4]
20009938:	6083      	str	r3, [r0, #8]
2000993a:	6003      	str	r3, [r0, #0]
2000993c:	4620      	mov	r0, r4
2000993e:	f240 2171 	movw	r1, #625	; 0x271
20009942:	f7ff ff61 	bl	20009808 <__i2b>
20009946:	2300      	movs	r3, #0
20009948:	60b0      	str	r0, [r6, #8]
2000994a:	4607      	mov	r7, r0
2000994c:	6003      	str	r3, [r0, #0]
2000994e:	e7b9      	b.n	200098c4 <__pow5mult+0x20>

20009950 <__s2b>:
20009950:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20009954:	461e      	mov	r6, r3
20009956:	f648 6339 	movw	r3, #36409	; 0x8e39
2000995a:	f106 0c08 	add.w	ip, r6, #8
2000995e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20009962:	4688      	mov	r8, r1
20009964:	4605      	mov	r5, r0
20009966:	4617      	mov	r7, r2
20009968:	fb83 130c 	smull	r1, r3, r3, ip
2000996c:	ea4f 7cec 	mov.w	ip, ip, asr #31
20009970:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20009974:	f1bc 0f01 	cmp.w	ip, #1
20009978:	dd35      	ble.n	200099e6 <__s2b+0x96>
2000997a:	2100      	movs	r1, #0
2000997c:	2201      	movs	r2, #1
2000997e:	0052      	lsls	r2, r2, #1
20009980:	3101      	adds	r1, #1
20009982:	4594      	cmp	ip, r2
20009984:	dcfb      	bgt.n	2000997e <__s2b+0x2e>
20009986:	4628      	mov	r0, r5
20009988:	f7ff fd2c 	bl	200093e4 <_Balloc>
2000998c:	9b08      	ldr	r3, [sp, #32]
2000998e:	6143      	str	r3, [r0, #20]
20009990:	2301      	movs	r3, #1
20009992:	2f09      	cmp	r7, #9
20009994:	6103      	str	r3, [r0, #16]
20009996:	dd22      	ble.n	200099de <__s2b+0x8e>
20009998:	f108 0a09 	add.w	sl, r8, #9
2000999c:	2409      	movs	r4, #9
2000999e:	f818 3004 	ldrb.w	r3, [r8, r4]
200099a2:	4601      	mov	r1, r0
200099a4:	220a      	movs	r2, #10
200099a6:	3401      	adds	r4, #1
200099a8:	3b30      	subs	r3, #48	; 0x30
200099aa:	4628      	mov	r0, r5
200099ac:	f7ff ff36 	bl	2000981c <__multadd>
200099b0:	42a7      	cmp	r7, r4
200099b2:	dcf4      	bgt.n	2000999e <__s2b+0x4e>
200099b4:	eb0a 0807 	add.w	r8, sl, r7
200099b8:	f1a8 0808 	sub.w	r8, r8, #8
200099bc:	42be      	cmp	r6, r7
200099be:	dd0c      	ble.n	200099da <__s2b+0x8a>
200099c0:	2400      	movs	r4, #0
200099c2:	f818 3004 	ldrb.w	r3, [r8, r4]
200099c6:	4601      	mov	r1, r0
200099c8:	3401      	adds	r4, #1
200099ca:	220a      	movs	r2, #10
200099cc:	3b30      	subs	r3, #48	; 0x30
200099ce:	4628      	mov	r0, r5
200099d0:	f7ff ff24 	bl	2000981c <__multadd>
200099d4:	19e3      	adds	r3, r4, r7
200099d6:	429e      	cmp	r6, r3
200099d8:	dcf3      	bgt.n	200099c2 <__s2b+0x72>
200099da:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200099de:	f108 080a 	add.w	r8, r8, #10
200099e2:	2709      	movs	r7, #9
200099e4:	e7ea      	b.n	200099bc <__s2b+0x6c>
200099e6:	2100      	movs	r1, #0
200099e8:	e7cd      	b.n	20009986 <__s2b+0x36>
200099ea:	bf00      	nop

200099ec <_realloc_r>:
200099ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200099f0:	4691      	mov	r9, r2
200099f2:	b083      	sub	sp, #12
200099f4:	4607      	mov	r7, r0
200099f6:	460e      	mov	r6, r1
200099f8:	2900      	cmp	r1, #0
200099fa:	f000 813a 	beq.w	20009c72 <_realloc_r+0x286>
200099fe:	f1a1 0808 	sub.w	r8, r1, #8
20009a02:	f109 040b 	add.w	r4, r9, #11
20009a06:	f7ff fb41 	bl	2000908c <__malloc_lock>
20009a0a:	2c16      	cmp	r4, #22
20009a0c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20009a10:	460b      	mov	r3, r1
20009a12:	f200 80a0 	bhi.w	20009b56 <_realloc_r+0x16a>
20009a16:	2210      	movs	r2, #16
20009a18:	2500      	movs	r5, #0
20009a1a:	4614      	mov	r4, r2
20009a1c:	454c      	cmp	r4, r9
20009a1e:	bf38      	it	cc
20009a20:	f045 0501 	orrcc.w	r5, r5, #1
20009a24:	2d00      	cmp	r5, #0
20009a26:	f040 812a 	bne.w	20009c7e <_realloc_r+0x292>
20009a2a:	f021 0a03 	bic.w	sl, r1, #3
20009a2e:	4592      	cmp	sl, r2
20009a30:	bfa2      	ittt	ge
20009a32:	4640      	movge	r0, r8
20009a34:	4655      	movge	r5, sl
20009a36:	f108 0808 	addge.w	r8, r8, #8
20009a3a:	da75      	bge.n	20009b28 <_realloc_r+0x13c>
20009a3c:	f24c 23c0 	movw	r3, #49856	; 0xc2c0
20009a40:	eb08 000a 	add.w	r0, r8, sl
20009a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009a48:	f8d3 e008 	ldr.w	lr, [r3, #8]
20009a4c:	4586      	cmp	lr, r0
20009a4e:	f000 811a 	beq.w	20009c86 <_realloc_r+0x29a>
20009a52:	f8d0 c004 	ldr.w	ip, [r0, #4]
20009a56:	f02c 0b01 	bic.w	fp, ip, #1
20009a5a:	4483      	add	fp, r0
20009a5c:	f8db b004 	ldr.w	fp, [fp, #4]
20009a60:	f01b 0f01 	tst.w	fp, #1
20009a64:	d07c      	beq.n	20009b60 <_realloc_r+0x174>
20009a66:	46ac      	mov	ip, r5
20009a68:	4628      	mov	r0, r5
20009a6a:	f011 0f01 	tst.w	r1, #1
20009a6e:	f040 809b 	bne.w	20009ba8 <_realloc_r+0x1bc>
20009a72:	f856 1c08 	ldr.w	r1, [r6, #-8]
20009a76:	ebc1 0b08 	rsb	fp, r1, r8
20009a7a:	f8db 5004 	ldr.w	r5, [fp, #4]
20009a7e:	f025 0503 	bic.w	r5, r5, #3
20009a82:	2800      	cmp	r0, #0
20009a84:	f000 80dd 	beq.w	20009c42 <_realloc_r+0x256>
20009a88:	4570      	cmp	r0, lr
20009a8a:	f000 811f 	beq.w	20009ccc <_realloc_r+0x2e0>
20009a8e:	eb05 030a 	add.w	r3, r5, sl
20009a92:	eb0c 0503 	add.w	r5, ip, r3
20009a96:	4295      	cmp	r5, r2
20009a98:	bfb8      	it	lt
20009a9a:	461d      	movlt	r5, r3
20009a9c:	f2c0 80d2 	blt.w	20009c44 <_realloc_r+0x258>
20009aa0:	6881      	ldr	r1, [r0, #8]
20009aa2:	465b      	mov	r3, fp
20009aa4:	68c0      	ldr	r0, [r0, #12]
20009aa6:	f1aa 0204 	sub.w	r2, sl, #4
20009aaa:	2a24      	cmp	r2, #36	; 0x24
20009aac:	6081      	str	r1, [r0, #8]
20009aae:	60c8      	str	r0, [r1, #12]
20009ab0:	f853 1f08 	ldr.w	r1, [r3, #8]!
20009ab4:	f8db 000c 	ldr.w	r0, [fp, #12]
20009ab8:	6081      	str	r1, [r0, #8]
20009aba:	60c8      	str	r0, [r1, #12]
20009abc:	f200 80d0 	bhi.w	20009c60 <_realloc_r+0x274>
20009ac0:	2a13      	cmp	r2, #19
20009ac2:	469c      	mov	ip, r3
20009ac4:	d921      	bls.n	20009b0a <_realloc_r+0x11e>
20009ac6:	4631      	mov	r1, r6
20009ac8:	f10b 0c10 	add.w	ip, fp, #16
20009acc:	f851 0b04 	ldr.w	r0, [r1], #4
20009ad0:	f8cb 0008 	str.w	r0, [fp, #8]
20009ad4:	6870      	ldr	r0, [r6, #4]
20009ad6:	1d0e      	adds	r6, r1, #4
20009ad8:	2a1b      	cmp	r2, #27
20009ada:	f8cb 000c 	str.w	r0, [fp, #12]
20009ade:	d914      	bls.n	20009b0a <_realloc_r+0x11e>
20009ae0:	6848      	ldr	r0, [r1, #4]
20009ae2:	1d31      	adds	r1, r6, #4
20009ae4:	f10b 0c18 	add.w	ip, fp, #24
20009ae8:	f8cb 0010 	str.w	r0, [fp, #16]
20009aec:	6870      	ldr	r0, [r6, #4]
20009aee:	1d0e      	adds	r6, r1, #4
20009af0:	2a24      	cmp	r2, #36	; 0x24
20009af2:	f8cb 0014 	str.w	r0, [fp, #20]
20009af6:	d108      	bne.n	20009b0a <_realloc_r+0x11e>
20009af8:	684a      	ldr	r2, [r1, #4]
20009afa:	f10b 0c20 	add.w	ip, fp, #32
20009afe:	f8cb 2018 	str.w	r2, [fp, #24]
20009b02:	6872      	ldr	r2, [r6, #4]
20009b04:	3608      	adds	r6, #8
20009b06:	f8cb 201c 	str.w	r2, [fp, #28]
20009b0a:	4631      	mov	r1, r6
20009b0c:	4698      	mov	r8, r3
20009b0e:	4662      	mov	r2, ip
20009b10:	4658      	mov	r0, fp
20009b12:	f851 3b04 	ldr.w	r3, [r1], #4
20009b16:	f842 3b04 	str.w	r3, [r2], #4
20009b1a:	6873      	ldr	r3, [r6, #4]
20009b1c:	f8cc 3004 	str.w	r3, [ip, #4]
20009b20:	684b      	ldr	r3, [r1, #4]
20009b22:	6053      	str	r3, [r2, #4]
20009b24:	f8db 3004 	ldr.w	r3, [fp, #4]
20009b28:	ebc4 0c05 	rsb	ip, r4, r5
20009b2c:	f1bc 0f0f 	cmp.w	ip, #15
20009b30:	d826      	bhi.n	20009b80 <_realloc_r+0x194>
20009b32:	1942      	adds	r2, r0, r5
20009b34:	f003 0301 	and.w	r3, r3, #1
20009b38:	ea43 0505 	orr.w	r5, r3, r5
20009b3c:	6045      	str	r5, [r0, #4]
20009b3e:	6853      	ldr	r3, [r2, #4]
20009b40:	f043 0301 	orr.w	r3, r3, #1
20009b44:	6053      	str	r3, [r2, #4]
20009b46:	4638      	mov	r0, r7
20009b48:	4645      	mov	r5, r8
20009b4a:	f7ff faa1 	bl	20009090 <__malloc_unlock>
20009b4e:	4628      	mov	r0, r5
20009b50:	b003      	add	sp, #12
20009b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009b56:	f024 0407 	bic.w	r4, r4, #7
20009b5a:	4622      	mov	r2, r4
20009b5c:	0fe5      	lsrs	r5, r4, #31
20009b5e:	e75d      	b.n	20009a1c <_realloc_r+0x30>
20009b60:	f02c 0c03 	bic.w	ip, ip, #3
20009b64:	eb0c 050a 	add.w	r5, ip, sl
20009b68:	4295      	cmp	r5, r2
20009b6a:	f6ff af7e 	blt.w	20009a6a <_realloc_r+0x7e>
20009b6e:	6882      	ldr	r2, [r0, #8]
20009b70:	460b      	mov	r3, r1
20009b72:	68c1      	ldr	r1, [r0, #12]
20009b74:	4640      	mov	r0, r8
20009b76:	f108 0808 	add.w	r8, r8, #8
20009b7a:	608a      	str	r2, [r1, #8]
20009b7c:	60d1      	str	r1, [r2, #12]
20009b7e:	e7d3      	b.n	20009b28 <_realloc_r+0x13c>
20009b80:	1901      	adds	r1, r0, r4
20009b82:	f003 0301 	and.w	r3, r3, #1
20009b86:	eb01 020c 	add.w	r2, r1, ip
20009b8a:	ea43 0404 	orr.w	r4, r3, r4
20009b8e:	f04c 0301 	orr.w	r3, ip, #1
20009b92:	6044      	str	r4, [r0, #4]
20009b94:	604b      	str	r3, [r1, #4]
20009b96:	4638      	mov	r0, r7
20009b98:	6853      	ldr	r3, [r2, #4]
20009b9a:	3108      	adds	r1, #8
20009b9c:	f043 0301 	orr.w	r3, r3, #1
20009ba0:	6053      	str	r3, [r2, #4]
20009ba2:	f7fe fde1 	bl	20008768 <_free_r>
20009ba6:	e7ce      	b.n	20009b46 <_realloc_r+0x15a>
20009ba8:	4649      	mov	r1, r9
20009baa:	4638      	mov	r0, r7
20009bac:	f7fe ff06 	bl	200089bc <_malloc_r>
20009bb0:	4605      	mov	r5, r0
20009bb2:	2800      	cmp	r0, #0
20009bb4:	d041      	beq.n	20009c3a <_realloc_r+0x24e>
20009bb6:	f8d8 3004 	ldr.w	r3, [r8, #4]
20009bba:	f1a0 0208 	sub.w	r2, r0, #8
20009bbe:	f023 0101 	bic.w	r1, r3, #1
20009bc2:	4441      	add	r1, r8
20009bc4:	428a      	cmp	r2, r1
20009bc6:	f000 80d7 	beq.w	20009d78 <_realloc_r+0x38c>
20009bca:	f1aa 0204 	sub.w	r2, sl, #4
20009bce:	4631      	mov	r1, r6
20009bd0:	2a24      	cmp	r2, #36	; 0x24
20009bd2:	d878      	bhi.n	20009cc6 <_realloc_r+0x2da>
20009bd4:	2a13      	cmp	r2, #19
20009bd6:	4603      	mov	r3, r0
20009bd8:	d921      	bls.n	20009c1e <_realloc_r+0x232>
20009bda:	4634      	mov	r4, r6
20009bdc:	f854 3b04 	ldr.w	r3, [r4], #4
20009be0:	1d21      	adds	r1, r4, #4
20009be2:	f840 3b04 	str.w	r3, [r0], #4
20009be6:	1d03      	adds	r3, r0, #4
20009be8:	f8d6 c004 	ldr.w	ip, [r6, #4]
20009bec:	2a1b      	cmp	r2, #27
20009bee:	f8c5 c004 	str.w	ip, [r5, #4]
20009bf2:	d914      	bls.n	20009c1e <_realloc_r+0x232>
20009bf4:	f8d4 e004 	ldr.w	lr, [r4, #4]
20009bf8:	1d1c      	adds	r4, r3, #4
20009bfa:	f101 0c04 	add.w	ip, r1, #4
20009bfe:	f8c0 e004 	str.w	lr, [r0, #4]
20009c02:	6848      	ldr	r0, [r1, #4]
20009c04:	f10c 0104 	add.w	r1, ip, #4
20009c08:	6058      	str	r0, [r3, #4]
20009c0a:	1d23      	adds	r3, r4, #4
20009c0c:	2a24      	cmp	r2, #36	; 0x24
20009c0e:	d106      	bne.n	20009c1e <_realloc_r+0x232>
20009c10:	f8dc 2004 	ldr.w	r2, [ip, #4]
20009c14:	6062      	str	r2, [r4, #4]
20009c16:	684a      	ldr	r2, [r1, #4]
20009c18:	3108      	adds	r1, #8
20009c1a:	605a      	str	r2, [r3, #4]
20009c1c:	3308      	adds	r3, #8
20009c1e:	4608      	mov	r0, r1
20009c20:	461a      	mov	r2, r3
20009c22:	f850 4b04 	ldr.w	r4, [r0], #4
20009c26:	f842 4b04 	str.w	r4, [r2], #4
20009c2a:	6849      	ldr	r1, [r1, #4]
20009c2c:	6059      	str	r1, [r3, #4]
20009c2e:	6843      	ldr	r3, [r0, #4]
20009c30:	6053      	str	r3, [r2, #4]
20009c32:	4631      	mov	r1, r6
20009c34:	4638      	mov	r0, r7
20009c36:	f7fe fd97 	bl	20008768 <_free_r>
20009c3a:	4638      	mov	r0, r7
20009c3c:	f7ff fa28 	bl	20009090 <__malloc_unlock>
20009c40:	e785      	b.n	20009b4e <_realloc_r+0x162>
20009c42:	4455      	add	r5, sl
20009c44:	4295      	cmp	r5, r2
20009c46:	dbaf      	blt.n	20009ba8 <_realloc_r+0x1bc>
20009c48:	465b      	mov	r3, fp
20009c4a:	f8db 000c 	ldr.w	r0, [fp, #12]
20009c4e:	f1aa 0204 	sub.w	r2, sl, #4
20009c52:	f853 1f08 	ldr.w	r1, [r3, #8]!
20009c56:	2a24      	cmp	r2, #36	; 0x24
20009c58:	6081      	str	r1, [r0, #8]
20009c5a:	60c8      	str	r0, [r1, #12]
20009c5c:	f67f af30 	bls.w	20009ac0 <_realloc_r+0xd4>
20009c60:	4618      	mov	r0, r3
20009c62:	4631      	mov	r1, r6
20009c64:	4698      	mov	r8, r3
20009c66:	f7ff f9b5 	bl	20008fd4 <memmove>
20009c6a:	4658      	mov	r0, fp
20009c6c:	f8db 3004 	ldr.w	r3, [fp, #4]
20009c70:	e75a      	b.n	20009b28 <_realloc_r+0x13c>
20009c72:	4611      	mov	r1, r2
20009c74:	b003      	add	sp, #12
20009c76:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009c7a:	f7fe be9f 	b.w	200089bc <_malloc_r>
20009c7e:	230c      	movs	r3, #12
20009c80:	2500      	movs	r5, #0
20009c82:	603b      	str	r3, [r7, #0]
20009c84:	e763      	b.n	20009b4e <_realloc_r+0x162>
20009c86:	f8de 5004 	ldr.w	r5, [lr, #4]
20009c8a:	f104 0b10 	add.w	fp, r4, #16
20009c8e:	f025 0c03 	bic.w	ip, r5, #3
20009c92:	eb0c 000a 	add.w	r0, ip, sl
20009c96:	4558      	cmp	r0, fp
20009c98:	bfb8      	it	lt
20009c9a:	4670      	movlt	r0, lr
20009c9c:	f6ff aee5 	blt.w	20009a6a <_realloc_r+0x7e>
20009ca0:	eb08 0204 	add.w	r2, r8, r4
20009ca4:	1b01      	subs	r1, r0, r4
20009ca6:	f041 0101 	orr.w	r1, r1, #1
20009caa:	609a      	str	r2, [r3, #8]
20009cac:	6051      	str	r1, [r2, #4]
20009cae:	4638      	mov	r0, r7
20009cb0:	f8d8 1004 	ldr.w	r1, [r8, #4]
20009cb4:	4635      	mov	r5, r6
20009cb6:	f001 0301 	and.w	r3, r1, #1
20009cba:	431c      	orrs	r4, r3
20009cbc:	f8c8 4004 	str.w	r4, [r8, #4]
20009cc0:	f7ff f9e6 	bl	20009090 <__malloc_unlock>
20009cc4:	e743      	b.n	20009b4e <_realloc_r+0x162>
20009cc6:	f7ff f985 	bl	20008fd4 <memmove>
20009cca:	e7b2      	b.n	20009c32 <_realloc_r+0x246>
20009ccc:	4455      	add	r5, sl
20009cce:	f104 0110 	add.w	r1, r4, #16
20009cd2:	44ac      	add	ip, r5
20009cd4:	458c      	cmp	ip, r1
20009cd6:	dbb5      	blt.n	20009c44 <_realloc_r+0x258>
20009cd8:	465d      	mov	r5, fp
20009cda:	f8db 000c 	ldr.w	r0, [fp, #12]
20009cde:	f1aa 0204 	sub.w	r2, sl, #4
20009ce2:	f855 1f08 	ldr.w	r1, [r5, #8]!
20009ce6:	2a24      	cmp	r2, #36	; 0x24
20009ce8:	6081      	str	r1, [r0, #8]
20009cea:	60c8      	str	r0, [r1, #12]
20009cec:	d84c      	bhi.n	20009d88 <_realloc_r+0x39c>
20009cee:	2a13      	cmp	r2, #19
20009cf0:	4628      	mov	r0, r5
20009cf2:	d924      	bls.n	20009d3e <_realloc_r+0x352>
20009cf4:	4631      	mov	r1, r6
20009cf6:	f10b 0010 	add.w	r0, fp, #16
20009cfa:	f851 eb04 	ldr.w	lr, [r1], #4
20009cfe:	f8cb e008 	str.w	lr, [fp, #8]
20009d02:	f8d6 e004 	ldr.w	lr, [r6, #4]
20009d06:	1d0e      	adds	r6, r1, #4
20009d08:	2a1b      	cmp	r2, #27
20009d0a:	f8cb e00c 	str.w	lr, [fp, #12]
20009d0e:	d916      	bls.n	20009d3e <_realloc_r+0x352>
20009d10:	f8d1 e004 	ldr.w	lr, [r1, #4]
20009d14:	1d31      	adds	r1, r6, #4
20009d16:	f10b 0018 	add.w	r0, fp, #24
20009d1a:	f8cb e010 	str.w	lr, [fp, #16]
20009d1e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20009d22:	1d0e      	adds	r6, r1, #4
20009d24:	2a24      	cmp	r2, #36	; 0x24
20009d26:	f8cb e014 	str.w	lr, [fp, #20]
20009d2a:	d108      	bne.n	20009d3e <_realloc_r+0x352>
20009d2c:	684a      	ldr	r2, [r1, #4]
20009d2e:	f10b 0020 	add.w	r0, fp, #32
20009d32:	f8cb 2018 	str.w	r2, [fp, #24]
20009d36:	6872      	ldr	r2, [r6, #4]
20009d38:	3608      	adds	r6, #8
20009d3a:	f8cb 201c 	str.w	r2, [fp, #28]
20009d3e:	4631      	mov	r1, r6
20009d40:	4602      	mov	r2, r0
20009d42:	f851 eb04 	ldr.w	lr, [r1], #4
20009d46:	f842 eb04 	str.w	lr, [r2], #4
20009d4a:	6876      	ldr	r6, [r6, #4]
20009d4c:	6046      	str	r6, [r0, #4]
20009d4e:	6849      	ldr	r1, [r1, #4]
20009d50:	6051      	str	r1, [r2, #4]
20009d52:	eb0b 0204 	add.w	r2, fp, r4
20009d56:	ebc4 010c 	rsb	r1, r4, ip
20009d5a:	f041 0101 	orr.w	r1, r1, #1
20009d5e:	609a      	str	r2, [r3, #8]
20009d60:	6051      	str	r1, [r2, #4]
20009d62:	4638      	mov	r0, r7
20009d64:	f8db 1004 	ldr.w	r1, [fp, #4]
20009d68:	f001 0301 	and.w	r3, r1, #1
20009d6c:	431c      	orrs	r4, r3
20009d6e:	f8cb 4004 	str.w	r4, [fp, #4]
20009d72:	f7ff f98d 	bl	20009090 <__malloc_unlock>
20009d76:	e6ea      	b.n	20009b4e <_realloc_r+0x162>
20009d78:	6855      	ldr	r5, [r2, #4]
20009d7a:	4640      	mov	r0, r8
20009d7c:	f108 0808 	add.w	r8, r8, #8
20009d80:	f025 0503 	bic.w	r5, r5, #3
20009d84:	4455      	add	r5, sl
20009d86:	e6cf      	b.n	20009b28 <_realloc_r+0x13c>
20009d88:	4631      	mov	r1, r6
20009d8a:	4628      	mov	r0, r5
20009d8c:	9300      	str	r3, [sp, #0]
20009d8e:	f8cd c004 	str.w	ip, [sp, #4]
20009d92:	f7ff f91f 	bl	20008fd4 <memmove>
20009d96:	f8dd c004 	ldr.w	ip, [sp, #4]
20009d9a:	9b00      	ldr	r3, [sp, #0]
20009d9c:	e7d9      	b.n	20009d52 <_realloc_r+0x366>
20009d9e:	bf00      	nop

20009da0 <__isinfd>:
20009da0:	4602      	mov	r2, r0
20009da2:	4240      	negs	r0, r0
20009da4:	ea40 0302 	orr.w	r3, r0, r2
20009da8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20009dac:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20009db0:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20009db4:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20009db8:	4258      	negs	r0, r3
20009dba:	ea40 0303 	orr.w	r3, r0, r3
20009dbe:	17d8      	asrs	r0, r3, #31
20009dc0:	3001      	adds	r0, #1
20009dc2:	4770      	bx	lr

20009dc4 <__isnand>:
20009dc4:	4602      	mov	r2, r0
20009dc6:	4240      	negs	r0, r0
20009dc8:	4310      	orrs	r0, r2
20009dca:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20009dce:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20009dd2:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20009dd6:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20009dda:	0fc0      	lsrs	r0, r0, #31
20009ddc:	4770      	bx	lr
20009dde:	bf00      	nop

20009de0 <_sbrk_r>:
20009de0:	b538      	push	{r3, r4, r5, lr}
20009de2:	f64c 24e4 	movw	r4, #51940	; 0xcae4
20009de6:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009dea:	4605      	mov	r5, r0
20009dec:	4608      	mov	r0, r1
20009dee:	2300      	movs	r3, #0
20009df0:	6023      	str	r3, [r4, #0]
20009df2:	f7fc f801 	bl	20005df8 <_sbrk>
20009df6:	f1b0 3fff 	cmp.w	r0, #4294967295
20009dfa:	d000      	beq.n	20009dfe <_sbrk_r+0x1e>
20009dfc:	bd38      	pop	{r3, r4, r5, pc}
20009dfe:	6823      	ldr	r3, [r4, #0]
20009e00:	2b00      	cmp	r3, #0
20009e02:	d0fb      	beq.n	20009dfc <_sbrk_r+0x1c>
20009e04:	602b      	str	r3, [r5, #0]
20009e06:	bd38      	pop	{r3, r4, r5, pc}

20009e08 <strcmp>:
20009e08:	ea80 0201 	eor.w	r2, r0, r1
20009e0c:	f012 0f03 	tst.w	r2, #3
20009e10:	d13a      	bne.n	20009e88 <strcmp_unaligned>
20009e12:	f010 0203 	ands.w	r2, r0, #3
20009e16:	f020 0003 	bic.w	r0, r0, #3
20009e1a:	f021 0103 	bic.w	r1, r1, #3
20009e1e:	f850 cb04 	ldr.w	ip, [r0], #4
20009e22:	bf08      	it	eq
20009e24:	f851 3b04 	ldreq.w	r3, [r1], #4
20009e28:	d00d      	beq.n	20009e46 <strcmp+0x3e>
20009e2a:	f082 0203 	eor.w	r2, r2, #3
20009e2e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20009e32:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20009e36:	fa23 f202 	lsr.w	r2, r3, r2
20009e3a:	f851 3b04 	ldr.w	r3, [r1], #4
20009e3e:	ea4c 0c02 	orr.w	ip, ip, r2
20009e42:	ea43 0302 	orr.w	r3, r3, r2
20009e46:	bf00      	nop
20009e48:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20009e4c:	459c      	cmp	ip, r3
20009e4e:	bf01      	itttt	eq
20009e50:	ea22 020c 	biceq.w	r2, r2, ip
20009e54:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20009e58:	f850 cb04 	ldreq.w	ip, [r0], #4
20009e5c:	f851 3b04 	ldreq.w	r3, [r1], #4
20009e60:	d0f2      	beq.n	20009e48 <strcmp+0x40>
20009e62:	ea4f 600c 	mov.w	r0, ip, lsl #24
20009e66:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20009e6a:	2801      	cmp	r0, #1
20009e6c:	bf28      	it	cs
20009e6e:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20009e72:	bf08      	it	eq
20009e74:	0a1b      	lsreq	r3, r3, #8
20009e76:	d0f4      	beq.n	20009e62 <strcmp+0x5a>
20009e78:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20009e7c:	ea4f 6010 	mov.w	r0, r0, lsr #24
20009e80:	eba0 0003 	sub.w	r0, r0, r3
20009e84:	4770      	bx	lr
20009e86:	bf00      	nop

20009e88 <strcmp_unaligned>:
20009e88:	f010 0f03 	tst.w	r0, #3
20009e8c:	d00a      	beq.n	20009ea4 <strcmp_unaligned+0x1c>
20009e8e:	f810 2b01 	ldrb.w	r2, [r0], #1
20009e92:	f811 3b01 	ldrb.w	r3, [r1], #1
20009e96:	2a01      	cmp	r2, #1
20009e98:	bf28      	it	cs
20009e9a:	429a      	cmpcs	r2, r3
20009e9c:	d0f4      	beq.n	20009e88 <strcmp_unaligned>
20009e9e:	eba2 0003 	sub.w	r0, r2, r3
20009ea2:	4770      	bx	lr
20009ea4:	f84d 5d04 	str.w	r5, [sp, #-4]!
20009ea8:	f84d 4d04 	str.w	r4, [sp, #-4]!
20009eac:	f04f 0201 	mov.w	r2, #1
20009eb0:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20009eb4:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20009eb8:	f001 0c03 	and.w	ip, r1, #3
20009ebc:	f021 0103 	bic.w	r1, r1, #3
20009ec0:	f850 4b04 	ldr.w	r4, [r0], #4
20009ec4:	f851 5b04 	ldr.w	r5, [r1], #4
20009ec8:	f1bc 0f02 	cmp.w	ip, #2
20009ecc:	d026      	beq.n	20009f1c <strcmp_unaligned+0x94>
20009ece:	d84b      	bhi.n	20009f68 <strcmp_unaligned+0xe0>
20009ed0:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20009ed4:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20009ed8:	eba4 0302 	sub.w	r3, r4, r2
20009edc:	ea23 0304 	bic.w	r3, r3, r4
20009ee0:	d10d      	bne.n	20009efe <strcmp_unaligned+0x76>
20009ee2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20009ee6:	bf08      	it	eq
20009ee8:	f851 5b04 	ldreq.w	r5, [r1], #4
20009eec:	d10a      	bne.n	20009f04 <strcmp_unaligned+0x7c>
20009eee:	ea8c 0c04 	eor.w	ip, ip, r4
20009ef2:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20009ef6:	d10c      	bne.n	20009f12 <strcmp_unaligned+0x8a>
20009ef8:	f850 4b04 	ldr.w	r4, [r0], #4
20009efc:	e7e8      	b.n	20009ed0 <strcmp_unaligned+0x48>
20009efe:	ea4f 2515 	mov.w	r5, r5, lsr #8
20009f02:	e05c      	b.n	20009fbe <strcmp_unaligned+0x136>
20009f04:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20009f08:	d152      	bne.n	20009fb0 <strcmp_unaligned+0x128>
20009f0a:	780d      	ldrb	r5, [r1, #0]
20009f0c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20009f10:	e055      	b.n	20009fbe <strcmp_unaligned+0x136>
20009f12:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20009f16:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20009f1a:	e050      	b.n	20009fbe <strcmp_unaligned+0x136>
20009f1c:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20009f20:	eba4 0302 	sub.w	r3, r4, r2
20009f24:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20009f28:	ea23 0304 	bic.w	r3, r3, r4
20009f2c:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20009f30:	d117      	bne.n	20009f62 <strcmp_unaligned+0xda>
20009f32:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20009f36:	bf08      	it	eq
20009f38:	f851 5b04 	ldreq.w	r5, [r1], #4
20009f3c:	d107      	bne.n	20009f4e <strcmp_unaligned+0xc6>
20009f3e:	ea8c 0c04 	eor.w	ip, ip, r4
20009f42:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20009f46:	d108      	bne.n	20009f5a <strcmp_unaligned+0xd2>
20009f48:	f850 4b04 	ldr.w	r4, [r0], #4
20009f4c:	e7e6      	b.n	20009f1c <strcmp_unaligned+0x94>
20009f4e:	041b      	lsls	r3, r3, #16
20009f50:	d12e      	bne.n	20009fb0 <strcmp_unaligned+0x128>
20009f52:	880d      	ldrh	r5, [r1, #0]
20009f54:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20009f58:	e031      	b.n	20009fbe <strcmp_unaligned+0x136>
20009f5a:	ea4f 4505 	mov.w	r5, r5, lsl #16
20009f5e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20009f62:	ea4f 4515 	mov.w	r5, r5, lsr #16
20009f66:	e02a      	b.n	20009fbe <strcmp_unaligned+0x136>
20009f68:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20009f6c:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20009f70:	eba4 0302 	sub.w	r3, r4, r2
20009f74:	ea23 0304 	bic.w	r3, r3, r4
20009f78:	d10d      	bne.n	20009f96 <strcmp_unaligned+0x10e>
20009f7a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20009f7e:	bf08      	it	eq
20009f80:	f851 5b04 	ldreq.w	r5, [r1], #4
20009f84:	d10a      	bne.n	20009f9c <strcmp_unaligned+0x114>
20009f86:	ea8c 0c04 	eor.w	ip, ip, r4
20009f8a:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20009f8e:	d10a      	bne.n	20009fa6 <strcmp_unaligned+0x11e>
20009f90:	f850 4b04 	ldr.w	r4, [r0], #4
20009f94:	e7e8      	b.n	20009f68 <strcmp_unaligned+0xe0>
20009f96:	ea4f 6515 	mov.w	r5, r5, lsr #24
20009f9a:	e010      	b.n	20009fbe <strcmp_unaligned+0x136>
20009f9c:	f014 0fff 	tst.w	r4, #255	; 0xff
20009fa0:	d006      	beq.n	20009fb0 <strcmp_unaligned+0x128>
20009fa2:	f851 5b04 	ldr.w	r5, [r1], #4
20009fa6:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20009faa:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20009fae:	e006      	b.n	20009fbe <strcmp_unaligned+0x136>
20009fb0:	f04f 0000 	mov.w	r0, #0
20009fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
20009fb8:	f85d 5b04 	ldr.w	r5, [sp], #4
20009fbc:	4770      	bx	lr
20009fbe:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20009fc2:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20009fc6:	2801      	cmp	r0, #1
20009fc8:	bf28      	it	cs
20009fca:	4290      	cmpcs	r0, r2
20009fcc:	bf04      	itt	eq
20009fce:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20009fd2:	0a2d      	lsreq	r5, r5, #8
20009fd4:	d0f3      	beq.n	20009fbe <strcmp_unaligned+0x136>
20009fd6:	eba2 0000 	sub.w	r0, r2, r0
20009fda:	f85d 4b04 	ldr.w	r4, [sp], #4
20009fde:	f85d 5b04 	ldr.w	r5, [sp], #4
20009fe2:	4770      	bx	lr

20009fe4 <strlen>:
20009fe4:	f020 0103 	bic.w	r1, r0, #3
20009fe8:	f010 0003 	ands.w	r0, r0, #3
20009fec:	f1c0 0000 	rsb	r0, r0, #0
20009ff0:	f851 3b04 	ldr.w	r3, [r1], #4
20009ff4:	f100 0c04 	add.w	ip, r0, #4
20009ff8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20009ffc:	f06f 0200 	mvn.w	r2, #0
2000a000:	bf1c      	itt	ne
2000a002:	fa22 f20c 	lsrne.w	r2, r2, ip
2000a006:	4313      	orrne	r3, r2
2000a008:	f04f 0c01 	mov.w	ip, #1
2000a00c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
2000a010:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
2000a014:	eba3 020c 	sub.w	r2, r3, ip
2000a018:	ea22 0203 	bic.w	r2, r2, r3
2000a01c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
2000a020:	bf04      	itt	eq
2000a022:	f851 3b04 	ldreq.w	r3, [r1], #4
2000a026:	3004      	addeq	r0, #4
2000a028:	d0f4      	beq.n	2000a014 <strlen+0x30>
2000a02a:	f013 0fff 	tst.w	r3, #255	; 0xff
2000a02e:	bf1f      	itttt	ne
2000a030:	3001      	addne	r0, #1
2000a032:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
2000a036:	3001      	addne	r0, #1
2000a038:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
2000a03c:	bf18      	it	ne
2000a03e:	3001      	addne	r0, #1
2000a040:	4770      	bx	lr
2000a042:	bf00      	nop

2000a044 <_calloc_r>:
2000a044:	b538      	push	{r3, r4, r5, lr}
2000a046:	fb01 f102 	mul.w	r1, r1, r2
2000a04a:	f7fe fcb7 	bl	200089bc <_malloc_r>
2000a04e:	4604      	mov	r4, r0
2000a050:	b1f8      	cbz	r0, 2000a092 <_calloc_r+0x4e>
2000a052:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000a056:	f022 0203 	bic.w	r2, r2, #3
2000a05a:	3a04      	subs	r2, #4
2000a05c:	2a24      	cmp	r2, #36	; 0x24
2000a05e:	d81a      	bhi.n	2000a096 <_calloc_r+0x52>
2000a060:	2a13      	cmp	r2, #19
2000a062:	4603      	mov	r3, r0
2000a064:	d90f      	bls.n	2000a086 <_calloc_r+0x42>
2000a066:	2100      	movs	r1, #0
2000a068:	f840 1b04 	str.w	r1, [r0], #4
2000a06c:	1d03      	adds	r3, r0, #4
2000a06e:	2a1b      	cmp	r2, #27
2000a070:	6061      	str	r1, [r4, #4]
2000a072:	d908      	bls.n	2000a086 <_calloc_r+0x42>
2000a074:	1d1d      	adds	r5, r3, #4
2000a076:	6041      	str	r1, [r0, #4]
2000a078:	6059      	str	r1, [r3, #4]
2000a07a:	1d2b      	adds	r3, r5, #4
2000a07c:	2a24      	cmp	r2, #36	; 0x24
2000a07e:	bf02      	ittt	eq
2000a080:	6069      	streq	r1, [r5, #4]
2000a082:	6059      	streq	r1, [r3, #4]
2000a084:	3308      	addeq	r3, #8
2000a086:	461a      	mov	r2, r3
2000a088:	2100      	movs	r1, #0
2000a08a:	f842 1b04 	str.w	r1, [r2], #4
2000a08e:	6059      	str	r1, [r3, #4]
2000a090:	6051      	str	r1, [r2, #4]
2000a092:	4620      	mov	r0, r4
2000a094:	bd38      	pop	{r3, r4, r5, pc}
2000a096:	2100      	movs	r1, #0
2000a098:	f000 f802 	bl	2000a0a0 <memset>
2000a09c:	4620      	mov	r0, r4
2000a09e:	bd38      	pop	{r3, r4, r5, pc}

2000a0a0 <memset>:
2000a0a0:	2a03      	cmp	r2, #3
2000a0a2:	b2c9      	uxtb	r1, r1
2000a0a4:	b430      	push	{r4, r5}
2000a0a6:	d807      	bhi.n	2000a0b8 <memset+0x18>
2000a0a8:	b122      	cbz	r2, 2000a0b4 <memset+0x14>
2000a0aa:	2300      	movs	r3, #0
2000a0ac:	54c1      	strb	r1, [r0, r3]
2000a0ae:	3301      	adds	r3, #1
2000a0b0:	4293      	cmp	r3, r2
2000a0b2:	d1fb      	bne.n	2000a0ac <memset+0xc>
2000a0b4:	bc30      	pop	{r4, r5}
2000a0b6:	4770      	bx	lr
2000a0b8:	eb00 0c02 	add.w	ip, r0, r2
2000a0bc:	4603      	mov	r3, r0
2000a0be:	e001      	b.n	2000a0c4 <memset+0x24>
2000a0c0:	f803 1c01 	strb.w	r1, [r3, #-1]
2000a0c4:	f003 0403 	and.w	r4, r3, #3
2000a0c8:	461a      	mov	r2, r3
2000a0ca:	3301      	adds	r3, #1
2000a0cc:	2c00      	cmp	r4, #0
2000a0ce:	d1f7      	bne.n	2000a0c0 <memset+0x20>
2000a0d0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
2000a0d4:	ebc2 040c 	rsb	r4, r2, ip
2000a0d8:	fb03 f301 	mul.w	r3, r3, r1
2000a0dc:	e01f      	b.n	2000a11e <memset+0x7e>
2000a0de:	f842 3c40 	str.w	r3, [r2, #-64]
2000a0e2:	f842 3c3c 	str.w	r3, [r2, #-60]
2000a0e6:	f842 3c38 	str.w	r3, [r2, #-56]
2000a0ea:	f842 3c34 	str.w	r3, [r2, #-52]
2000a0ee:	f842 3c30 	str.w	r3, [r2, #-48]
2000a0f2:	f842 3c2c 	str.w	r3, [r2, #-44]
2000a0f6:	f842 3c28 	str.w	r3, [r2, #-40]
2000a0fa:	f842 3c24 	str.w	r3, [r2, #-36]
2000a0fe:	f842 3c20 	str.w	r3, [r2, #-32]
2000a102:	f842 3c1c 	str.w	r3, [r2, #-28]
2000a106:	f842 3c18 	str.w	r3, [r2, #-24]
2000a10a:	f842 3c14 	str.w	r3, [r2, #-20]
2000a10e:	f842 3c10 	str.w	r3, [r2, #-16]
2000a112:	f842 3c0c 	str.w	r3, [r2, #-12]
2000a116:	f842 3c08 	str.w	r3, [r2, #-8]
2000a11a:	f842 3c04 	str.w	r3, [r2, #-4]
2000a11e:	4615      	mov	r5, r2
2000a120:	3240      	adds	r2, #64	; 0x40
2000a122:	2c3f      	cmp	r4, #63	; 0x3f
2000a124:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
2000a128:	dcd9      	bgt.n	2000a0de <memset+0x3e>
2000a12a:	462a      	mov	r2, r5
2000a12c:	ebc5 040c 	rsb	r4, r5, ip
2000a130:	e007      	b.n	2000a142 <memset+0xa2>
2000a132:	f842 3c10 	str.w	r3, [r2, #-16]
2000a136:	f842 3c0c 	str.w	r3, [r2, #-12]
2000a13a:	f842 3c08 	str.w	r3, [r2, #-8]
2000a13e:	f842 3c04 	str.w	r3, [r2, #-4]
2000a142:	4615      	mov	r5, r2
2000a144:	3210      	adds	r2, #16
2000a146:	2c0f      	cmp	r4, #15
2000a148:	f1a4 0410 	sub.w	r4, r4, #16
2000a14c:	dcf1      	bgt.n	2000a132 <memset+0x92>
2000a14e:	462a      	mov	r2, r5
2000a150:	ebc5 050c 	rsb	r5, r5, ip
2000a154:	e001      	b.n	2000a15a <memset+0xba>
2000a156:	f842 3c04 	str.w	r3, [r2, #-4]
2000a15a:	4614      	mov	r4, r2
2000a15c:	3204      	adds	r2, #4
2000a15e:	2d03      	cmp	r5, #3
2000a160:	f1a5 0504 	sub.w	r5, r5, #4
2000a164:	dcf7      	bgt.n	2000a156 <memset+0xb6>
2000a166:	e001      	b.n	2000a16c <memset+0xcc>
2000a168:	f804 1b01 	strb.w	r1, [r4], #1
2000a16c:	4564      	cmp	r4, ip
2000a16e:	d3fb      	bcc.n	2000a168 <memset+0xc8>
2000a170:	e7a0      	b.n	2000a0b4 <memset+0x14>
2000a172:	bf00      	nop
2000a174:	0000      	lsls	r0, r0, #0
	...

2000a178 <__aeabi_uidiv>:
2000a178:	1e4a      	subs	r2, r1, #1
2000a17a:	bf08      	it	eq
2000a17c:	4770      	bxeq	lr
2000a17e:	f0c0 8124 	bcc.w	2000a3ca <__aeabi_uidiv+0x252>
2000a182:	4288      	cmp	r0, r1
2000a184:	f240 8116 	bls.w	2000a3b4 <__aeabi_uidiv+0x23c>
2000a188:	4211      	tst	r1, r2
2000a18a:	f000 8117 	beq.w	2000a3bc <__aeabi_uidiv+0x244>
2000a18e:	fab0 f380 	clz	r3, r0
2000a192:	fab1 f281 	clz	r2, r1
2000a196:	eba2 0303 	sub.w	r3, r2, r3
2000a19a:	f1c3 031f 	rsb	r3, r3, #31
2000a19e:	a204      	add	r2, pc, #16	; (adr r2, 2000a1b0 <__aeabi_uidiv+0x38>)
2000a1a0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000a1a4:	f04f 0200 	mov.w	r2, #0
2000a1a8:	469f      	mov	pc, r3
2000a1aa:	bf00      	nop
2000a1ac:	f3af 8000 	nop.w
2000a1b0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
2000a1b4:	bf00      	nop
2000a1b6:	eb42 0202 	adc.w	r2, r2, r2
2000a1ba:	bf28      	it	cs
2000a1bc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
2000a1c0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
2000a1c4:	bf00      	nop
2000a1c6:	eb42 0202 	adc.w	r2, r2, r2
2000a1ca:	bf28      	it	cs
2000a1cc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
2000a1d0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000a1d4:	bf00      	nop
2000a1d6:	eb42 0202 	adc.w	r2, r2, r2
2000a1da:	bf28      	it	cs
2000a1dc:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
2000a1e0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000a1e4:	bf00      	nop
2000a1e6:	eb42 0202 	adc.w	r2, r2, r2
2000a1ea:	bf28      	it	cs
2000a1ec:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
2000a1f0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000a1f4:	bf00      	nop
2000a1f6:	eb42 0202 	adc.w	r2, r2, r2
2000a1fa:	bf28      	it	cs
2000a1fc:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
2000a200:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000a204:	bf00      	nop
2000a206:	eb42 0202 	adc.w	r2, r2, r2
2000a20a:	bf28      	it	cs
2000a20c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
2000a210:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000a214:	bf00      	nop
2000a216:	eb42 0202 	adc.w	r2, r2, r2
2000a21a:	bf28      	it	cs
2000a21c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
2000a220:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000a224:	bf00      	nop
2000a226:	eb42 0202 	adc.w	r2, r2, r2
2000a22a:	bf28      	it	cs
2000a22c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
2000a230:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
2000a234:	bf00      	nop
2000a236:	eb42 0202 	adc.w	r2, r2, r2
2000a23a:	bf28      	it	cs
2000a23c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
2000a240:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
2000a244:	bf00      	nop
2000a246:	eb42 0202 	adc.w	r2, r2, r2
2000a24a:	bf28      	it	cs
2000a24c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
2000a250:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
2000a254:	bf00      	nop
2000a256:	eb42 0202 	adc.w	r2, r2, r2
2000a25a:	bf28      	it	cs
2000a25c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
2000a260:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
2000a264:	bf00      	nop
2000a266:	eb42 0202 	adc.w	r2, r2, r2
2000a26a:	bf28      	it	cs
2000a26c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
2000a270:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
2000a274:	bf00      	nop
2000a276:	eb42 0202 	adc.w	r2, r2, r2
2000a27a:	bf28      	it	cs
2000a27c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
2000a280:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
2000a284:	bf00      	nop
2000a286:	eb42 0202 	adc.w	r2, r2, r2
2000a28a:	bf28      	it	cs
2000a28c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
2000a290:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
2000a294:	bf00      	nop
2000a296:	eb42 0202 	adc.w	r2, r2, r2
2000a29a:	bf28      	it	cs
2000a29c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
2000a2a0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000a2a4:	bf00      	nop
2000a2a6:	eb42 0202 	adc.w	r2, r2, r2
2000a2aa:	bf28      	it	cs
2000a2ac:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
2000a2b0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
2000a2b4:	bf00      	nop
2000a2b6:	eb42 0202 	adc.w	r2, r2, r2
2000a2ba:	bf28      	it	cs
2000a2bc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
2000a2c0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
2000a2c4:	bf00      	nop
2000a2c6:	eb42 0202 	adc.w	r2, r2, r2
2000a2ca:	bf28      	it	cs
2000a2cc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
2000a2d0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000a2d4:	bf00      	nop
2000a2d6:	eb42 0202 	adc.w	r2, r2, r2
2000a2da:	bf28      	it	cs
2000a2dc:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
2000a2e0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000a2e4:	bf00      	nop
2000a2e6:	eb42 0202 	adc.w	r2, r2, r2
2000a2ea:	bf28      	it	cs
2000a2ec:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
2000a2f0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000a2f4:	bf00      	nop
2000a2f6:	eb42 0202 	adc.w	r2, r2, r2
2000a2fa:	bf28      	it	cs
2000a2fc:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
2000a300:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000a304:	bf00      	nop
2000a306:	eb42 0202 	adc.w	r2, r2, r2
2000a30a:	bf28      	it	cs
2000a30c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
2000a310:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000a314:	bf00      	nop
2000a316:	eb42 0202 	adc.w	r2, r2, r2
2000a31a:	bf28      	it	cs
2000a31c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
2000a320:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000a324:	bf00      	nop
2000a326:	eb42 0202 	adc.w	r2, r2, r2
2000a32a:	bf28      	it	cs
2000a32c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
2000a330:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
2000a334:	bf00      	nop
2000a336:	eb42 0202 	adc.w	r2, r2, r2
2000a33a:	bf28      	it	cs
2000a33c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
2000a340:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
2000a344:	bf00      	nop
2000a346:	eb42 0202 	adc.w	r2, r2, r2
2000a34a:	bf28      	it	cs
2000a34c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
2000a350:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
2000a354:	bf00      	nop
2000a356:	eb42 0202 	adc.w	r2, r2, r2
2000a35a:	bf28      	it	cs
2000a35c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
2000a360:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
2000a364:	bf00      	nop
2000a366:	eb42 0202 	adc.w	r2, r2, r2
2000a36a:	bf28      	it	cs
2000a36c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
2000a370:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
2000a374:	bf00      	nop
2000a376:	eb42 0202 	adc.w	r2, r2, r2
2000a37a:	bf28      	it	cs
2000a37c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
2000a380:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
2000a384:	bf00      	nop
2000a386:	eb42 0202 	adc.w	r2, r2, r2
2000a38a:	bf28      	it	cs
2000a38c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
2000a390:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
2000a394:	bf00      	nop
2000a396:	eb42 0202 	adc.w	r2, r2, r2
2000a39a:	bf28      	it	cs
2000a39c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
2000a3a0:	ebb0 0f01 	cmp.w	r0, r1
2000a3a4:	bf00      	nop
2000a3a6:	eb42 0202 	adc.w	r2, r2, r2
2000a3aa:	bf28      	it	cs
2000a3ac:	eba0 0001 	subcs.w	r0, r0, r1
2000a3b0:	4610      	mov	r0, r2
2000a3b2:	4770      	bx	lr
2000a3b4:	bf0c      	ite	eq
2000a3b6:	2001      	moveq	r0, #1
2000a3b8:	2000      	movne	r0, #0
2000a3ba:	4770      	bx	lr
2000a3bc:	fab1 f281 	clz	r2, r1
2000a3c0:	f1c2 021f 	rsb	r2, r2, #31
2000a3c4:	fa20 f002 	lsr.w	r0, r0, r2
2000a3c8:	4770      	bx	lr
2000a3ca:	b108      	cbz	r0, 2000a3d0 <__aeabi_uidiv+0x258>
2000a3cc:	f04f 30ff 	mov.w	r0, #4294967295
2000a3d0:	f000 b80e 	b.w	2000a3f0 <__aeabi_idiv0>

2000a3d4 <__aeabi_uidivmod>:
2000a3d4:	2900      	cmp	r1, #0
2000a3d6:	d0f8      	beq.n	2000a3ca <__aeabi_uidiv+0x252>
2000a3d8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000a3dc:	f7ff fecc 	bl	2000a178 <__aeabi_uidiv>
2000a3e0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000a3e4:	fb02 f300 	mul.w	r3, r2, r0
2000a3e8:	eba1 0103 	sub.w	r1, r1, r3
2000a3ec:	4770      	bx	lr
2000a3ee:	bf00      	nop

2000a3f0 <__aeabi_idiv0>:
2000a3f0:	4770      	bx	lr
2000a3f2:	bf00      	nop

2000a3f4 <__aeabi_drsub>:
2000a3f4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
2000a3f8:	e002      	b.n	2000a400 <__adddf3>
2000a3fa:	bf00      	nop

2000a3fc <__aeabi_dsub>:
2000a3fc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

2000a400 <__adddf3>:
2000a400:	b530      	push	{r4, r5, lr}
2000a402:	ea4f 0441 	mov.w	r4, r1, lsl #1
2000a406:	ea4f 0543 	mov.w	r5, r3, lsl #1
2000a40a:	ea94 0f05 	teq	r4, r5
2000a40e:	bf08      	it	eq
2000a410:	ea90 0f02 	teqeq	r0, r2
2000a414:	bf1f      	itttt	ne
2000a416:	ea54 0c00 	orrsne.w	ip, r4, r0
2000a41a:	ea55 0c02 	orrsne.w	ip, r5, r2
2000a41e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
2000a422:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
2000a426:	f000 80e2 	beq.w	2000a5ee <__adddf3+0x1ee>
2000a42a:	ea4f 5454 	mov.w	r4, r4, lsr #21
2000a42e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
2000a432:	bfb8      	it	lt
2000a434:	426d      	neglt	r5, r5
2000a436:	dd0c      	ble.n	2000a452 <__adddf3+0x52>
2000a438:	442c      	add	r4, r5
2000a43a:	ea80 0202 	eor.w	r2, r0, r2
2000a43e:	ea81 0303 	eor.w	r3, r1, r3
2000a442:	ea82 0000 	eor.w	r0, r2, r0
2000a446:	ea83 0101 	eor.w	r1, r3, r1
2000a44a:	ea80 0202 	eor.w	r2, r0, r2
2000a44e:	ea81 0303 	eor.w	r3, r1, r3
2000a452:	2d36      	cmp	r5, #54	; 0x36
2000a454:	bf88      	it	hi
2000a456:	bd30      	pophi	{r4, r5, pc}
2000a458:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000a45c:	ea4f 3101 	mov.w	r1, r1, lsl #12
2000a460:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
2000a464:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
2000a468:	d002      	beq.n	2000a470 <__adddf3+0x70>
2000a46a:	4240      	negs	r0, r0
2000a46c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000a470:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
2000a474:	ea4f 3303 	mov.w	r3, r3, lsl #12
2000a478:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
2000a47c:	d002      	beq.n	2000a484 <__adddf3+0x84>
2000a47e:	4252      	negs	r2, r2
2000a480:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000a484:	ea94 0f05 	teq	r4, r5
2000a488:	f000 80a7 	beq.w	2000a5da <__adddf3+0x1da>
2000a48c:	f1a4 0401 	sub.w	r4, r4, #1
2000a490:	f1d5 0e20 	rsbs	lr, r5, #32
2000a494:	db0d      	blt.n	2000a4b2 <__adddf3+0xb2>
2000a496:	fa02 fc0e 	lsl.w	ip, r2, lr
2000a49a:	fa22 f205 	lsr.w	r2, r2, r5
2000a49e:	1880      	adds	r0, r0, r2
2000a4a0:	f141 0100 	adc.w	r1, r1, #0
2000a4a4:	fa03 f20e 	lsl.w	r2, r3, lr
2000a4a8:	1880      	adds	r0, r0, r2
2000a4aa:	fa43 f305 	asr.w	r3, r3, r5
2000a4ae:	4159      	adcs	r1, r3
2000a4b0:	e00e      	b.n	2000a4d0 <__adddf3+0xd0>
2000a4b2:	f1a5 0520 	sub.w	r5, r5, #32
2000a4b6:	f10e 0e20 	add.w	lr, lr, #32
2000a4ba:	2a01      	cmp	r2, #1
2000a4bc:	fa03 fc0e 	lsl.w	ip, r3, lr
2000a4c0:	bf28      	it	cs
2000a4c2:	f04c 0c02 	orrcs.w	ip, ip, #2
2000a4c6:	fa43 f305 	asr.w	r3, r3, r5
2000a4ca:	18c0      	adds	r0, r0, r3
2000a4cc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
2000a4d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000a4d4:	d507      	bpl.n	2000a4e6 <__adddf3+0xe6>
2000a4d6:	f04f 0e00 	mov.w	lr, #0
2000a4da:	f1dc 0c00 	rsbs	ip, ip, #0
2000a4de:	eb7e 0000 	sbcs.w	r0, lr, r0
2000a4e2:	eb6e 0101 	sbc.w	r1, lr, r1
2000a4e6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
2000a4ea:	d31b      	bcc.n	2000a524 <__adddf3+0x124>
2000a4ec:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
2000a4f0:	d30c      	bcc.n	2000a50c <__adddf3+0x10c>
2000a4f2:	0849      	lsrs	r1, r1, #1
2000a4f4:	ea5f 0030 	movs.w	r0, r0, rrx
2000a4f8:	ea4f 0c3c 	mov.w	ip, ip, rrx
2000a4fc:	f104 0401 	add.w	r4, r4, #1
2000a500:	ea4f 5244 	mov.w	r2, r4, lsl #21
2000a504:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
2000a508:	f080 809a 	bcs.w	2000a640 <__adddf3+0x240>
2000a50c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
2000a510:	bf08      	it	eq
2000a512:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000a516:	f150 0000 	adcs.w	r0, r0, #0
2000a51a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000a51e:	ea41 0105 	orr.w	r1, r1, r5
2000a522:	bd30      	pop	{r4, r5, pc}
2000a524:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
2000a528:	4140      	adcs	r0, r0
2000a52a:	eb41 0101 	adc.w	r1, r1, r1
2000a52e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000a532:	f1a4 0401 	sub.w	r4, r4, #1
2000a536:	d1e9      	bne.n	2000a50c <__adddf3+0x10c>
2000a538:	f091 0f00 	teq	r1, #0
2000a53c:	bf04      	itt	eq
2000a53e:	4601      	moveq	r1, r0
2000a540:	2000      	moveq	r0, #0
2000a542:	fab1 f381 	clz	r3, r1
2000a546:	bf08      	it	eq
2000a548:	3320      	addeq	r3, #32
2000a54a:	f1a3 030b 	sub.w	r3, r3, #11
2000a54e:	f1b3 0220 	subs.w	r2, r3, #32
2000a552:	da0c      	bge.n	2000a56e <__adddf3+0x16e>
2000a554:	320c      	adds	r2, #12
2000a556:	dd08      	ble.n	2000a56a <__adddf3+0x16a>
2000a558:	f102 0c14 	add.w	ip, r2, #20
2000a55c:	f1c2 020c 	rsb	r2, r2, #12
2000a560:	fa01 f00c 	lsl.w	r0, r1, ip
2000a564:	fa21 f102 	lsr.w	r1, r1, r2
2000a568:	e00c      	b.n	2000a584 <__adddf3+0x184>
2000a56a:	f102 0214 	add.w	r2, r2, #20
2000a56e:	bfd8      	it	le
2000a570:	f1c2 0c20 	rsble	ip, r2, #32
2000a574:	fa01 f102 	lsl.w	r1, r1, r2
2000a578:	fa20 fc0c 	lsr.w	ip, r0, ip
2000a57c:	bfdc      	itt	le
2000a57e:	ea41 010c 	orrle.w	r1, r1, ip
2000a582:	4090      	lslle	r0, r2
2000a584:	1ae4      	subs	r4, r4, r3
2000a586:	bfa2      	ittt	ge
2000a588:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
2000a58c:	4329      	orrge	r1, r5
2000a58e:	bd30      	popge	{r4, r5, pc}
2000a590:	ea6f 0404 	mvn.w	r4, r4
2000a594:	3c1f      	subs	r4, #31
2000a596:	da1c      	bge.n	2000a5d2 <__adddf3+0x1d2>
2000a598:	340c      	adds	r4, #12
2000a59a:	dc0e      	bgt.n	2000a5ba <__adddf3+0x1ba>
2000a59c:	f104 0414 	add.w	r4, r4, #20
2000a5a0:	f1c4 0220 	rsb	r2, r4, #32
2000a5a4:	fa20 f004 	lsr.w	r0, r0, r4
2000a5a8:	fa01 f302 	lsl.w	r3, r1, r2
2000a5ac:	ea40 0003 	orr.w	r0, r0, r3
2000a5b0:	fa21 f304 	lsr.w	r3, r1, r4
2000a5b4:	ea45 0103 	orr.w	r1, r5, r3
2000a5b8:	bd30      	pop	{r4, r5, pc}
2000a5ba:	f1c4 040c 	rsb	r4, r4, #12
2000a5be:	f1c4 0220 	rsb	r2, r4, #32
2000a5c2:	fa20 f002 	lsr.w	r0, r0, r2
2000a5c6:	fa01 f304 	lsl.w	r3, r1, r4
2000a5ca:	ea40 0003 	orr.w	r0, r0, r3
2000a5ce:	4629      	mov	r1, r5
2000a5d0:	bd30      	pop	{r4, r5, pc}
2000a5d2:	fa21 f004 	lsr.w	r0, r1, r4
2000a5d6:	4629      	mov	r1, r5
2000a5d8:	bd30      	pop	{r4, r5, pc}
2000a5da:	f094 0f00 	teq	r4, #0
2000a5de:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
2000a5e2:	bf06      	itte	eq
2000a5e4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
2000a5e8:	3401      	addeq	r4, #1
2000a5ea:	3d01      	subne	r5, #1
2000a5ec:	e74e      	b.n	2000a48c <__adddf3+0x8c>
2000a5ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000a5f2:	bf18      	it	ne
2000a5f4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
2000a5f8:	d029      	beq.n	2000a64e <__adddf3+0x24e>
2000a5fa:	ea94 0f05 	teq	r4, r5
2000a5fe:	bf08      	it	eq
2000a600:	ea90 0f02 	teqeq	r0, r2
2000a604:	d005      	beq.n	2000a612 <__adddf3+0x212>
2000a606:	ea54 0c00 	orrs.w	ip, r4, r0
2000a60a:	bf04      	itt	eq
2000a60c:	4619      	moveq	r1, r3
2000a60e:	4610      	moveq	r0, r2
2000a610:	bd30      	pop	{r4, r5, pc}
2000a612:	ea91 0f03 	teq	r1, r3
2000a616:	bf1e      	ittt	ne
2000a618:	2100      	movne	r1, #0
2000a61a:	2000      	movne	r0, #0
2000a61c:	bd30      	popne	{r4, r5, pc}
2000a61e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
2000a622:	d105      	bne.n	2000a630 <__adddf3+0x230>
2000a624:	0040      	lsls	r0, r0, #1
2000a626:	4149      	adcs	r1, r1
2000a628:	bf28      	it	cs
2000a62a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
2000a62e:	bd30      	pop	{r4, r5, pc}
2000a630:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
2000a634:	bf3c      	itt	cc
2000a636:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
2000a63a:	bd30      	popcc	{r4, r5, pc}
2000a63c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000a640:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
2000a644:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
2000a648:	f04f 0000 	mov.w	r0, #0
2000a64c:	bd30      	pop	{r4, r5, pc}
2000a64e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000a652:	bf1a      	itte	ne
2000a654:	4619      	movne	r1, r3
2000a656:	4610      	movne	r0, r2
2000a658:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000a65c:	bf1c      	itt	ne
2000a65e:	460b      	movne	r3, r1
2000a660:	4602      	movne	r2, r0
2000a662:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000a666:	bf06      	itte	eq
2000a668:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
2000a66c:	ea91 0f03 	teqeq	r1, r3
2000a670:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
2000a674:	bd30      	pop	{r4, r5, pc}
2000a676:	bf00      	nop

2000a678 <__aeabi_ui2d>:
2000a678:	f090 0f00 	teq	r0, #0
2000a67c:	bf04      	itt	eq
2000a67e:	2100      	moveq	r1, #0
2000a680:	4770      	bxeq	lr
2000a682:	b530      	push	{r4, r5, lr}
2000a684:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000a688:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000a68c:	f04f 0500 	mov.w	r5, #0
2000a690:	f04f 0100 	mov.w	r1, #0
2000a694:	e750      	b.n	2000a538 <__adddf3+0x138>
2000a696:	bf00      	nop

2000a698 <__aeabi_i2d>:
2000a698:	f090 0f00 	teq	r0, #0
2000a69c:	bf04      	itt	eq
2000a69e:	2100      	moveq	r1, #0
2000a6a0:	4770      	bxeq	lr
2000a6a2:	b530      	push	{r4, r5, lr}
2000a6a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000a6a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000a6ac:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
2000a6b0:	bf48      	it	mi
2000a6b2:	4240      	negmi	r0, r0
2000a6b4:	f04f 0100 	mov.w	r1, #0
2000a6b8:	e73e      	b.n	2000a538 <__adddf3+0x138>
2000a6ba:	bf00      	nop

2000a6bc <__aeabi_f2d>:
2000a6bc:	0042      	lsls	r2, r0, #1
2000a6be:	ea4f 01e2 	mov.w	r1, r2, asr #3
2000a6c2:	ea4f 0131 	mov.w	r1, r1, rrx
2000a6c6:	ea4f 7002 	mov.w	r0, r2, lsl #28
2000a6ca:	bf1f      	itttt	ne
2000a6cc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
2000a6d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000a6d4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
2000a6d8:	4770      	bxne	lr
2000a6da:	f092 0f00 	teq	r2, #0
2000a6de:	bf14      	ite	ne
2000a6e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000a6e4:	4770      	bxeq	lr
2000a6e6:	b530      	push	{r4, r5, lr}
2000a6e8:	f44f 7460 	mov.w	r4, #896	; 0x380
2000a6ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000a6f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000a6f4:	e720      	b.n	2000a538 <__adddf3+0x138>
2000a6f6:	bf00      	nop

2000a6f8 <__aeabi_ul2d>:
2000a6f8:	ea50 0201 	orrs.w	r2, r0, r1
2000a6fc:	bf08      	it	eq
2000a6fe:	4770      	bxeq	lr
2000a700:	b530      	push	{r4, r5, lr}
2000a702:	f04f 0500 	mov.w	r5, #0
2000a706:	e00a      	b.n	2000a71e <__aeabi_l2d+0x16>

2000a708 <__aeabi_l2d>:
2000a708:	ea50 0201 	orrs.w	r2, r0, r1
2000a70c:	bf08      	it	eq
2000a70e:	4770      	bxeq	lr
2000a710:	b530      	push	{r4, r5, lr}
2000a712:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
2000a716:	d502      	bpl.n	2000a71e <__aeabi_l2d+0x16>
2000a718:	4240      	negs	r0, r0
2000a71a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000a71e:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000a722:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000a726:	ea5f 5c91 	movs.w	ip, r1, lsr #22
2000a72a:	f43f aedc 	beq.w	2000a4e6 <__adddf3+0xe6>
2000a72e:	f04f 0203 	mov.w	r2, #3
2000a732:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000a736:	bf18      	it	ne
2000a738:	3203      	addne	r2, #3
2000a73a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000a73e:	bf18      	it	ne
2000a740:	3203      	addne	r2, #3
2000a742:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
2000a746:	f1c2 0320 	rsb	r3, r2, #32
2000a74a:	fa00 fc03 	lsl.w	ip, r0, r3
2000a74e:	fa20 f002 	lsr.w	r0, r0, r2
2000a752:	fa01 fe03 	lsl.w	lr, r1, r3
2000a756:	ea40 000e 	orr.w	r0, r0, lr
2000a75a:	fa21 f102 	lsr.w	r1, r1, r2
2000a75e:	4414      	add	r4, r2
2000a760:	e6c1      	b.n	2000a4e6 <__adddf3+0xe6>
2000a762:	bf00      	nop

2000a764 <__aeabi_dmul>:
2000a764:	b570      	push	{r4, r5, r6, lr}
2000a766:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000a76a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000a76e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
2000a772:	bf1d      	ittte	ne
2000a774:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
2000a778:	ea94 0f0c 	teqne	r4, ip
2000a77c:	ea95 0f0c 	teqne	r5, ip
2000a780:	f000 f8de 	bleq	2000a940 <__aeabi_dmul+0x1dc>
2000a784:	442c      	add	r4, r5
2000a786:	ea81 0603 	eor.w	r6, r1, r3
2000a78a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
2000a78e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
2000a792:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
2000a796:	bf18      	it	ne
2000a798:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
2000a79c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000a7a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
2000a7a4:	d038      	beq.n	2000a818 <__aeabi_dmul+0xb4>
2000a7a6:	fba0 ce02 	umull	ip, lr, r0, r2
2000a7aa:	f04f 0500 	mov.w	r5, #0
2000a7ae:	fbe1 e502 	umlal	lr, r5, r1, r2
2000a7b2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
2000a7b6:	fbe0 e503 	umlal	lr, r5, r0, r3
2000a7ba:	f04f 0600 	mov.w	r6, #0
2000a7be:	fbe1 5603 	umlal	r5, r6, r1, r3
2000a7c2:	f09c 0f00 	teq	ip, #0
2000a7c6:	bf18      	it	ne
2000a7c8:	f04e 0e01 	orrne.w	lr, lr, #1
2000a7cc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
2000a7d0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
2000a7d4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
2000a7d8:	d204      	bcs.n	2000a7e4 <__aeabi_dmul+0x80>
2000a7da:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
2000a7de:	416d      	adcs	r5, r5
2000a7e0:	eb46 0606 	adc.w	r6, r6, r6
2000a7e4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
2000a7e8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
2000a7ec:	ea4f 20c5 	mov.w	r0, r5, lsl #11
2000a7f0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
2000a7f4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
2000a7f8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000a7fc:	bf88      	it	hi
2000a7fe:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000a802:	d81e      	bhi.n	2000a842 <__aeabi_dmul+0xde>
2000a804:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
2000a808:	bf08      	it	eq
2000a80a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
2000a80e:	f150 0000 	adcs.w	r0, r0, #0
2000a812:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000a816:	bd70      	pop	{r4, r5, r6, pc}
2000a818:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
2000a81c:	ea46 0101 	orr.w	r1, r6, r1
2000a820:	ea40 0002 	orr.w	r0, r0, r2
2000a824:	ea81 0103 	eor.w	r1, r1, r3
2000a828:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
2000a82c:	bfc2      	ittt	gt
2000a82e:	ebd4 050c 	rsbsgt	r5, r4, ip
2000a832:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000a836:	bd70      	popgt	{r4, r5, r6, pc}
2000a838:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000a83c:	f04f 0e00 	mov.w	lr, #0
2000a840:	3c01      	subs	r4, #1
2000a842:	f300 80ab 	bgt.w	2000a99c <__aeabi_dmul+0x238>
2000a846:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000a84a:	bfde      	ittt	le
2000a84c:	2000      	movle	r0, #0
2000a84e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
2000a852:	bd70      	pople	{r4, r5, r6, pc}
2000a854:	f1c4 0400 	rsb	r4, r4, #0
2000a858:	3c20      	subs	r4, #32
2000a85a:	da35      	bge.n	2000a8c8 <__aeabi_dmul+0x164>
2000a85c:	340c      	adds	r4, #12
2000a85e:	dc1b      	bgt.n	2000a898 <__aeabi_dmul+0x134>
2000a860:	f104 0414 	add.w	r4, r4, #20
2000a864:	f1c4 0520 	rsb	r5, r4, #32
2000a868:	fa00 f305 	lsl.w	r3, r0, r5
2000a86c:	fa20 f004 	lsr.w	r0, r0, r4
2000a870:	fa01 f205 	lsl.w	r2, r1, r5
2000a874:	ea40 0002 	orr.w	r0, r0, r2
2000a878:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
2000a87c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000a880:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
2000a884:	fa21 f604 	lsr.w	r6, r1, r4
2000a888:	eb42 0106 	adc.w	r1, r2, r6
2000a88c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
2000a890:	bf08      	it	eq
2000a892:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000a896:	bd70      	pop	{r4, r5, r6, pc}
2000a898:	f1c4 040c 	rsb	r4, r4, #12
2000a89c:	f1c4 0520 	rsb	r5, r4, #32
2000a8a0:	fa00 f304 	lsl.w	r3, r0, r4
2000a8a4:	fa20 f005 	lsr.w	r0, r0, r5
2000a8a8:	fa01 f204 	lsl.w	r2, r1, r4
2000a8ac:	ea40 0002 	orr.w	r0, r0, r2
2000a8b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
2000a8b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
2000a8b8:	f141 0100 	adc.w	r1, r1, #0
2000a8bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
2000a8c0:	bf08      	it	eq
2000a8c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000a8c6:	bd70      	pop	{r4, r5, r6, pc}
2000a8c8:	f1c4 0520 	rsb	r5, r4, #32
2000a8cc:	fa00 f205 	lsl.w	r2, r0, r5
2000a8d0:	ea4e 0e02 	orr.w	lr, lr, r2
2000a8d4:	fa20 f304 	lsr.w	r3, r0, r4
2000a8d8:	fa01 f205 	lsl.w	r2, r1, r5
2000a8dc:	ea43 0302 	orr.w	r3, r3, r2
2000a8e0:	fa21 f004 	lsr.w	r0, r1, r4
2000a8e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
2000a8e8:	fa21 f204 	lsr.w	r2, r1, r4
2000a8ec:	ea20 0002 	bic.w	r0, r0, r2
2000a8f0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
2000a8f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
2000a8f8:	bf08      	it	eq
2000a8fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000a8fe:	bd70      	pop	{r4, r5, r6, pc}
2000a900:	f094 0f00 	teq	r4, #0
2000a904:	d10f      	bne.n	2000a926 <__aeabi_dmul+0x1c2>
2000a906:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
2000a90a:	0040      	lsls	r0, r0, #1
2000a90c:	eb41 0101 	adc.w	r1, r1, r1
2000a910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000a914:	bf08      	it	eq
2000a916:	3c01      	subeq	r4, #1
2000a918:	d0f7      	beq.n	2000a90a <__aeabi_dmul+0x1a6>
2000a91a:	ea41 0106 	orr.w	r1, r1, r6
2000a91e:	f095 0f00 	teq	r5, #0
2000a922:	bf18      	it	ne
2000a924:	4770      	bxne	lr
2000a926:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
2000a92a:	0052      	lsls	r2, r2, #1
2000a92c:	eb43 0303 	adc.w	r3, r3, r3
2000a930:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
2000a934:	bf08      	it	eq
2000a936:	3d01      	subeq	r5, #1
2000a938:	d0f7      	beq.n	2000a92a <__aeabi_dmul+0x1c6>
2000a93a:	ea43 0306 	orr.w	r3, r3, r6
2000a93e:	4770      	bx	lr
2000a940:	ea94 0f0c 	teq	r4, ip
2000a944:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000a948:	bf18      	it	ne
2000a94a:	ea95 0f0c 	teqne	r5, ip
2000a94e:	d00c      	beq.n	2000a96a <__aeabi_dmul+0x206>
2000a950:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000a954:	bf18      	it	ne
2000a956:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000a95a:	d1d1      	bne.n	2000a900 <__aeabi_dmul+0x19c>
2000a95c:	ea81 0103 	eor.w	r1, r1, r3
2000a960:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
2000a964:	f04f 0000 	mov.w	r0, #0
2000a968:	bd70      	pop	{r4, r5, r6, pc}
2000a96a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000a96e:	bf06      	itte	eq
2000a970:	4610      	moveq	r0, r2
2000a972:	4619      	moveq	r1, r3
2000a974:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000a978:	d019      	beq.n	2000a9ae <__aeabi_dmul+0x24a>
2000a97a:	ea94 0f0c 	teq	r4, ip
2000a97e:	d102      	bne.n	2000a986 <__aeabi_dmul+0x222>
2000a980:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
2000a984:	d113      	bne.n	2000a9ae <__aeabi_dmul+0x24a>
2000a986:	ea95 0f0c 	teq	r5, ip
2000a98a:	d105      	bne.n	2000a998 <__aeabi_dmul+0x234>
2000a98c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
2000a990:	bf1c      	itt	ne
2000a992:	4610      	movne	r0, r2
2000a994:	4619      	movne	r1, r3
2000a996:	d10a      	bne.n	2000a9ae <__aeabi_dmul+0x24a>
2000a998:	ea81 0103 	eor.w	r1, r1, r3
2000a99c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
2000a9a0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
2000a9a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
2000a9a8:	f04f 0000 	mov.w	r0, #0
2000a9ac:	bd70      	pop	{r4, r5, r6, pc}
2000a9ae:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
2000a9b2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
2000a9b6:	bd70      	pop	{r4, r5, r6, pc}

2000a9b8 <__aeabi_ddiv>:
2000a9b8:	b570      	push	{r4, r5, r6, lr}
2000a9ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000a9be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000a9c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
2000a9c6:	bf1d      	ittte	ne
2000a9c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
2000a9cc:	ea94 0f0c 	teqne	r4, ip
2000a9d0:	ea95 0f0c 	teqne	r5, ip
2000a9d4:	f000 f8a7 	bleq	2000ab26 <__aeabi_ddiv+0x16e>
2000a9d8:	eba4 0405 	sub.w	r4, r4, r5
2000a9dc:	ea81 0e03 	eor.w	lr, r1, r3
2000a9e0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000a9e4:	ea4f 3101 	mov.w	r1, r1, lsl #12
2000a9e8:	f000 8088 	beq.w	2000aafc <__aeabi_ddiv+0x144>
2000a9ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
2000a9f0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
2000a9f4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
2000a9f8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
2000a9fc:	ea4f 2202 	mov.w	r2, r2, lsl #8
2000aa00:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
2000aa04:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
2000aa08:	ea4f 2600 	mov.w	r6, r0, lsl #8
2000aa0c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
2000aa10:	429d      	cmp	r5, r3
2000aa12:	bf08      	it	eq
2000aa14:	4296      	cmpeq	r6, r2
2000aa16:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
2000aa1a:	f504 7440 	add.w	r4, r4, #768	; 0x300
2000aa1e:	d202      	bcs.n	2000aa26 <__aeabi_ddiv+0x6e>
2000aa20:	085b      	lsrs	r3, r3, #1
2000aa22:	ea4f 0232 	mov.w	r2, r2, rrx
2000aa26:	1ab6      	subs	r6, r6, r2
2000aa28:	eb65 0503 	sbc.w	r5, r5, r3
2000aa2c:	085b      	lsrs	r3, r3, #1
2000aa2e:	ea4f 0232 	mov.w	r2, r2, rrx
2000aa32:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
2000aa36:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
2000aa3a:	ebb6 0e02 	subs.w	lr, r6, r2
2000aa3e:	eb75 0e03 	sbcs.w	lr, r5, r3
2000aa42:	bf22      	ittt	cs
2000aa44:	1ab6      	subcs	r6, r6, r2
2000aa46:	4675      	movcs	r5, lr
2000aa48:	ea40 000c 	orrcs.w	r0, r0, ip
2000aa4c:	085b      	lsrs	r3, r3, #1
2000aa4e:	ea4f 0232 	mov.w	r2, r2, rrx
2000aa52:	ebb6 0e02 	subs.w	lr, r6, r2
2000aa56:	eb75 0e03 	sbcs.w	lr, r5, r3
2000aa5a:	bf22      	ittt	cs
2000aa5c:	1ab6      	subcs	r6, r6, r2
2000aa5e:	4675      	movcs	r5, lr
2000aa60:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
2000aa64:	085b      	lsrs	r3, r3, #1
2000aa66:	ea4f 0232 	mov.w	r2, r2, rrx
2000aa6a:	ebb6 0e02 	subs.w	lr, r6, r2
2000aa6e:	eb75 0e03 	sbcs.w	lr, r5, r3
2000aa72:	bf22      	ittt	cs
2000aa74:	1ab6      	subcs	r6, r6, r2
2000aa76:	4675      	movcs	r5, lr
2000aa78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
2000aa7c:	085b      	lsrs	r3, r3, #1
2000aa7e:	ea4f 0232 	mov.w	r2, r2, rrx
2000aa82:	ebb6 0e02 	subs.w	lr, r6, r2
2000aa86:	eb75 0e03 	sbcs.w	lr, r5, r3
2000aa8a:	bf22      	ittt	cs
2000aa8c:	1ab6      	subcs	r6, r6, r2
2000aa8e:	4675      	movcs	r5, lr
2000aa90:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
2000aa94:	ea55 0e06 	orrs.w	lr, r5, r6
2000aa98:	d018      	beq.n	2000aacc <__aeabi_ddiv+0x114>
2000aa9a:	ea4f 1505 	mov.w	r5, r5, lsl #4
2000aa9e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
2000aaa2:	ea4f 1606 	mov.w	r6, r6, lsl #4
2000aaa6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000aaaa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
2000aaae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000aab2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
2000aab6:	d1c0      	bne.n	2000aa3a <__aeabi_ddiv+0x82>
2000aab8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000aabc:	d10b      	bne.n	2000aad6 <__aeabi_ddiv+0x11e>
2000aabe:	ea41 0100 	orr.w	r1, r1, r0
2000aac2:	f04f 0000 	mov.w	r0, #0
2000aac6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
2000aaca:	e7b6      	b.n	2000aa3a <__aeabi_ddiv+0x82>
2000aacc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000aad0:	bf04      	itt	eq
2000aad2:	4301      	orreq	r1, r0
2000aad4:	2000      	moveq	r0, #0
2000aad6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000aada:	bf88      	it	hi
2000aadc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000aae0:	f63f aeaf 	bhi.w	2000a842 <__aeabi_dmul+0xde>
2000aae4:	ebb5 0c03 	subs.w	ip, r5, r3
2000aae8:	bf04      	itt	eq
2000aaea:	ebb6 0c02 	subseq.w	ip, r6, r2
2000aaee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000aaf2:	f150 0000 	adcs.w	r0, r0, #0
2000aaf6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000aafa:	bd70      	pop	{r4, r5, r6, pc}
2000aafc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
2000ab00:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
2000ab04:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
2000ab08:	bfc2      	ittt	gt
2000ab0a:	ebd4 050c 	rsbsgt	r5, r4, ip
2000ab0e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000ab12:	bd70      	popgt	{r4, r5, r6, pc}
2000ab14:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000ab18:	f04f 0e00 	mov.w	lr, #0
2000ab1c:	3c01      	subs	r4, #1
2000ab1e:	e690      	b.n	2000a842 <__aeabi_dmul+0xde>
2000ab20:	ea45 0e06 	orr.w	lr, r5, r6
2000ab24:	e68d      	b.n	2000a842 <__aeabi_dmul+0xde>
2000ab26:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000ab2a:	ea94 0f0c 	teq	r4, ip
2000ab2e:	bf08      	it	eq
2000ab30:	ea95 0f0c 	teqeq	r5, ip
2000ab34:	f43f af3b 	beq.w	2000a9ae <__aeabi_dmul+0x24a>
2000ab38:	ea94 0f0c 	teq	r4, ip
2000ab3c:	d10a      	bne.n	2000ab54 <__aeabi_ddiv+0x19c>
2000ab3e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000ab42:	f47f af34 	bne.w	2000a9ae <__aeabi_dmul+0x24a>
2000ab46:	ea95 0f0c 	teq	r5, ip
2000ab4a:	f47f af25 	bne.w	2000a998 <__aeabi_dmul+0x234>
2000ab4e:	4610      	mov	r0, r2
2000ab50:	4619      	mov	r1, r3
2000ab52:	e72c      	b.n	2000a9ae <__aeabi_dmul+0x24a>
2000ab54:	ea95 0f0c 	teq	r5, ip
2000ab58:	d106      	bne.n	2000ab68 <__aeabi_ddiv+0x1b0>
2000ab5a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000ab5e:	f43f aefd 	beq.w	2000a95c <__aeabi_dmul+0x1f8>
2000ab62:	4610      	mov	r0, r2
2000ab64:	4619      	mov	r1, r3
2000ab66:	e722      	b.n	2000a9ae <__aeabi_dmul+0x24a>
2000ab68:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000ab6c:	bf18      	it	ne
2000ab6e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000ab72:	f47f aec5 	bne.w	2000a900 <__aeabi_dmul+0x19c>
2000ab76:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
2000ab7a:	f47f af0d 	bne.w	2000a998 <__aeabi_dmul+0x234>
2000ab7e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
2000ab82:	f47f aeeb 	bne.w	2000a95c <__aeabi_dmul+0x1f8>
2000ab86:	e712      	b.n	2000a9ae <__aeabi_dmul+0x24a>

2000ab88 <__gedf2>:
2000ab88:	f04f 3cff 	mov.w	ip, #4294967295
2000ab8c:	e006      	b.n	2000ab9c <__cmpdf2+0x4>
2000ab8e:	bf00      	nop

2000ab90 <__ledf2>:
2000ab90:	f04f 0c01 	mov.w	ip, #1
2000ab94:	e002      	b.n	2000ab9c <__cmpdf2+0x4>
2000ab96:	bf00      	nop

2000ab98 <__cmpdf2>:
2000ab98:	f04f 0c01 	mov.w	ip, #1
2000ab9c:	f84d cd04 	str.w	ip, [sp, #-4]!
2000aba0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000aba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000aba8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000abac:	bf18      	it	ne
2000abae:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000abb2:	d01b      	beq.n	2000abec <__cmpdf2+0x54>
2000abb4:	b001      	add	sp, #4
2000abb6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000abba:	bf0c      	ite	eq
2000abbc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
2000abc0:	ea91 0f03 	teqne	r1, r3
2000abc4:	bf02      	ittt	eq
2000abc6:	ea90 0f02 	teqeq	r0, r2
2000abca:	2000      	moveq	r0, #0
2000abcc:	4770      	bxeq	lr
2000abce:	f110 0f00 	cmn.w	r0, #0
2000abd2:	ea91 0f03 	teq	r1, r3
2000abd6:	bf58      	it	pl
2000abd8:	4299      	cmppl	r1, r3
2000abda:	bf08      	it	eq
2000abdc:	4290      	cmpeq	r0, r2
2000abde:	bf2c      	ite	cs
2000abe0:	17d8      	asrcs	r0, r3, #31
2000abe2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
2000abe6:	f040 0001 	orr.w	r0, r0, #1
2000abea:	4770      	bx	lr
2000abec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000abf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000abf4:	d102      	bne.n	2000abfc <__cmpdf2+0x64>
2000abf6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
2000abfa:	d107      	bne.n	2000ac0c <__cmpdf2+0x74>
2000abfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000ac00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000ac04:	d1d6      	bne.n	2000abb4 <__cmpdf2+0x1c>
2000ac06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
2000ac0a:	d0d3      	beq.n	2000abb4 <__cmpdf2+0x1c>
2000ac0c:	f85d 0b04 	ldr.w	r0, [sp], #4
2000ac10:	4770      	bx	lr
2000ac12:	bf00      	nop

2000ac14 <__aeabi_cdrcmple>:
2000ac14:	4684      	mov	ip, r0
2000ac16:	4610      	mov	r0, r2
2000ac18:	4662      	mov	r2, ip
2000ac1a:	468c      	mov	ip, r1
2000ac1c:	4619      	mov	r1, r3
2000ac1e:	4663      	mov	r3, ip
2000ac20:	e000      	b.n	2000ac24 <__aeabi_cdcmpeq>
2000ac22:	bf00      	nop

2000ac24 <__aeabi_cdcmpeq>:
2000ac24:	b501      	push	{r0, lr}
2000ac26:	f7ff ffb7 	bl	2000ab98 <__cmpdf2>
2000ac2a:	2800      	cmp	r0, #0
2000ac2c:	bf48      	it	mi
2000ac2e:	f110 0f00 	cmnmi.w	r0, #0
2000ac32:	bd01      	pop	{r0, pc}

2000ac34 <__aeabi_dcmpeq>:
2000ac34:	f84d ed08 	str.w	lr, [sp, #-8]!
2000ac38:	f7ff fff4 	bl	2000ac24 <__aeabi_cdcmpeq>
2000ac3c:	bf0c      	ite	eq
2000ac3e:	2001      	moveq	r0, #1
2000ac40:	2000      	movne	r0, #0
2000ac42:	f85d fb08 	ldr.w	pc, [sp], #8
2000ac46:	bf00      	nop

2000ac48 <__aeabi_dcmplt>:
2000ac48:	f84d ed08 	str.w	lr, [sp, #-8]!
2000ac4c:	f7ff ffea 	bl	2000ac24 <__aeabi_cdcmpeq>
2000ac50:	bf34      	ite	cc
2000ac52:	2001      	movcc	r0, #1
2000ac54:	2000      	movcs	r0, #0
2000ac56:	f85d fb08 	ldr.w	pc, [sp], #8
2000ac5a:	bf00      	nop

2000ac5c <__aeabi_dcmple>:
2000ac5c:	f84d ed08 	str.w	lr, [sp, #-8]!
2000ac60:	f7ff ffe0 	bl	2000ac24 <__aeabi_cdcmpeq>
2000ac64:	bf94      	ite	ls
2000ac66:	2001      	movls	r0, #1
2000ac68:	2000      	movhi	r0, #0
2000ac6a:	f85d fb08 	ldr.w	pc, [sp], #8
2000ac6e:	bf00      	nop

2000ac70 <__aeabi_dcmpge>:
2000ac70:	f84d ed08 	str.w	lr, [sp, #-8]!
2000ac74:	f7ff ffce 	bl	2000ac14 <__aeabi_cdrcmple>
2000ac78:	bf94      	ite	ls
2000ac7a:	2001      	movls	r0, #1
2000ac7c:	2000      	movhi	r0, #0
2000ac7e:	f85d fb08 	ldr.w	pc, [sp], #8
2000ac82:	bf00      	nop

2000ac84 <__aeabi_dcmpgt>:
2000ac84:	f84d ed08 	str.w	lr, [sp, #-8]!
2000ac88:	f7ff ffc4 	bl	2000ac14 <__aeabi_cdrcmple>
2000ac8c:	bf34      	ite	cc
2000ac8e:	2001      	movcc	r0, #1
2000ac90:	2000      	movcs	r0, #0
2000ac92:	f85d fb08 	ldr.w	pc, [sp], #8
2000ac96:	bf00      	nop

2000ac98 <__aeabi_d2iz>:
2000ac98:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000ac9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000aca0:	d215      	bcs.n	2000acce <__aeabi_d2iz+0x36>
2000aca2:	d511      	bpl.n	2000acc8 <__aeabi_d2iz+0x30>
2000aca4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
2000aca8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000acac:	d912      	bls.n	2000acd4 <__aeabi_d2iz+0x3c>
2000acae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000acb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
2000acb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000acba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000acbe:	fa23 f002 	lsr.w	r0, r3, r2
2000acc2:	bf18      	it	ne
2000acc4:	4240      	negne	r0, r0
2000acc6:	4770      	bx	lr
2000acc8:	f04f 0000 	mov.w	r0, #0
2000accc:	4770      	bx	lr
2000acce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000acd2:	d105      	bne.n	2000ace0 <__aeabi_d2iz+0x48>
2000acd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
2000acd8:	bf08      	it	eq
2000acda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000acde:	4770      	bx	lr
2000ace0:	f04f 0000 	mov.w	r0, #0
2000ace4:	4770      	bx	lr
2000ace6:	bf00      	nop

2000ace8 <__aeabi_uldivmod>:
2000ace8:	b94b      	cbnz	r3, 2000acfe <__aeabi_uldivmod+0x16>
2000acea:	b942      	cbnz	r2, 2000acfe <__aeabi_uldivmod+0x16>
2000acec:	2900      	cmp	r1, #0
2000acee:	bf08      	it	eq
2000acf0:	2800      	cmpeq	r0, #0
2000acf2:	d002      	beq.n	2000acfa <__aeabi_uldivmod+0x12>
2000acf4:	f04f 31ff 	mov.w	r1, #4294967295
2000acf8:	4608      	mov	r0, r1
2000acfa:	f7ff bb79 	b.w	2000a3f0 <__aeabi_idiv0>
2000acfe:	b082      	sub	sp, #8
2000ad00:	46ec      	mov	ip, sp
2000ad02:	e92d 5000 	stmdb	sp!, {ip, lr}
2000ad06:	f000 f805 	bl	2000ad14 <__gnu_uldivmod_helper>
2000ad0a:	f8dd e004 	ldr.w	lr, [sp, #4]
2000ad0e:	b002      	add	sp, #8
2000ad10:	bc0c      	pop	{r2, r3}
2000ad12:	4770      	bx	lr

2000ad14 <__gnu_uldivmod_helper>:
2000ad14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000ad16:	4614      	mov	r4, r2
2000ad18:	461d      	mov	r5, r3
2000ad1a:	4606      	mov	r6, r0
2000ad1c:	460f      	mov	r7, r1
2000ad1e:	f000 f9d7 	bl	2000b0d0 <__udivdi3>
2000ad22:	fb00 f505 	mul.w	r5, r0, r5
2000ad26:	fba0 2304 	umull	r2, r3, r0, r4
2000ad2a:	fb04 5401 	mla	r4, r4, r1, r5
2000ad2e:	18e3      	adds	r3, r4, r3
2000ad30:	1ab6      	subs	r6, r6, r2
2000ad32:	eb67 0703 	sbc.w	r7, r7, r3
2000ad36:	9b06      	ldr	r3, [sp, #24]
2000ad38:	e9c3 6700 	strd	r6, r7, [r3]
2000ad3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000ad3e:	bf00      	nop

2000ad40 <__gnu_ldivmod_helper>:
2000ad40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000ad42:	4614      	mov	r4, r2
2000ad44:	461d      	mov	r5, r3
2000ad46:	4606      	mov	r6, r0
2000ad48:	460f      	mov	r7, r1
2000ad4a:	f000 f80f 	bl	2000ad6c <__divdi3>
2000ad4e:	fb00 f505 	mul.w	r5, r0, r5
2000ad52:	fba0 2304 	umull	r2, r3, r0, r4
2000ad56:	fb04 5401 	mla	r4, r4, r1, r5
2000ad5a:	18e3      	adds	r3, r4, r3
2000ad5c:	1ab6      	subs	r6, r6, r2
2000ad5e:	eb67 0703 	sbc.w	r7, r7, r3
2000ad62:	9b06      	ldr	r3, [sp, #24]
2000ad64:	e9c3 6700 	strd	r6, r7, [r3]
2000ad68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000ad6a:	bf00      	nop

2000ad6c <__divdi3>:
2000ad6c:	2900      	cmp	r1, #0
2000ad6e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000ad72:	b085      	sub	sp, #20
2000ad74:	f2c0 80c8 	blt.w	2000af08 <__divdi3+0x19c>
2000ad78:	2600      	movs	r6, #0
2000ad7a:	2b00      	cmp	r3, #0
2000ad7c:	f2c0 80bf 	blt.w	2000aefe <__divdi3+0x192>
2000ad80:	4689      	mov	r9, r1
2000ad82:	4614      	mov	r4, r2
2000ad84:	4605      	mov	r5, r0
2000ad86:	469b      	mov	fp, r3
2000ad88:	2b00      	cmp	r3, #0
2000ad8a:	d14a      	bne.n	2000ae22 <__divdi3+0xb6>
2000ad8c:	428a      	cmp	r2, r1
2000ad8e:	d957      	bls.n	2000ae40 <__divdi3+0xd4>
2000ad90:	fab2 f382 	clz	r3, r2
2000ad94:	b153      	cbz	r3, 2000adac <__divdi3+0x40>
2000ad96:	f1c3 0020 	rsb	r0, r3, #32
2000ad9a:	fa01 f903 	lsl.w	r9, r1, r3
2000ad9e:	fa25 f800 	lsr.w	r8, r5, r0
2000ada2:	fa12 f403 	lsls.w	r4, r2, r3
2000ada6:	409d      	lsls	r5, r3
2000ada8:	ea48 0909 	orr.w	r9, r8, r9
2000adac:	0c27      	lsrs	r7, r4, #16
2000adae:	4648      	mov	r0, r9
2000adb0:	4639      	mov	r1, r7
2000adb2:	fa1f fb84 	uxth.w	fp, r4
2000adb6:	f7ff f9df 	bl	2000a178 <__aeabi_uidiv>
2000adba:	4639      	mov	r1, r7
2000adbc:	4682      	mov	sl, r0
2000adbe:	4648      	mov	r0, r9
2000adc0:	f7ff fb08 	bl	2000a3d4 <__aeabi_uidivmod>
2000adc4:	0c2a      	lsrs	r2, r5, #16
2000adc6:	fb0b f30a 	mul.w	r3, fp, sl
2000adca:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000adce:	454b      	cmp	r3, r9
2000add0:	d909      	bls.n	2000ade6 <__divdi3+0x7a>
2000add2:	eb19 0904 	adds.w	r9, r9, r4
2000add6:	f10a 3aff 	add.w	sl, sl, #4294967295
2000adda:	d204      	bcs.n	2000ade6 <__divdi3+0x7a>
2000addc:	454b      	cmp	r3, r9
2000adde:	bf84      	itt	hi
2000ade0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000ade4:	44a1      	addhi	r9, r4
2000ade6:	ebc3 0909 	rsb	r9, r3, r9
2000adea:	4639      	mov	r1, r7
2000adec:	4648      	mov	r0, r9
2000adee:	b2ad      	uxth	r5, r5
2000adf0:	f7ff f9c2 	bl	2000a178 <__aeabi_uidiv>
2000adf4:	4639      	mov	r1, r7
2000adf6:	4680      	mov	r8, r0
2000adf8:	4648      	mov	r0, r9
2000adfa:	f7ff faeb 	bl	2000a3d4 <__aeabi_uidivmod>
2000adfe:	fb0b fb08 	mul.w	fp, fp, r8
2000ae02:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000ae06:	45ab      	cmp	fp, r5
2000ae08:	d907      	bls.n	2000ae1a <__divdi3+0xae>
2000ae0a:	192d      	adds	r5, r5, r4
2000ae0c:	f108 38ff 	add.w	r8, r8, #4294967295
2000ae10:	d203      	bcs.n	2000ae1a <__divdi3+0xae>
2000ae12:	45ab      	cmp	fp, r5
2000ae14:	bf88      	it	hi
2000ae16:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000ae1a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000ae1e:	2700      	movs	r7, #0
2000ae20:	e003      	b.n	2000ae2a <__divdi3+0xbe>
2000ae22:	428b      	cmp	r3, r1
2000ae24:	d957      	bls.n	2000aed6 <__divdi3+0x16a>
2000ae26:	2700      	movs	r7, #0
2000ae28:	46b8      	mov	r8, r7
2000ae2a:	4642      	mov	r2, r8
2000ae2c:	463b      	mov	r3, r7
2000ae2e:	b116      	cbz	r6, 2000ae36 <__divdi3+0xca>
2000ae30:	4252      	negs	r2, r2
2000ae32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000ae36:	4619      	mov	r1, r3
2000ae38:	4610      	mov	r0, r2
2000ae3a:	b005      	add	sp, #20
2000ae3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000ae40:	b922      	cbnz	r2, 2000ae4c <__divdi3+0xe0>
2000ae42:	4611      	mov	r1, r2
2000ae44:	2001      	movs	r0, #1
2000ae46:	f7ff f997 	bl	2000a178 <__aeabi_uidiv>
2000ae4a:	4604      	mov	r4, r0
2000ae4c:	fab4 f884 	clz	r8, r4
2000ae50:	f1b8 0f00 	cmp.w	r8, #0
2000ae54:	d15e      	bne.n	2000af14 <__divdi3+0x1a8>
2000ae56:	ebc4 0809 	rsb	r8, r4, r9
2000ae5a:	0c27      	lsrs	r7, r4, #16
2000ae5c:	fa1f f984 	uxth.w	r9, r4
2000ae60:	2101      	movs	r1, #1
2000ae62:	9102      	str	r1, [sp, #8]
2000ae64:	4639      	mov	r1, r7
2000ae66:	4640      	mov	r0, r8
2000ae68:	f7ff f986 	bl	2000a178 <__aeabi_uidiv>
2000ae6c:	4639      	mov	r1, r7
2000ae6e:	4682      	mov	sl, r0
2000ae70:	4640      	mov	r0, r8
2000ae72:	f7ff faaf 	bl	2000a3d4 <__aeabi_uidivmod>
2000ae76:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000ae7a:	fb09 f30a 	mul.w	r3, r9, sl
2000ae7e:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000ae82:	455b      	cmp	r3, fp
2000ae84:	d909      	bls.n	2000ae9a <__divdi3+0x12e>
2000ae86:	eb1b 0b04 	adds.w	fp, fp, r4
2000ae8a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000ae8e:	d204      	bcs.n	2000ae9a <__divdi3+0x12e>
2000ae90:	455b      	cmp	r3, fp
2000ae92:	bf84      	itt	hi
2000ae94:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000ae98:	44a3      	addhi	fp, r4
2000ae9a:	ebc3 0b0b 	rsb	fp, r3, fp
2000ae9e:	4639      	mov	r1, r7
2000aea0:	4658      	mov	r0, fp
2000aea2:	b2ad      	uxth	r5, r5
2000aea4:	f7ff f968 	bl	2000a178 <__aeabi_uidiv>
2000aea8:	4639      	mov	r1, r7
2000aeaa:	4680      	mov	r8, r0
2000aeac:	4658      	mov	r0, fp
2000aeae:	f7ff fa91 	bl	2000a3d4 <__aeabi_uidivmod>
2000aeb2:	fb09 f908 	mul.w	r9, r9, r8
2000aeb6:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000aeba:	45a9      	cmp	r9, r5
2000aebc:	d907      	bls.n	2000aece <__divdi3+0x162>
2000aebe:	192d      	adds	r5, r5, r4
2000aec0:	f108 38ff 	add.w	r8, r8, #4294967295
2000aec4:	d203      	bcs.n	2000aece <__divdi3+0x162>
2000aec6:	45a9      	cmp	r9, r5
2000aec8:	bf88      	it	hi
2000aeca:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000aece:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000aed2:	9f02      	ldr	r7, [sp, #8]
2000aed4:	e7a9      	b.n	2000ae2a <__divdi3+0xbe>
2000aed6:	fab3 f783 	clz	r7, r3
2000aeda:	2f00      	cmp	r7, #0
2000aedc:	d168      	bne.n	2000afb0 <__divdi3+0x244>
2000aede:	428b      	cmp	r3, r1
2000aee0:	bf2c      	ite	cs
2000aee2:	f04f 0900 	movcs.w	r9, #0
2000aee6:	f04f 0901 	movcc.w	r9, #1
2000aeea:	4282      	cmp	r2, r0
2000aeec:	bf8c      	ite	hi
2000aeee:	464c      	movhi	r4, r9
2000aef0:	f049 0401 	orrls.w	r4, r9, #1
2000aef4:	2c00      	cmp	r4, #0
2000aef6:	d096      	beq.n	2000ae26 <__divdi3+0xba>
2000aef8:	f04f 0801 	mov.w	r8, #1
2000aefc:	e795      	b.n	2000ae2a <__divdi3+0xbe>
2000aefe:	4252      	negs	r2, r2
2000af00:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000af04:	43f6      	mvns	r6, r6
2000af06:	e73b      	b.n	2000ad80 <__divdi3+0x14>
2000af08:	4240      	negs	r0, r0
2000af0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000af0e:	f04f 36ff 	mov.w	r6, #4294967295
2000af12:	e732      	b.n	2000ad7a <__divdi3+0xe>
2000af14:	fa04 f408 	lsl.w	r4, r4, r8
2000af18:	f1c8 0720 	rsb	r7, r8, #32
2000af1c:	fa35 f307 	lsrs.w	r3, r5, r7
2000af20:	fa29 fa07 	lsr.w	sl, r9, r7
2000af24:	0c27      	lsrs	r7, r4, #16
2000af26:	fa09 fb08 	lsl.w	fp, r9, r8
2000af2a:	4639      	mov	r1, r7
2000af2c:	4650      	mov	r0, sl
2000af2e:	ea43 020b 	orr.w	r2, r3, fp
2000af32:	9202      	str	r2, [sp, #8]
2000af34:	f7ff f920 	bl	2000a178 <__aeabi_uidiv>
2000af38:	4639      	mov	r1, r7
2000af3a:	fa1f f984 	uxth.w	r9, r4
2000af3e:	4683      	mov	fp, r0
2000af40:	4650      	mov	r0, sl
2000af42:	f7ff fa47 	bl	2000a3d4 <__aeabi_uidivmod>
2000af46:	9802      	ldr	r0, [sp, #8]
2000af48:	fb09 f20b 	mul.w	r2, r9, fp
2000af4c:	0c03      	lsrs	r3, r0, #16
2000af4e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000af52:	429a      	cmp	r2, r3
2000af54:	d904      	bls.n	2000af60 <__divdi3+0x1f4>
2000af56:	191b      	adds	r3, r3, r4
2000af58:	f10b 3bff 	add.w	fp, fp, #4294967295
2000af5c:	f0c0 80b1 	bcc.w	2000b0c2 <__divdi3+0x356>
2000af60:	1a9b      	subs	r3, r3, r2
2000af62:	4639      	mov	r1, r7
2000af64:	4618      	mov	r0, r3
2000af66:	9301      	str	r3, [sp, #4]
2000af68:	f7ff f906 	bl	2000a178 <__aeabi_uidiv>
2000af6c:	9901      	ldr	r1, [sp, #4]
2000af6e:	4682      	mov	sl, r0
2000af70:	4608      	mov	r0, r1
2000af72:	4639      	mov	r1, r7
2000af74:	f7ff fa2e 	bl	2000a3d4 <__aeabi_uidivmod>
2000af78:	f8dd c008 	ldr.w	ip, [sp, #8]
2000af7c:	fb09 f30a 	mul.w	r3, r9, sl
2000af80:	fa1f f08c 	uxth.w	r0, ip
2000af84:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000af88:	4293      	cmp	r3, r2
2000af8a:	d908      	bls.n	2000af9e <__divdi3+0x232>
2000af8c:	1912      	adds	r2, r2, r4
2000af8e:	f10a 3aff 	add.w	sl, sl, #4294967295
2000af92:	d204      	bcs.n	2000af9e <__divdi3+0x232>
2000af94:	4293      	cmp	r3, r2
2000af96:	bf84      	itt	hi
2000af98:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000af9c:	1912      	addhi	r2, r2, r4
2000af9e:	fa05 f508 	lsl.w	r5, r5, r8
2000afa2:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000afa6:	ebc3 0802 	rsb	r8, r3, r2
2000afaa:	f8cd e008 	str.w	lr, [sp, #8]
2000afae:	e759      	b.n	2000ae64 <__divdi3+0xf8>
2000afb0:	f1c7 0020 	rsb	r0, r7, #32
2000afb4:	fa03 fa07 	lsl.w	sl, r3, r7
2000afb8:	40c2      	lsrs	r2, r0
2000afba:	fa35 f300 	lsrs.w	r3, r5, r0
2000afbe:	ea42 0b0a 	orr.w	fp, r2, sl
2000afc2:	fa21 f800 	lsr.w	r8, r1, r0
2000afc6:	fa01 f907 	lsl.w	r9, r1, r7
2000afca:	4640      	mov	r0, r8
2000afcc:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000afd0:	ea43 0109 	orr.w	r1, r3, r9
2000afd4:	9102      	str	r1, [sp, #8]
2000afd6:	4651      	mov	r1, sl
2000afd8:	fa1f f28b 	uxth.w	r2, fp
2000afdc:	9203      	str	r2, [sp, #12]
2000afde:	f7ff f8cb 	bl	2000a178 <__aeabi_uidiv>
2000afe2:	4651      	mov	r1, sl
2000afe4:	4681      	mov	r9, r0
2000afe6:	4640      	mov	r0, r8
2000afe8:	f7ff f9f4 	bl	2000a3d4 <__aeabi_uidivmod>
2000afec:	9b03      	ldr	r3, [sp, #12]
2000afee:	f8dd c008 	ldr.w	ip, [sp, #8]
2000aff2:	fb03 f209 	mul.w	r2, r3, r9
2000aff6:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000affa:	fa14 f307 	lsls.w	r3, r4, r7
2000affe:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000b002:	42a2      	cmp	r2, r4
2000b004:	d904      	bls.n	2000b010 <__divdi3+0x2a4>
2000b006:	eb14 040b 	adds.w	r4, r4, fp
2000b00a:	f109 39ff 	add.w	r9, r9, #4294967295
2000b00e:	d352      	bcc.n	2000b0b6 <__divdi3+0x34a>
2000b010:	1aa4      	subs	r4, r4, r2
2000b012:	4651      	mov	r1, sl
2000b014:	4620      	mov	r0, r4
2000b016:	9301      	str	r3, [sp, #4]
2000b018:	f7ff f8ae 	bl	2000a178 <__aeabi_uidiv>
2000b01c:	4651      	mov	r1, sl
2000b01e:	4680      	mov	r8, r0
2000b020:	4620      	mov	r0, r4
2000b022:	f7ff f9d7 	bl	2000a3d4 <__aeabi_uidivmod>
2000b026:	9803      	ldr	r0, [sp, #12]
2000b028:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b02c:	fb00 f208 	mul.w	r2, r0, r8
2000b030:	fa1f f38c 	uxth.w	r3, ip
2000b034:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000b038:	9b01      	ldr	r3, [sp, #4]
2000b03a:	4282      	cmp	r2, r0
2000b03c:	d904      	bls.n	2000b048 <__divdi3+0x2dc>
2000b03e:	eb10 000b 	adds.w	r0, r0, fp
2000b042:	f108 38ff 	add.w	r8, r8, #4294967295
2000b046:	d330      	bcc.n	2000b0aa <__divdi3+0x33e>
2000b048:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000b04c:	fa1f fc83 	uxth.w	ip, r3
2000b050:	0c1b      	lsrs	r3, r3, #16
2000b052:	1a80      	subs	r0, r0, r2
2000b054:	fa1f fe88 	uxth.w	lr, r8
2000b058:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000b05c:	fb0c f90e 	mul.w	r9, ip, lr
2000b060:	fb0c fc0a 	mul.w	ip, ip, sl
2000b064:	fb03 c10e 	mla	r1, r3, lr, ip
2000b068:	fb03 f20a 	mul.w	r2, r3, sl
2000b06c:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000b070:	458c      	cmp	ip, r1
2000b072:	bf88      	it	hi
2000b074:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000b078:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000b07c:	4570      	cmp	r0, lr
2000b07e:	d310      	bcc.n	2000b0a2 <__divdi3+0x336>
2000b080:	fa1f f989 	uxth.w	r9, r9
2000b084:	fa05 f707 	lsl.w	r7, r5, r7
2000b088:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000b08c:	bf14      	ite	ne
2000b08e:	2200      	movne	r2, #0
2000b090:	2201      	moveq	r2, #1
2000b092:	4287      	cmp	r7, r0
2000b094:	bf2c      	ite	cs
2000b096:	2700      	movcs	r7, #0
2000b098:	f002 0701 	andcc.w	r7, r2, #1
2000b09c:	2f00      	cmp	r7, #0
2000b09e:	f43f aec4 	beq.w	2000ae2a <__divdi3+0xbe>
2000b0a2:	f108 38ff 	add.w	r8, r8, #4294967295
2000b0a6:	2700      	movs	r7, #0
2000b0a8:	e6bf      	b.n	2000ae2a <__divdi3+0xbe>
2000b0aa:	4282      	cmp	r2, r0
2000b0ac:	bf84      	itt	hi
2000b0ae:	4458      	addhi	r0, fp
2000b0b0:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b0b4:	e7c8      	b.n	2000b048 <__divdi3+0x2dc>
2000b0b6:	42a2      	cmp	r2, r4
2000b0b8:	bf84      	itt	hi
2000b0ba:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b0be:	445c      	addhi	r4, fp
2000b0c0:	e7a6      	b.n	2000b010 <__divdi3+0x2a4>
2000b0c2:	429a      	cmp	r2, r3
2000b0c4:	bf84      	itt	hi
2000b0c6:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000b0ca:	191b      	addhi	r3, r3, r4
2000b0cc:	e748      	b.n	2000af60 <__divdi3+0x1f4>
2000b0ce:	bf00      	nop

2000b0d0 <__udivdi3>:
2000b0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000b0d4:	460c      	mov	r4, r1
2000b0d6:	b083      	sub	sp, #12
2000b0d8:	4680      	mov	r8, r0
2000b0da:	4616      	mov	r6, r2
2000b0dc:	4689      	mov	r9, r1
2000b0de:	461f      	mov	r7, r3
2000b0e0:	4615      	mov	r5, r2
2000b0e2:	468a      	mov	sl, r1
2000b0e4:	2b00      	cmp	r3, #0
2000b0e6:	d14b      	bne.n	2000b180 <__udivdi3+0xb0>
2000b0e8:	428a      	cmp	r2, r1
2000b0ea:	d95c      	bls.n	2000b1a6 <__udivdi3+0xd6>
2000b0ec:	fab2 f382 	clz	r3, r2
2000b0f0:	b15b      	cbz	r3, 2000b10a <__udivdi3+0x3a>
2000b0f2:	f1c3 0020 	rsb	r0, r3, #32
2000b0f6:	fa01 fa03 	lsl.w	sl, r1, r3
2000b0fa:	fa28 f200 	lsr.w	r2, r8, r0
2000b0fe:	fa16 f503 	lsls.w	r5, r6, r3
2000b102:	fa08 f803 	lsl.w	r8, r8, r3
2000b106:	ea42 0a0a 	orr.w	sl, r2, sl
2000b10a:	0c2e      	lsrs	r6, r5, #16
2000b10c:	4650      	mov	r0, sl
2000b10e:	4631      	mov	r1, r6
2000b110:	b2af      	uxth	r7, r5
2000b112:	f7ff f831 	bl	2000a178 <__aeabi_uidiv>
2000b116:	4631      	mov	r1, r6
2000b118:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000b11c:	4681      	mov	r9, r0
2000b11e:	4650      	mov	r0, sl
2000b120:	f7ff f958 	bl	2000a3d4 <__aeabi_uidivmod>
2000b124:	fb07 f309 	mul.w	r3, r7, r9
2000b128:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000b12c:	4553      	cmp	r3, sl
2000b12e:	d909      	bls.n	2000b144 <__udivdi3+0x74>
2000b130:	eb1a 0a05 	adds.w	sl, sl, r5
2000b134:	f109 39ff 	add.w	r9, r9, #4294967295
2000b138:	d204      	bcs.n	2000b144 <__udivdi3+0x74>
2000b13a:	4553      	cmp	r3, sl
2000b13c:	bf84      	itt	hi
2000b13e:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b142:	44aa      	addhi	sl, r5
2000b144:	ebc3 0a0a 	rsb	sl, r3, sl
2000b148:	4631      	mov	r1, r6
2000b14a:	4650      	mov	r0, sl
2000b14c:	fa1f f888 	uxth.w	r8, r8
2000b150:	f7ff f812 	bl	2000a178 <__aeabi_uidiv>
2000b154:	4631      	mov	r1, r6
2000b156:	4604      	mov	r4, r0
2000b158:	4650      	mov	r0, sl
2000b15a:	f7ff f93b 	bl	2000a3d4 <__aeabi_uidivmod>
2000b15e:	fb07 f704 	mul.w	r7, r7, r4
2000b162:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000b166:	4547      	cmp	r7, r8
2000b168:	d906      	bls.n	2000b178 <__udivdi3+0xa8>
2000b16a:	3c01      	subs	r4, #1
2000b16c:	eb18 0805 	adds.w	r8, r8, r5
2000b170:	d202      	bcs.n	2000b178 <__udivdi3+0xa8>
2000b172:	4547      	cmp	r7, r8
2000b174:	bf88      	it	hi
2000b176:	3c01      	subhi	r4, #1
2000b178:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b17c:	2600      	movs	r6, #0
2000b17e:	e05c      	b.n	2000b23a <__udivdi3+0x16a>
2000b180:	428b      	cmp	r3, r1
2000b182:	d858      	bhi.n	2000b236 <__udivdi3+0x166>
2000b184:	fab3 f683 	clz	r6, r3
2000b188:	2e00      	cmp	r6, #0
2000b18a:	d15b      	bne.n	2000b244 <__udivdi3+0x174>
2000b18c:	428b      	cmp	r3, r1
2000b18e:	bf2c      	ite	cs
2000b190:	2200      	movcs	r2, #0
2000b192:	2201      	movcc	r2, #1
2000b194:	4285      	cmp	r5, r0
2000b196:	bf8c      	ite	hi
2000b198:	4615      	movhi	r5, r2
2000b19a:	f042 0501 	orrls.w	r5, r2, #1
2000b19e:	2d00      	cmp	r5, #0
2000b1a0:	d049      	beq.n	2000b236 <__udivdi3+0x166>
2000b1a2:	2401      	movs	r4, #1
2000b1a4:	e049      	b.n	2000b23a <__udivdi3+0x16a>
2000b1a6:	b922      	cbnz	r2, 2000b1b2 <__udivdi3+0xe2>
2000b1a8:	4611      	mov	r1, r2
2000b1aa:	2001      	movs	r0, #1
2000b1ac:	f7fe ffe4 	bl	2000a178 <__aeabi_uidiv>
2000b1b0:	4605      	mov	r5, r0
2000b1b2:	fab5 f685 	clz	r6, r5
2000b1b6:	2e00      	cmp	r6, #0
2000b1b8:	f040 80ba 	bne.w	2000b330 <__udivdi3+0x260>
2000b1bc:	1b64      	subs	r4, r4, r5
2000b1be:	0c2f      	lsrs	r7, r5, #16
2000b1c0:	fa1f fa85 	uxth.w	sl, r5
2000b1c4:	2601      	movs	r6, #1
2000b1c6:	4639      	mov	r1, r7
2000b1c8:	4620      	mov	r0, r4
2000b1ca:	f7fe ffd5 	bl	2000a178 <__aeabi_uidiv>
2000b1ce:	4639      	mov	r1, r7
2000b1d0:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000b1d4:	4681      	mov	r9, r0
2000b1d6:	4620      	mov	r0, r4
2000b1d8:	f7ff f8fc 	bl	2000a3d4 <__aeabi_uidivmod>
2000b1dc:	fb0a f309 	mul.w	r3, sl, r9
2000b1e0:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000b1e4:	455b      	cmp	r3, fp
2000b1e6:	d909      	bls.n	2000b1fc <__udivdi3+0x12c>
2000b1e8:	eb1b 0b05 	adds.w	fp, fp, r5
2000b1ec:	f109 39ff 	add.w	r9, r9, #4294967295
2000b1f0:	d204      	bcs.n	2000b1fc <__udivdi3+0x12c>
2000b1f2:	455b      	cmp	r3, fp
2000b1f4:	bf84      	itt	hi
2000b1f6:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b1fa:	44ab      	addhi	fp, r5
2000b1fc:	ebc3 0b0b 	rsb	fp, r3, fp
2000b200:	4639      	mov	r1, r7
2000b202:	4658      	mov	r0, fp
2000b204:	fa1f f888 	uxth.w	r8, r8
2000b208:	f7fe ffb6 	bl	2000a178 <__aeabi_uidiv>
2000b20c:	4639      	mov	r1, r7
2000b20e:	4604      	mov	r4, r0
2000b210:	4658      	mov	r0, fp
2000b212:	f7ff f8df 	bl	2000a3d4 <__aeabi_uidivmod>
2000b216:	fb0a fa04 	mul.w	sl, sl, r4
2000b21a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000b21e:	45c2      	cmp	sl, r8
2000b220:	d906      	bls.n	2000b230 <__udivdi3+0x160>
2000b222:	3c01      	subs	r4, #1
2000b224:	eb18 0805 	adds.w	r8, r8, r5
2000b228:	d202      	bcs.n	2000b230 <__udivdi3+0x160>
2000b22a:	45c2      	cmp	sl, r8
2000b22c:	bf88      	it	hi
2000b22e:	3c01      	subhi	r4, #1
2000b230:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b234:	e001      	b.n	2000b23a <__udivdi3+0x16a>
2000b236:	2600      	movs	r6, #0
2000b238:	4634      	mov	r4, r6
2000b23a:	4631      	mov	r1, r6
2000b23c:	4620      	mov	r0, r4
2000b23e:	b003      	add	sp, #12
2000b240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000b244:	f1c6 0020 	rsb	r0, r6, #32
2000b248:	40b3      	lsls	r3, r6
2000b24a:	fa32 f700 	lsrs.w	r7, r2, r0
2000b24e:	fa21 fb00 	lsr.w	fp, r1, r0
2000b252:	431f      	orrs	r7, r3
2000b254:	fa14 f206 	lsls.w	r2, r4, r6
2000b258:	fa28 f100 	lsr.w	r1, r8, r0
2000b25c:	4658      	mov	r0, fp
2000b25e:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000b262:	4311      	orrs	r1, r2
2000b264:	9100      	str	r1, [sp, #0]
2000b266:	4651      	mov	r1, sl
2000b268:	b2bb      	uxth	r3, r7
2000b26a:	9301      	str	r3, [sp, #4]
2000b26c:	f7fe ff84 	bl	2000a178 <__aeabi_uidiv>
2000b270:	4651      	mov	r1, sl
2000b272:	40b5      	lsls	r5, r6
2000b274:	4681      	mov	r9, r0
2000b276:	4658      	mov	r0, fp
2000b278:	f7ff f8ac 	bl	2000a3d4 <__aeabi_uidivmod>
2000b27c:	9c01      	ldr	r4, [sp, #4]
2000b27e:	9800      	ldr	r0, [sp, #0]
2000b280:	fb04 f309 	mul.w	r3, r4, r9
2000b284:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000b288:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000b28c:	455b      	cmp	r3, fp
2000b28e:	d905      	bls.n	2000b29c <__udivdi3+0x1cc>
2000b290:	eb1b 0b07 	adds.w	fp, fp, r7
2000b294:	f109 39ff 	add.w	r9, r9, #4294967295
2000b298:	f0c0 808e 	bcc.w	2000b3b8 <__udivdi3+0x2e8>
2000b29c:	ebc3 0b0b 	rsb	fp, r3, fp
2000b2a0:	4651      	mov	r1, sl
2000b2a2:	4658      	mov	r0, fp
2000b2a4:	f7fe ff68 	bl	2000a178 <__aeabi_uidiv>
2000b2a8:	4651      	mov	r1, sl
2000b2aa:	4604      	mov	r4, r0
2000b2ac:	4658      	mov	r0, fp
2000b2ae:	f7ff f891 	bl	2000a3d4 <__aeabi_uidivmod>
2000b2b2:	9801      	ldr	r0, [sp, #4]
2000b2b4:	9a00      	ldr	r2, [sp, #0]
2000b2b6:	fb00 f304 	mul.w	r3, r0, r4
2000b2ba:	fa1f fc82 	uxth.w	ip, r2
2000b2be:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000b2c2:	4293      	cmp	r3, r2
2000b2c4:	d906      	bls.n	2000b2d4 <__udivdi3+0x204>
2000b2c6:	3c01      	subs	r4, #1
2000b2c8:	19d2      	adds	r2, r2, r7
2000b2ca:	d203      	bcs.n	2000b2d4 <__udivdi3+0x204>
2000b2cc:	4293      	cmp	r3, r2
2000b2ce:	d901      	bls.n	2000b2d4 <__udivdi3+0x204>
2000b2d0:	19d2      	adds	r2, r2, r7
2000b2d2:	3c01      	subs	r4, #1
2000b2d4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000b2d8:	b2a8      	uxth	r0, r5
2000b2da:	1ad2      	subs	r2, r2, r3
2000b2dc:	0c2d      	lsrs	r5, r5, #16
2000b2de:	fa1f fc84 	uxth.w	ip, r4
2000b2e2:	0c23      	lsrs	r3, r4, #16
2000b2e4:	fb00 f70c 	mul.w	r7, r0, ip
2000b2e8:	fb00 fe03 	mul.w	lr, r0, r3
2000b2ec:	fb05 e10c 	mla	r1, r5, ip, lr
2000b2f0:	fb05 f503 	mul.w	r5, r5, r3
2000b2f4:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000b2f8:	458e      	cmp	lr, r1
2000b2fa:	bf88      	it	hi
2000b2fc:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000b300:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000b304:	42aa      	cmp	r2, r5
2000b306:	d310      	bcc.n	2000b32a <__udivdi3+0x25a>
2000b308:	b2bf      	uxth	r7, r7
2000b30a:	fa08 f606 	lsl.w	r6, r8, r6
2000b30e:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000b312:	bf14      	ite	ne
2000b314:	f04f 0e00 	movne.w	lr, #0
2000b318:	f04f 0e01 	moveq.w	lr, #1
2000b31c:	4296      	cmp	r6, r2
2000b31e:	bf2c      	ite	cs
2000b320:	2600      	movcs	r6, #0
2000b322:	f00e 0601 	andcc.w	r6, lr, #1
2000b326:	2e00      	cmp	r6, #0
2000b328:	d087      	beq.n	2000b23a <__udivdi3+0x16a>
2000b32a:	3c01      	subs	r4, #1
2000b32c:	2600      	movs	r6, #0
2000b32e:	e784      	b.n	2000b23a <__udivdi3+0x16a>
2000b330:	40b5      	lsls	r5, r6
2000b332:	f1c6 0120 	rsb	r1, r6, #32
2000b336:	fa24 f901 	lsr.w	r9, r4, r1
2000b33a:	fa28 f201 	lsr.w	r2, r8, r1
2000b33e:	0c2f      	lsrs	r7, r5, #16
2000b340:	40b4      	lsls	r4, r6
2000b342:	4639      	mov	r1, r7
2000b344:	4648      	mov	r0, r9
2000b346:	4322      	orrs	r2, r4
2000b348:	9200      	str	r2, [sp, #0]
2000b34a:	f7fe ff15 	bl	2000a178 <__aeabi_uidiv>
2000b34e:	4639      	mov	r1, r7
2000b350:	fa1f fa85 	uxth.w	sl, r5
2000b354:	4683      	mov	fp, r0
2000b356:	4648      	mov	r0, r9
2000b358:	f7ff f83c 	bl	2000a3d4 <__aeabi_uidivmod>
2000b35c:	9b00      	ldr	r3, [sp, #0]
2000b35e:	0c1a      	lsrs	r2, r3, #16
2000b360:	fb0a f30b 	mul.w	r3, sl, fp
2000b364:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000b368:	42a3      	cmp	r3, r4
2000b36a:	d903      	bls.n	2000b374 <__udivdi3+0x2a4>
2000b36c:	1964      	adds	r4, r4, r5
2000b36e:	f10b 3bff 	add.w	fp, fp, #4294967295
2000b372:	d327      	bcc.n	2000b3c4 <__udivdi3+0x2f4>
2000b374:	1ae4      	subs	r4, r4, r3
2000b376:	4639      	mov	r1, r7
2000b378:	4620      	mov	r0, r4
2000b37a:	f7fe fefd 	bl	2000a178 <__aeabi_uidiv>
2000b37e:	4639      	mov	r1, r7
2000b380:	4681      	mov	r9, r0
2000b382:	4620      	mov	r0, r4
2000b384:	f7ff f826 	bl	2000a3d4 <__aeabi_uidivmod>
2000b388:	9800      	ldr	r0, [sp, #0]
2000b38a:	fb0a f309 	mul.w	r3, sl, r9
2000b38e:	fa1f fc80 	uxth.w	ip, r0
2000b392:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000b396:	42a3      	cmp	r3, r4
2000b398:	d908      	bls.n	2000b3ac <__udivdi3+0x2dc>
2000b39a:	1964      	adds	r4, r4, r5
2000b39c:	f109 39ff 	add.w	r9, r9, #4294967295
2000b3a0:	d204      	bcs.n	2000b3ac <__udivdi3+0x2dc>
2000b3a2:	42a3      	cmp	r3, r4
2000b3a4:	bf84      	itt	hi
2000b3a6:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b3aa:	1964      	addhi	r4, r4, r5
2000b3ac:	fa08 f806 	lsl.w	r8, r8, r6
2000b3b0:	1ae4      	subs	r4, r4, r3
2000b3b2:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000b3b6:	e706      	b.n	2000b1c6 <__udivdi3+0xf6>
2000b3b8:	455b      	cmp	r3, fp
2000b3ba:	bf84      	itt	hi
2000b3bc:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b3c0:	44bb      	addhi	fp, r7
2000b3c2:	e76b      	b.n	2000b29c <__udivdi3+0x1cc>
2000b3c4:	42a3      	cmp	r3, r4
2000b3c6:	bf84      	itt	hi
2000b3c8:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000b3cc:	1964      	addhi	r4, r4, r5
2000b3ce:	e7d1      	b.n	2000b374 <__udivdi3+0x2a4>

2000b3d0 <g_greeting_msg>:
2000b3d0:	0a0d 0a0d 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ....************
2000b3e0:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ****************
2000b3f0:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ****************
2000b400:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ****************
2000b410:	2a2a 2a2a 2a2a 2a2a 2a2a 0a0d 2a2a 2a2a     **********..****
2000b420:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 202a 6d53     ************* Sm
2000b430:	7261 4674 7375 6f69 326e 4d20 5353 5320     artFusion2 MSS S
2000b440:	4950 4620 616c 6873 6520 6178 706d 656c     PI Flash example
2000b450:	2a20 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a      ***************
2000b460:	2a2a 0a0d 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     **..************
2000b470:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ****************
2000b480:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ****************
2000b490:	2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a 2a2a     ****************
2000b4a0:	2a2a 2a2a 2a2a 2a2a 2a2a 0a0d 6854 7369     **********..This
2000b4b0:	6520 6178 706d 656c 7020 6f72 656a 7463      example project
2000b4c0:	6420 6d65 6e6f 7473 6172 6574 2073 6874      demonstrates th
2000b4d0:	2065 7375 2065 666f 7420 6568 5320 616d     e use of the Sma
2000b4e0:	7472 7546 6973 6e6f 2032 534d 2053 5053     rtFusion2 MSS SP
2000b4f0:	0d49 620a 6f6c 6b63 492e 2074 6572 6461     I..block.It read
2000b500:	2073 6e61 2064 7277 7469 7365 7420 6568     s and writes the
2000b510:	6320 6e6f 6574 746e 6f20 2066 6e61 6520      content of an e
2000b520:	7478 7265 616e 206c 5053 2049 6c66 7361     xternal SPI flas
2000b530:	2068 6564 6976 6563 0a0d 2d2d 2d2d 2d2d     h device..------
2000b540:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
2000b550:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
2000b560:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d     ----------------
2000b570:	2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 2d2d 0d2d     ---------------.
2000b580:	000a 0000                                   ....

2000b584 <gp_my_uart>:
2000b584:	c96c 2000 3025 7832 0020 0000 6420 7461     l.. %02x ... dat
2000b594:	2061 666f 7520 622d 6f6f 2e74 6962 206e     a of u-boot.bin 
2000b5a4:	7266 6d6f 5320 4950 4620 616c 6873 2820     from SPI Flash (
2000b5b4:	6966 7372 2074 3231 2038 6f77 6472 2973     first 128 words)
2000b5c4:	0a0d 0000 6420 7461 2061 666f 7520 622d     .... data of u-b
2000b5d4:	6f6f 2e74 6962 206e 7266 6d6f 4420 5244     oot.bin from DDR
2000b5e4:	2820 6966 7372 2074 3231 2038 6f77 6472      (first 128 word
2000b5f4:	2973 0a0d 0000 0000 6f63 7970 735f 6970     s)......copy_spi
2000b604:	695f 616d 6567 6420 6e6f 2065 0d0a 0020     _image done .. .
2000b614:	0a0d 7250 7365 2073 6e61 2079 656b 2079     ..Press any key 
2000b624:	6f74 6320 6e6f 6974 756e 2e65 2e2e 0000     to continue.....
2000b634:	0a0d 6e45 6574 2072 6564 6973 6572 2064     ..Enter desired 
2000b644:	6361 6974 6e6f 7420 206f 6570 6672 726f     action to perfor
2000b654:	206d 6e69 7420 6568 6220 6c65 776f 6d20     m in the below m
2000b664:	6e65 6974 6e6f 6465 7320 7165 6575 636e     entioned sequenc
2000b674:	3a65 0d0a 0000 0000 2e31 6420 6d75 2070     e:......1. dump 
2000b684:	6874 2065 6164 6174 6620 6f72 206d 5053     the data from SP
2000b694:	2049 0d0a 0000 0000 2e32 6520 6578 7563     I ......2. execu
2000b6a4:	6574 7320 6970 665f 616c 6873 625f 6f6f     te spi_flash_boo
2000b6b4:	6c74 616f 6564 2072 0d0a 0000 2e33 6120     tloader ....3. a
2000b6c4:	7475 6568 746e 6369 7461 6f69 206e 666f     uthentication of
2000b6d4:	6620 7269 776d 7261 2065 0d0a 0000 0000      firmware ......
2000b6e4:	2e34 7020 6f72 7267 6d61 696d 676e 6f20     4. programming o
2000b6f4:	2066 6966 6d72 6177 6572 0a20 000d 0000     f firmware .....
2000b704:	2e35 7620 7265 6669 2079 6874 2065 6966     5. verify the fi
2000b714:	6d72 6177 6572 0d0a 0000 0000 2e36 5220     rmware......6. R
2000b724:	5345 5445 0a20 000d 2e37 4920 4c44 2045     ESET ...7. IDLE 
2000b734:	0d0a 0000 6e45 6574 2072 6176 696c 2064     ....Enter valid 
2000b744:	6573 656c 7463 6f69 206e 315b 362d 3a5d     selection [1-6]:
2000b754:	0a20 000d 0a0d 5720 6961 2074 6f66 2072      ..... Wait for 
2000b764:	6f63 6d6d 6e61 2e64 2e2e 0000 0a0d 6e49     command.......In
2000b774:	6176 696c 2064 6361 6974 6e6f 202e 5020     valid action.  P
2000b784:	656c 7361 2065 7274 2079 6761 6961 2e6e     lease try again.
2000b794:	2e2e 0000 7953 7473 6d65 6e49 7469 5220     ....SystemInit R
2000b7a4:	2d65 6f64 656e 0a20 200d 0000 6f63 7970     e-done .. ..copy
2000b7b4:	7420 6568 5320 4950 6420 7461 2061 6f74      the SPI data to
2000b7c4:	4420 5244 6420 6e6f 0a65 200d 0000 0000      DDR done.. ....
2000b7d4:	7274 6979 676e 7420 206f 6f62 746f 6e69     trying to bootin
2000b7e4:	2067 6874 2065 2d75 6f62 746f 6220 2079     g the u-boot by 
2000b7f4:	6572 616d 7070 6e69 2067 4444 2052 7073     remapping DDR sp
2000b804:	6361 2065 6f74 3020 3078 3030 3030 3030     ace to 0x0000000
2000b814:	2030 0d0a 0020 0000 0a0d 7845 7469 7320     0 .. .....Exit s
2000b824:	6174 7574 2073 203d 0000 0000 0a20 200d     tatus = .... .. 
2000b834:	6e45 6574 6572 2064 6c46 7361 2a68 7246     Entered Flash*Fr
2000b844:	6565 657a 202c 4155 5452 6120 646e 4620     eeze, UART and F
2000b854:	616c 6873 6420 6972 6576 7372 6120 6572     lash drivers are
2000b864:	7220 2d65 6e69 7469 6169 696c 657a 2064      re-initialized 
2000b874:	0d0a 0020 0a0d 5720 6f72 676e 5320 4950     .. ... Wrong SPI
2000b884:	4620 616c 6873 6420 7665 6369 2065 4449      Flash device ID
2000b894:	0d20 000a 0a0d 4320 726f 6572 7463 5320      ..... Correct S
2000b8a4:	4950 4620 616c 6873 6420 7665 6369 2065     PI Flash device 
2000b8b4:	4449 2073 0a0d 0000 0a20 200d 7845 7469     IDs .... .. Exit
2000b8c4:	4620 616c 6873 462a 6572 7a65 2c65 5520      Flash*Freeze, U
2000b8d4:	5241 2054 7264 7669 7265 6920 2073 6572     ART driver is re
2000b8e4:	692d 696e 6974 6c61 7a69 6465 0a20 200d     -initialized .. 
2000b8f4:	0000 0000 0a20 200d 6572 6461 6e69 2067     .... .. reading 
2000b904:	534d 4453 5244 465f 4341 3143 435f 2052     MSSDDR_FACC1_CR 
2000b914:	6572 6967 7473 7265 2e20 2e2e 0a20 200d     register ... .. 
2000b924:	0000 0000 0a20 200d 6157 7469 6e69 2067     .... .. Waiting 
2000b934:	6f66 2072 6175 7472 6920 746e 7265 7572     for uart interru
2000b944:	7470 7420 206f 6f64 6d20 6e61 6175 206c     pt to do manual 
2000b954:	6f62 746f 2e2e 202e 0d0a 0020 0a20 200d     boot... .. . .. 
2000b964:	7028 656c 7361 2065 6177 7469 3120 2030     (please wait 10 
2000b974:	6573 7363 6920 206e 6163 6573 6f20 2066     secs in case of 
2000b984:	7561 6f74 622d 6f6f 2e74 2e2e 0d0a 0020     auto-boot..... .
2000b994:	002e 0000 0a20 200d 7561 6f74 6f62 746f     .... .. autoboot
2000b9a4:	6920 2073 6573 656c 7463 6465 0a20 200d      is selected .. 
2000b9b4:	0000 0000 0a20 200d 616d 756e 6c61 6220     .... .. manual b
2000b9c4:	6f6f 2074 7369 7320 6c65 6365 6574 2064     oot is selected 
2000b9d4:	0d0a 0020 6544 6973 6e67 7620 7265 6973     .. .Design versi
2000b9e4:	6e6f 2820 6e69 7473 6c61 206c 6e69 7420     on (install in t
2000b9f4:	6568 6620 6261 6972 2963 3a20 0020 0000     he fabric) : ...
2000ba04:	6553 7672 6369 2065 6567 2074 6564 6973     Service get desi
2000ba14:	6e67 7620 7265 6973 6e6f 6620 6961 656c     gn version faile
2000ba24:	2e64 0a0d 0000 0000 7245 6f72 2072 202d     d.......Error - 
2000ba34:	534d 2053 656d 6f6d 7972 6120 6363 7365     MSS memory acces
2000ba44:	2073 7265 6f72 2072 0a0d 002e 6544 6973     s error ....Desi
2000ba54:	6e67 7620 7265 6973 6e6f 2820 6e69 7473     gn version (inst
2000ba64:	6c61 206c 6e69 7420 6568 5320 4950 4620     all in the SPI F
2000ba74:	616c 6873 2029 203a 0000 0000 6556 7372     lash) : ....Vers
2000ba84:	6f69 206e 616d 6374 2168 2021 6f4e 7020     ion match!! No p
2000ba94:	6f72 7267 6d61 696d 676e 002e 0a20 200d     rogramming.. .. 
2000baa4:	7541 6874 6e65 6974 6163 6574 2e2e 202e     Authenticate... 
2000bab4:	0d0a 0020 0a20 200d 5349 2050 7541 6874     .. . .. ISP Auth
2000bac4:	6e65 6974 6163 6974 6e6f 6320 6d6f 6c70     entication compl
2000bad4:	7465 6465 7320 6375 6563 7373 7566 6c6c     eted successfull
2000bae4:	2079 0d0a 0020 0000 0a20 200d 6f43 746e     y .. ... .. Cont
2000baf4:	6e69 6975 676e 7720 7469 2068 5349 2050     inuing with ISP 
2000bb04:	7250 676f 6172 6d6d 6e69 2e67 2e2e 0a20     Programming... .
2000bb14:	200d 0000 0a20 200d 5349 2050 7270 676f     . .. .. ISP prog
2000bb24:	6172 6d6d 6e69 2067 6f63 706d 656c 6574     ramming complete
2000bb34:	2064 7573 6363 7365 6673 6c75 796c 0a20     d successfully .
2000bb44:	200d 0000 0a20 200d 5349 2050 6576 6972     . .. .. ISP veri
2000bb54:	7966 676e 6320 6d6f 6c70 7465 6465 7320     fyng completed s
2000bb64:	6375 6563 7373 7566 6c6c 2079 0d0a 0020     uccessfully .. .
2000bb74:	6544 6973 6e67 7620 7265 6973 6e6f 4e20     Design version N
2000bb84:	7765 796c 6920 736e 6174 6c6c 6920 206e     ewly install in 
2000bb94:	6874 2065 6166 7262 6369 3a20 0020 0000     the fabric : ...
2000bba4:	0a20 200d 7277 7469 2065 726f 6769 6e69      .. write origin
2000bbb4:	6c61 7620 6c61 6575 6920 206e 534d 4453     al value in MSSD
2000bbc4:	5244 465f 4341 3143 435f 2052 2e2e 202e     DR_FACC1_CR ... 
2000bbd4:	0d0a 0020 0a20 200d 6572 6461 6e69 2067     .. . .. reading 
2000bbe4:	534d 4453 5244 465f 4341 3143 435f 2052     MSSDDR_FACC1_CR 
2000bbf4:	6572 6967 7473 7265 6120 6167 6e69 2e2e     register again..
2000bc04:	202e 0d0a 0020 0000 0a20 200d 5349 2050     . .. ... .. ISP 
2000bc14:	6576 6972 7966 676e 6620 6961 656c 2064     verifyng failed 
2000bc24:	6977 6874 6520 7272 726f 203a 0000 0000     with error: ....
2000bc34:	0a20 200d 5349 2050 7250 676f 6172 6d6d      .. ISP Programm
2000bc44:	6e69 2067 6166 6c69 6465 7720 7469 2068     ing failed with 
2000bc54:	7265 6f72 3a72 0020 0a20 200d 5349 2050     error: . .. ISP 
2000bc64:	7541 6874 6e65 6974 6163 6974 6e6f 6620     Authentication f
2000bc74:	6961 656c 2064 6977 6874 6520 7272 726f     ailed with error
2000bc84:	203a 0000 0a0d 6550 6672 726f 696d 676e     : ....Performing
2000bc94:	6120 7475 6568 746e 6369 7461 6f69 2e6e      authentication.
2000bca4:	2020 6c50 6165 6573 7720 6961 2e74 2e2e       Please wait...
2000bcb4:	0a0d 0000 0a0d 6550 6672 726f 696d 676e     ......Performing
2000bcc4:	7020 6f72 7267 6d61 696d 676e 202e 5020      programming.  P
2000bcd4:	656c 7361 2065 6177 7469 2e2e 0d2e 000a     lease wait......
2000bce4:	0a0d 6550 6672 726f 696d 676e 7620 7265     ..Performing ver
2000bcf4:	6669 6369 7461 6f69 2e6e 2020 6c50 6165     ification.  Plea
2000bd04:	6573 7720 6961 2e74 2e2e 0a0d 0000 0000     se wait.........
2000bd14:	0a20 200d 6572 6461 6e69 2067 534d 4453      .. reading MSSD
2000bd24:	5244 465f 4341 3143 435f 2052 6572 6967     DR_FACC1_CR regi
2000bd34:	7473 7265 6120 6167 6e69 2e20 2e2e 0a20     ster again ... .
2000bd44:	200d 0000 0a0d 7245 6f72 3a72 4920 766e     . ....Error: Inv
2000bd54:	6c61 6469 6120 7463 6f69 2e6e 0020 0000     alid action. ...
2000bd64:	6946 6d72 6177 6572 6220 7469 7473 6572     Firmware bitstre
2000bd74:	6d61 2820 6966 7372 2074 3231 2038 6f77     am (first 128 wo
2000bd84:	6472 2973 0a0d 0000                         rds)....

2000bd8c <g_m2s_mddr_addr>:
2000bd8c:	0800 4002                                   ...@

2000bd90 <g_m2s_mddr_subsys_config>:
2000bd90:	0004 0000 1188 0290 0002 0000 0000 0000     ................
	...
2000bda8:	0000 0001 0000 0000 095a 0402 0000 0000     ........Z.......
	...
2000bdd0:	0000 040c 0000 0000 0000 0002 0000 0083     ................
	...
2000bdf0:	0003 0040 0000 0000 0000 0000 1016 0004     ..@.............
	...
2000be10:	0240 4081 0000 0000 0000 0000 0000 0000     @..@............
	...
2000be40:	0040 0401 4010 0000 0000 0000 0000 0000     @....@..........
	...
2000be60:	0040 0401 0401 0000 0000 0000 0000 0000     @...............
	...

2000be9c <C.83.5228>:
2000be9c:	87aa 22ca 8bbe 3705 b18e 1ec7 20f3 74ad     ..."...7..... .t
2000beac:	1d6e 623b a78b 989b f759 e041 5482 382a     n.;b....Y.A..T*8
2000bebc:	0255 5df2 55bf 6c29 543a 385e 7672 b70a     U..].U)l:T^8rv..
2000becc:	1736 4ade 2696 6f2c 9e5d bf98 9292 29dc     6..J.&,o]......)
2000bedc:	f4f8 bd1d 9a28 7c14 dae9 1331 f0b5 c0b8     ....(..|..1.....
2000beec:	600a ceb1 7e1d 9d81 437a 7c1d ea90 5f0e     .`...~..zC.|..._
2000befc:	0a20 200d 534d 5f53 5953 5f53 6c66 7361      .. MSS_SYS_flas
2000bf0c:	5f68 7266 6565 657a 0a20 200d 0000 0000     h_freeze .. ....
2000bf1c:	0a20 200d 7753 7469 6863 6465 6320 6f6c      .. Switched clo
2000bf2c:	6b63 2e2e 202e 6572 6e69 7469 6169 696c     ck... reinitiali
2000bf3c:	657a 2064 6c46 7361 2068 6e61 2064 4155     zed Flash and UA
2000bf4c:	5452 6420 6972 6576 7372 0a20 200d 0000     RT drivers .. ..
2000bf5c:	0a0d 5720 6f72 676e 4920 2044 0a0d 0000     .. Wrong ID ....
2000bf6c:	0a0d 4320 726f 6572 7463 6420 7665 6369     .. Correct devic
2000bf7c:	2065 4449 2073 0a0d 0000 0000               e IDs ......

2000bf88 <C.18.3460>:
2000bf88:	0100 0100 0202 0303 0043 0000               ........C...

2000bf94 <blanks.3595>:
2000bf94:	2020 2020 2020 2020 2020 2020 2020 2020                     

2000bfa4 <zeroes.3596>:
2000bfa4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000bfb4:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
2000bfc4:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
2000bfd4:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
2000bfe4:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
2000bff4:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
2000c004:	614e 004e                                   NaN.

2000c008 <charset>:
2000c008:	c03c 2000                                   <.. 

2000c00c <lconv>:
2000c00c:	b994 2000 bf84 2000 bf84 2000 bf84 2000     ... ... ... ... 
2000c01c:	bf84 2000 bf84 2000 bf84 2000 bf84 2000     ... ... ... ... 
2000c02c:	bf84 2000 bf84 2000 ffff ffff ffff ffff     ... ... ........
2000c03c:	5349 2d4f 3838 3935 312d 0000               ISO-8859-1..

2000c048 <__mprec_tens>:
2000c048:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
2000c058:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
2000c068:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
2000c078:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
2000c088:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
2000c098:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
2000c0a8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
2000c0b8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
2000c0c8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
2000c0d8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
2000c0e8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
2000c0f8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
2000c108:	9db4 79d9 7843 44ea                         ...yCx.D

2000c110 <p05.2463>:
2000c110:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

2000c120 <__mprec_bigtens>:
2000c120:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
2000c130:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
2000c140:	bf3c 7f73 4fdd 7515                         <.s..O.u

2000c148 <__mprec_tinytens>:
2000c148:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
2000c158:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
2000c168:	6f43 64ac 0628 0ac8                         Co.d(...

2000c170 <_init>:
2000c170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000c172:	bf00      	nop
2000c174:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000c176:	bc08      	pop	{r3}
2000c178:	469e      	mov	lr, r3
2000c17a:	4770      	bx	lr

2000c17c <_fini>:
2000c17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000c17e:	bf00      	nop
2000c180:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000c182:	bc08      	pop	{r3}
2000c184:	469e      	mov	lr, r3
2000c186:	4770      	bx	lr

2000c188 <__frame_dummy_init_array_entry>:
2000c188:	0305 2000                                   ... 

2000c18c <__do_global_dtors_aux_fini_array_entry>:
2000c18c:	02f1 2000                                   ... 
