###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Fri Mar 31 14:46:18 2023
#  Design:            miniMIPS_chip
#  Command:           time_design -post_cts
###############################################################
Path 1: MET (3.453 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_ack
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.810              0.000
      Net Latency:+          0.783 (P)          0.000 (I)
          Arrival:=          4.973              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.973
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.320
            Slack:=          3.453
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  F     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   F     ICP             6  0.003   0.381    0.581  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2733/Q                           -      C->Q     F     OA21X0          3  0.106   0.219    0.800  
  minimips_core_instance/n_144                             -      -        -     (net)           3      -       -        -  
  minimips_core_instance/g2732/Q                           -      AN->Q    F     NO2I1X1         2  0.190   0.169    0.969  
  minimips_core_instance/n_147                             -      -        -     (net)           2      -       -        -  
  minimips_core_instance/g2678/Q                           -      B->Q     F     AO221X0         1  0.081   0.389    1.358  
  minimips_core_instance/U1_pf_n_936                       -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/g7/Q       -      A->Q     F     OR2X1           1  0.145   0.162    1.520  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/D  -      D        F     DLLQX1          1  0.056   0.000    1.520  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.102   0.168    4.733  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.158   0.240    4.973  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U1_pf_RC_CG_HIER_INST1/enl_reg/GN  -      GN      F     DLLQX1         60  0.273   0.039    4.973  
#-------------------------------------------------------------------------------------------------------------------------
Path 2: MET (3.610 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.810              0.000
      Net Latency:+          0.782 (P)          0.000 (I)
          Arrival:=          4.972              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.972
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.162
            Slack:=          3.610
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   R     ICP             6  0.003   0.520    0.720  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2733/Q                           -      C->Q     R     OA21X0          3  0.105   0.283    1.003  
  minimips_core_instance/n_144                             -      -        -     (net)           3      -       -        -  
  minimips_core_instance/g2732/Q                           -      AN->Q    R     NO2I1X1         2  0.310   0.149    1.152  
  minimips_core_instance/n_147                             -      -        -     (net)           2      -       -        -  
  minimips_core_instance/g2681/Q                           -      A->Q     R     OR2X1           1  0.121   0.110    1.262  
  minimips_core_instance/U2_ei_n_1260                      -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g7/Q       -      A->Q     R     OR2X1           1  0.065   0.100    1.362  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/D  -      D        R     DLLQX1          1  0.061   0.000    1.362  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.102   0.168    4.733  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.158   0.239    4.972  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/enl_reg/GN  -      GN      F     DLLQX1         60  0.273   0.038    4.972  
#-------------------------------------------------------------------------------------------------------------------------
Path 3: MET (3.707 ns) Latch Borrowed Time Check with Pin minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.810              0.000
      Net Latency:+          0.778 (P)          0.000 (I)
          Arrival:=          4.967              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.967
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.061
            Slack:=          3.707
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                   -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                   -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                               -      PAD->Y   R     ICP             6  0.003   0.520    0.720  
  ram_ack_I                                                 -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2733/Q                            -      C->Q     R     OA21X0          3  0.105   0.283    1.003  
  minimips_core_instance/n_144                              -      -        -     (net)           3      -       -        -  
  minimips_core_instance/g2682/Q                            -      B->Q     R     OR2X1           1  0.310   0.152    1.155  
  minimips_core_instance/U5_mem_n_2166                      -      -        -     (net)           1      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g7/Q       -      A->Q     R     OR2X1           1  0.072   0.106    1.261  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/D  -      D        R     DLLQX1          1  0.067   0.000    1.261  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                  -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                    -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q      -      A->Q    F     BUX12          41  0.102   0.168    4.733  
  minimips_core_instance/CTS_389                             -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q      -      A->Q    F     BUX8           60  0.158   0.234    4.967  
  minimips_core_instance/CTS_388                             -      -       -     (net)          60      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/enl_reg/GN  -      GN      F     DLLQX1         60  0.273   0.033    4.967  
#--------------------------------------------------------------------------------------------------------------------------
Path 4: MET (3.959 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.810              0.000
      Net Latency:+          0.779 (P)          0.000 (I)
          Arrival:=          4.969              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.969
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.810
            Slack:=          3.959
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   R     ICP             6  0.003   0.520    0.720  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2926/Q                           -      B->Q     F     ON21X1          1  0.105   0.075    0.794  
  minimips_core_instance/stop_all                          -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_g7405/Q                     -      A->Q     R     NA2X1           1  0.224   0.088    0.882  
  minimips_core_instance/U3_di_n_16983                     -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/g7/Q       -      A->Q     R     OR2X1           1  0.217   0.128    1.010  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/D  -      D        R     DLLQX1          1  0.073   0.000    1.010  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.102   0.168    4.733  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.158   0.236    4.969  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U3_di_RC_CG_HIER_INST4/enl_reg/GN  -      GN      F     DLLQX1         60  0.273   0.035    4.969  
#-------------------------------------------------------------------------------------------------------------------------
Path 5: MET (3.981 ns) Latch Borrowed Time Check with Pin minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) ram_ack
            Clock:(R) clock
         Endpoint:(R) minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+         -0.810              0.000
      Net Latency:+          0.783 (P)          0.000 (I)
          Arrival:=          4.973              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.973
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.792
            Slack:=          3.981
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                             Flags  Arc      Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_ack                                                  -      ram_ack  R     (arrival)       1  0.003   0.000    0.200  
  ram_ack                                                  -      -        -     (net)           1      -       -        -  
  IOPADS_INST/PAD_ram_ack_I/Y                              -      PAD->Y   R     ICP             6  0.003   0.520    0.720  
  ram_ack_I                                                -      -        -     (net)           6      -       -        -  
  minimips_core_instance/g2680/Q                           -      A->Q     R     AO31X1          1  0.105   0.166    0.886  
  minimips_core_instance/U2_ei_n_1262                      -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q     R     OR2X1           1  0.092   0.105    0.992  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/n_0        -      -        -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D        R     DLLQX1          1  0.061   0.000    0.992  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock   F     (arrival)       1  0.003   0.000    4.190  
  clock                                                     -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                 -      PAD->Y  F     ICP             3  0.003   0.376    4.566  
  clock_I                                                   -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q     -      A->Q    F     BUX12          41  0.102   0.168    4.733  
  minimips_core_instance/CTS_389                            -      -       -     (net)          41      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_6/Q     -      A->Q    F     BUX8           60  0.158   0.239    4.973  
  minimips_core_instance/CTS_388                            -      -       -     (net)          60      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST3/enl_reg/GN  -      GN      F     DLLQX1         60  0.273   0.038    4.973  
#-------------------------------------------------------------------------------------------------------------------------
Path 6: MET (8.379 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[16]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.941 (P)          0.000 (I)
          Arrival:=         10.014              0.000
 
            Setup:-          0.168
    Required Time:=          9.846
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.267
            Slack:=          8.379
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[16]                                     -      ram_data[16]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[16]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_16/Y                 -      PAD->Y        F     ICP             1  0.003   0.346    0.546  
  ram_data_IO[16]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2676/Q                   -      A->Q          F     AND2X1          3  1.832   0.484    1.030  
  minimips_core_instance/n_226                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2425/Q                   -      D->Q          R     AN22X1          1  0.132   0.249    1.279  
  minimips_core_instance/n_278                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2257/Q                   -      A->Q          F     NO2X1           1  0.481   0.188    1.467  
  minimips_core_instance/n_305                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[16]/D  -      D             F     DFRQX1          1  0.365   0.002    1.467  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.172   10.014  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[16]/C         -      C       R     DFRQX1         33  0.234   0.013   10.014  
#-----------------------------------------------------------------------------------------------------------------------
Path 7: MET (8.380 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[0]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.901 (P)          0.000 (I)
          Arrival:=          9.974              0.000
 
            Setup:-          0.152
    Required Time:=          9.822
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.242
            Slack:=          8.380
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[0]                                          -      ram_data[0]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[0]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_0/Y                      -      PAD->Y       F     ICP             1  0.003   0.365    0.565  
  ram_data_IO[0]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2655/Q                       -      A->Q         F     AND2X1          3  2.546   0.606    1.170  
  minimips_core_instance/n_533                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2491/Q                       -      A->Q         R     AN22X1          1  0.162   0.158    1.329  
  minimips_core_instance/n_534                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2323/Q                       -      A->Q         F     NO2X1           1  0.244   0.113    1.442  
  minimips_core_instance/n_539                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/D  -      D            F     DFRQX1          1  0.280   0.001    1.442  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.215    9.974  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[0]/C    -      C       R     DFRQX1         97  0.290   0.053    9.974  
#----------------------------------------------------------------------------------------------------------------------
Path 8: MET (8.403 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[2]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.900 (P)          0.000 (I)
          Arrival:=          9.973              0.000
 
            Setup:-          0.153
    Required Time:=          9.819
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.217
            Slack:=          8.403
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[2]                                          -      ram_data[2]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[2]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_2/Y                      -      PAD->Y       F     ICP             1  0.003   0.359    0.559  
  ram_data_IO[2]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2661/Q                       -      A->Q         F     AND2X1          3  2.322   0.573    1.133  
  minimips_core_instance/n_527                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2508/Q                       -      A->Q         R     AN22X1          1  0.158   0.162    1.295  
  minimips_core_instance/n_528                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2340/Q                       -      A->Q         F     NO2X1           1  0.251   0.122    1.417  
  minimips_core_instance/n_537                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/D  -      D            F     DFRQX1          1  0.290   0.001    1.417  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.214    9.973  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[2]/C    -      C       R     DFRQX1         97  0.290   0.052    9.973  
#----------------------------------------------------------------------------------------------------------------------
Path 9: MET (8.410 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[0]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.943 (P)          0.000 (I)
          Arrival:=         10.016              0.000
 
            Setup:-          0.160
    Required Time:=          9.856
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.246
            Slack:=          8.410
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[0]                                     -      ram_data[0]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[0]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_0/Y                 -      PAD->Y       F     ICP             1  0.003   0.365    0.565  
  ram_data_IO[0]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2655/Q                  -      A->Q         F     AND2X1          3  2.546   0.606    1.170  
  minimips_core_instance/n_533                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2420/Q                  -      D->Q         R     AN22X1          1  0.162   0.137    1.307  
  minimips_core_instance/n_542                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2252/Q                  -      A->Q         F     NO2X1           1  0.264   0.139    1.446  
  minimips_core_instance/n_551                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[0]/D  -      D            F     DFRQX1          1  0.313   0.001    1.446  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.174   10.016  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[0]/C          -      C       R     DFRQX1         33  0.235   0.015   10.016  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (8.456 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[2]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.945 (P)          0.000 (I)
          Arrival:=         10.018              0.000
 
            Setup:-          0.157
    Required Time:=          9.860
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.205
            Slack:=          8.456
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[2]                                     -      ram_data[2]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[2]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_2/Y                 -      PAD->Y       F     ICP             1  0.003   0.359    0.559  
  ram_data_IO[2]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2661/Q                  -      A->Q         F     AND2X1          3  2.322   0.573    1.133  
  minimips_core_instance/n_527                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2440/Q                  -      D->Q         R     AN22X1          1  0.158   0.142    1.275  
  minimips_core_instance/n_546                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2272/Q                  -      A->Q         F     NO2X1           1  0.277   0.130    1.405  
  minimips_core_instance/n_549                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[2]/D  -      D            F     DFRQX1          1  0.297   0.001    1.405  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.176   10.018  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[2]/C          -      C       R     DFRQX1         33  0.235   0.016   10.018  
#-----------------------------------------------------------------------------------------------------------------------
Path 11: MET (8.457 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[3]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.908 (P)          0.000 (I)
          Arrival:=          9.981              0.000
 
            Setup:-          0.148
    Required Time:=          9.833
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.176
            Slack:=          8.457
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[3]                                          -      ram_data[3]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[3]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_3/Y                      -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[3]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2658/Q                       -      A->Q         F     AND2X1          3  2.184   0.547    1.103  
  minimips_core_instance/n_525                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2511/Q                       -      A->Q         R     AN22X1          1  0.150   0.171    1.274  
  minimips_core_instance/n_526                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2344/Q                       -      A->Q         F     NO2X1           1  0.268   0.102    1.376  
  minimips_core_instance/n_535                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/D  -      D            F     DFRQX1          1  0.256   0.001    1.376  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.222    9.981  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[3]/C    -      C       R     DFRQX1         97  0.292   0.060    9.981  
#----------------------------------------------------------------------------------------------------------------------
Path 12: MET (8.499 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[4]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.908 (P)          0.000 (I)
          Arrival:=          9.981              0.000
 
            Setup:-          0.148
    Required Time:=          9.833
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.135
            Slack:=          8.499
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[4]                                          -      ram_data[4]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[4]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_4/Y                      -      PAD->Y       F     ICP             1  0.003   0.353    0.553  
  ram_data_IO[4]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2657/Q                       -      A->Q         F     AND2X1          3  2.073   0.533    1.086  
  minimips_core_instance/n_523                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2512/Q                       -      A->Q         R     AN22X1          1  0.150   0.150    1.236  
  minimips_core_instance/n_524                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2345/Q                       -      A->Q         F     NO2X1           1  0.235   0.098    1.335  
  minimips_core_instance/n_536                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/D  -      D            F     DFRQX1          1  0.257   0.001    1.335  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.223    9.981  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[4]/C    -      C       R     DFRQX1         97  0.292   0.060    9.981  
#----------------------------------------------------------------------------------------------------------------------
Path 13: MET (8.503 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[1]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.910 (P)          0.000 (I)
          Arrival:=          9.982              0.000
 
            Setup:-          0.148
    Required Time:=          9.834
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.131
            Slack:=          8.503
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[1]                                          -      ram_data[1]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[1]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_1/Y                      -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[1]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2672/Q                       -      A->Q         F     AND2X1          3  2.155   0.541    1.097  
  minimips_core_instance/n_531                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2497/Q                       -      A->Q         R     AN22X1          1  0.147   0.138    1.235  
  minimips_core_instance/n_532                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2330/Q                       -      A->Q         F     NO2X1           1  0.216   0.096    1.331  
  minimips_core_instance/n_538                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/D  -      D            F     DFRQX1          1  0.257   0.001    1.331  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.224    9.982  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[1]/C    -      C       R     DFRQX1         97  0.292   0.062    9.982  
#----------------------------------------------------------------------------------------------------------------------
Path 14: MET (8.527 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[3]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.948 (P)          0.000 (I)
          Arrival:=         10.021              0.000
 
            Setup:-          0.153
    Required Time:=          9.869
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.142
            Slack:=          8.527
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[3]                                     -      ram_data[3]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[3]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_3/Y                 -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[3]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2658/Q                  -      A->Q         F     AND2X1          3  2.184   0.547    1.103  
  minimips_core_instance/n_525                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2443/Q                  -      D->Q         R     AN22X1          1  0.150   0.130    1.234  
  minimips_core_instance/n_541                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2275/Q                  -      A->Q         F     NO2X1           1  0.257   0.108    1.342  
  minimips_core_instance/n_548                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[3]/D  -      D            F     DFRQX1          1  0.267   0.001    1.342  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.179   10.021  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[3]/C          -      C       R     DFRQX1         33  0.235   0.020   10.021  
#-----------------------------------------------------------------------------------------------------------------------
Path 15: MET (8.529 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[1]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.947 (P)          0.000 (I)
          Arrival:=         10.020              0.000
 
            Setup:-          0.155
    Required Time:=          9.865
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.136
            Slack:=          8.529
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[1]                                     -      ram_data[1]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[1]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_1/Y                 -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[1]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2672/Q                  -      A->Q         F     AND2X1          3  2.155   0.541    1.097  
  minimips_core_instance/n_531                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2429/Q                  -      D->Q         R     AN22X1          1  0.147   0.125    1.222  
  minimips_core_instance/n_545                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2261/Q                  -      A->Q         F     NO2X1           1  0.248   0.114    1.336  
  minimips_core_instance/n_550                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[1]/D  -      D            F     DFRQX1          1  0.280   0.001    1.336  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.178   10.020  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[1]/C          -      C       R     DFRQX1         33  0.235   0.019   10.020  
#-----------------------------------------------------------------------------------------------------------------------
Path 16: MET (8.571 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[0]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.927 (P)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.104
            Slack:=          8.571
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[0]                                            -      ram_data[0]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[0]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_0/Y                        -      PAD->Y       F     ICP             1  0.003   0.365    0.565  
  ram_data_IO[0]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2655/Q                         -      A->Q         F     AND2X1          3  2.546   0.605    1.170  
  minimips_core_instance/n_533                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2558/Q                         -      A->Q         F     AND2X1          1  0.162   0.134    1.304  
  minimips_core_instance/n_522                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/D  -      D            F     DFRQX1          1  0.071   0.000    1.304  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.131    9.719  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124    9.843  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.086   0.157   10.000  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[0]/C       -      C       R     DFRQX1         32  0.182   0.020   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 17: MET (8.581 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[17]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.931 (P)          0.000 (I)
          Arrival:=         10.004              0.000
 
            Setup:-          0.117
    Required Time:=          9.887
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.107
            Slack:=          8.581
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[17]                                          -      ram_data[17]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[17]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_17/Y                      -      PAD->Y        F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[17]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2675/Q                        -      A->Q          F     AND2X1          3  2.181   0.550    1.106  
  minimips_core_instance/n_228                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2493/Q                        -      A->Q          R     AN22X1          1  0.153   0.151    1.257  
  minimips_core_instance/n_229                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2327/Q                        -      A->Q          F     NO2X1           1  0.234   0.050    1.307  
  minimips_core_instance/n_249                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/D  -      D             F     DFRQX1          1  0.067   0.000    1.307  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.245   10.004  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[17]/C   -      C       R     DFRQX1         94  0.335   0.108   10.004  
#----------------------------------------------------------------------------------------------------------------------
Path 18: MET (8.599 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[17]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.948 (P)          0.000 (I)
          Arrival:=         10.021              0.000
 
            Setup:-          0.124
    Required Time:=          9.897
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.097
            Slack:=          8.599
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[17]                                     -      ram_data[17]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[17]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_17/Y                 -      PAD->Y        F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[17]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2675/Q                   -      A->Q          F     AND2X1          3  2.181   0.550    1.106  
  minimips_core_instance/n_228                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2426/Q                   -      D->Q          R     AN22X1          1  0.153   0.127    1.233  
  minimips_core_instance/n_277                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2258/Q                   -      A->Q          F     NO2X1           1  0.248   0.065    1.297  
  minimips_core_instance/n_304                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[17]/D  -      D             F     DFRQX1          1  0.081   0.000    1.297  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.179   10.021  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[17]/C         -      C       R     DFRQX1         33  0.234   0.020   10.021  
#-----------------------------------------------------------------------------------------------------------------------
Path 19: MET (8.601 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[18]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.931 (P)          0.000 (I)
          Arrival:=         10.004              0.000
 
            Setup:-          0.118
    Required Time:=          9.886
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.086
            Slack:=          8.601
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[18]                                          -      ram_data[18]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[18]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_18/Y                      -      PAD->Y        F     ICP             1  0.003   0.352    0.552  
  ram_data_IO[18]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2674/Q                        -      A->Q          F     AND2X1          3  2.039   0.527    1.080  
  minimips_core_instance/n_224                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2495/Q                        -      A->Q          R     AN22X1          1  0.149   0.150    1.229  
  minimips_core_instance/n_225                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2328/Q                        -      A->Q          F     NO2X1           1  0.234   0.056    1.286  
  minimips_core_instance/n_248                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/D  -      D             F     DFRQX1          1  0.072   0.000    1.286  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.245   10.004  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[18]/C   -      C       R     DFRQX1         94  0.335   0.108   10.004  
#----------------------------------------------------------------------------------------------------------------------
Path 20: MET (8.608 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[2]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.927 (P)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.067
            Slack:=          8.608
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[2]                                            -      ram_data[2]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[2]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_2/Y                        -      PAD->Y       F     ICP             1  0.003   0.359    0.559  
  ram_data_IO[2]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2661/Q                         -      A->Q         F     AND2X1          3  2.322   0.573    1.132  
  minimips_core_instance/n_527                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2575/Q                         -      A->Q         F     AND2X1          1  0.158   0.134    1.267  
  minimips_core_instance/n_519                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/D  -      D            F     DFRQX1          1  0.073   0.000    1.267  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.131    9.719  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124    9.843  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.086   0.157   10.000  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[2]/C       -      C       R     DFRQX1         32  0.182   0.020   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 21: MET (8.608 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[19]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.931 (P)          0.000 (I)
          Arrival:=         10.004              0.000
 
            Setup:-          0.118
    Required Time:=          9.886
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.077
            Slack:=          8.608
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[19]                                          -      ram_data[19]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[19]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_19/Y                      -      PAD->Y        F     ICP             1  0.003   0.349    0.549  
  ram_data_IO[19]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2673/Q                        -      A->Q          F     AND2X1          3  1.947   0.510    1.059  
  minimips_core_instance/n_222                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2496/Q                        -      A->Q          R     AN22X1          1  0.143   0.159    1.217  
  minimips_core_instance/n_223                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2329/Q                        -      A->Q          F     NO2X1           1  0.250   0.060    1.277  
  minimips_core_instance/n_234                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/D  -      D             F     DFRQX1          1  0.077   0.000    1.277  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.245   10.004  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[19]/C   -      C       R     DFRQX1         94  0.335   0.108   10.004  
#----------------------------------------------------------------------------------------------------------------------
Path 22: MET (8.613 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[21]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.931 (P)          0.000 (I)
          Arrival:=         10.004              0.000
 
            Setup:-          0.119
    Required Time:=          9.885
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.072
            Slack:=          8.613
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[21]                                          -      ram_data[21]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[21]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_21/Y                      -      PAD->Y        F     ICP             1  0.003   0.344    0.544  
  ram_data_IO[21]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2670/Q                        -      A->Q          F     AND2X1          3  1.748   0.497    1.041  
  minimips_core_instance/n_218                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2499/Q                        -      A->Q          R     AN22X1          1  0.160   0.164    1.205  
  minimips_core_instance/n_219                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2332/Q                        -      A->Q          F     NO2X1           1  0.254   0.066    1.272  
  minimips_core_instance/n_245                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/D  -      D             F     DFRQX1          1  0.084   0.000    1.272  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.246   10.004  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[21]/C   -      C       R     DFRQX1         94  0.335   0.108   10.004  
#----------------------------------------------------------------------------------------------------------------------
Path 23: MET (8.614 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[6]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.921 (P)          0.000 (I)
          Arrival:=          9.994              0.000
 
            Setup:-          0.137
    Required Time:=          9.857
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.043
            Slack:=          8.614
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[6]                                          -      ram_data[6]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[6]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_6/Y                      -      PAD->Y       F     ICP             1  0.003   0.346    0.546  
  ram_data_IO[6]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2677/Q                       -      A->Q         F     AND2X1          3  1.832   0.494    1.040  
  minimips_core_instance/n_194                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2514/Q                       -      A->Q         R     AN22X1          1  0.143   0.149    1.189  
  minimips_core_instance/n_195                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2347/Q                       -      A->Q         F     NO2X1           1  0.235   0.054    1.243  
  minimips_core_instance/n_259                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/D  -      D            F     DFRQX1          1  0.184   0.000    1.243  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.236    9.994  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[6]/C    -      C       R     DFRQX1         97  0.293   0.073    9.994  
#----------------------------------------------------------------------------------------------------------------------
Path 24: MET (8.615 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[20]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.931 (P)          0.000 (I)
          Arrival:=         10.004              0.000
 
            Setup:-          0.118
    Required Time:=          9.886
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.071
            Slack:=          8.615
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[20]                                          -      ram_data[20]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[20]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_20/Y                      -      PAD->Y        F     ICP             1  0.003   0.347    0.547  
  ram_data_IO[20]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2671/Q                        -      A->Q          F     AND2X1          3  1.842   0.516    1.062  
  minimips_core_instance/n_220                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2498/Q                        -      A->Q          R     AN22X1          1  0.167   0.146    1.208  
  minimips_core_instance/n_221                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2331/Q                        -      A->Q          F     NO2X1           1  0.223   0.063    1.271  
  minimips_core_instance/n_246                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/D  -      D             F     DFRQX1          1  0.076   0.000    1.271  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.246   10.004  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[20]/C   -      C       R     DFRQX1         94  0.335   0.108   10.004  
#----------------------------------------------------------------------------------------------------------------------
Path 25: MET (8.615 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[4]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.952 (P)          0.000 (I)
          Arrival:=         10.025              0.000
 
            Setup:-          0.140
    Required Time:=          9.884
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.069
            Slack:=          8.615
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[4]                                     -      ram_data[4]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[4]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_4/Y                 -      PAD->Y       F     ICP             1  0.003   0.353    0.553  
  ram_data_IO[4]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2657/Q                  -      A->Q         F     AND2X1          3  2.073   0.533    1.086  
  minimips_core_instance/n_523                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2444/Q                  -      D->Q         R     AN22X1          1  0.150   0.128    1.214  
  minimips_core_instance/n_540                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2276/Q                  -      A->Q         F     NO2X1           1  0.252   0.055    1.269  
  minimips_core_instance/n_547                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[4]/D  -      D            F     DFRQX1          1  0.186   0.000    1.269  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.183   10.025  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[4]/C          -      C       R     DFRQX1         33  0.235   0.023   10.025  
#-----------------------------------------------------------------------------------------------------------------------
Path 26: MET (8.618 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[5]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.923 (P)          0.000 (I)
          Arrival:=          9.996              0.000
 
            Setup:-          0.137
    Required Time:=          9.859
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.041
            Slack:=          8.618
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[5]                                          -      ram_data[5]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[5]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_5/Y                      -      PAD->Y       F     ICP             1  0.003   0.345    0.545  
  ram_data_IO[5]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2656/Q                       -      A->Q         F     AND2X1          3  1.788   0.498    1.044  
  minimips_core_instance/n_196                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2513/Q                       -      A->Q         R     AN22X1          1  0.155   0.144    1.188  
  minimips_core_instance/n_197                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2346/Q                       -      A->Q         F     NO2X1           1  0.223   0.053    1.241  
  minimips_core_instance/n_257                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/D  -      D            F     DFRQX1          1  0.184   0.000    1.241  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.237    9.996  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[5]/C    -      C       R     DFRQX1         97  0.293   0.075    9.996  
#----------------------------------------------------------------------------------------------------------------------
Path 27: MET (8.619 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[22]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.932 (P)          0.000 (I)
          Arrival:=         10.004              0.000
 
            Setup:-          0.120
    Required Time:=          9.884
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.066
            Slack:=          8.619
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[22]                                          -      ram_data[22]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[22]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_22/Y                      -      PAD->Y        F     ICP             1  0.003   0.342    0.542  
  ram_data_IO[22]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2669/Q                        -      A->Q          F     AND2X1          3  1.652   0.487    1.029  
  minimips_core_instance/n_216                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2500/Q                        -      A->Q          R     AN22X1          1  0.164   0.164    1.192  
  minimips_core_instance/n_217                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2333/Q                        -      A->Q          F     NO2X1           1  0.252   0.073    1.266  
  minimips_core_instance/n_244                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/D  -      D             F     DFRQX1          1  0.090   0.000    1.266  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.246   10.004  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[22]/C   -      C       R     DFRQX1         94  0.335   0.109   10.004  
#----------------------------------------------------------------------------------------------------------------------
Path 28: MET (8.636 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[17]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.926 (P)          0.000 (I)
          Arrival:=          9.999              0.000
 
            Setup:-          0.125
    Required Time:=          9.873
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.037
            Slack:=          8.636
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  ram_data[17]                                            -      ram_data[17]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[17]                                            -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_17/Y                        -      PAD->Y        F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[17]                                         -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2675/Q                          -      A->Q          F     AND2X1          3  2.181   0.550    1.106  
  minimips_core_instance/n_228                            -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2587/Q                          -      A->Q          F     AND2X1          1  0.153   0.132    1.237  
  minimips_core_instance/n_155                            -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/D  -      D             F     DFRQX1          1  0.071   0.000    1.237  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.131    9.719  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124    9.843  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.086   0.156    9.999  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[17]/C      -      C       R     DFRQX1         32  0.182   0.019    9.999  
#---------------------------------------------------------------------------------------------------------------------------
Path 29: MET (8.636 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[18]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.948 (P)          0.000 (I)
          Arrival:=         10.021              0.000
 
            Setup:-          0.123
    Required Time:=          9.897
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.061
            Slack:=          8.636
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[18]                                     -      ram_data[18]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[18]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_18/Y                 -      PAD->Y        F     ICP             1  0.003   0.352    0.552  
  ram_data_IO[18]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2674/Q                   -      A->Q          F     AND2X1          3  2.039   0.527    1.080  
  minimips_core_instance/n_224                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2427/Q                   -      D->Q          R     AN22X1          1  0.149   0.121    1.201  
  minimips_core_instance/n_276                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2259/Q                   -      A->Q          F     NO2X1           1  0.239   0.060    1.261  
  minimips_core_instance/n_303                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[18]/D  -      D             F     DFRQX1          1  0.076   0.000    1.261  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.178   10.021  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[18]/C         -      C       R     DFRQX1         33  0.234   0.019   10.021  
#-----------------------------------------------------------------------------------------------------------------------
Path 30: MET (8.637 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[7]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.921 (P)          0.000 (I)
          Arrival:=          9.994              0.000
 
            Setup:-          0.138
    Required Time:=          9.856
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.019
            Slack:=          8.637
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[7]                                          -      ram_data[7]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[7]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_7/Y                      -      PAD->Y       F     ICP             1  0.003   0.342    0.542  
  ram_data_IO[7]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2978/Q                       -      A->Q         F     AND2X1          3  1.693   0.476    1.019  
  minimips_core_instance/n_182                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2976/Q                       -      A->Q         R     AN22X1          1  0.145   0.141    1.160  
  minimips_core_instance/n_183                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2966/Q                       -      A->Q         F     NO2X1           1  0.221   0.059    1.219  
  minimips_core_instance/n_258                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/D  -      D            F     DFRQX1          1  0.194   0.000    1.219  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.236    9.994  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[7]/C    -      C       R     DFRQX1         97  0.293   0.073    9.994  
#----------------------------------------------------------------------------------------------------------------------
Path 31: MET (8.637 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[3]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.927 (P)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.037
            Slack:=          8.637
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[3]                                            -      ram_data[3]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[3]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_3/Y                        -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[3]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2658/Q                         -      A->Q         F     AND2X1          3  2.184   0.547    1.103  
  minimips_core_instance/n_525                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2577/Q                         -      A->Q         F     AND2X1          1  0.150   0.134    1.237  
  minimips_core_instance/n_518                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/D  -      D            F     DFRQX1          1  0.075   0.000    1.237  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.131    9.719  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124    9.843  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.086   0.157   10.000  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[3]/C       -      C       R     DFRQX1         32  0.182   0.020   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 32: MET (8.639 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[15]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.926 (P)          0.000 (I)
          Arrival:=          9.999              0.000
 
            Setup:-          0.136
    Required Time:=          9.863
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.024
            Slack:=          8.639
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[15]                                          -      ram_data[15]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[15]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_15/Y                      -      PAD->Y        F     ICP             1  0.003   0.345    0.545  
  ram_data_IO[15]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2980/Q                        -      A->Q          F     AND2X1          3  1.809   0.482    1.028  
  minimips_core_instance/n_184                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2975/Q                        -      A->Q          R     AN22X1          1  0.134   0.146    1.173  
  minimips_core_instance/n_185                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2968/Q                        -      A->Q          F     NO2X1           1  0.232   0.051    1.224  
  minimips_core_instance/n_251                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/D  -      D             F     DFRQX1          1  0.179   0.000    1.224  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.241    9.999  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[15]/C   -      C       R     DFRQX1         97  0.293   0.078    9.999  
#----------------------------------------------------------------------------------------------------------------------
Path 33: MET (8.639 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[16]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.926 (P)          0.000 (I)
          Arrival:=          9.999              0.000
 
            Setup:-          0.136
    Required Time:=          9.863
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.024
            Slack:=          8.639
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[16]                                          -      ram_data[16]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[16]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_16/Y                      -      PAD->Y        F     ICP             1  0.003   0.346    0.546  
  ram_data_IO[16]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2676/Q                        -      A->Q          F     AND2X1          3  1.832   0.484    1.030  
  minimips_core_instance/n_226                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2494/Q                        -      A->Q          R     AN22X1          1  0.132   0.143    1.173  
  minimips_core_instance/n_227                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2326/Q                        -      A->Q          F     NO2X1           1  0.228   0.051    1.224  
  minimips_core_instance/n_250                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/D  -      D             F     DFRQX1          1  0.180   0.000    1.224  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.241    9.999  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[16]/C   -      C       R     DFRQX1         97  0.293   0.078    9.999  
#----------------------------------------------------------------------------------------------------------------------
Path 34: MET (8.642 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[8]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.920 (P)          0.000 (I)
          Arrival:=          9.993              0.000
 
            Setup:-          0.140
    Required Time:=          9.852
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.011
            Slack:=          8.642
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[8]                                          -      ram_data[8]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[8]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_8/Y                      -      PAD->Y       F     ICP             1  0.003   0.340    0.540  
  ram_data_IO[8]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2984/Q                       -      A->Q         F     AND2X1          3  1.614   0.462    1.002  
  minimips_core_instance/n_188                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2973/Q                       -      A->Q         R     AN22X1          1  0.141   0.141    1.144  
  minimips_core_instance/n_189                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2967/Q                       -      A->Q         F     NO2X1           1  0.223   0.067    1.211  
  minimips_core_instance/n_253                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/D  -      D            F     DFRQX1          1  0.206   0.000    1.211  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.234    9.993  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[8]/C    -      C       R     DFRQX1         97  0.293   0.072    9.993  
#----------------------------------------------------------------------------------------------------------------------
Path 35: MET (8.644 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[20]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.948 (P)          0.000 (I)
          Arrival:=         10.021              0.000
 
            Setup:-          0.123
    Required Time:=          9.898
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.053
            Slack:=          8.644
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[20]                                     -      ram_data[20]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[20]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_20/Y                 -      PAD->Y        F     ICP             1  0.003   0.347    0.547  
  ram_data_IO[20]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2671/Q                   -      A->Q          F     AND2X1          3  1.842   0.516    1.062  
  minimips_core_instance/n_220                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2430/Q                   -      D->Q          R     AN22X1          1  0.167   0.135    1.197  
  minimips_core_instance/n_274                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2262/Q                   -      A->Q          F     NO2X1           1  0.257   0.056    1.253  
  minimips_core_instance/n_291                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[20]/D  -      D             F     DFRQX1          1  0.075   0.000    1.253  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.179   10.021  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[20]/C         -      C       R     DFRQX1         33  0.234   0.020   10.021  
#-----------------------------------------------------------------------------------------------------------------------
Path 36: MET (8.646 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[1]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.927 (P)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.126
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.029
            Slack:=          8.646
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[1]                                            -      ram_data[1]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[1]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_1/Y                        -      PAD->Y       F     ICP             1  0.003   0.356    0.556  
  ram_data_IO[1]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2672/Q                         -      A->Q         F     AND2X1          3  2.155   0.541    1.097  
  minimips_core_instance/n_531                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2566/Q                         -      A->Q         F     AND2X1          1  0.147   0.133    1.229  
  minimips_core_instance/n_521                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/D  -      D            F     DFRQX1          1  0.074   0.000    1.229  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.131    9.719  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124    9.843  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.086   0.157   10.000  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[1]/C       -      C       R     DFRQX1         32  0.182   0.020   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 37: MET (8.646 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[5]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[5]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[5]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.952 (P)          0.000 (I)
          Arrival:=         10.025              0.000
 
            Setup:-          0.140
    Required Time:=          9.884
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.039
            Slack:=          8.646
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[5]                                     -      ram_data[5]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[5]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_5/Y                 -      PAD->Y       F     ICP             1  0.003   0.345    0.545  
  ram_data_IO[5]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2656/Q                  -      A->Q         F     AND2X1          3  1.788   0.498    1.044  
  minimips_core_instance/n_196                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2445/Q                  -      D->Q         R     AN22X1          1  0.155   0.138    1.182  
  minimips_core_instance/n_262                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2277/Q                  -      A->Q         F     NO2X1           1  0.270   0.057    1.239  
  minimips_core_instance/n_300                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[5]/D  -      D            F     DFRQX1          1  0.187   0.000    1.239  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.183   10.025  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[5]/C          -      C       R     DFRQX1         33  0.235   0.023   10.025  
#-----------------------------------------------------------------------------------------------------------------------
Path 38: MET (8.648 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[19]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[19]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[19]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.948 (P)          0.000 (I)
          Arrival:=         10.021              0.000
 
            Setup:-          0.124
    Required Time:=          9.897
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.049
            Slack:=          8.648
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[19]                                     -      ram_data[19]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[19]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_19/Y                 -      PAD->Y        F     ICP             1  0.003   0.349    0.549  
  ram_data_IO[19]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2673/Q                   -      A->Q          F     AND2X1          3  1.947   0.509    1.059  
  minimips_core_instance/n_222                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2428/Q                   -      D->Q          R     AN22X1          1  0.143   0.128    1.187  
  minimips_core_instance/n_275                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2260/Q                   -      A->Q          F     NO2X1           1  0.256   0.062    1.249  
  minimips_core_instance/n_296                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[19]/D  -      D             F     DFRQX1          1  0.080   0.000    1.249  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.179   10.021  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[19]/C         -      C       R     DFRQX1         33  0.234   0.019   10.021  
#-----------------------------------------------------------------------------------------------------------------------
Path 39: MET (8.648 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[6]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[6]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[6]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.952 (P)          0.000 (I)
          Arrival:=         10.025              0.000
 
            Setup:-          0.140
    Required Time:=          9.885
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.037
            Slack:=          8.648
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[6]                                     -      ram_data[6]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[6]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_6/Y                 -      PAD->Y       F     ICP             1  0.003   0.346    0.546  
  ram_data_IO[6]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2677/Q                  -      A->Q         F     AND2X1          3  1.832   0.494    1.040  
  minimips_core_instance/n_194                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2446/Q                  -      D->Q         R     AN22X1          1  0.143   0.141    1.181  
  minimips_core_instance/n_261                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2278/Q                  -      A->Q         F     NO2X1           1  0.283   0.056    1.237  
  minimips_core_instance/n_299                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[6]/D  -      D            F     DFRQX1          1  0.185   0.000    1.237  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.183   10.025  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[6]/C          -      C       R     DFRQX1         33  0.235   0.024   10.025  
#-----------------------------------------------------------------------------------------------------------------------
Path 40: MET (8.658 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[4]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.927 (P)          0.000 (I)
          Arrival:=         10.000              0.000
 
            Setup:-          0.125
    Required Time:=          9.875
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.017
            Slack:=          8.658
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[4]                                            -      ram_data[4]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[4]                                            -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_4/Y                        -      PAD->Y       F     ICP             1  0.003   0.353    0.552  
  ram_data_IO[4]                                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2657/Q                         -      A->Q         F     AND2X1          3  2.073   0.533    1.086  
  minimips_core_instance/n_523                           -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2578/Q                         -      A->Q         F     AND2X1          1  0.150   0.132    1.217  
  minimips_core_instance/n_517                           -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/D  -      D            F     DFRQX1          1  0.072   0.000    1.217  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.131    9.719  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124    9.843  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.086   0.157   10.000  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[4]/C       -      C       R     DFRQX1         32  0.182   0.020   10.000  
#---------------------------------------------------------------------------------------------------------------------------
Path 41: MET (8.660 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[7]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[7]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.953 (P)          0.000 (I)
          Arrival:=         10.026              0.000
 
            Setup:-          0.141
    Required Time:=          9.884
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.024
            Slack:=          8.660
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  ram_data[7]                                     -      ram_data[7]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[7]                                     -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_7/Y                 -      PAD->Y       F     ICP             1  0.003   0.342    0.542  
  ram_data_IO[7]                                  -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2978/Q                  -      A->Q         F     AND2X1          3  1.693   0.476    1.019  
  minimips_core_instance/n_182                    -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2417/Q                  -      D->Q         R     AN22X1          1  0.145   0.144    1.163  
  minimips_core_instance/n_285                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2249/Q                  -      A->Q         F     NO2X1           1  0.287   0.062    1.224  
  minimips_core_instance/n_312                    -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[7]/D  -      D            F     DFRQX1          1  0.193   0.000    1.224  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.184   10.026  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[7]/C          -      C       R     DFRQX1         33  0.235   0.024   10.026  
#-----------------------------------------------------------------------------------------------------------------------
Path 42: MET (8.663 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[31]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.932 (P)          0.000 (I)
          Arrival:=         10.005              0.000
 
            Setup:-          0.122
    Required Time:=          9.883
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.020
            Slack:=          8.663
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[31]                                          -      ram_data[31]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[31]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_31/Y                      -      PAD->Y        F     ICP             1  0.003   0.340    0.540  
  ram_data_IO[31]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2659/Q                        -      A->Q          F     AND2X1          3  1.609   0.452    0.992  
  minimips_core_instance/n_198                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2510/Q                        -      A->Q          R     AN22X1          1  0.130   0.141    1.133  
  minimips_core_instance/n_199                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2343/Q                        -      A->Q          F     NO2X1           1  0.225   0.088    1.220  
  minimips_core_instance/n_235                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/D  -      D             F     DFRQX1          1  0.102   0.001    1.220  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.247   10.005  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[31]/C   -      C       R     DFRQX1         94  0.336   0.109   10.005  
#----------------------------------------------------------------------------------------------------------------------
Path 43: MET (8.664 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[18]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[18]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[18]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.926 (P)          0.000 (I)
          Arrival:=          9.999              0.000
 
            Setup:-          0.125
    Required Time:=          9.874
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.009
            Slack:=          8.664
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  ram_data[18]                                            -      ram_data[18]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[18]                                            -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_18/Y                        -      PAD->Y        F     ICP             1  0.003   0.352    0.552  
  ram_data_IO[18]                                         -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2674/Q                          -      A->Q          F     AND2X1          3  2.039   0.527    1.080  
  minimips_core_instance/n_224                            -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2564/Q                          -      A->Q          F     AND2X1          1  0.149   0.130    1.209  
  minimips_core_instance/n_174                            -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[18]/D  -      D             F     DFRQX1          1  0.071   0.000    1.209  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.131    9.719  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124    9.843  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.086   0.156    9.999  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[18]/C      -      C       R     DFRQX1         32  0.182   0.019    9.999  
#---------------------------------------------------------------------------------------------------------------------------
Path 44: MET (8.666 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[23]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.931 (P)          0.000 (I)
          Arrival:=         10.004              0.000
 
            Setup:-          0.118
    Required Time:=          9.886
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.020
            Slack:=          8.666
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[23]                                          -      ram_data[23]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[23]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_23/Y                      -      PAD->Y        F     ICP             1  0.003   0.340    0.540  
  ram_data_IO[23]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2668/Q                        -      A->Q          F     AND2X1          3  1.576   0.471    1.010  
  minimips_core_instance/n_214                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2501/Q                        -      A->Q          R     AN22X1          1  0.158   0.148    1.158  
  minimips_core_instance/n_215                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2334/Q                        -      A->Q          F     NO2X1           1  0.229   0.062    1.220  
  minimips_core_instance/n_243                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/D  -      D             F     DFRQX1          1  0.076   0.000    1.220  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.246   10.004  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[23]/C   -      C       R     DFRQX1         94  0.335   0.108   10.004  
#----------------------------------------------------------------------------------------------------------------------
Path 45: MET (8.670 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[30]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.933 (P)          0.000 (I)
          Arrival:=         10.006              0.000
 
            Setup:-          0.122
    Required Time:=          9.884
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.013
            Slack:=          8.670
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[30]                                          -      ram_data[30]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[30]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_30/Y                      -      PAD->Y        F     ICP             1  0.003   0.338    0.538  
  ram_data_IO[30]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2660/Q                        -      A->Q          F     AND2X1          3  1.531   0.441    0.979  
  minimips_core_instance/n_200                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2509/Q                        -      A->Q          R     AN22X1          1  0.131   0.145    1.125  
  minimips_core_instance/n_201                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2342/Q                        -      A->Q          F     NO2X1           1  0.232   0.089    1.213  
  minimips_core_instance/n_238                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/D  -      D             F     DFRQX1          1  0.104   0.001    1.213  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_2/Q  -      A->Q    R     BUX12          94  0.181   0.248   10.006  
  minimips_core_instance/CTS_304                         -      -       -     (net)          94      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[30]/C   -      C       R     DFRQX1         94  0.336   0.110   10.006  
#----------------------------------------------------------------------------------------------------------------------
Path 46: MET (8.671 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[9]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.920 (P)          0.000 (I)
          Arrival:=          9.993              0.000
 
            Setup:-          0.139
    Required Time:=          9.854
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.983
            Slack:=          8.671
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc          Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                    (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  ram_data[9]                                          -      ram_data[9]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[9]                                          -      -            -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_9/Y                      -      PAD->Y       F     ICP             1  0.003   0.338    0.538  
  ram_data_IO[9]                                       -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2979/Q                       -      A->Q         F     AND2X1          3  1.516   0.432    0.969  
  minimips_core_instance/n_186                         -      -            -     (net)           3      -       -        -  
  minimips_core_instance/g2974/Q                       -      A->Q         R     AN22X1          1  0.123   0.150    1.119  
  minimips_core_instance/n_187                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/g2964/Q                       -      A->Q         F     NO2X1           1  0.242   0.064    1.183  
  minimips_core_instance/n_254                         -      -            -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/D  -      D            F     DFRQX1          1  0.199   0.000    1.183  
#-------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.234    9.993  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[9]/C    -      C       R     DFRQX1         97  0.293   0.072    9.993  
#----------------------------------------------------------------------------------------------------------------------
Path 47: MET (8.672 ns) Setup Check with Pin minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[14]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.926 (P)          0.000 (I)
          Arrival:=          9.999              0.000
 
            Setup:-          0.137
    Required Time:=          9.862
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.991
            Slack:=          8.672
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  ram_data[14]                                          -      ram_data[14]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[14]                                          -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_14/Y                      -      PAD->Y        F     ICP             1  0.003   0.341    0.541  
  ram_data_IO[14]                                       -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2983/Q                        -      A->Q          F     AND2X1          3  1.618   0.452    0.993  
  minimips_core_instance/n_190                          -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2972/Q                        -      A->Q          R     AN22X1          1  0.129   0.145    1.138  
  minimips_core_instance/n_191                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2963/Q                        -      A->Q          F     NO2X1           1  0.232   0.053    1.191  
  minimips_core_instance/n_255                          -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/D  -      D             F     DFRQX1          1  0.183   0.000    1.191  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                  -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                              -      PAD->Y  R     ICP             3  0.003   0.516    9.589  
  clock_I                                                -      -       -     (net)           3      -       -        -  
  minimips_core_instance/RC_CG_DECLONE_HIER_INST/g12/Q   -      A->Q    R     AND2X4          2  0.102   0.170    9.758  
  minimips_core_instance/CTS_305                         -      -       -     (net)           2      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L2_1/Q  -      A->Q    R     BUX12          97  0.181   0.241    9.999  
  minimips_core_instance/CTS_303                         -      -       -     (net)          97      -       -        -  
  minimips_core_instance/U5_mem_MEM_data_ecr_reg[14]/C   -      C       R     DFRQX1         97  0.293   0.078    9.999  
#----------------------------------------------------------------------------------------------------------------------
Path 48: MET (8.672 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[21]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[21]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[21]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.948 (P)          0.000 (I)
          Arrival:=         10.021              0.000
 
            Setup:-          0.123
    Required Time:=          9.898
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.026
            Slack:=          8.672
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[21]                                     -      ram_data[21]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[21]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_21/Y                 -      PAD->Y        F     ICP             1  0.003   0.344    0.544  
  ram_data_IO[21]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2670/Q                   -      A->Q          F     AND2X1          3  1.748   0.497    1.041  
  minimips_core_instance/n_218                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2431/Q                   -      D->Q          R     AN22X1          1  0.160   0.131    1.173  
  minimips_core_instance/n_273                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2263/Q                   -      A->Q          F     NO2X1           1  0.254   0.054    1.226  
  minimips_core_instance/n_288                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[21]/D  -      D             F     DFRQX1          1  0.073   0.000    1.226  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.179   10.021  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[21]/C         -      C       R     DFRQX1         33  0.234   0.020   10.021  
#-----------------------------------------------------------------------------------------------------------------------
Path 49: MET (8.675 ns) Setup Check with Pin minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[20]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[20]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[20]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.926 (P)          0.000 (I)
          Arrival:=          9.999              0.000
 
            Setup:-          0.126
    Required Time:=          9.873
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.999
            Slack:=          8.675
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------
  ram_data[20]                                            -      ram_data[20]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[20]                                            -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_20/Y                        -      PAD->Y        F     ICP             1  0.003   0.347    0.547  
  ram_data_IO[20]                                         -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2671/Q                          -      A->Q          F     AND2X1          3  1.842   0.516    1.062  
  minimips_core_instance/n_220                            -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2586/Q                          -      A->Q          F     AND2X1          1  0.167   0.137    1.199  
  minimips_core_instance/n_156                            -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[20]/D  -      D             F     DFRQX1          1  0.073   0.000    1.199  
#-----------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                       -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                                   -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                     -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q       -      A->Q    R     BUX12          41  0.102   0.131    9.719  
  minimips_core_instance/CTS_389                              -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q  -      A->Q    R     AND2X4          1  0.160   0.124    9.843  
  minimips_core_instance/CTS_380                              -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_36/Q      -      A->Q    R     BUX8           32  0.086   0.156    9.999  
  minimips_core_instance/CTS_379                              -      -       -     (net)          32      -       -        -  
  minimips_core_instance/U9_bus_ctrl_ei_buffer_reg[20]/C      -      C       R     DFRQX1         32  0.181   0.019    9.999  
#---------------------------------------------------------------------------------------------------------------------------
Path 50: MET (8.677 ns) Setup Check with Pin minimips_core_instance/U2_ei_EI_instr_reg[22]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) ram_data[22]
            Clock:(R) clock
         Endpoint:(F) minimips_core_instance/U2_ei_EI_instr_reg[22]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+         -0.927              0.000
      Net Latency:+          0.948 (P)          0.000 (I)
          Arrival:=         10.021              0.000
 
            Setup:-          0.123
    Required Time:=          9.898
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.021
            Slack:=          8.677
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                     Flags  Arc           Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  ram_data[22]                                     -      ram_data[22]  F     (arrival)       2  0.003   0.000    0.200  
  ram_data[22]                                     -      -             -     (net)           2      -       -        -  
  IOPADS_INST/PAD_ram_data_IO_22/Y                 -      PAD->Y        F     ICP             1  0.003   0.342    0.541  
  ram_data_IO[22]                                  -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2669/Q                   -      A->Q          F     AND2X1          3  1.652   0.487    1.028  
  minimips_core_instance/n_216                     -      -             -     (net)           3      -       -        -  
  minimips_core_instance/g2432/Q                   -      D->Q          R     AN22X1          1  0.164   0.138    1.166  
  minimips_core_instance/n_272                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/g2264/Q                   -      A->Q          F     NO2X1           1  0.265   0.055    1.221  
  minimips_core_instance/n_289                     -      -             -     (net)           1      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[22]/D  -      D             F     DFRQX1          1  0.075   0.000    1.221  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                  (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock   R     (arrival)       1  0.003   0.000    9.073  
  clock                                                   -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_I/Y                               -      PAD->Y  R     ICP             3  0.003   0.515    9.588  
  clock_I                                                 -      -       -     (net)           3      -       -        -  
  minimips_core_instance/CTS_ccd_BUF_clock_1__G0_L1_1/Q   -      A->Q    R     BUX12          41  0.102   0.140    9.728  
  minimips_core_instance/CTS_389                          -      -       -     (net)          41      -       -        -  
  minimips_core_instance/U2_ei_RC_CG_HIER_INST2/g12/Q     -      A->Q    R     AND2X4          1  0.165   0.114    9.842  
  minimips_core_instance/CTS_384                          -      -       -     (net)           1      -       -        -  
  minimips_core_instance/CTS_ccl_BUF_clock_1__G0_L3_38/Q  -      A->Q    R     BUX6           33  0.071   0.179   10.021  
  minimips_core_instance/CTS_383                          -      -       -     (net)          33      -       -        -  
  minimips_core_instance/U2_ei_EI_instr_reg[22]/C         -      C       R     DFRQX1         33  0.234   0.020   10.021  
#-----------------------------------------------------------------------------------------------------------------------

