# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg8_SamplePolyCBD.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg14_K_PKE_Encrypt.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg10_InvNTT.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/and_gate.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg5_ByteEncode.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg18_ML_KEM_Decaps_internal.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg12_BaseCaseMultiply.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg4_BytesToBits.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg21_ML_KEM_Decaps.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg13_K_PKE_KeyGen.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg16_ML_KEM_KeyGen_internal.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg17_ML_KEM_Encaps_internal.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg20_ML_KEM_Encaps.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg2_SHAKE123example.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg19_ML_KEM_KeyGen.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg0_ML_KEM.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg3_BitsToBytes.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg11_MultiplyNTTs.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg6_ByteDecode.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg9_NTT.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg15_K_PKE_Decrypt.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg1_ForExample.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg7_SampleNTT.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg7_SampleNTT.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg18_ML_KEM_Decaps_internal.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg14_K_PKE_Encrypt.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg3_BitsToBytes.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg6_ByteDecode.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg1_ForExample.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg2_SHAKE123example.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg12_BaseCaseMultiply.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg17_ML_KEM_Encaps_internal.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg21_ML_KEM_Decaps.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg8_SamplePolyCBD.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg0_ML_KEM.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg11_MultiplyNTTs.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg15_K_PKE_Decrypt.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg5_ByteEncode.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg20_ML_KEM_Encaps.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg19_ML_KEM_KeyGen.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg4_BytesToBits.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg16_ML_KEM_KeyGen_internal.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg13_K_PKE_KeyGen.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg9_NTT.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/imports/Simulation_Template/SimTB_Alg10_InvNTT.v" \
"../../../../Xilinx ZYNQ7020 ML-KEM.srcs/Simulation_Testbench/new/tb_and_gate.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
