/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 10.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("A")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("B")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Fequ")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("Fmax")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("Fmin")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

TRANSITION_LIST("A")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 100.0;
			LEVEL 1 FOR 100.0;
			LEVEL 0 FOR 100.0;
			LEVEL 1 FOR 100.0;
			LEVEL 0 FOR 100.0;
			LEVEL 1 FOR 100.0;
			LEVEL 0 FOR 100.0;
			LEVEL 1 FOR 100.0;
			LEVEL 0 FOR 100.0;
			LEVEL 1 FOR 100.0;
		}
	}
}

TRANSITION_LIST("B")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 41.25;
			LEVEL 1 FOR 123.75;
			LEVEL 0 FOR 41.25;
			LEVEL 1 FOR 123.75;
			LEVEL 0 FOR 41.25;
			LEVEL 1 FOR 123.75;
			LEVEL 0 FOR 41.25;
			LEVEL 1 FOR 123.75;
			LEVEL 0 FOR 41.25;
			LEVEL 1 FOR 123.75;
			LEVEL 0 FOR 41.25;
			LEVEL 1 FOR 123.75;
			LEVEL 0 FOR 10.0;
		}
	}
}

TRANSITION_LIST("Fequ")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 1 FOR 41.25;
			LEVEL 0 FOR 58.75;
			LEVEL 1 FOR 65.0;
			LEVEL 0 FOR 35.0;
			LEVEL 1 FOR 6.25;
			LEVEL 0 FOR 93.75;
			LEVEL 1 FOR 30.0;
			LEVEL 0 FOR 41.25;
			LEVEL 1 FOR 28.75;
			LEVEL 0 FOR 95.0;
			LEVEL 1 FOR 5.0;
			LEVEL 0 FOR 36.25;
			LEVEL 1 FOR 63.75;
			LEVEL 0 FOR 60.0;
			LEVEL 1 FOR 40.0;
			LEVEL 0 FOR 1.25;
			LEVEL 1 FOR 98.75;
			LEVEL 0 FOR 25.0;
			LEVEL 1 FOR 41.25;
			LEVEL 0 FOR 33.75;
			LEVEL 1 FOR 90.0;
			LEVEL 0 FOR 10.0;
		}
	}
}

TRANSITION_LIST("Fmax")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 165.0;
			LEVEL 1 FOR 35.0;
			LEVEL 0 FOR 130.0;
			LEVEL 1 FOR 41.25;
			LEVEL 0 FOR 128.75;
			LEVEL 1 FOR 36.25;
			LEVEL 0 FOR 163.75;
			LEVEL 1 FOR 1.25;
			LEVEL 0 FOR 288.75;
			LEVEL 1 FOR 10.0;
		}
	}
}

TRANSITION_LIST("Fmin")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 41.25;
			LEVEL 1 FOR 58.75;
			LEVEL 0 FOR 106.25;
			LEVEL 1 FOR 93.75;
			LEVEL 0 FOR 100.0;
			LEVEL 1 FOR 95.0;
			LEVEL 0 FOR 105.0;
			LEVEL 1 FOR 60.0;
			LEVEL 0 FOR 140.0;
			LEVEL 1 FOR 25.0;
			LEVEL 0 FOR 41.25;
			LEVEL 1 FOR 33.75;
			LEVEL 0 FOR 100.0;
		}
	}
}

DISPLAY_LINE
{
	CHANNEL = "A";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "B";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Fequ";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Fmax";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Fmin";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}
;
