###############################################################################
# Created by GenX Space Codesign tool for Xilinx EDK
# Thu Dec 01 19:53:37 EST 2016
# Target Board:  ZedBoard
# Family:  zynq
# Device:  xc7z020
# Package:  clg484
# Speed Grade:  -1
###############################################################################


 PARAMETER VERSION = 2.1.0
 
 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I

BEGIN axi_interconnect
 PARAMETER C_AXI_ID_WIDTH = 3
 PARAMETER C_FAMILY = zynq
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PARAMETER C_M_AXI_BASE_ADDR = 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041005000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000043000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000040000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041004000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041003000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041001000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000041020000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000042000000
 PARAMETER C_M_AXI_HIGH_ADDR = 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041005FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000043FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040FFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041004FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041002FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041003FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041000FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041001FFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041006FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004103FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000042FFFFFF
 PARAMETER C_M_AXI_PROTOCOL = 0x00000000000000000000000000000000000000000000000200000002000000020000000200000002000000020000000200000002000000020000000000000002
 PARAMETER C_NUM_MASTER_SLOTS = 11
 PARAMETER C_NUM_SLAVE_SLOTS = 3
 PARAMETER C_S_AXI_PROTOCOL = 0x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000200000000
 PARAMETER HW_VER = 1.06.a
 PARAMETER INSTANCE = AMBA_AXIBus_LT1
 PORT INTERCONNECT_ACLK = armCortexA91_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = armCortexA91_FCLK_RESET0_N
END

BEGIN register_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = AMBA_AXIBus_LT1_RegisterFile1Adapter
 PARAMETER N = 2
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT ReadData_MUX = RegisterFile1_ReadData_MUX[0:31] & RegisterFile1_ReadData_MUX[32:63]
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = AMBA_AXIBus_LT1_RegisterFile1Adapter_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter0_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter0_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = AMBA_AXIBus_LT1_RegisterFile1Adapter_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter0_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter0_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter0_SBI_S_WriteEnable
 PORT WriteData_MUX = AMBA_AXIBus_LT1_RegisterFile1Adapter_WriteData_MUX
 PORT WriteValid_MUX = AMBA_AXIBus_LT1_RegisterFile1Adapter_WriteValid_MUX
END

BEGIN DEMUX_top
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = DEMUX1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_M_Ack = axi_master_adapter9_SBI_M_Ack
 PORT SBI_M_Address = DEMUX1_SBI_M_Address
 PORT SBI_M_ByteEnable = DEMUX1_SBI_M_ByteEnable
 PORT SBI_M_ReadData = axi_master_adapter9_SBI_M_ReadData[0:31]
 PORT SBI_M_ReadEnable = DEMUX1_SBI_M_ReadEnable
 PORT SBI_M_WriteData = DEMUX1_SBI_M_WriteData
 PORT SBI_M_WriteEnable = DEMUX1_SBI_M_WriteEnable
 PORT SDL0_M_Data = DEMUX1_SDL0_M_Data
 PORT SDL0_M_Full = DL_DEMUX1_TO_IDCT1_SDLRegister1_SDL_M_Full
 PORT SDL0_M_Write = DEMUX1_SDL0_M_Write
 PORT SDL0_S_Data = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data[0:31]
 PORT SDL0_S_Empty = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty
 PORT SDL0_S_Read = DEMUX1_SDL0_S_Read
 PORT SDL1_M_Data = DEMUX1_SDL1_M_Data
 PORT SDL1_M_Full = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF1_SDL_M_Full
 PORT SDL1_M_Write = DEMUX1_SDL1_M_Write
 PORT SDL1_S_Data = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF1_SDL_S_Data[0:31]
 PORT SDL1_S_Empty = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF1_SDL_S_Empty
 PORT SDL1_S_Read = DEMUX1_SDL1_S_Read
 PORT SDL2_M_Data = DEMUX1_SDL2_M_Data
 PORT SDL2_M_Full = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF2_SDL_M_Full
 PORT SDL2_M_Write = DEMUX1_SDL2_M_Write
 PORT SDL3_M_Data = DEMUX1_SDL3_M_Data
 PORT SDL3_M_Full = DL_DEMUX1_TO_VLD1_SDLRegister1_SDL_M_Full
 PORT SDL3_M_Write = DEMUX1_SDL3_M_Write
 PORT WriteData_0 = DEMUX1_WriteData_0
 PORT WriteValid_0 = DEMUX1_WriteValid_0
END

BEGIN sdl
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = DL_DEMUX1_TO_IDCT1_SDLRegister1
 PORT Reset = signal_inverter13_output_port
 PORT SDL_M_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_M_Data = DEMUX1_SDL0_M_Data[0:31]
 PORT SDL_M_Full = DL_DEMUX1_TO_IDCT1_SDLRegister1_SDL_M_Full
 PORT SDL_M_Write = DEMUX1_SDL0_M_Write
 PORT SDL_S_Data = DL_DEMUX1_TO_IDCT1_SDLRegister1_SDL_S_Data
 PORT SDL_S_Empty = DL_DEMUX1_TO_IDCT1_SDLRegister1_SDL_S_Empty
 PORT SDL_S_Read = IDCT1_SDL0_S_Read
END

BEGIN sdl
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 1
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = DL_DEMUX1_TO_VLD1_SDLRegister1
 PORT Reset = signal_inverter13_output_port
 PORT SDL_M_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_M_Data = DEMUX1_SDL3_M_Data[0:31]
 PORT SDL_M_Full = DL_DEMUX1_TO_VLD1_SDLRegister1_SDL_M_Full
 PORT SDL_M_Write = DEMUX1_SDL3_M_Write
 PORT SDL_S_Data = DL_DEMUX1_TO_VLD1_SDLRegister1_SDL_S_Data
 PORT SDL_S_Empty = DL_DEMUX1_TO_VLD1_SDLRegister1_SDL_S_Empty
 PORT SDL_S_Read = VLD1_SDL0_S_Read
END

BEGIN mdm
 PARAMETER C_BASEADDR = 0x41005000
 PARAMETER C_FAMILY = zynq
 PARAMETER C_HIGHADDR = 0x41005FFF
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_MB_DBG_PORTS = 0
 PARAMETER HW_VER = 2.10.a
 PARAMETER INSTANCE = DebugModule1
 BUS_INTERFACE S_AXI = AMBA_AXIBus_LT1, POSITION = 11
 PORT S_AXI_ACLK = armCortexA91_FCLK_CLK0
END

BEGIN IDCT_top
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = IDCT1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SDL0_M_Data = IDCT1_SDL0_M_Data
 PORT SDL0_M_Full = fifo_adap_IDCT1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL0_M_Write = IDCT1_SDL0_M_Write
 PORT SDL0_S_Data = DL_DEMUX1_TO_IDCT1_SDLRegister1_SDL_S_Data[0:31]
 PORT SDL0_S_Empty = DL_DEMUX1_TO_IDCT1_SDLRegister1_SDL_S_Empty
 PORT SDL0_S_Read = IDCT1_SDL0_S_Read
 PORT SDL1_S_Data = fifo_adap_IDCT1_AMBA_AXIBus_LT1_wrIF1_SDL_S_Data[0:31]
 PORT SDL1_S_Empty = fifo_adap_IDCT1_AMBA_AXIBus_LT1_wrIF1_SDL_S_Empty
 PORT SDL1_S_Read = IDCT1_SDL1_S_Read
END

BEGIN iss_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = ISSAdapter1
 PARAMETER N_READ = 2
 PARAMETER N_WRITE = 2
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = ISSAdapter1_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter7_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter7_SBI_S_ByteEnable[0:3]
 PORT SBI_S_MUX_Ack_Read = ISSAdapter1_FIFO_0_SBI_S_Ack_Read & ISSAdapter1_FIFO_1_SBI_S_Ack_Read
 PORT SBI_S_MUX_Ack_Write = ISSAdapter1_FIFO_0_SBI_S_Ack_Write & ISSAdapter1_FIFO_1_SBI_S_Ack_Write
 PORT SBI_S_MUX_Address_Read = ISSAdapter1_SBI_S_MUX_Address_Read
 PORT SBI_S_MUX_Address_Write = ISSAdapter1_SBI_S_MUX_Address_Write
 PORT SBI_S_MUX_ByteEnable_Read = ISSAdapter1_SBI_S_MUX_ByteEnable_Read
 PORT SBI_S_MUX_ByteEnable_Write = ISSAdapter1_SBI_S_MUX_ByteEnable_Write
 PORT SBI_S_MUX_ReadData_Read = ISSAdapter1_FIFO_0_SBI_S_ReadData_Read[0:31] & ISSAdapter1_FIFO_1_SBI_S_ReadData_Read[0:31]
 PORT SBI_S_MUX_ReadData_Write = ISSAdapter1_FIFO_0_SBI_S_ReadData_Write[0:31] & ISSAdapter1_FIFO_1_SBI_S_ReadData_Write[0:31]
 PORT SBI_S_MUX_ReadEnable_Read = ISSAdapter1_SBI_S_MUX_ReadEnable_Read
 PORT SBI_S_MUX_ReadEnable_Write = ISSAdapter1_SBI_S_MUX_ReadEnable_Write
 PORT SBI_S_MUX_WriteData_Read = ISSAdapter1_SBI_S_MUX_WriteData_Read
 PORT SBI_S_MUX_WriteData_Write = ISSAdapter1_SBI_S_MUX_WriteData_Write
 PORT SBI_S_MUX_WriteEnable_Read = ISSAdapter1_SBI_S_MUX_WriteEnable_Read
 PORT SBI_S_MUX_WriteEnable_Write = ISSAdapter1_SBI_S_MUX_WriteEnable_Write
 PORT SBI_S_ReadData = ISSAdapter1_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter7_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter7_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter7_SBI_S_WriteEnable
END

BEGIN iss_adapter_fifo
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = ISSAdapter1_FIFO_0
 PORT IRQHasData = ISSAdapter1_FIFO_0_IRQHasData
 PORT IRQHasRoom = ISSAdapter1_FIFO_0_IRQHasRoom
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack_Read = ISSAdapter1_FIFO_0_SBI_S_Ack_Read
 PORT SBI_S_Ack_Write = ISSAdapter1_FIFO_0_SBI_S_Ack_Write
 PORT SBI_S_Address_Read = ISSAdapter1_SBI_S_MUX_Address_Read[0:31]
 PORT SBI_S_Address_Write = ISSAdapter1_SBI_S_MUX_Address_Write[0:31]
 PORT SBI_S_ByteEnable_Read = ISSAdapter1_SBI_S_MUX_ByteEnable_Read[0:3]
 PORT SBI_S_ByteEnable_Write = ISSAdapter1_SBI_S_MUX_ByteEnable_Write[0:3]
 PORT SBI_S_Clk_Read = armCortexA91_FCLK_CLK0
 PORT SBI_S_Clk_Write = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData_Read = ISSAdapter1_FIFO_0_SBI_S_ReadData_Read
 PORT SBI_S_ReadData_Write = ISSAdapter1_FIFO_0_SBI_S_ReadData_Write
 PORT SBI_S_ReadEnable_Read = ISSAdapter1_SBI_S_MUX_ReadEnable_Read[0:0]
 PORT SBI_S_ReadEnable_Write = ISSAdapter1_SBI_S_MUX_ReadEnable_Write[0:0]
 PORT SBI_S_WriteData_Read = ISSAdapter1_SBI_S_MUX_WriteData_Read[0:31]
 PORT SBI_S_WriteData_Write = ISSAdapter1_SBI_S_MUX_WriteData_Write[0:31]
 PORT SBI_S_WriteEnable_Read = ISSAdapter1_SBI_S_MUX_WriteEnable_Read[0:0]
 PORT SBI_S_WriteEnable_Write = ISSAdapter1_SBI_S_MUX_WriteEnable_Write[0:0]
END

BEGIN iss_adapter_fifo
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 1
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = ISSAdapter1_FIFO_1
 PORT IRQHasData = ISSAdapter1_FIFO_1_IRQHasData
 PORT IRQHasRoom = ISSAdapter1_FIFO_1_IRQHasRoom
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack_Read = ISSAdapter1_FIFO_1_SBI_S_Ack_Read
 PORT SBI_S_Ack_Write = ISSAdapter1_FIFO_1_SBI_S_Ack_Write
 PORT SBI_S_Address_Read = ISSAdapter1_SBI_S_MUX_Address_Read[32:63]
 PORT SBI_S_Address_Write = ISSAdapter1_SBI_S_MUX_Address_Write[32:63]
 PORT SBI_S_ByteEnable_Read = ISSAdapter1_SBI_S_MUX_ByteEnable_Read[4:7]
 PORT SBI_S_ByteEnable_Write = ISSAdapter1_SBI_S_MUX_ByteEnable_Write[4:7]
 PORT SBI_S_Clk_Read = armCortexA91_FCLK_CLK0
 PORT SBI_S_Clk_Write = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData_Read = ISSAdapter1_FIFO_1_SBI_S_ReadData_Read
 PORT SBI_S_ReadData_Write = ISSAdapter1_FIFO_1_SBI_S_ReadData_Write
 PORT SBI_S_ReadEnable_Read = ISSAdapter1_SBI_S_MUX_ReadEnable_Read[1:1]
 PORT SBI_S_ReadEnable_Write = ISSAdapter1_SBI_S_MUX_ReadEnable_Write[1:1]
 PORT SBI_S_WriteData_Read = ISSAdapter1_SBI_S_MUX_WriteData_Read[32:63]
 PORT SBI_S_WriteData_Write = ISSAdapter1_SBI_S_MUX_WriteData_Write[32:63]
 PORT SBI_S_WriteEnable_Read = ISSAdapter1_SBI_S_MUX_WriteEnable_Read[1:1]
 PORT SBI_S_WriteEnable_Write = ISSAdapter1_SBI_S_MUX_WriteEnable_Write[1:1]
END

BEGIN register_file
 PARAMETER GEN_ID = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = RegisterFile1
 PARAMETER NB_REGISTER = 2
 PARAMETER N_READ = 2
 PARAMETER N_WRITE = 3
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT ReadData_MUX = RegisterFile1_ReadData_MUX
 PORT Reset = signal_inverter13_output_port
 PORT WriteData_MUX = AMBA_AXIBus_LT1_RegisterFile1Adapter_WriteData_MUX[0:31] & DEMUX1_WriteData_0[0:31] & AMBA_AXIBus_LT1_RegisterFile1Adapter_WriteData_MUX[32:63]
 PORT WriteValid_MUX = AMBA_AXIBus_LT1_RegisterFile1Adapter_WriteValid_MUX[0:0] & DEMUX1_WriteValid_0 & AMBA_AXIBus_LT1_RegisterFile1Adapter_WriteValid_MUX[1:1]
END

BEGIN VLD_top
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = VLD1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_M_Ack = axi_master_adapter10_SBI_M_Ack
 PORT SBI_M_Address = VLD1_SBI_M_Address
 PORT SBI_M_ByteEnable = VLD1_SBI_M_ByteEnable
 PORT SBI_M_ReadData = axi_master_adapter10_SBI_M_ReadData[0:31]
 PORT SBI_M_ReadEnable = VLD1_SBI_M_ReadEnable
 PORT SBI_M_WriteData = VLD1_SBI_M_WriteData
 PORT SBI_M_WriteEnable = VLD1_SBI_M_WriteEnable
 PORT SDL0_M_Data = VLD1_SDL0_M_Data
 PORT SDL0_M_Full = fifo_adap_VLD1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL0_M_Write = VLD1_SDL0_M_Write
 PORT SDL0_S_Data = DL_DEMUX1_TO_VLD1_SDLRegister1_SDL_S_Data[0:31]
 PORT SDL0_S_Empty = DL_DEMUX1_TO_VLD1_SDLRegister1_SDL_S_Empty
 PORT SDL0_S_Read = VLD1_SDL0_S_Read
END

BEGIN bram_block
 PARAMETER C_FAMILY = zynq
 PARAMETER C_MEMSIZE = 0x20000
 PARAMETER HW_VER = 1.00.a
 PARAMETER INSTANCE = XilinxBRAM1
 BUS_INTERFACE PORTA = iXilinxBRAM1_axi_bram_ctrl1
 BUS_INTERFACE PORTB = iaxi_bram_ctrl1_XilinxBRAM1
END

BEGIN axi_intc
 PARAMETER C_BASEADDR = 0x41006000
 PARAMETER C_FAMILY = zynq
 PARAMETER C_HIGHADDR = 0x41006FFF
 PARAMETER HW_VER = 1.03.a
 PARAMETER INSTANCE = XilinxPIC1
 BUS_INTERFACE S_AXI = AMBA_AXIBus_LT1, POSITION = 3
 PORT Intr = ISSAdapter1_FIFO_1_IRQHasData & fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF1_IRQHasRoom & ISSAdapter1_FIFO_0_IRQHasRoom & fifo_adap_IDCT1_AMBA_AXIBus_LT1_rdIF0_IRQHasData & ISSAdapter1_FIFO_1_IRQHasRoom & fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF2_IRQHasData & fifo_adap_IDCT1_AMBA_AXIBus_LT1_wrIF1_IRQHasRoom & fifo_adap_VLD1_AMBA_AXIBus_LT1_rdIF0_IRQHasData & fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF1_IRQHasData & ISSAdapter1_FIFO_0_IRQHasData & fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom
 PORT Irq = XilinxPIC1_Irq
 PORT S_AXI_ACLK = armCortexA91_FCLK_CLK0
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF
 PARAMETER N = 2
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF1_SBI_S_Ack & fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF2_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF1_SBI_S_ReadData[0:31] & fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF2_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter3_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter3_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter3_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter3_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter3_SBI_S_WriteEnable
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 1
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF
 PARAMETER N = 2
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack & fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF1_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData[0:31] & fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF1_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter2_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter2_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter2_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter2_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter2_SBI_S_WriteEnable
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 2
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_IDCT1_AMBA_AXIBus_LT1_rdIF
 PARAMETER N = 1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_IDCT1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_IDCT1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter5_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter5_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter5_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter5_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter5_SBI_S_WriteEnable
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 3
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_IDCT1_AMBA_AXIBus_LT1_wrIF
 PARAMETER N = 1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_IDCT1_AMBA_AXIBus_LT1_wrIF1_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_IDCT1_AMBA_AXIBus_LT1_wrIF1_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter4_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter4_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter4_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter4_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter4_SBI_S_WriteEnable
END

BEGIN module_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 4
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = adap_VLD1_AMBA_AXIBus_LT1_rdIF
 PARAMETER N = 1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_MS_MUX_Ack = fifo_adap_VLD1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_MS_MUX_Address = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address
 PORT SBI_MS_MUX_ByteEnable = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable
 PORT SBI_MS_MUX_ReadData = fifo_adap_VLD1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData[0:31]
 PORT SBI_MS_MUX_ReadEnable = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable
 PORT SBI_MS_MUX_WriteData = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData
 PORT SBI_MS_MUX_WriteEnable = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable
 PORT SBI_S_Ack = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter6_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter6_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter6_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter6_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter6_SBI_S_WriteEnable
END

BEGIN processing_system7
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER HW_VER = 4.02.a
 PARAMETER INSTANCE = armCortexA91
 BUS_INTERFACE M_AXI_GP0 = AMBA_AXIBus_LT1, POSITION = 1
 PORT FCLK_CLK0 = armCortexA91_FCLK_CLK0
 PORT M_AXI_GP0_ACLK = armCortexA91_FCLK_CLK0
 PORT FCLK_RESET0_N = armCortexA91_FCLK_RESET0_N
 PORT IRQ_F2P = XilinxPIC1_Irq
 PORT MIO = processing_system7_0_MIO
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
END

BEGIN axi_bram_ctrl
 PARAMETER C_S_AXI_BASEADDR = 0x41020000
 PARAMETER C_S_AXI_HIGHADDR = 0x4103FFFF
 PARAMETER HW_VER = 1.03.a
 PARAMETER INSTANCE = axi_bram_ctrl1
 BUS_INTERFACE BRAM_PORTA = iXilinxBRAM1_axi_bram_ctrl1
 BUS_INTERFACE BRAM_PORTB = iaxi_bram_ctrl1_XilinxBRAM1
 BUS_INTERFACE S_AXI = AMBA_AXIBus_LT1, POSITION = 2
 PORT S_AXI_ACLK = armCortexA91_FCLK_CLK0
END

BEGIN axi_master_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_master_adapter10
 BUS_INTERFACE MAXI = AMBA_AXIBus_LT1, POSITION = 3
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_M_Ack = axi_master_adapter10_SBI_M_Ack
 PORT SBI_M_Address = VLD1_SBI_M_Address[0:31]
 PORT SBI_M_ByteEnable = VLD1_SBI_M_ByteEnable[0:3]
 PORT SBI_M_ReadData = axi_master_adapter10_SBI_M_ReadData
 PORT SBI_M_ReadEnable = VLD1_SBI_M_ReadEnable
 PORT SBI_M_WriteData = VLD1_SBI_M_WriteData[0:31]
 PORT SBI_M_WriteEnable = VLD1_SBI_M_WriteEnable
END

BEGIN axi_master_adapter
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_master_adapter9
 BUS_INTERFACE MAXI = AMBA_AXIBus_LT1, POSITION = 2
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_M_Ack = axi_master_adapter9_SBI_M_Ack
 PORT SBI_M_Address = DEMUX1_SBI_M_Address[0:31]
 PORT SBI_M_ByteEnable = DEMUX1_SBI_M_ByteEnable[0:3]
 PORT SBI_M_ReadData = axi_master_adapter9_SBI_M_ReadData
 PORT SBI_M_ReadEnable = DEMUX1_SBI_M_ReadEnable
 PORT SBI_M_WriteData = DEMUX1_SBI_M_WriteData[0:31]
 PORT SBI_M_WriteEnable = DEMUX1_SBI_M_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x42000000
 PARAMETER C_HIGHADDR = 0x42FFFFFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter0
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 1
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = AMBA_AXIBus_LT1_RegisterFile1Adapter_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter0_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter0_SBI_S_ByteEnable
 PORT SBI_S_ReadData = AMBA_AXIBus_LT1_RegisterFile1Adapter_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter0_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter0_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter0_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41001000
 PARAMETER C_HIGHADDR = 0x41001FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter2
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 4
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter2_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter2_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter2_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter2_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter2_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41000000
 PARAMETER C_HIGHADDR = 0x41000FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter3
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 5
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter3_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter3_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter3_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter3_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter3_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41003000
 PARAMETER C_HIGHADDR = 0x41003FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter4
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 6
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter4_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter4_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter4_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter4_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter4_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41002000
 PARAMETER C_HIGHADDR = 0x41002FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter5
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 7
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter5_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter5_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter5_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter5_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter5_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x41004000
 PARAMETER C_HIGHADDR = 0x41004FFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter6
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 8
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter6_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter6_SBI_S_ByteEnable
 PORT SBI_S_ReadData = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter6_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter6_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter6_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x40FFFFFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter7
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 9
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = ISSAdapter1_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter7_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter7_SBI_S_ByteEnable
 PORT SBI_S_ReadData = ISSAdapter1_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter7_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter7_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter7_SBI_S_WriteEnable
END

BEGIN axi_slave_adapter
 PARAMETER AWIDTH = 32
 PARAMETER C_BASEADDR = 0x43000000
 PARAMETER C_HIGHADDR = 0x43FFFFFF
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = axi_slave_adapter8
 BUS_INTERFACE SAXI = AMBA_AXIBus_LT1, POSITION = 10
 PORT ACLK = armCortexA91_FCLK_CLK0
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = simulation_timer1_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter8_SBI_S_Address
 PORT SBI_S_ByteEnable = axi_slave_adapter8_SBI_S_ByteEnable
 PORT SBI_S_ReadData = simulation_timer1_SBI_S_ReadData[0:31]
 PORT SBI_S_ReadEnable = axi_slave_adapter8_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter8_SBI_S_WriteData
 PORT SBI_S_WriteEnable = axi_slave_adapter8_SBI_S_WriteEnable
END

BEGIN module_slave_adapter_fifo_read
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF1
 PORT IRQHasData = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF1_IRQHasData
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF1_SBI_S_Ack
 PORT SBI_S_Address = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_M_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF1_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_M_Data = DEMUX1_SDL1_M_Data[0:31]
 PORT SDL_M_Full = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF1_SDL_M_Full
 PORT SDL_M_Write = DEMUX1_SDL1_M_Write
END

BEGIN module_slave_adapter_fifo_read
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 1
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF2
 PORT IRQHasData = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF2_IRQHasData
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF2_SBI_S_Ack
 PORT SBI_S_Address = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[32:63]
 PORT SBI_S_ByteEnable = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[4:7]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_M_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF2_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[1:1]
 PORT SBI_S_WriteData = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[32:63]
 PORT SBI_S_WriteEnable = adap_DEMUX1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[1:1]
 PORT SDL_M_Data = DEMUX1_SDL2_M_Data[0:31]
 PORT SDL_M_Full = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_rdIF2_SDL_M_Full
 PORT SDL_M_Write = DEMUX1_SDL2_M_Write
END

BEGIN module_slave_adapter_fifo_write
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF0
 PORT IRQHasRoom = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF0_IRQHasRoom
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF0_SBI_S_Ack
 PORT SBI_S_Address = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_S_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF0_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_S_Data = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Data
 PORT SDL_S_Empty = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF0_SDL_S_Empty
 PORT SDL_S_Read = DEMUX1_SDL0_S_Read
END

BEGIN module_slave_adapter_fifo_write
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 1
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF1
 PORT IRQHasRoom = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF1_IRQHasRoom
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF1_SBI_S_Ack
 PORT SBI_S_Address = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address[32:63]
 PORT SBI_S_ByteEnable = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable[4:7]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_S_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF1_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable[1:1]
 PORT SBI_S_WriteData = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData[32:63]
 PORT SBI_S_WriteEnable = adap_DEMUX1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable[1:1]
 PORT SDL_S_Data = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF1_SDL_S_Data
 PORT SDL_S_Empty = fifo_adap_DEMUX1_AMBA_AXIBus_LT1_wrIF1_SDL_S_Empty
 PORT SDL_S_Read = DEMUX1_SDL1_S_Read
END

BEGIN module_slave_adapter_fifo_read
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 2
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_IDCT1_AMBA_AXIBus_LT1_rdIF0
 PORT IRQHasData = fifo_adap_IDCT1_AMBA_AXIBus_LT1_rdIF0_IRQHasData
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = fifo_adap_IDCT1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_S_Address = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_M_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_IDCT1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_IDCT1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_M_Data = IDCT1_SDL0_M_Data[0:31]
 PORT SDL_M_Full = fifo_adap_IDCT1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL_M_Write = IDCT1_SDL0_M_Write
END

BEGIN module_slave_adapter_fifo_write
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 2
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_IDCT1_AMBA_AXIBus_LT1_wrIF1
 PORT IRQHasRoom = fifo_adap_IDCT1_AMBA_AXIBus_LT1_wrIF1_IRQHasRoom
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = fifo_adap_IDCT1_AMBA_AXIBus_LT1_wrIF1_SBI_S_Ack
 PORT SBI_S_Address = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_S_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_IDCT1_AMBA_AXIBus_LT1_wrIF1_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_IDCT1_AMBA_AXIBus_LT1_wrIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_S_Data = fifo_adap_IDCT1_AMBA_AXIBus_LT1_wrIF1_SDL_S_Data
 PORT SDL_S_Empty = fifo_adap_IDCT1_AMBA_AXIBus_LT1_wrIF1_SDL_S_Empty
 PORT SDL_S_Read = IDCT1_SDL1_S_Read
END

BEGIN module_slave_adapter_fifo_read
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER GEN_ID = 3
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = fifo_adap_VLD1_AMBA_AXIBus_LT1_rdIF0
 PORT IRQHasData = fifo_adap_VLD1_AMBA_AXIBus_LT1_rdIF0_IRQHasData
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = fifo_adap_VLD1_AMBA_AXIBus_LT1_rdIF0_SBI_S_Ack
 PORT SBI_S_Address = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_Address[0:31]
 PORT SBI_S_ByteEnable = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ByteEnable[0:3]
 PORT SBI_S_Clk = armCortexA91_FCLK_CLK0
 PORT SDL_M_Clk = armCortexA91_FCLK_CLK0
 PORT SBI_S_ReadData = fifo_adap_VLD1_AMBA_AXIBus_LT1_rdIF0_SBI_S_ReadData
 PORT SBI_S_ReadEnable = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_ReadEnable[0:0]
 PORT SBI_S_WriteData = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteData[0:31]
 PORT SBI_S_WriteEnable = adap_VLD1_AMBA_AXIBus_LT1_rdIF_SBI_MS_MUX_WriteEnable[0:0]
 PORT SDL_M_Data = VLD1_SDL0_M_Data[0:31]
 PORT SDL_M_Full = fifo_adap_VLD1_AMBA_AXIBus_LT1_rdIF0_SDL_M_Full
 PORT SDL_M_Write = VLD1_SDL0_M_Write
END

BEGIN signal_inverter
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = signal_inverter13
 PORT input_port = armCortexA91_FCLK_RESET0_N
 PORT output_port = signal_inverter13_output_port
END

BEGIN simulation_timer_top
 PARAMETER AWIDTH = 32
 PARAMETER DWIDTH = 32
 PARAMETER HW_VER = 2.00.a
 PARAMETER INSTANCE = simulation_timer1
 PORT Clk = armCortexA91_FCLK_CLK0
 PORT Reset = signal_inverter13_output_port
 PORT SBI_S_Ack = simulation_timer1_SBI_S_Ack
 PORT SBI_S_Address = axi_slave_adapter8_SBI_S_Address[0:31]
 PORT SBI_S_ByteEnable = axi_slave_adapter8_SBI_S_ByteEnable[0:3]
 PORT SBI_S_ReadData = simulation_timer1_SBI_S_ReadData
 PORT SBI_S_ReadEnable = axi_slave_adapter8_SBI_S_ReadEnable
 PORT SBI_S_WriteData = axi_slave_adapter8_SBI_S_WriteData[0:31]
 PORT SBI_S_WriteEnable = axi_slave_adapter8_SBI_S_WriteEnable
END
