Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date              : Wed Jul 27 20:16:46 2016
| Host              : verratnix.zmk.uni-kl.de running 64-bit CentOS release 6.7 (Final)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file zc702_wrapper_timing_summary_routed.rpt -rpx zc702_wrapper_timing_summary_routed.rpx
| Design            : zc702_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.778        0.000                      0                32067        0.017        0.000                      0                32067        3.750        0.000                       0                 12062  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 5.000}        10.000          100.000         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_2          1.778        0.000                      0                31280        0.017        0.000                      0                31280        3.750        0.000                       0                 12062  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_2         clk_fpga_2               2.659        0.000                      0                  787        0.178        0.000                      0                  787  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.704ns (17.691%)  route 3.275ns (82.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.779     3.073    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X97Y86                                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.456     3.529 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=19, routed)          1.710     5.239    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/n_0_opt_has_pipe.first_q_reg[0]
    SLICE_X95Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_18/O
                         net (fo=24, routed)          0.813     6.176    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/sml_shft_by_14_align[9]
    SLICE_X97Y84         LUT4 (Prop_lut4_I0_O)        0.124     6.300 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_27/O
                         net (fo=1, routed)           0.752     7.052    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/sml_shft_by_14_align[14]
    DSP48_X3Y34          DSP48E1                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.690    12.869    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34                                                       r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.229    13.099    
                         clock uncertainty           -0.154    12.944    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -4.114     8.830    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 0.704ns (17.940%)  route 3.220ns (82.060%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.779     3.073    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X97Y86                                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.456     3.529 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=19, routed)          1.710     5.239    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/n_0_opt_has_pipe.first_q_reg[0]
    SLICE_X95Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_18/O
                         net (fo=24, routed)          0.815     6.179    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/sml_shft_by_14_align[0]
    SLICE_X99Y84         LUT6 (Prop_lut6_I2_O)        0.124     6.303 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_39/O
                         net (fo=1, routed)           0.695     6.997    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/sml_shft_by_14_align[2]
    DSP48_X3Y34          DSP48E1                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.690    12.869    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34                                                       r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.229    13.099    
                         clock uncertainty           -0.154    12.944    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -4.114     8.830    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.704ns (18.132%)  route 3.179ns (81.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.779     3.073    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X97Y86                                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.456     3.529 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=19, routed)          1.710     5.239    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/n_0_opt_has_pipe.first_q_reg[0]
    SLICE_X95Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_18/O
                         net (fo=24, routed)          0.728     6.092    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/sml_shft_by_14_align[9]
    SLICE_X100Y85        LUT4 (Prop_lut4_I0_O)        0.124     6.216 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_25/O
                         net (fo=1, routed)           0.740     6.956    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/sml_shft_by_14_align[16]
    DSP48_X3Y34          DSP48E1                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.690    12.869    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34                                                       r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.229    13.099    
                         clock uncertainty           -0.154    12.944    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -4.114     8.830    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.704ns (18.440%)  route 3.114ns (81.560%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.779     3.073    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X97Y86                                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.456     3.529 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=19, routed)          1.710     5.239    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/n_0_opt_has_pipe.first_q_reg[0]
    SLICE_X95Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_18/O
                         net (fo=24, routed)          0.713     6.076    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/sml_shft_by_14_align[9]
    SLICE_X97Y83         LUT4 (Prop_lut4_I0_O)        0.124     6.200 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_21/O
                         net (fo=1, routed)           0.690     6.891    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/sml_shft_by_14_align[20]
    DSP48_X3Y34          DSP48E1                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.690    12.869    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34                                                       r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.229    13.099    
                         clock uncertainty           -0.154    12.944    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -4.114     8.830    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.704ns (18.486%)  route 3.104ns (81.514%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.779     3.073    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X97Y86                                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.456     3.529 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=19, routed)          1.710     5.239    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/n_0_opt_has_pipe.first_q_reg[0]
    SLICE_X95Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_18/O
                         net (fo=24, routed)          0.696     6.059    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/sml_shft_by_14_align[0]
    SLICE_X99Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.183 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_33/O
                         net (fo=1, routed)           0.698     6.881    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/sml_shft_by_14_align[8]
    DSP48_X3Y34          DSP48E1                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.690    12.869    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34                                                       r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.229    13.099    
                         clock uncertainty           -0.154    12.944    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -4.114     8.830    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.704ns (18.585%)  route 3.084ns (81.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.779     3.073    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X97Y86                                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.456     3.529 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=19, routed)          1.710     5.239    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/n_0_opt_has_pipe.first_q_reg[0]
    SLICE_X95Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_18/O
                         net (fo=24, routed)          0.795     6.158    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/sml_shft_by_14_align[0]
    SLICE_X98Y84         LUT6 (Prop_lut6_I2_O)        0.124     6.282 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_40/O
                         net (fo=1, routed)           0.579     6.861    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/sml_shft_by_14_align[1]
    DSP48_X3Y34          DSP48E1                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.690    12.869    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34                                                       r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.229    13.099    
                         clock uncertainty           -0.154    12.944    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -4.114     8.830    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.704ns (18.643%)  route 3.072ns (81.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.779     3.073    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X97Y86                                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.456     3.529 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=19, routed)          1.710     5.239    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/n_0_opt_has_pipe.first_q_reg[0]
    SLICE_X95Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_18/O
                         net (fo=24, routed)          0.809     6.172    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/sml_shft_by_14_align[0]
    SLICE_X97Y84         LUT6 (Prop_lut6_I2_O)        0.124     6.296 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_41/O
                         net (fo=1, routed)           0.553     6.849    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/sml_shft_by_14_align[0]
    DSP48_X3Y34          DSP48E1                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.690    12.869    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34                                                       r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.229    13.099    
                         clock uncertainty           -0.154    12.944    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -4.114     8.830    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.704ns (18.793%)  route 3.042ns (81.207%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.779     3.073    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X97Y86                                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.456     3.529 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=19, routed)          1.710     5.239    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/n_0_opt_has_pipe.first_q_reg[0]
    SLICE_X95Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_18/O
                         net (fo=24, routed)          0.634     5.997    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/sml_shft_by_14_align[9]
    SLICE_X96Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.121 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_24/O
                         net (fo=1, routed)           0.698     6.819    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/sml_shft_by_14_align[17]
    DSP48_X3Y34          DSP48E1                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.690    12.869    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34                                                       r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.229    13.099    
                         clock uncertainty           -0.154    12.944    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -4.114     8.830    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.704ns (18.903%)  route 3.020ns (81.097%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.779     3.073    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X97Y86                                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.456     3.529 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=19, routed)          1.710     5.239    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/n_0_opt_has_pipe.first_q_reg[0]
    SLICE_X95Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_18/O
                         net (fo=24, routed)          0.701     6.065    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/sml_shft_by_14_align[0]
    SLICE_X97Y83         LUT6 (Prop_lut6_I2_O)        0.124     6.189 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_35/O
                         net (fo=1, routed)           0.608     6.797    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/sml_shft_by_14_align[6]
    DSP48_X3Y34          DSP48E1                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.690    12.869    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34                                                       r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.229    13.099    
                         clock uncertainty           -0.154    12.944    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -4.114     8.830    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.704ns (18.957%)  route 3.010ns (81.043%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 12.869 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.779     3.073    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X97Y86                                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y86         FDRE (Prop_fdre_C_Q)         0.456     3.529 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=19, routed)          1.710     5.239    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/n_0_opt_has_pipe.first_q_reg[0]
    SLICE_X95Y88         LUT6 (Prop_lut6_I0_O)        0.124     5.363 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_18/O
                         net (fo=24, routed)          0.706     6.069    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/sml_shft_by_14_align[9]
    SLICE_X98Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.193 r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/BMA_EXP_DELAY/i_pipe/DSP_i_26/O
                         net (fo=1, routed)           0.593     6.787    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/sml_shft_by_14_align[15]
    DSP48_X3Y34          DSP48E1                                      r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.690    12.869    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y34                                                       r  zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.229    13.099    
                         clock uncertainty           -0.154    12.944    
    DSP48_X3Y34          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -4.114     8.830    zc702_i/mmult_accel_0/inst/mmult_accel_fadd_32ns_32ns_32_5_full_dsp_U1/mmult_accel_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          8.830    
                         arrival time                          -6.787    
  -------------------------------------------------------------------
                         slack                                  2.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_regslice/inst/aw_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.795%)  route 0.213ns (60.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.635     0.971    zc702_i/axi_interconnect_S_AXI_ACP/s00_mmu/inst/register_slice_inst/aw_pipe/aclk
    SLICE_X51Y101                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  zc702_i/axi_interconnect_S_AXI_ACP/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.213     1.325    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_regslice/inst/aw_pipe/D[26]
    SLICE_X48Y100        FDRE                                         r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_regslice/inst/aw_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.911     1.277    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_regslice/inst/aw_pipe/aclk
    SLICE_X48Y100                                                     r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_regslice/inst/aw_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.070     1.308    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/s00_regslice/inst/aw_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.791%)  route 0.248ns (60.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.552     0.888    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/I2
    SLICE_X50Y96                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.248     1.300    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/DIA1
    SLICE_X46Y92         RAMD32                                       r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.823     1.189    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/WCLK
    SLICE_X46Y92                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMA_D1/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.274    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.555     0.891    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.146     1.178    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X42Y57         RAMD32                                       r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.823     1.189    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X42Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.144    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.555     0.891    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.146     1.178    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X42Y57         RAMD32                                       r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.823     1.189    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X42Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.144    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.555     0.891    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.146     1.178    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X42Y57         RAMD32                                       r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.823     1.189    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X42Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.144    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.555     0.891    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.146     1.178    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X42Y57         RAMD32                                       r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.823     1.189    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X42Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.144    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.555     0.891    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.146     1.178    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X42Y57         RAMD32                                       r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.823     1.189    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X42Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.144    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.555     0.891    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.146     1.178    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X42Y57         RAMD32                                       r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.823     1.189    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X42Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.144    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.555     0.891    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.146     1.178    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X42Y57         RAMS32                                       r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.823     1.189    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X42Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y57         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.144    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.054%)  route 0.146ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.555     0.891    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=42, routed)          0.146     1.178    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X42Y57         RAMS32                                       r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.823     1.189    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X42Y57                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y57         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.144    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { zc702_i/ps7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                                                                                                
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y11  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y11  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y32  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X2Y32  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y15  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X2Y15  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X3Y12  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X3Y12  zc702_i/axi_interconnect_S_AXI_ACP/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y30  zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y30  zc702_i/axi_interconnect_S_AXI_ACP/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y71  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA/CLK                                                                                                                                                    
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y71  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA_D1/CLK                                                                                                                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y71  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMB/CLK                                                                                                                                                    
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y71  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMB_D1/CLK                                                                                                                                                 
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y71  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMC/CLK                                                                                                                                                    
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y71  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMC_D1/CLK                                                                                                                                                 
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y71  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMD/CLK                                                                                                                                                    
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y71  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMD_D1/CLK                                                                                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y84  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMA/CLK                                                                                                                                                   
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y84  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_30_35/RAMA_D1/CLK                                                                                                                                                
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y89  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                                                                          
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y89  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK                                                                                                       
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y89  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK                                                                                                          
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y89  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK                                                                                                       
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y89  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK                                                                                                          
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y89  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK                                                                                                       
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y89  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK                                                                                                          
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X36Y89  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK                                                                                                       
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y69  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK                                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y69  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK                                                                                                                                                   



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        2.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 0.580ns (8.921%)  route 5.922ns (91.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.897     3.191    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X63Y117                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     3.647 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=46, routed)          4.093     7.740    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.829     9.693    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]
    SLICE_X26Y62         FDPE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.517    12.696    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X26Y62                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.129    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X26Y62         FDPE (Recov_fdpe_C_PRE)     -0.319    12.352    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 0.580ns (9.023%)  route 5.848ns (90.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.897     3.191    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X63Y117                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     3.647 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=46, routed)          5.088     8.735    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.859 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=6, routed)           0.761     9.619    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset
    SLICE_X32Y67         FDPE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.471    12.650    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X32Y67                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X32Y67         FDPE (Recov_fdpe_C_PRE)     -0.319    12.306    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 0.580ns (9.254%)  route 5.687ns (90.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.897     3.191    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X63Y117                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     3.647 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=46, routed)          5.088     8.735    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.859 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=6, routed)           0.600     9.458    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset
    SLICE_X34Y66         FDPE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.473    12.652    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X34Y66                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X34Y66         FDPE (Recov_fdpe_C_PRE)     -0.361    12.266    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         12.266    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 0.580ns (9.254%)  route 5.687ns (90.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.897     3.191    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X63Y117                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     3.647 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=46, routed)          5.088     8.735    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.859 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=6, routed)           0.600     9.458    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset
    SLICE_X34Y66         FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.473    12.652    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X34Y66                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X34Y66         FDCE (Recov_fdce_C_CLR)     -0.319    12.308    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.RST_FULL_GEN_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 0.580ns (9.254%)  route 5.687ns (90.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.897     3.191    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X63Y117                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     3.647 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=46, routed)          5.088     8.735    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.859 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=6, routed)           0.600     9.458    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset
    SLICE_X34Y66         FDPE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.473    12.652    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X34Y66                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X34Y66         FDPE (Recov_fdpe_C_PRE)     -0.319    12.308    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 0.580ns (9.254%)  route 5.687ns (90.746%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.897     3.191    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X63Y117                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     3.647 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=46, routed)          5.088     8.735    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X31Y66         LUT1 (Prop_lut1_I0_O)        0.124     8.859 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=6, routed)           0.600     9.458    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/inverted_reset
    SLICE_X34Y66         FDPE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.473    12.652    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X34Y66                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X34Y66         FDPE (Recov_fdpe_C_PRE)     -0.319    12.308    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.580ns (9.197%)  route 5.727ns (90.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.897     3.191    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X63Y117                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     3.647 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=46, routed)          4.093     7.740    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.634     9.498    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]
    SLICE_X26Y64         FDPE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.516    12.695    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X26Y64                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X26Y64         FDPE (Recov_fdpe_C_PRE)     -0.319    12.351    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 0.580ns (9.353%)  route 5.621ns (90.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.897     3.191    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X63Y117                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     3.647 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=46, routed)          4.093     7.740    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.528     9.392    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]
    SLICE_X31Y63         FDPE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.520    12.699    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X31Y63                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X31Y63         FDPE (Recov_fdpe_C_PRE)     -0.359    12.315    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 0.580ns (9.353%)  route 5.621ns (90.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.897     3.191    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X63Y117                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     3.647 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=46, routed)          4.093     7.740    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.528     9.392    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]
    SLICE_X30Y63         FDPE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.520    12.699    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X30Y63                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X30Y63         FDPE (Recov_fdpe_C_PRE)     -0.319    12.355    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.355    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 0.580ns (9.553%)  route 5.492ns (90.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.897     3.191    zc702_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X63Y117                                                     r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456     3.647 r  zc702_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=46, routed)          4.093     7.740    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aresetn
    SLICE_X40Y73         LUT1 (Prop_lut1_I0_O)        0.124     7.864 f  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=34, routed)          1.399     9.263    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/clear
    SLICE_X31Y75         FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       1.508    12.687    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X31Y75                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/C
                         clock pessimism              0.129    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X31Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.257    zc702_i/axi_interconnect_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]
  -------------------------------------------------------------------
                         required time                         12.257    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  2.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.945%)  route 0.231ns (62.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.554     0.890    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y92                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.231     1.261    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y90         FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.819     1.185    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y90                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.083    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.945%)  route 0.231ns (62.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.554     0.890    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y92                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.231     1.261    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y90         FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.819     1.185    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y90                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.083    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.945%)  route 0.231ns (62.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.554     0.890    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y92                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.231     1.261    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y90         FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.819     1.185    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y90                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.083    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.945%)  route 0.231ns (62.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.554     0.890    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y92                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.231     1.261    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y90         FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.819     1.185    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y90                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.083    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.945%)  route 0.231ns (62.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.554     0.890    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y92                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.231     1.261    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y90         FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.819     1.185    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y90                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.083    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.140%)  route 0.284ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.554     0.890    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y92                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.284     1.315    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y89         FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.818     1.184    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y89                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.082    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.140%)  route 0.284ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.554     0.890    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y92                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.284     1.315    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y89         FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.818     1.184    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y89                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.082    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.140%)  route 0.284ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.554     0.890    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y92                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.284     1.315    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y89         FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.818     1.184    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y89                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.082    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.140%)  route 0.284ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.554     0.890    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y92                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.284     1.315    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y89         FDCE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.818     1.184    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y89                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.082    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.140%)  route 0.284ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.554     0.890    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X49Y92                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.031 f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.284     1.315    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X50Y89         FDPE                                         f  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zc702_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zc702_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zc702_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=12066, routed)       0.818     1.184    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X50Y89                                                      r  zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDPE (Remov_fdpe_C_PRE)     -0.071     1.078    zc702_i/axi_interconnect_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.237    





