###################################################################################
#
#                      R E L E A S E   H I S T O R Y
#
# RF parameter configuration (PN80T - Crownqlte)
# PN80T --> eSE Enabled, UICC Disabled
# 20180430 : Modified register for HQE PV1st. NXP_RF_FILE_VERSION_INFO={18,93}
# 20180424 : Added A084 register due to transaction time difference between screen on/off
# 20180417 : Applied FW11.01.18 features.
# 20180320 : Modified RF parameter for Printer TAG. NXP_RF_FILE_VERSION_INFO={16, 03}
# 20180309 : Applied FW11.01.16 features. NXP_RF_FILE_VERSION_INFO={16, 02}
# 20171218 : Applied FW11.01.16 features. NXP_RF_FILE_VERSION_INFO={16, 01}
###################################################################################

#	A0, 0D, 06, 06, 37, XX, 76, 00, 00,   CLIF_TX_CONTROL_REG XX :
#	A0, 0D, 06, 06, 37, 08, 76, 00, 00,   Mode1 28, Mode2 08, Mode3 48
# A0, 38, 04, XX, YY, 00, 01            CLIF_ANA_NFCLD_REG
# A0, 38, 04, 01, 02, 00, 01            XX for ON, YY for OFF
#	A0, 0D, 03, 24, 03, 7A,               RF_CLIF_CFG_TECHNO_T_TXA_P  CLIF_TRANSCEIVE_CONTROL_REG FDT setting

#	A0, 0D, 06, 06, 42, 00, 02, FF, FF,   RF_CLIF_CFG_TARGET  CLIF_ANA_TX_AMPLITUDE_REG

#	A0, 0D, 04, 32, 42, F8, 40,           RF_CLIF_CFG_BR_106_I_TXA  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 04, 46, 42, 88, 40,           RF_CLIF_CFG_BR_106_I_TXB  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 04, 56, 42, 88, 40,           RF_CLIF_CFG_BR_212_I_TXF  CLIF_ANA_TX_AMPLITUDE_REG
#	A0, 0D, 04, 5C, 42, A0, 40,           RF_CLIF_CFG_BR_424_I_TXF  CLIF_ANA_TX_AMPLITUDE_REG

#	A0, 0D, 06, 34, 44, 55, 0A, 00, 00,   RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_ANA_RX_REG
#	A0, 0D, 06, 48, 44, 55, 0A, 00, 00,   RF_CLIF_CFG_BR_106_I_RXB  CLIF_ANA_RX_REG
#	A0, 0D, 06, 58, 44, 55, 08, 00, 00,   RF_CLIF_CFG_BR_212_I_RXF_P  CLIF_ANA_RX_REG
#	A0, 0D, 06, 5E, 44, 55, 08, 00, 00,   RF_CLIF_CFG_BR_424_I_RXF_P  CLIF_ANA_RX_REG

#	A0, 0D, 06, 34, 2D, DC, 30, 04, 00,   RF_CLIF_CFG_BR_106_I_RXA_P  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 48, 2D, 15, 24, 1F, 01,   RF_CLIF_CFG_BR_106_I_RXB  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 58, 2D, 0D, 24, 0C, 01,   RF_CLIF_CFG_BR_212_I_RXF_P  CLIF_SIGPRO_RM_CONFIG1_REG
#	A0, 0D, 06, 5E, 2D, 0D, 6A, 0C, 01,   RF_CLIF_CFG_BR_424_I_RXF_P  CLIF_SIGPRO_RM_CONFIG1_REG

#	A0, 0D, 06, 32, 4A, 53, 07, 00, 1B,   RF_CLIF_CFG_BR_106_I_TXA  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 06, 46, 4A, 33, 07, 00, 07,   RF_CLIF_CFG_BR_106_I_TXB  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 06, 56, 4A, 43, 07, 00, 07,   RF_CLIF_CFG_BR_212_I_TXF  CLIF_ANA_TX_SHAPE_CONTROL_REG
#	A0, 0D, 06, 5C, 4A, 11, 07, 01, 07,   RF_CLIF_CFG_BR_424_I_TXF  CLIF_ANA_TX_SHAPE_CONTROL_REG

# A0, 0D, 06, 22, 2D, 50, 20, 0C, 00    RF_CLIF_CFG_TECHNO_I_RX15693CLIF_SIGPRO_RM_CONFIG1_REG
###################################################################################
NXP_RF_CONF_BLK_1={ 20, 02, AA, 14,
	A0, 0D, 06, 06, 37, 28, 76, 00, 00,
	A0, 0D, 03, 24, 03, 7F,
	A0, 0D, 06, 06, 42, 00, 03, F3, F3,
	A0, 0D, 04, 32, 42, F8, 40,
	A0, 0D, 04, 46, 42, 78, 40,
	A0, 0D, 04, 56, 42, 78, 40,
	A0, 0D, 04, 5C, 42, 80, 40,
	A0, 0D, 06, 34, 44, 66, 0A, 00, 00,
	A0, 0D, 06, 48, 44, 67, 0A, 00, 00,
	A0, 0D, 06, 58, 44, 55, 08, 00, 00,
	A0, 0D, 06, 5E, 44, 55, 08, 00, 00,
	A0, 0D, 06, 34, 2D, DC, 30, 04, 00,
	A0, 0D, 06, 48, 2D, 15, 24, 1F, 01,
	A0, 0D, 06, 58, 2D, 0D, 88, 0C, 01,
	A0, 0D, 06, 5E, 2D, 0D, 4A, 0C, 01,
	A0, 0D, 06, 32, 4A, 53, 07, 00, 1B,
	A0, 0D, 06, 46, 4A, 33, 07, 00, 07,
	A0, 0D, 06, 56, 4A, 43, 07, 00, 07,
	A0, 0D, 06, 5C, 4A, 11, 07, 01, 07,
	A0, 0D, 06, 22, 2D, 50, 40, 0C, 00
}

# *** Clk Man /Field-On	/TypeA	/TypeB	/TypeF 5degrees
# A0, 3A, 08, 	87, 00, 	87, 00, 87, 00, 87, 00
# 00 00 to 63 01 -> 0degree to 355 degree
# 00 00 -> 0degree  # 2D 00 -> 45degree # 5A 00 -> 90degree # 87 00 -> 135degree
# B4 00 -> 180degree# E1 00 -> 225degree# 0E 01 -> 270degree# 3B 01 -> 315degree
#
# Phone OFF Card mode control
# A0, 29, 16, 1X, 00, 00, 1F, 00, 02, 00, 1F, 00, 02, 00, 40, F3, F3, 00, 43, F3, F3, 38, 70, 00, 00
# X : CLK_MAN for phone OFF range 18~1F(18 = 0degeree, 1F = 315degree)
NXP_RF_CONF_BLK_2={ 20, 02, 2D, 03,
A0, 38, 04, 14, 06, 0B, 00,
A0, 3A, 08, B4, 00, B4, 00, B4, 00, B4, 00,
A0, 29, 17, 1C, 02, 00, 1F, 00, 02, 00, 1F, 00, 02, 00, 40, F3, F3, 00, 43, F3, F3, 38, 70, 00, 00, 01
}


# Dynamic LMA
#A0, 34, D2, 23, 04, 18,
#xx, -> 07 DLMA disable, 47 DLMA enable

NXP_RF_CONF_BLK_3={20, 02, D6, 01,
A0, 34, D2, 23, 04, 18,
47,
40,
00, 20, 40, 00,
28, 20, 40, 00,
3B, 20, 40, 00,
5D, 20, 40, 00,
8D, 00, 40, 00,
E6, 00, 48, 00,
40, 01, 48, 00,
00, 00, 08, 02,
00, 00, 08, 02,
00, 00, 08, 02,
00, 00, 08, 02,
00, 00, 08, 02,
00, 00, 08, 02,
00, 00, 48, 01,
00, 00, 08, 03,
00, 00, 08, 01,
00, 00, C8, 02,
00, 00, C8, 00,
00, 00, 88, 02,
00, 00, 48, 02,
00, 00, B8, 00,
00, 00, 68, 00,
00, 00, 18, 00,
00, 00, 08, 02,
00, 00, 00, 00,
00, 00, 00, 00,
47,
00, 20, 40, 00,
28, 20, 40, 00,
3B, 20, 40, 00,
5D, 20, 40, 00,
8D, 00, 40, 00,
E6, 00, 48, 00,
40, 01, 48, 00,
00, 00, 08, 02,
00, 00, 08, 02,
00, 00, 08, 02,
00, 00, 08, 02,
00, 00, 08, 02,
00, 00, 08, 02,
00, 00, 48, 01,
00, 00, 08, 03,
00, 00, 08, 01,
00, 00, C8, 02,
00, 00, C8, 00,
00, 00, 88, 02,
00, 00, 48, 02,
00, 00, B8, 00,
00, 00, 68, 00,
00, 00, 18, 00,
00, 00, 08, 02,
00, 00, 00, 00
}


NXP_RF_CONF_BLK_4={20,02,5B,01,
   A0,0B,
   57,E8,08,90,96,0F,4E,00,
   36,95,00,00,36,9F,00,00,
   46,9F,00,00,4E,9F,00,00,
   50,9F,00,00,58,9F,00,00,
   59,9F,00,00,61,9F,00,00,
   64,9F,00,00,6B,1F,00,00,
   6C,1F,00,00,74,1F,00,00,
   76,1F,00,00,7E,1F,00,00,
   80,1F,00,00,88,1F,00,00,
   8E,1F,00,00,93,1F,00,00,
   9B,1F,00,00,A3,1F,00,00
}

###############################################################################
#	Core configuration extensions
#
#	A0, 02, - Clock Request
#			0x00 - Disabled
#			0x01 - Enabled
#	A0, 11, - Clock specific configuration
#			Please refer to User Manual
#	A0, 40, - TAG_DETECTOR_CFG
#			0x00 - tag detector disabled
#			0x01 - tag detector enabled
#	A0, 41, - TAG_DETECTOR_ THRESHOLD_CFG
#	A0, 42, - TAG_DETECTOR_ PERIOD_CFG
#	A0, 43, - TAG_DETECTOR_ FALLBACK_CNT _CFG
#	A0, 47, - GT_NFC-AP_CFG Guard time for unmodulated RF for Poll NFC-A passive
#	A0, 5E, - JEWEL_RID_CFG
#			0x00 - The RID is NOT sent on RF to the T1T.
#			0x01 - The RID is sent on RF to the T1T
#	A0, 62, - FILTER_FIELD_INFO_CFG
#			0x00 - Disable
#			0x01 - Enable
#	A0, 69, - Q issue Vref
#	A0, 80, - TO_RF_OFF_CFG : Specifies the time-out (in ms) applied by PN551 before it restarts a Polling sequence, after it has detected a Field-OFF in Listen Mode
#	A0, 85, - Special Param
#	A0, 96, - LISTEN_NOTIFY_ALL_AID all Aid notification in action NTF
#	A0, B1, - RSSI_INTERNAL_REGISTER RX register value
#	A0, C0, - SWP_BITRATE_INT1
#	A0, CD, - SWP1 bTmrS2HighV
#	A0, D8, - SWP_SLIDING_WINDOWS_INT2 Sliding window size for SWP2
#	A0, EC, - SWP1 Control
#			0x00 - Disable
#			0x01 - Enable
#	A0, ED, - SWP1 Control
#			0x00 - Interface SWP2 Disabled
#			0x01 - Interface SWP2 Enabled
#	A0, F2, - SWP_SVDD_ON_FOR_SPI
#			0x00 - SPI Disabled
#			0x01 - SPI Enabled
#	A0, F3, - SWP_WAIT_FOR_UICC_BOOT
###############################################################################

########### setting for NXP_CORE_EXTN ################################
#
#   ULTPD setting
#         A0, 40, 01, 00, # 00:normal  01:LPCD 	05:advanced LPCD
#         A0, 41, 01, 03,
#         A0, 42, 01, 19,
#         A0, 43, 01, 00, # 00 : LPCD only   xx : hybird
#    eSE setting
#        A0, ED, 01, 01,
#        A0, F2, 01, 01,
#	TianJina Patch / SVDD cut off options
#		A0, 85, 04, <Byte3>, <Byte2>, <Byte1>,  <Byte0>,
#			  Bit0 -> MIFARE Tianjin Fix ( 1 : enable, 0 : disable ) : 000X 0000b
#	Slow AP
#		A0, 62, 01, 01
#	AGC Q issue
#		A0, 69, 09, 02, CF, 80, 00, 00, 07, 40, 00, 00,
#	PMU Register setting
#		PLL use case 	: A0, 0E, 0B, 11, 01, 01, 31, 00, 00, 00, 11, 00, 10, 0C,
#		X-TAL use case 	: A0, 0E, 0B, 31, 01, 01, 01, 00, 00, 1E, 10, 00, 10, 0C
#####################################################################
NXP_CORE_CONF_EXTN={20, 02, 7E, 18,
	A0, 02, 01, 01,
	A0, 0E, 0B, 11, 01, 01, 31, 00, 00, 00, 11, 00, 10, 0C,
	A0, 11, 04, CD, 67, 22, FF,
	A0, 12, 01, 02,
	A0, 37, 01, 35,
	A0, 40, 01, 05,
	A0, 41, 01, 02,
	A0, 42, 01, 19,
	A0, 43, 01, 04,
	A0, 46, 02, 00, 28,
	A0, 47, 02, 00, 28,
	A0, 62, 01, 01,
	A0, 69, 09, 02, CF, 80, 00, 00, 07, 40, 00, 00,
	A0, 84, 01, 01,
	A0, 85, 04, 50, 08, 28, 3C,
	A0, 96, 01, 20,
	A0, 9F, 02, 08, 08,
	A0, CD, 01, 7F,
	A0, D8, 01, 02,
	A0, EC, 01, 00,
	A0, ED, 01, 01,
	A0, F2, 01, 01,
	A0, F3, 02, 10, 27,
	A0, B1, 02, B0, 04
}

###############################################################################
# Core configuration settings
# It includes
# 18        - Poll Mode NFC-F:   PF_BIT_RATE
# 21        - Poll Mode ISO-DEP: PI_BIT_RATE
# 28        - Poll Mode NFC-DEP: PN_NFC_DEP_SPEED
# 30        - Lis. Mode NFC-A:   LA_BIT_FRAME_SDD
# 31        - Lis. Mode NFC-A:   LA_PLATFORM_CONFIG
# 33        - Lis. Mode NFC-A:   LA_SEL_INFO
# 50        - Lis. Mode NFC-F:   LF_PROTOCOL_TYPE
# 54        - Lis. Mode NFC-F:   LF_CON_BITR_F
# 5B        - Lis. Mode ISO-DEP: LI_BIT_RATE # 106 KBPS : 00 default :02
# 60        - Lis. Mode NFC-DEP: LN_WT
# 80        - Other Param.:      RF_FIELD_INFO
# 81        - Other Param.:      RF_NFCEE_ACTION
# 82        - Other Param.:      NFCDEP_OP
# ADD : 58, 01, 07 because FWI default value set as 7 as PICS

NXP_CORE_CONF={ 20, 02, 33, 11,
	18, 01, 01,
	21, 01, 00,
	28, 01, 01,
	30, 01, 08,
	31, 01, 03,
	32, 01, 20,
	38, 01, 01,
	33, 00,
	50, 01, 02,
	54, 01, 06,
	5B, 01, 00,
	60, 01, 0E,
	80, 01, 01,
	81, 01, 01,
	82, 01, 0E,
	58, 01, 07,
	5C, 01, 02
}

########### SE configuration setting ################################
#
#	A0, EC, - SWP1 Control
#			0x00 - Disable
#			0x01 - Enable
#	A0, ED, - SWP1 Control
#			0x00 - Interface SWP2 Disabled
#			0x01 - Interface SWP2 Enabled
#	A0, F2, - SWP_SVDD_ON_FOR_SPI
#			0x00 - SPI Disabled
#			0x01 - SPI Enabled

###########################
# Enable - eSE, SPI
# Disable - UICC
###########################
NXP_SE_CONF_DEF={
    20, 02, 11, 04,
    A0, EC, 01, 00,
    A0, ED, 01, 01,
    A0, 12, 01, 02,
    A0, F2, 01, 01
}

###########################
# Enable - UICC
# Disable - eSE, SPI
###########################
NXP_SE_CONF_VZW={
    20, 02, 11, 04,
    A0, EC, 01, 01,
    A0, ED, 01, 00,
    A0, 12, 01, 00,
    A0, F2, 01, 00
}

###########################
# Enable - UICC, eSE, SPI
# Disable - N/A
###########################
NXP_SE_CONF_TMO={
    20, 02, 11, 04,
    A0, EC, 01, 01,
    A0, ED, 01, 01,
    A0, 12, 01, 02,
    A0, F2, 01, 01
}

###########################
# Enable - UICC, eSE, SPI
# Disable - N/A
###########################
NXP_SE_CONF_GCF={
    20, 02, 11, 04,
    A0, EC, 01, 01,
    A0, ED, 01, 01,
    A0, 12, 01, 02,
    A0, F2, 01, 01
}

###############################################################################
# File Version Information
NXP_RF_FILE_VERSION_INFO={18, 94}

############### end of RF File ##############################
