INFO-FLOW: Workspace /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1 opened at Fri Nov 22 14:46:51 EST 2024
Execute     ap_set_clock -name default -period 6.7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
Execute     import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data:/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 5.61 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Command         import_lib done; 0.25 sec.
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       add_library done; 0.41 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.06 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=slave 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
Execute     config_interface -m_axi_offset=slave 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo
Execute     config_export -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 6.49 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data:/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.16 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   config_export -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -rtl verilog 
Execute   source ./lzw_fpga/solution1/directives.tcl 
Execute     set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO-FLOW: Setting directive 'TOP' name=lzw_fpga 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.146 MB.
INFO: [HLS 200-10] Analyzing design file '../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp -foptimization-record-file=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/clang.lzw_hls.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.pp.0.cpp > /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/clang.lzw_hls.cpp.out.log 2> /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/clang.lzw_hls.cpp.err.log 
Command       ap_eval done; 0.36 sec.
WARNING: [HLS 207-910] 'CHAR_MAX' macro redefined: ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.h:8:9
INFO: [HLS 207-71] previous definition is here: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/lib/clang/7.0.0/include/limits.h:86:9
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top lzw_fpga -name=lzw_fpga 
INFO-FLOW: Setting directive 'TOP' name=lzw_fpga 
INFO-FLOW: Setting directive 'TOP' name=lzw_fpga 
INFO-FLOW: Setting directive 'TOP' name=lzw_fpga 
INFO-FLOW: Setting directive 'TOP' name=lzw_fpga 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=lzw_fpga 
INFO-FLOW: Setting directive 'TOP' name=lzw_fpga 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/.systemc_flag -fix-errors /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.12 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/all.directive.json -fix-errors /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/clang-tidy.lzw_hls.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/clang-tidy.lzw_hls.pp.0.cpp.out.log 2> /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/clang-tidy.lzw_hls.pp.0.cpp.err.log 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 0.12 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/xilinx-dataflow-lawyer.lzw_hls.pp.0.cpp.diag.yml /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/xilinx-dataflow-lawyer.lzw_hls.pp.0.cpp.out.log 2> /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/xilinx-dataflow-lawyer.lzw_hls.pp.0.cpp.err.log 
Command       ap_eval done; 0.35 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/clang.lzw_hls.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.bc > /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/clang.lzw_hls.pp.0.cpp.out.log 2> /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/clang.lzw_hls.pp.0.cpp.err.log 
Command       ap_eval done; 0.54 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.17 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.7 seconds; current allocated memory: 209.577 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.0.bc -args  "/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.g.bc"  
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_hls.g.bc -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.0.bc > /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc > /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc > /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 2.77 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.79 sec.
Execute       run_link_or_opt -opt -out /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lzw_fpga -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lzw_fpga -reflow-float-conversion -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 0.85 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.86 sec.
Execute       run_link_or_opt -out /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc > /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.12 sec.
Execute       run_link_or_opt -opt -out /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lzw_fpga 
Execute         ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lzw_fpga -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lzw_fpga -mllvm -hls-db-dir -mllvm /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.lto.bc > /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 0.44 sec.
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_copy(char*, char const*, int)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_compare(char const*, char const*)' into 'encoding(char const*, int*, int*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'string_length(char const*)' into 'decoding(int const*, int, char*)' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:105:0)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml -> /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.73 seconds; current allocated memory: 212.350 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.352 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lzw_fpga -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.0.bc -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.37 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 214.040 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.1.bc -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) automatically.
Command         transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 213.570 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.g.1.bc to /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.o.1.bc -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.16' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.15' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'string_copy.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:111) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5.1' in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'decoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:40) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:28) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_8_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8) in function 'encoding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:17) in function 'encoding' automatically.
INFO: [XFORM 203-602] Inlining function 'string_copy.15' into 'decoding' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155) automatically.
Command         transform done; 0.41 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 235.116 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.o.2.bc -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_3' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:61:35) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_73_4' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:73:39) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:50:14) in function 'encoding' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_94_5' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:94:31) in function 'encoding' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_131_2' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:107:9) in function 'decoding' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dest' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:41:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:42:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'p' 
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:46:19)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:56:21)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:57:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.code' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:83:40)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:88:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:89:18)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:112:25)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:113:25)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' 
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:140:31)
INFO: [HLS 200-472] Inferring partial write operation for 'new_str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:141:35)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:9:17)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:11:13)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:156:45)
INFO: [HLS 200-472] Inferring partial write operation for 'table.str' (../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:157:49)
Command         transform done; 0.62 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 279.145 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.78 sec.
Command     elaborate done; 8.24 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
Execute       ap_set_top_model lzw_fpga 
WARNING: [SYN 201-103] Legalizing function name 'string_copy.16' to 'string_copy_16'.
WARNING: [SYN 201-103] Legalizing function name 'string_copy.1' to 'string_copy_1'.
Execute       get_model_list lzw_fpga -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lzw_fpga 
Execute       preproc_iomode -model decoding 
Execute       preproc_iomode -model string_copy 
Execute       preproc_iomode -model string_copy.1 
Execute       preproc_iomode -model string_copy.16 
Execute       preproc_iomode -model encoding 
Execute       get_model_list lzw_fpga -filter all-wo-channel 
INFO-FLOW: Model list for configure: encoding string_copy.16 string_copy.1 string_copy decoding lzw_fpga
INFO-FLOW: Configuring Module : encoding ...
Execute       set_default_model encoding 
Execute       apply_spec_resource_limit encoding 
INFO-FLOW: Configuring Module : string_copy.16 ...
Execute       set_default_model string_copy.16 
Execute       apply_spec_resource_limit string_copy.16 
INFO-FLOW: Configuring Module : string_copy.1 ...
Execute       set_default_model string_copy.1 
Execute       apply_spec_resource_limit string_copy.1 
INFO-FLOW: Configuring Module : string_copy ...
Execute       set_default_model string_copy 
Execute       apply_spec_resource_limit string_copy 
INFO-FLOW: Configuring Module : decoding ...
Execute       set_default_model decoding 
Execute       apply_spec_resource_limit decoding 
INFO-FLOW: Configuring Module : lzw_fpga ...
Execute       set_default_model lzw_fpga 
Execute       apply_spec_resource_limit lzw_fpga 
INFO-FLOW: Model list for preprocess: encoding string_copy.16 string_copy.1 string_copy decoding lzw_fpga
INFO-FLOW: Preprocessing Module: encoding ...
Execute       set_default_model encoding 
Execute       cdfg_preprocess -model encoding 
Execute       rtl_gen_preprocess encoding 
INFO-FLOW: Preprocessing Module: string_copy.16 ...
Execute       set_default_model string_copy.16 
Execute       cdfg_preprocess -model string_copy.16 
Execute       rtl_gen_preprocess string_copy.16 
INFO-FLOW: Preprocessing Module: string_copy.1 ...
Execute       set_default_model string_copy.1 
Execute       cdfg_preprocess -model string_copy.1 
Execute       rtl_gen_preprocess string_copy.1 
INFO-FLOW: Preprocessing Module: string_copy ...
Execute       set_default_model string_copy 
Execute       cdfg_preprocess -model string_copy 
Execute       rtl_gen_preprocess string_copy 
INFO-FLOW: Preprocessing Module: decoding ...
Execute       set_default_model decoding 
Execute       cdfg_preprocess -model decoding 
Execute       rtl_gen_preprocess decoding 
INFO-FLOW: Preprocessing Module: lzw_fpga ...
Execute       set_default_model lzw_fpga 
Execute       cdfg_preprocess -model lzw_fpga 
Execute       rtl_gen_preprocess lzw_fpga 
WARNING: [SYN 201-107] Renaming port name 'lzw_fpga/output' to 'lzw_fpga/output_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: encoding string_copy.16 string_copy.1 string_copy decoding lzw_fpga
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model encoding 
Execute       schedule -model encoding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_5', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_7', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln16', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:16)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.8 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 281.022 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.83 sec.
Execute       db_write -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.sched.adb -f 
INFO-FLOW: Finish scheduling encoding.
Execute       set_default_model encoding 
Execute       bind -model encoding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.53 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 283.487 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.38 sec.
Execute       db_write -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.bind.adb -f 
INFO-FLOW: Finish binding encoding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model string_copy.16 
Execute       schedule -model string_copy.16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 283.607 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.sched.adb -f 
INFO-FLOW: Finish scheduling string_copy.16.
Execute       set_default_model string_copy.16 
Execute       bind -model string_copy.16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 283.725 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.bind.adb -f 
INFO-FLOW: Finish binding string_copy.16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model string_copy.1 
Execute       schedule -model string_copy.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 284.189 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.31 sec.
Execute       db_write -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.sched.adb -f 
INFO-FLOW: Finish scheduling string_copy.1.
Execute       set_default_model string_copy.1 
Execute       bind -model string_copy.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 284.812 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.bind.adb -f 
INFO-FLOW: Finish binding string_copy.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model string_copy 
Execute       schedule -model string_copy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 284.914 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.sched.adb -f 
INFO-FLOW: Finish scheduling string_copy.
Execute       set_default_model string_copy 
Execute       bind -model string_copy 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 285.018 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.bind.adb -f 
INFO-FLOW: Finish binding string_copy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decoding 
Execute       schedule -model decoding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_111_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_131_2.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_131_2.1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_1', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_2', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln27_3', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:27)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln8_8', ../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:8->../../../../../../home1/n/nmavuso/ese5320_final_project/hls/lzw_hls.cpp:155)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_8_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 286.104 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.54 sec.
Execute       db_write -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.sched.adb -f 
INFO-FLOW: Finish scheduling decoding.
Execute       set_default_model decoding 
Execute       bind -model decoding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.4 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 287.686 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.29 sec.
Execute       db_write -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.bind.adb -f 
INFO-FLOW: Finish binding decoding.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lzw_fpga 
Execute       schedule -model lzw_fpga 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 287.902 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.sched.adb -f 
INFO-FLOW: Finish scheduling lzw_fpga.
Execute       set_default_model lzw_fpga 
Execute       bind -model lzw_fpga 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 288.274 MB.
Execute       syn_report -verbosereport -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.bind.adb -f 
INFO-FLOW: Finish binding lzw_fpga.
Execute       get_model_list lzw_fpga -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess encoding 
Execute       rtl_gen_preprocess string_copy.16 
Execute       rtl_gen_preprocess string_copy.1 
Execute       rtl_gen_preprocess string_copy 
Execute       rtl_gen_preprocess decoding 
Execute       rtl_gen_preprocess lzw_fpga 
INFO-FLOW: Model list for RTL generation: encoding string_copy.16 string_copy.1 string_copy decoding lzw_fpga
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model encoding -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'encoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 292.874 MB.
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl encoding -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/vhdl/lzw_fpga_encoding 
Execute       gen_rtl encoding -style xilinx -f -lang vlog -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/verilog/lzw_fpga_encoding 
Execute       syn_report -csynth -model encoding -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/report/encoding_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model encoding -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/report/encoding_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model encoding -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.4 sec.
Execute       db_write -model encoding -f -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.adb 
Execute       gen_tb_info encoding -p /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model string_copy.16 -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.82 seconds; current allocated memory: 298.972 MB.
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl string_copy.16 -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/vhdl/lzw_fpga_string_copy_16 
Execute       gen_rtl string_copy.16 -style xilinx -f -lang vlog -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/verilog/lzw_fpga_string_copy_16 
Execute       syn_report -csynth -model string_copy.16 -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/report/string_copy_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model string_copy.16 -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/report/string_copy_16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model string_copy.16 -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model string_copy.16 -f -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.adb 
Execute       gen_tb_info string_copy.16 -p /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model string_copy.1 -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 301.018 MB.
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl string_copy.1 -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/vhdl/lzw_fpga_string_copy_1 
Execute       gen_rtl string_copy.1 -style xilinx -f -lang vlog -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/verilog/lzw_fpga_string_copy_1 
Execute       syn_report -csynth -model string_copy.1 -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/report/string_copy_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model string_copy.1 -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/report/string_copy_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model string_copy.1 -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model string_copy.1 -f -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.adb 
Execute       gen_tb_info string_copy.1 -p /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'string_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model string_copy -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'string_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 302.685 MB.
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl string_copy -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/vhdl/lzw_fpga_string_copy 
Execute       gen_rtl string_copy -style xilinx -f -lang vlog -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/verilog/lzw_fpga_string_copy 
Execute       syn_report -csynth -model string_copy -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/report/string_copy_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model string_copy -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/report/string_copy_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model string_copy -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model string_copy -f -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.adb 
Execute       gen_tb_info string_copy -p /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model decoding -top_prefix lzw_fpga_ -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'decoding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 306.536 MB.
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl decoding -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/vhdl/lzw_fpga_decoding 
Execute       gen_rtl decoding -style xilinx -f -lang vlog -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/verilog/lzw_fpga_decoding 
Execute       syn_report -csynth -model decoding -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/report/decoding_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model decoding -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/report/decoding_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model decoding -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.34 sec.
Execute       db_write -model decoding -f -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.adb 
Execute       gen_tb_info decoding -p /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model lzw_fpga -top_prefix  -sub_prefix lzw_fpga_ -mg_file /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_code' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lzw_fpga' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 's', 'output_code', 'output_size', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzw_fpga'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 312.368 MB.
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       gen_rtl lzw_fpga -istop -style xilinx -f -lang vhdl -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/vhdl/lzw_fpga 
Execute       gen_rtl lzw_fpga -istop -style xilinx -f -lang vlog -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/verilog/lzw_fpga 
Execute       syn_report -csynth -model lzw_fpga -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/report/lzw_fpga_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model lzw_fpga -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/report/lzw_fpga_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model lzw_fpga -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       db_write -model lzw_fpga -f -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.adb 
Execute       gen_tb_info lzw_fpga -p /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga 
Execute       export_constraint_db -f -tool general -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.constraint.tcl 
Execute       syn_report -designview -model lzw_fpga -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.design.xml 
Command       syn_report done; 0.22 sec.
Execute       syn_report -csynthDesign -model lzw_fpga -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model lzw_fpga -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model lzw_fpga -o /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks lzw_fpga 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain lzw_fpga 
INFO-FLOW: Model list for RTL component generation: encoding string_copy.16 string_copy.1 string_copy decoding lzw_fpga
INFO-FLOW: Handling components in module [encoding] ... 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.compgen.tcl 
INFO-FLOW: Found component lzw_fpga_encoding_table_str.
INFO-FLOW: Append model lzw_fpga_encoding_table_str
INFO-FLOW: Found component lzw_fpga_encoding_table_code.
INFO-FLOW: Append model lzw_fpga_encoding_table_code
INFO-FLOW: Found component lzw_fpga_encoding_p.
INFO-FLOW: Append model lzw_fpga_encoding_p
INFO-FLOW: Handling components in module [string_copy_16] ... 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.compgen.tcl 
INFO-FLOW: Handling components in module [string_copy_1] ... 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.compgen.tcl 
INFO-FLOW: Handling components in module [string_copy] ... 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.compgen.tcl 
INFO-FLOW: Handling components in module [decoding] ... 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.compgen.tcl 
INFO-FLOW: Found component lzw_fpga_decoding_table_str.
INFO-FLOW: Append model lzw_fpga_decoding_table_str
INFO-FLOW: Found component lzw_fpga_decoding_temp.
INFO-FLOW: Append model lzw_fpga_decoding_temp
INFO-FLOW: Handling components in module [lzw_fpga] ... 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.tcl 
INFO-FLOW: Found component lzw_fpga_control_s_axi.
INFO-FLOW: Append model lzw_fpga_control_s_axi
INFO-FLOW: Found component lzw_fpga_gmem_m_axi.
INFO-FLOW: Append model lzw_fpga_gmem_m_axi
INFO-FLOW: Append model encoding
INFO-FLOW: Append model string_copy_16
INFO-FLOW: Append model string_copy_1
INFO-FLOW: Append model string_copy
INFO-FLOW: Append model decoding
INFO-FLOW: Append model lzw_fpga
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lzw_fpga_encoding_table_str lzw_fpga_encoding_table_code lzw_fpga_encoding_p lzw_fpga_decoding_table_str lzw_fpga_decoding_temp lzw_fpga_control_s_axi lzw_fpga_gmem_m_axi encoding string_copy_16 string_copy_1 string_copy decoding lzw_fpga
INFO-FLOW: To file: write model lzw_fpga_encoding_table_str
INFO-FLOW: To file: write model lzw_fpga_encoding_table_code
INFO-FLOW: To file: write model lzw_fpga_encoding_p
INFO-FLOW: To file: write model lzw_fpga_decoding_table_str
INFO-FLOW: To file: write model lzw_fpga_decoding_temp
INFO-FLOW: To file: write model lzw_fpga_control_s_axi
INFO-FLOW: To file: write model lzw_fpga_gmem_m_axi
INFO-FLOW: To file: write model encoding
INFO-FLOW: To file: write model string_copy_16
INFO-FLOW: To file: write model string_copy_1
INFO-FLOW: To file: write model string_copy
INFO-FLOW: To file: write model decoding
INFO-FLOW: To file: write model lzw_fpga
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (sdx target): lzw_fpga
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1
Execute       get_solution -flow_target 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=6.700 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_str_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_table_code_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_encoding_p_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command       ap_source done; 0.13 sec.
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_table_str_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'lzw_fpga_decoding_temp_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command       ap_source done; 0.12 sec.
Execute       get_solution -flow_target 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/kernel.internal.xml srclang=c top=lzw_fpga
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name lzw_fpga vlnv xilinx.com:hls:lzw_fpga:1.0
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1
Execute       get_solution -flow_target 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=lzw_fpga xml_exists=0
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.compgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.constraint.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute       get_solution -flow_target 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/kernel.internal.xml srclang=c top=lzw_fpga
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name lzw_fpga vlnv xilinx.com:hls:lzw_fpga:1.0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=13 #gSsdmPorts=0
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.dataonly.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.dataonly.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -output 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.tbgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.tbgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.tbgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.tbgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.tbgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.constraint.tcl 
Execute       sc_get_clocks lzw_fpga 
Execute       source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.8 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.84 seconds; current allocated memory: 321.596 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lzw_fpga.
INFO: [VLOG 209-307] Generating Verilog RTL for lzw_fpga.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model lzw_fpga -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 204.46 MHz
Command     autosyn done; 13.15 sec.
Command   csynth_design done; 21.4 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.99 seconds. CPU system time: 1.01 seconds. Elapsed time: 21.4 seconds; current allocated memory: 322.730 MB.
Command ap_source done; 28.15 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1 opened at Fri Nov 22 14:48:55 EST 2024
Execute     ap_set_clock -name default -period 6.7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.7ns.
Execute     import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data:/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 5.39 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_library_info -library zynquplus_slow 
Execute         config_library_info -family zynquplus 
Execute         config_library_info -part xczu3eg:-sbva484:-1-i 
Execute         import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Command         import_lib done; 0.13 sec.
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       add_library done; 0.27 sec.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.7 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute     config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_offset=slave 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
Execute     config_interface -m_axi_offset=slave 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo
Execute     config_export -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 6.01 sec.
Execute   set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data:/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       config_chip_info -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_library_info -library zynquplus_slow 
Execute       config_library_info -family zynquplus 
Execute       config_library_info -part xczu3eg:-sbva484:-1-i 
Execute       import_lib /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynquplus_dsp48e2.hlp 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Command     add_library done; 0.16 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.19 sec.
Execute   create_clock -period 6.7 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 6.7 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   config_export -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -rtl verilog 
Execute   source ./lzw_fpga/solution1/directives.tcl 
Execute     set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO-FLOW: Setting directive 'TOP' name=lzw_fpga 
Execute   export_design -rtl verilog -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=xo -output=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format xo -rtl verilog
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (sdx target): lzw_fpga
Execute     get_solution -flow_target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=6.700 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=lzw_fpga xml_exists=1
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to lzw_fpga
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/encoding.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_16.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy_1.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/string_copy.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/decoding.compgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.tcl 
Execute     get_config_export -disable_deadlock_detection 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:CMD:       cosim_export_main adding deadlock detection to lzw_fpga
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.constraint.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
Execute     get_solution -flow_target 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       kernel.xml check internal_kernel_xml(1)=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/kernel.internal.xml srclang=c top=lzw_fpga
INFO-FLOW: DBG:CMD:       kernel.xml check proj_kernel_xml    (1)=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml use_proj_kernel_xml=false
INFO-FLOW: DBG:CMD:       copy internal kernel.xml to project: /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:CMD:       update_final_kernel_xml /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml
Execute     get_config_debug -enable 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: Updating /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name lzw_fpga vlnv xilinx.com:hls:lzw_fpga:1.0
INFO-FLOW: DBG:CMD:       copying IP vlog from /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/driver
Execute     get_config_export -format 
Execute     get_config_export -output 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=/mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga.xo
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.dataonly.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.compgen.dataonly.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=lzw_fpga
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=lzw_fpga
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.rtl_wrap.cfg.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.constraint.tcl 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/lzw_fpga.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/.autopilot/db/global.setting.tcl 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /mnt/castor/seas_home/n/nmavuso/ese5320_final_project/lzw_fpga/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s lzw_fpga.xo 
INFO: [HLS 200-802] Generated output file lzw_fpga.xo
Command   export_design done; 55.49 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.08 seconds. CPU system time: 2.92 seconds. Elapsed time: 55.49 seconds; current allocated memory: 217.522 MB.
Command ap_source done; 61.74 sec.
Execute cleanup_all 
