$comment
	File created using the following command:
		vcd file Assignment5.msim.vcd -direction
$end
$date
	Sat May 11 23:21:51 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Assignment5_vlg_vec_tst $end
$var reg 1 ! HanhNhi_A $end
$var reg 1 " HanhNhi_B $end
$var reg 1 # HanhNhi_C $end
$var wire 1 $ HanhNhi_Y0 $end
$var wire 1 % HanhNhi_Y1 $end
$var wire 1 & HanhNhi_Y2 $end
$var wire 1 ' HanhNhi_Y3 $end
$var wire 1 ( HanhNhi_Y4 $end
$var wire 1 ) HanhNhi_Y5 $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 HanhNhi_Y0~output_o $end
$var wire 1 1 HanhNhi_Y5~output_o $end
$var wire 1 2 HanhNhi_Y1~output_o $end
$var wire 1 3 HanhNhi_Y4~output_o $end
$var wire 1 4 HanhNhi_Y3~output_o $end
$var wire 1 5 HanhNhi_Y2~output_o $end
$var wire 1 6 HanhNhi_C~input_o $end
$var wire 1 7 HanhNhi_B~input_o $end
$var wire 1 8 HanhNhi_A~input_o $end
$var wire 1 9 inst2~combout $end
$var wire 1 : inst666~0_combout $end
$var wire 1 ; inst1111111112222~combout $end
$var wire 1 < inst666~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
1<
$end
#10000
1#
16
10
1$
#20000
1"
0#
17
06
00
0<
0$
15
1&
#30000
1#
16
10
1<
1$
1;
14
05
0&
1'
#40000
1!
0"
0#
18
07
06
00
0$
0;
1:
13
04
0'
1(
#50000
1#
16
10
1$
1;
14
1'
#60000
1"
0#
17
06
00
0<
0$
0;
0:
19
11
03
04
15
1&
0'
0(
1)
#70000
1#
16
10
1<
1$
1:
13
05
0&
1(
#80000
0!
0"
0#
08
07
06
00
0$
0:
09
01
03
0(
0)
#100000
