{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686411441426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686411441426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 16:37:21 2023 " "Processing started: Sat Jun 10 16:37:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686411441426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411441426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM_1P_Demo -c RAM_1P_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM_1P_Demo -c RAM_1P_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411441426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686411441673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686411441674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1p_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_1p_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_1P_TestBench-Stimulus " "Found design unit 1: RAM_1P_TestBench-Stimulus" {  } { { "RAM_1P_TestBench.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/RAM_1P_TestBench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447928 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1P_TestBench " "Found entity 1: RAM_1P_TestBench" {  } { { "RAM_1P_TestBench.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/RAM_1P_TestBench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411447928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1p_16_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_1p_16_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_1P_16_8-behavioral " "Found design unit 1: RAM_1P_16_8-behavioral" {  } { { "RAM_1P_16_8.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/RAM_1P_16_8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447930 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1P_16_8 " "Found entity 1: RAM_1P_16_8" {  } { { "RAM_1P_16_8.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/RAM_1P_16_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411447930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1p_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_1p_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_1P_Demo-structural " "Found design unit 1: RAM_1P_Demo-structural" {  } { { "RAM_1P_Demo.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/RAM_1P_Demo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447931 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1P_Demo " "Found entity 1: RAM_1P_Demo" {  } { { "RAM_1P_Demo.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/RAM_1P_Demo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411447931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-behavioral " "Found design unit 1: contador-behavioral" {  } { { "contador.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/contador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447933 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411447933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447934 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411447934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_exmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_exmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_exmp-Behavioral " "Found design unit 1: test_exmp-Behavioral" {  } { { "test_exmp.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/test_exmp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447934 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_exmp " "Found entity 1: test_exmp" {  } { { "test_exmp.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/test_exmp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411447934 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk test_exmp.vhd(22) " "VHDL error at test_exmp.vhd(22): object \"clk\" is used but not declared" {  } { { "test_exmp.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/test_exmp.vhd" 22 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1686411447934 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal test_exmp.vhd(22) " "VHDL Subprogram Call error at test_exmp.vhd(22): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "test_exmp.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/test_exmp.vhd" 22 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686411447934 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk test_exmp.vhd(20) " "VHDL error at test_exmp.vhd(20): object \"clk\" is used but not declared" {  } { { "test_exmp.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/test_exmp.vhd" 20 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1686411447934 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686411448051 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 10 16:37:28 2023 " "Processing ended: Sat Jun 10 16:37:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686411448051 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686411448051 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686411448051 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411448051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686411441426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686411441426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 10 16:37:21 2023 " "Processing started: Sat Jun 10 16:37:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686411441426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411441426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM_1P_Demo -c RAM_1P_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM_1P_Demo -c RAM_1P_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411441426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686411441673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686411441674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1p_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_1p_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_1P_TestBench-Stimulus " "Found design unit 1: RAM_1P_TestBench-Stimulus" {  } { { "RAM_1P_TestBench.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/RAM_1P_TestBench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447928 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1P_TestBench " "Found entity 1: RAM_1P_TestBench" {  } { { "RAM_1P_TestBench.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/RAM_1P_TestBench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411447928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1p_16_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_1p_16_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_1P_16_8-behavioral " "Found design unit 1: RAM_1P_16_8-behavioral" {  } { { "RAM_1P_16_8.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/RAM_1P_16_8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447930 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1P_16_8 " "Found entity 1: RAM_1P_16_8" {  } { { "RAM_1P_16_8.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/RAM_1P_16_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411447930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1p_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_1p_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_1P_Demo-structural " "Found design unit 1: RAM_1P_Demo-structural" {  } { { "RAM_1P_Demo.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/RAM_1P_Demo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447931 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_1P_Demo " "Found entity 1: RAM_1P_Demo" {  } { { "RAM_1P_Demo.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/RAM_1P_Demo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411447931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-behavioral " "Found design unit 1: contador-behavioral" {  } { { "contador.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/contador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447933 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411447933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447934 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411447934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_exmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_exmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_exmp-Behavioral " "Found design unit 1: test_exmp-Behavioral" {  } { { "test_exmp.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/test_exmp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447934 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_exmp " "Found entity 1: test_exmp" {  } { { "test_exmp.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/test_exmp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686411447934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411447934 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk test_exmp.vhd(22) " "VHDL error at test_exmp.vhd(22): object \"clk\" is used but not declared" {  } { { "test_exmp.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/test_exmp.vhd" 22 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1686411447934 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal test_exmp.vhd(22) " "VHDL Subprogram Call error at test_exmp.vhd(22): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "test_exmp.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/test_exmp.vhd" 22 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686411447934 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk test_exmp.vhd(20) " "VHDL error at test_exmp.vhd(20): object \"clk\" is used but not declared" {  } { { "test_exmp.vhd" "" { Text "C:/Users/pedro/OneDrive/Documentos/UA/1 ano/2 semestre/LSD/Aula10/Parte2/test_exmp.vhd" 20 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1686411447934 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686411448051 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 10 16:37:28 2023 " "Processing ended: Sat Jun 10 16:37:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686411448051 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686411448051 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686411448051 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686411448051 ""}
