static void F_1 ( struct V_1 * V_2 ,\r\nT_1 type , void * V_3 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_5 ;\r\nV_5 -> V_6 = F_2 ( V_7 ) ;\r\nV_5 -> type = F_2 ( type ) ;\r\nV_5 -> V_8 = F_2 ( V_2 -> V_9 - V_2 -> V_10 ) ;\r\nV_5 -> V_11 = F_2 ( V_3 - V_2 -> V_9 ) ;\r\nV_2 -> V_5 ++ ;\r\nV_2 -> V_9 += V_5 -> V_11 ;\r\n}\r\nstatic void F_3 ( struct V_1 * V_2 ,\r\nstruct V_12 * V_13 )\r\n{\r\nstruct V_14 * V_15 = V_2 -> V_9 ;\r\nunsigned int V_16 ;\r\nfor ( V_16 = 0 ; V_16 < F_4 ( V_14 ) ; V_16 ++ , V_15 ++ ) {\r\nV_15 -> V_15 = V_14 [ V_16 ] ;\r\nV_15 -> V_17 = F_5 ( V_13 , V_14 [ V_16 ] ) ;\r\n}\r\nF_1 ( V_2 , V_18 , V_15 ) ;\r\n}\r\nstatic void F_6 ( struct V_1 * V_2 ,\r\nstruct V_12 * V_13 , T_2 V_19 )\r\n{\r\nF_7 ( V_13 -> V_20 , V_2 -> V_9 ) ;\r\nF_1 ( V_2 , V_21 , V_2 -> V_9 + V_19 ) ;\r\n}\r\nstatic void F_8 ( struct V_1 * V_2 , T_1 type ,\r\nvoid * V_22 , T_2 V_23 , T_3 V_24 )\r\n{\r\nmemcpy ( V_2 -> V_9 , V_22 , V_23 ) ;\r\nV_2 -> V_5 -> V_24 = F_9 ( V_24 ) ;\r\nF_1 ( V_2 , type , V_2 -> V_9 + V_23 ) ;\r\n}\r\nvoid F_10 ( struct V_12 * V_13 )\r\n{\r\nstruct V_1 V_2 ;\r\nstruct V_25 * V_26 ;\r\nstruct V_27 * V_28 ;\r\nstruct V_29 * V_30 ;\r\nunsigned int V_31 , V_32 ;\r\nT_2 V_11 , V_19 ;\r\nT_4 * V_33 , * V_34 ;\r\nV_19 = F_11 ( V_13 -> V_20 ) ;\r\nV_31 = 4 ;\r\nV_32 = 0 ;\r\nV_11 = F_4 ( V_14 ) *\r\nsizeof( struct V_14 ) +\r\nV_19 + V_13 -> V_35 -> V_23 ;\r\nF_12 (cmd, &gpu->active_cmd_list, node) {\r\nV_11 += V_30 -> V_23 ;\r\nV_31 ++ ;\r\n}\r\nF_12 (vram, &gpu->mmu->mappings, mmu_node) {\r\nif ( ! V_26 -> V_36 )\r\ncontinue;\r\nV_28 = V_26 -> V_37 ;\r\nV_11 += V_28 -> V_38 . V_23 ;\r\nV_32 += V_28 -> V_38 . V_23 >> V_39 ;\r\nV_31 ++ ;\r\n}\r\nif ( V_32 ) {\r\nV_11 += V_32 * sizeof( T_4 ) ;\r\nV_31 ++ ;\r\n}\r\nV_11 += sizeof( * V_2 . V_5 ) * V_31 ;\r\nV_2 . V_10 = F_13 ( V_11 , V_40 | V_41 | V_42 ,\r\nV_43 ) ;\r\nif ( ! V_2 . V_10 ) {\r\nF_14 ( V_13 -> V_44 , L_1 ) ;\r\nreturn;\r\n}\r\nV_2 . V_5 = V_2 . V_10 ;\r\nV_2 . V_9 = & V_2 . V_5 [ V_31 ] ;\r\nmemset ( V_2 . V_5 , 0 , V_2 . V_9 - V_2 . V_10 ) ;\r\nF_3 ( & V_2 , V_13 ) ;\r\nF_6 ( & V_2 , V_13 , V_19 ) ;\r\nF_8 ( & V_2 , V_45 , V_13 -> V_35 -> V_46 ,\r\nV_13 -> V_35 -> V_23 ,\r\nF_15 ( V_13 -> V_35 ) ) ;\r\nF_12 (cmd, &gpu->active_cmd_list, node)\r\nF_8 ( & V_2 , V_47 , V_30 -> V_46 ,\r\nV_30 -> V_23 , F_15 ( V_30 ) ) ;\r\nif ( V_32 ) {\r\nV_34 = V_33 = V_2 . V_9 ;\r\nmemset ( V_33 , 0 , sizeof( * V_33 ) * V_32 ) ;\r\nF_1 ( & V_2 , V_48 ,\r\nV_33 + V_32 ) ;\r\n} else {\r\nV_34 = V_33 = NULL ;\r\n}\r\nF_12 (vram, &gpu->mmu->mappings, mmu_node) {\r\nstruct V_49 * * V_50 ;\r\nvoid * V_46 ;\r\nif ( V_26 -> V_36 == 0 )\r\ncontinue;\r\nV_28 = V_26 -> V_37 ;\r\nF_16 ( & V_28 -> V_51 ) ;\r\nV_50 = F_17 ( V_28 ) ;\r\nF_18 ( & V_28 -> V_51 ) ;\r\nif ( V_50 ) {\r\nint V_52 ;\r\nV_2 . V_5 -> V_9 [ 0 ] = V_33 - V_34 ;\r\nfor ( V_52 = 0 ; V_52 < V_28 -> V_38 . V_23 > > V_39 ; V_52 ++ )\r\n* V_33 ++ = F_9 ( F_19 ( * V_50 ++ ) ) ;\r\n}\r\nV_2 . V_5 -> V_24 = F_9 ( V_26 -> V_24 ) ;\r\nV_46 = F_20 ( & V_28 -> V_38 ) ;\r\nif ( V_46 )\r\nmemcpy ( V_2 . V_9 , V_46 , V_28 -> V_38 . V_23 ) ;\r\nF_1 ( & V_2 , V_53 , V_2 . V_9 +\r\nV_28 -> V_38 . V_23 ) ;\r\n}\r\nF_1 ( & V_2 , V_54 , V_2 . V_9 ) ;\r\nF_21 ( V_13 -> V_44 , V_2 . V_10 , V_2 . V_9 - V_2 . V_10 , V_40 ) ;\r\n}
