#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14b660e90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14b65ac10 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x14b675650_0 .net "active", 0 0, v0x14b6739e0_0;  1 drivers
v0x14b675700_0 .var "clk", 0 0;
v0x14b675790_0 .var "clk_enable", 0 0;
v0x14b675820_0 .net "data_address", 31 0, L_0x14b679460;  1 drivers
v0x14b6758b0_0 .net "data_read", 0 0, L_0x14b6780a0;  1 drivers
v0x14b675980_0 .var "data_readdata", 31 0;
v0x14b675a10_0 .net "data_write", 0 0, L_0x14b677ff0;  1 drivers
v0x14b675ac0_0 .net "data_writedata", 31 0, L_0x14b678e10;  1 drivers
v0x14b675b70_0 .net "instr_address", 31 0, L_0x14b67a2d0;  1 drivers
v0x14b675ca0_0 .var "instr_readdata", 31 0;
v0x14b675d30_0 .net "register_v0", 31 0, L_0x14b678da0;  1 drivers
v0x14b675e00_0 .var "reset", 0 0;
S_0x14b648420 .scope module, "dut" "mips_cpu_harvard" 3 78, 4 1 0, S_0x14b65ac10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x14b677ff0 .functor BUFZ 1, L_0x14b677ba0, C4<0>, C4<0>, C4<0>;
L_0x14b6780a0 .functor BUFZ 1, L_0x14b677ab0, C4<0>, C4<0>, C4<0>;
L_0x14b678750 .functor BUFZ 1, L_0x14b677a00, C4<0>, C4<0>, C4<0>;
L_0x14b678e10 .functor BUFZ 32, L_0x14b678cf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14b678fa0 .functor BUFZ 32, L_0x14b6789c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14b679460 .functor BUFZ 32, v0x14b66f3a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14b679c30 .functor OR 1, L_0x14b679950, L_0x14b679b10, C4<0>, C4<0>;
L_0x14b679e00 .functor AND 1, L_0x14b679fd0, L_0x14b67a1b0, C4<1>, C4<1>;
L_0x14b67a2d0 .functor BUFZ 32, v0x14b671480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b672bc0_0 .net *"_ivl_11", 4 0, L_0x14b678350;  1 drivers
v0x14b672c50_0 .net *"_ivl_13", 4 0, L_0x14b6783f0;  1 drivers
L_0x150078298 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b672ce0_0 .net/2u *"_ivl_26", 15 0, L_0x150078298;  1 drivers
v0x14b672d70_0 .net *"_ivl_29", 15 0, L_0x14b679050;  1 drivers
L_0x150078328 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x14b672e00_0 .net/2u *"_ivl_36", 31 0, L_0x150078328;  1 drivers
v0x14b672eb0_0 .net *"_ivl_40", 31 0, L_0x14b679770;  1 drivers
L_0x150078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b672f60_0 .net *"_ivl_43", 25 0, L_0x150078370;  1 drivers
L_0x1500783b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14b673010_0 .net/2u *"_ivl_44", 31 0, L_0x1500783b8;  1 drivers
v0x14b6730c0_0 .net *"_ivl_46", 0 0, L_0x14b679950;  1 drivers
v0x14b6731d0_0 .net *"_ivl_48", 31 0, L_0x14b679a30;  1 drivers
L_0x150078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b673270_0 .net *"_ivl_51", 25 0, L_0x150078400;  1 drivers
L_0x150078448 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14b673320_0 .net/2u *"_ivl_52", 31 0, L_0x150078448;  1 drivers
v0x14b6733d0_0 .net *"_ivl_54", 0 0, L_0x14b679b10;  1 drivers
v0x14b673470_0 .net *"_ivl_58", 31 0, L_0x14b679d60;  1 drivers
L_0x150078490 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b673520_0 .net *"_ivl_61", 25 0, L_0x150078490;  1 drivers
L_0x1500784d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b6735d0_0 .net/2u *"_ivl_62", 31 0, L_0x1500784d8;  1 drivers
v0x14b673680_0 .net *"_ivl_64", 0 0, L_0x14b679fd0;  1 drivers
v0x14b673810_0 .net *"_ivl_67", 5 0, L_0x14b67a070;  1 drivers
L_0x150078520 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x14b6738a0_0 .net/2u *"_ivl_68", 5 0, L_0x150078520;  1 drivers
v0x14b673940_0 .net *"_ivl_70", 0 0, L_0x14b67a1b0;  1 drivers
v0x14b6739e0_0 .var "active", 0 0;
v0x14b673a80_0 .net "alu_control_out", 3 0, v0x14b66f7f0_0;  1 drivers
v0x14b673b60_0 .net "alu_fcode", 5 0, L_0x14b678ec0;  1 drivers
v0x14b673bf0_0 .net "alu_op", 1 0, L_0x14b677e80;  1 drivers
v0x14b673c80_0 .net "alu_op1", 31 0, L_0x14b678fa0;  1 drivers
v0x14b673d10_0 .net "alu_op2", 31 0, L_0x14b6792e0;  1 drivers
v0x14b673da0_0 .net "alu_out", 31 0, v0x14b66f3a0_0;  1 drivers
v0x14b673e50_0 .net "alu_src", 0 0, L_0x14b677700;  1 drivers
v0x14b673f00_0 .net "alu_z_flag", 0 0, L_0x14b6794d0;  1 drivers
v0x14b673fb0_0 .net "branch", 0 0, L_0x14b677c50;  1 drivers
v0x14b674060_0 .net "clk", 0 0, v0x14b675700_0;  1 drivers
v0x14b674130_0 .net "clk_enable", 0 0, v0x14b675790_0;  1 drivers
v0x14b6741c0_0 .net "curr_addr", 31 0, v0x14b671480_0;  1 drivers
v0x14b673730_0 .net "curr_addr_p4", 31 0, L_0x14b679630;  1 drivers
v0x14b674450_0 .net "data_address", 31 0, L_0x14b679460;  alias, 1 drivers
v0x14b6744e0_0 .net "data_read", 0 0, L_0x14b6780a0;  alias, 1 drivers
v0x14b674570_0 .net "data_readdata", 31 0, v0x14b675980_0;  1 drivers
v0x14b674600_0 .net "data_write", 0 0, L_0x14b677ff0;  alias, 1 drivers
v0x14b674690_0 .net "data_writedata", 31 0, L_0x14b678e10;  alias, 1 drivers
v0x14b674720_0 .net "instr_address", 31 0, L_0x14b67a2d0;  alias, 1 drivers
v0x14b6747d0_0 .net "instr_opcode", 5 0, L_0x14b676bd0;  1 drivers
v0x14b674890_0 .net "instr_readdata", 31 0, v0x14b675ca0_0;  1 drivers
v0x14b674930_0 .net "j_type", 0 0, L_0x14b679c30;  1 drivers
v0x14b6749d0_0 .net "jr_type", 0 0, L_0x14b679e00;  1 drivers
v0x14b674a70_0 .net "mem_read", 0 0, L_0x14b677ab0;  1 drivers
v0x14b674b20_0 .net "mem_to_reg", 0 0, L_0x14b677830;  1 drivers
v0x14b674bd0_0 .net "mem_write", 0 0, L_0x14b677ba0;  1 drivers
v0x14b674c80_0 .var "next_instr_addr", 31 0;
v0x14b674d30_0 .net "offset", 31 0, L_0x14b679240;  1 drivers
v0x14b674dc0_0 .net "reg_a_read_data", 31 0, L_0x14b6789c0;  1 drivers
v0x14b674e70_0 .net "reg_a_read_index", 4 0, L_0x14b678110;  1 drivers
v0x14b674f20_0 .net "reg_b_read_data", 31 0, L_0x14b678cf0;  1 drivers
v0x14b674fd0_0 .net "reg_b_read_index", 4 0, L_0x14b6781f0;  1 drivers
v0x14b675080_0 .net "reg_dst", 0 0, L_0x14b677520;  1 drivers
v0x14b675130_0 .net "reg_write", 0 0, L_0x14b677a00;  1 drivers
v0x14b6751e0_0 .net "reg_write_data", 31 0, L_0x14b6785b0;  1 drivers
v0x14b675290_0 .net "reg_write_enable", 0 0, L_0x14b678750;  1 drivers
v0x14b675340_0 .net "reg_write_index", 4 0, L_0x14b678490;  1 drivers
v0x14b6753f0_0 .net "register_v0", 31 0, L_0x14b678da0;  alias, 1 drivers
v0x14b6754a0_0 .net "reset", 0 0, v0x14b675e00_0;  1 drivers
E_0x14b652aa0/0 .event edge, v0x14b6708c0_0, v0x14b66f490_0, v0x14b673730_0, v0x14b674d30_0;
E_0x14b652aa0/1 .event edge, v0x14b674930_0, v0x14b674890_0, v0x14b6749d0_0, v0x14b671fc0_0;
E_0x14b652aa0 .event/or E_0x14b652aa0/0, E_0x14b652aa0/1;
L_0x14b676bd0 .part v0x14b675ca0_0, 26, 6;
L_0x14b678110 .part v0x14b675ca0_0, 21, 5;
L_0x14b6781f0 .part v0x14b675ca0_0, 16, 5;
L_0x14b678350 .part v0x14b675ca0_0, 11, 5;
L_0x14b6783f0 .part v0x14b675ca0_0, 16, 5;
L_0x14b678490 .functor MUXZ 5, L_0x14b6783f0, L_0x14b678350, L_0x14b677520, C4<>;
L_0x14b6785b0 .functor MUXZ 32, v0x14b66f3a0_0, v0x14b675980_0, L_0x14b677830, C4<>;
L_0x14b678ec0 .part v0x14b675ca0_0, 0, 6;
L_0x14b679050 .part v0x14b675ca0_0, 0, 16;
L_0x14b679240 .concat [ 16 16 0 0], L_0x14b679050, L_0x150078298;
L_0x14b6792e0 .functor MUXZ 32, L_0x14b678cf0, L_0x14b679240, L_0x14b677700, C4<>;
L_0x14b679630 .arith/sum 32, v0x14b671480_0, L_0x150078328;
L_0x14b679770 .concat [ 6 26 0 0], L_0x14b676bd0, L_0x150078370;
L_0x14b679950 .cmp/eq 32, L_0x14b679770, L_0x1500783b8;
L_0x14b679a30 .concat [ 6 26 0 0], L_0x14b676bd0, L_0x150078400;
L_0x14b679b10 .cmp/eq 32, L_0x14b679a30, L_0x150078448;
L_0x14b679d60 .concat [ 6 26 0 0], L_0x14b676bd0, L_0x150078490;
L_0x14b679fd0 .cmp/eq 32, L_0x14b679d60, L_0x1500784d8;
L_0x14b67a070 .part v0x14b675ca0_0, 0, 6;
L_0x14b67a1b0 .cmp/ne 6, L_0x14b67a070, L_0x150078520;
S_0x14b6480c0 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x14b648420;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x1500782e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b614110_0 .net/2u *"_ivl_0", 31 0, L_0x1500782e0;  1 drivers
v0x14b66f180_0 .net "control", 3 0, v0x14b66f7f0_0;  alias, 1 drivers
v0x14b66f230_0 .net "op1", 31 0, L_0x14b678fa0;  alias, 1 drivers
v0x14b66f2f0_0 .net "op2", 31 0, L_0x14b6792e0;  alias, 1 drivers
v0x14b66f3a0_0 .var "result", 31 0;
v0x14b66f490_0 .net "z_flag", 0 0, L_0x14b6794d0;  alias, 1 drivers
E_0x14b649f60 .event edge, v0x14b66f2f0_0, v0x14b66f230_0, v0x14b66f180_0;
L_0x14b6794d0 .cmp/eq 32, v0x14b66f3a0_0, L_0x1500782e0;
S_0x14b66f5b0 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x14b648420;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x14b66f7f0_0 .var "alu_control_out", 3 0;
v0x14b66f8b0_0 .net "alu_fcode", 5 0, L_0x14b678ec0;  alias, 1 drivers
v0x14b66f950_0 .net "alu_opcode", 1 0, L_0x14b677e80;  alias, 1 drivers
E_0x14b66f7c0 .event edge, v0x14b66f950_0, v0x14b66f8b0_0;
S_0x14b66fa60 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x14b648420;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x14b677520 .functor BUFZ 1, L_0x14b676e20, C4<0>, C4<0>, C4<0>;
L_0x14b677610 .functor OR 1, L_0x14b677240, L_0x14b677320, C4<0>, C4<0>;
L_0x14b677700 .functor OR 1, L_0x14b677610, L_0x14b6770c0, C4<0>, C4<0>;
L_0x14b677830 .functor BUFZ 1, L_0x14b677240, C4<0>, C4<0>, C4<0>;
L_0x14b6778e0 .functor OR 1, L_0x14b676e20, L_0x14b677240, C4<0>, C4<0>;
L_0x14b677a00 .functor OR 1, L_0x14b6778e0, L_0x14b6770c0, C4<0>, C4<0>;
L_0x14b677ab0 .functor BUFZ 1, L_0x14b677240, C4<0>, C4<0>, C4<0>;
L_0x14b677ba0 .functor BUFZ 1, L_0x14b677320, C4<0>, C4<0>, C4<0>;
L_0x14b677c50 .functor BUFZ 1, L_0x14b677420, C4<0>, C4<0>, C4<0>;
L_0x14b677d90 .functor BUFZ 1, L_0x14b676e20, C4<0>, C4<0>, C4<0>;
L_0x14b677f20 .functor BUFZ 1, L_0x14b677420, C4<0>, C4<0>, C4<0>;
v0x14b66fd60_0 .net *"_ivl_0", 31 0, L_0x14b676cf0;  1 drivers
L_0x1500780a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b66fe10_0 .net *"_ivl_11", 25 0, L_0x1500780a0;  1 drivers
L_0x1500780e8 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x14b66fec0_0 .net/2u *"_ivl_12", 31 0, L_0x1500780e8;  1 drivers
L_0x150078130 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14b66ff80_0 .net/2u *"_ivl_16", 5 0, L_0x150078130;  1 drivers
L_0x150078178 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x14b670030_0 .net/2u *"_ivl_20", 5 0, L_0x150078178;  1 drivers
L_0x1500781c0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x14b670120_0 .net/2u *"_ivl_24", 5 0, L_0x1500781c0;  1 drivers
L_0x150078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b6701d0_0 .net *"_ivl_3", 25 0, L_0x150078010;  1 drivers
v0x14b670280_0 .net *"_ivl_31", 0 0, L_0x14b677610;  1 drivers
v0x14b670320_0 .net *"_ivl_37", 0 0, L_0x14b6778e0;  1 drivers
L_0x150078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14b670430_0 .net/2u *"_ivl_4", 31 0, L_0x150078058;  1 drivers
v0x14b6704d0_0 .net *"_ivl_49", 0 0, L_0x14b677d90;  1 drivers
v0x14b670580_0 .net *"_ivl_54", 0 0, L_0x14b677f20;  1 drivers
v0x14b670630_0 .net *"_ivl_8", 31 0, L_0x14b676f40;  1 drivers
v0x14b6706e0_0 .net "alu_op", 1 0, L_0x14b677e80;  alias, 1 drivers
v0x14b6707a0_0 .net "alu_src", 0 0, L_0x14b677700;  alias, 1 drivers
v0x14b670830_0 .net "beq", 0 0, L_0x14b677420;  1 drivers
v0x14b6708c0_0 .net "branch", 0 0, L_0x14b677c50;  alias, 1 drivers
v0x14b670a50_0 .net "i_format", 0 0, L_0x14b6770c0;  1 drivers
v0x14b670ae0_0 .net "instr_opcode", 5 0, L_0x14b676bd0;  alias, 1 drivers
v0x14b670b80_0 .var "jump", 0 0;
v0x14b670c20_0 .net "lw", 0 0, L_0x14b677240;  1 drivers
v0x14b670cc0_0 .net "mem_read", 0 0, L_0x14b677ab0;  alias, 1 drivers
v0x14b670d60_0 .net "mem_to_reg", 0 0, L_0x14b677830;  alias, 1 drivers
v0x14b670e00_0 .net "mem_write", 0 0, L_0x14b677ba0;  alias, 1 drivers
v0x14b670ea0_0 .net "r_format", 0 0, L_0x14b676e20;  1 drivers
v0x14b670f40_0 .net "reg_dst", 0 0, L_0x14b677520;  alias, 1 drivers
v0x14b670fe0_0 .net "reg_write", 0 0, L_0x14b677a00;  alias, 1 drivers
v0x14b671080_0 .net "sw", 0 0, L_0x14b677320;  1 drivers
L_0x14b676cf0 .concat [ 6 26 0 0], L_0x14b676bd0, L_0x150078010;
L_0x14b676e20 .cmp/eq 32, L_0x14b676cf0, L_0x150078058;
L_0x14b676f40 .concat [ 6 26 0 0], L_0x14b676bd0, L_0x1500780a0;
L_0x14b6770c0 .cmp/eq 32, L_0x14b676f40, L_0x1500780e8;
L_0x14b677240 .cmp/eq 6, L_0x14b676bd0, L_0x150078130;
L_0x14b677320 .cmp/eq 6, L_0x14b676bd0, L_0x150078178;
L_0x14b677420 .cmp/eq 6, L_0x14b676bd0, L_0x1500781c0;
L_0x14b677e80 .concat8 [ 1 1 0 0], L_0x14b677f20, L_0x14b677d90;
S_0x14b671210 .scope module, "cpu_pc" "pc" 4 150, 8 1 0, S_0x14b648420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x14b6713d0_0 .net "clk", 0 0, v0x14b675700_0;  alias, 1 drivers
v0x14b671480_0 .var "curr_addr", 31 0;
v0x14b671530_0 .net "next_addr", 31 0, v0x14b674c80_0;  1 drivers
v0x14b6715f0_0 .net "reset", 0 0, v0x14b675e00_0;  alias, 1 drivers
E_0x14b671380 .event posedge, v0x14b6713d0_0;
S_0x14b6716f0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x14b648420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14b6789c0 .functor BUFZ 32, L_0x14b678800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14b678cf0 .functor BUFZ 32, L_0x14b678ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b6723b0_2 .array/port v0x14b6723b0, 2;
L_0x14b678da0 .functor BUFZ 32, v0x14b6723b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b671a60_0 .net *"_ivl_0", 31 0, L_0x14b678800;  1 drivers
v0x14b671b00_0 .net *"_ivl_10", 6 0, L_0x14b678b50;  1 drivers
L_0x150078250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b671ba0_0 .net *"_ivl_13", 1 0, L_0x150078250;  1 drivers
v0x14b671c50_0 .net *"_ivl_2", 6 0, L_0x14b6788a0;  1 drivers
L_0x150078208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b671d00_0 .net *"_ivl_5", 1 0, L_0x150078208;  1 drivers
v0x14b671df0_0 .net *"_ivl_8", 31 0, L_0x14b678ab0;  1 drivers
v0x14b671ea0_0 .net "r_clk", 0 0, v0x14b675700_0;  alias, 1 drivers
v0x14b671f30_0 .net "r_clk_enable", 0 0, v0x14b675790_0;  alias, 1 drivers
v0x14b671fc0_0 .net "read_data1", 31 0, L_0x14b6789c0;  alias, 1 drivers
v0x14b6720f0_0 .net "read_data2", 31 0, L_0x14b678cf0;  alias, 1 drivers
v0x14b6721a0_0 .net "read_reg1", 4 0, L_0x14b678110;  alias, 1 drivers
v0x14b672250_0 .net "read_reg2", 4 0, L_0x14b6781f0;  alias, 1 drivers
v0x14b672300_0 .net "register_v0", 31 0, L_0x14b678da0;  alias, 1 drivers
v0x14b6723b0 .array "registers", 0 31, 31 0;
v0x14b672750_0 .net "reset", 0 0, v0x14b675e00_0;  alias, 1 drivers
v0x14b672800_0 .net "write_control", 0 0, L_0x14b678750;  alias, 1 drivers
v0x14b672890_0 .net "write_data", 31 0, L_0x14b6785b0;  alias, 1 drivers
v0x14b672a20_0 .net "write_reg", 4 0, L_0x14b678490;  alias, 1 drivers
L_0x14b678800 .array/port v0x14b6723b0, L_0x14b6788a0;
L_0x14b6788a0 .concat [ 5 2 0 0], L_0x14b678110, L_0x150078208;
L_0x14b678ab0 .array/port v0x14b6723b0, L_0x14b678b50;
L_0x14b678b50 .concat [ 5 2 0 0], L_0x14b6781f0, L_0x150078250;
S_0x14b64b760 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x14b67a470 .functor BUFZ 32, L_0x14b67a3d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b675ec0_0 .net *"_ivl_0", 31 0, L_0x14b67a3d0;  1 drivers
o0x150041ed0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b675f60_0 .net "clk", 0 0, o0x150041ed0;  0 drivers
o0x150041f00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b676000_0 .net "data_address", 31 0, o0x150041f00;  0 drivers
o0x150041f30 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b6760a0_0 .net "data_read", 0 0, o0x150041f30;  0 drivers
v0x14b676140_0 .net "data_readdata", 31 0, L_0x14b67a470;  1 drivers
o0x150041f90 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b676230_0 .net "data_write", 0 0, o0x150041f90;  0 drivers
o0x150041fc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b6762d0_0 .net "data_writedata", 31 0, o0x150041fc0;  0 drivers
v0x14b676380_0 .var/i "i", 31 0;
v0x14b676430 .array "ram", 0 65535, 31 0;
E_0x14b675e90 .event posedge, v0x14b675f60_0;
L_0x14b67a3d0 .array/port v0x14b676430, o0x150041f00;
S_0x14b648ac0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x14b649e50 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x14b67a660 .functor BUFZ 32, L_0x14b67a4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b676810_0 .net *"_ivl_0", 31 0, L_0x14b67a4e0;  1 drivers
v0x14b6768d0_0 .net *"_ivl_3", 29 0, L_0x14b67a580;  1 drivers
o0x1500421d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b676970_0 .net "instr_address", 31 0, o0x1500421d0;  0 drivers
v0x14b676a10_0 .net "instr_readdata", 31 0, L_0x14b67a660;  1 drivers
v0x14b676ac0 .array "memory1", 0 65535, 31 0;
L_0x14b67a4e0 .array/port v0x14b676ac0, L_0x14b67a580;
L_0x14b67a580 .part o0x1500421d0, 0, 30;
S_0x14b6765c0 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x14b648ac0;
 .timescale 0 0;
v0x14b676780_0 .var/i "i", 31 0;
    .scope S_0x14b6716f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b6723b0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x14b6716f0;
T_1 ;
    %wait E_0x14b671380;
    %load/vec4 v0x14b672750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14b671f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14b672800_0;
    %load/vec4 v0x14b672a20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14b672890_0;
    %load/vec4 v0x14b672a20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b6723b0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14b66f5b0;
T_2 ;
    %wait E_0x14b66f7c0;
    %load/vec4 v0x14b66f950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14b66f7f0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14b66f950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14b66f7f0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x14b66f950_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x14b66f8b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14b66f7f0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14b66f7f0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14b66f7f0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14b66f7f0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14b66f7f0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14b6480c0;
T_3 ;
    %wait E_0x14b649f60;
    %load/vec4 v0x14b66f180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b66f3a0_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x14b66f230_0;
    %load/vec4 v0x14b66f2f0_0;
    %and;
    %assign/vec4 v0x14b66f3a0_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x14b66f230_0;
    %load/vec4 v0x14b66f2f0_0;
    %or;
    %assign/vec4 v0x14b66f3a0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x14b66f230_0;
    %load/vec4 v0x14b66f2f0_0;
    %add;
    %assign/vec4 v0x14b66f3a0_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x14b66f230_0;
    %load/vec4 v0x14b66f2f0_0;
    %sub;
    %assign/vec4 v0x14b66f3a0_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x14b66f230_0;
    %load/vec4 v0x14b66f2f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x14b66f3a0_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x14b66f230_0;
    %load/vec4 v0x14b66f2f0_0;
    %or;
    %inv;
    %assign/vec4 v0x14b66f3a0_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14b671210;
T_4 ;
    %wait E_0x14b671380;
    %load/vec4 v0x14b6715f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x14b671480_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14b671530_0;
    %assign/vec4 v0x14b671480_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14b648420;
T_5 ;
    %wait E_0x14b652aa0;
    %load/vec4 v0x14b673fb0_0;
    %load/vec4 v0x14b673f00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x14b673730_0;
    %load/vec4 v0x14b674d30_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14b674c80_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14b674930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14b673730_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x14b674890_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x14b674c80_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x14b6749d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x14b674dc0_0;
    %store/vec4 v0x14b674c80_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x14b673730_0;
    %store/vec4 v0x14b674c80_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x14b65ac10;
T_6 ;
    %vpi_call/w 3 28 "$display", "running" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b675700_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14b675700_0;
    %inv;
    %store/vec4 v0x14b675700_0, 0, 1;
    %delay 4, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x14b65ac10;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b675e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b675790_0, 0, 1;
    %wait E_0x14b671380;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b675e00_0, 0, 1;
    %wait E_0x14b671380;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x14b675ca0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x14b675980_0, 0, 32;
    %wait E_0x14b671380;
    %delay 1, 0;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x14b675ca0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x14b675980_0, 0, 32;
    %wait E_0x14b671380;
    %delay 1, 0;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x14b675ca0_0, 0, 32;
    %wait E_0x14b671380;
    %delay 1, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x14b675ca0_0, 0, 32;
    %wait E_0x14b671380;
    %delay 1, 0;
    %load/vec4 v0x14b675ac0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 73 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x14b675ac0_0 {0 0 0};
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x14b64b760;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b676380_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x14b676380_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x14b676380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b676430, 0, 4;
    %load/vec4 v0x14b676380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b676380_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x14b64b760;
T_9 ;
    %wait E_0x14b675e90;
    %load/vec4 v0x14b676230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14b6762d0_0;
    %ix/getv 3, v0x14b676000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b676430, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14b648ac0;
T_10 ;
    %fork t_1, S_0x14b6765c0;
    %jmp t_0;
    .scope S_0x14b6765c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b676780_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x14b676780_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14b676780_0;
    %store/vec4a v0x14b676ac0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14b676780_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14b676780_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b676ac0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b676ac0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14b676ac0, 4, 0;
    %end;
    .scope S_0x14b648ac0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
