{"sha": "90a37af69f10782933e027450387f39670dd37af", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OTBhMzdhZjY5ZjEwNzgyOTMzZTAyNzQ1MDM4N2YzOTY3MGRkMzdhZg==", "commit": {"author": {"name": "Adam Nemet", "email": "anemet@caviumnetworks.com", "date": "2008-12-11T22:50:12Z"}, "committer": {"name": "Adam Nemet", "email": "nemet@gcc.gnu.org", "date": "2008-12-11T22:50:12Z"}, "message": "* config/mips/mips.md (*branch_bit<bbv><mode>,\n\n\t*branch_bit<bbv><mode>_inverted): Renumber operands so that the\n\tlabel becomes operands[1].\n\nFrom-SVN: r142694", "tree": {"sha": "52ccd67c4acff03a4acaf8813e0ef0974b8fd200", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/52ccd67c4acff03a4acaf8813e0ef0974b8fd200"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/90a37af69f10782933e027450387f39670dd37af", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/90a37af69f10782933e027450387f39670dd37af", "html_url": "https://github.com/Rust-GCC/gccrs/commit/90a37af69f10782933e027450387f39670dd37af", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/90a37af69f10782933e027450387f39670dd37af/comments", "author": null, "committer": null, "parents": [{"sha": "e81489b325d46b6eb4ee541ea81b74a63e99c6bb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e81489b325d46b6eb4ee541ea81b74a63e99c6bb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e81489b325d46b6eb4ee541ea81b74a63e99c6bb"}], "stats": {"total": 22, "additions": 14, "deletions": 8}, "files": [{"sha": "c792f1e2598d376f550a4a58fd7ccb8deaa7d2c8", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90a37af69f10782933e027450387f39670dd37af/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90a37af69f10782933e027450387f39670dd37af/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=90a37af69f10782933e027450387f39670dd37af", "patch": "@@ -1,3 +1,9 @@\n+2008-12-11  Adam Nemet  <anemet@caviumnetworks.com>\n+\n+\t* config/mips/mips.md (*branch_bit<bbv><mode>,\n+\t*branch_bit<bbv><mode>_inverted): Renumber operands so that the\n+\tlabel becomes operands[1].\n+\n 2008-12-11  Harsha Jagasia  <harsha.jagasia@amd.com>\n \n \tPR tree-optimization/38446"}, {"sha": "1b26f0298539af529446e279519a281348c2d6b4", "filename": "gcc/config/mips/mips.md", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90a37af69f10782933e027450387f39670dd37af/gcc%2Fconfig%2Fmips%2Fmips.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90a37af69f10782933e027450387f39670dd37af/gcc%2Fconfig%2Fmips%2Fmips.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.md?ref=90a37af69f10782933e027450387f39670dd37af", "patch": "@@ -5203,18 +5203,18 @@\n   [(set (pc)\n \t(if_then_else\n \t (equality_op (zero_extract:GPR\n-\t\t       (match_operand:GPR 1 \"register_operand\" \"d\")\n+\t\t       (match_operand:GPR 0 \"register_operand\" \"d\")\n \t\t       (const_int 1)\n \t\t       (match_operand 2 \"const_int_operand\" \"\"))\n \t\t      (const_int 0))\n-\t (label_ref (match_operand 0 \"\"))\n+\t (label_ref (match_operand 1 \"\"))\n \t (pc)))]\n   \"ISA_HAS_BBIT && UINTVAL (operands[2]) < GET_MODE_BITSIZE (<MODE>mode)\"\n {\n   return\n     mips_output_conditional_branch (insn, operands,\n-\t\t\t\t    MIPS_BRANCH (\"bbit<bbv>\", \"%1,%2,%0\"),\n-\t\t\t\t    MIPS_BRANCH (\"bbit<bbinv>\", \"%1,%2,%0\"));\n+\t\t\t\t    MIPS_BRANCH (\"bbit<bbv>\", \"%0,%2,%1\"),\n+\t\t\t\t    MIPS_BRANCH (\"bbit<bbinv>\", \"%0,%2,%1\"));\n }\n   [(set_attr \"type\"\t     \"branch\")\n    (set_attr \"mode\"\t     \"none\")\n@@ -5224,18 +5224,18 @@\n   [(set (pc)\n \t(if_then_else\n \t (equality_op (zero_extract:GPR\n-\t\t       (match_operand:GPR 1 \"register_operand\" \"d\")\n+\t\t       (match_operand:GPR 0 \"register_operand\" \"d\")\n \t\t       (const_int 1)\n \t\t       (match_operand 2 \"const_int_operand\" \"\"))\n \t\t      (const_int 0))\n \t (pc)\n-\t (label_ref (match_operand 0 \"\"))))]\n+\t (label_ref (match_operand 1 \"\"))))]\n   \"ISA_HAS_BBIT && UINTVAL (operands[2]) < GET_MODE_BITSIZE (<MODE>mode)\"\n {\n   return\n     mips_output_conditional_branch (insn, operands,\n-\t\t\t\t    MIPS_BRANCH (\"bbit<bbinv>\", \"%1,%2,%0\"),\n-\t\t\t\t    MIPS_BRANCH (\"bbit<bbv>\", \"%1,%2,%0\"));\n+\t\t\t\t    MIPS_BRANCH (\"bbit<bbinv>\", \"%0,%2,%1\"),\n+\t\t\t\t    MIPS_BRANCH (\"bbit<bbv>\", \"%0,%2,%1\"));\n }\n   [(set_attr \"type\"\t     \"branch\")\n    (set_attr \"mode\"\t     \"none\")"}]}