vendor_name = ModelSim
source_file = 1, /home/home/fpgaworkspace/riscv_cpu/rom.mif
source_file = 1, /home/home/fpgaworkspace/riscv_cpu/riscv_cpu.v
source_file = 1, /home/home/fpgaworkspace/riscv_cpu/ramm.qip
source_file = 1, /home/home/fpgaworkspace/riscv_cpu/ramm.v
source_file = 1, /home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, /home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/home/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/home/fpgaworkspace/riscv_cpu/db/altsyncram_ech1.tdf
source_file = 1, /home/home/fpgaworkspace/riscv_cpu/db/decode_jsa.tdf
source_file = 1, /home/home/fpgaworkspace/riscv_cpu/db/decode_c8a.tdf
source_file = 1, /home/home/fpgaworkspace/riscv_cpu/db/mux_gob.tdf
design_name = riscv_cpu
instance = comp, \ledss[0]~output , ledss[0]~output, riscv_cpu, 1
instance = comp, \ledss[1]~output , ledss[1]~output, riscv_cpu, 1
instance = comp, \ledss[2]~output , ledss[2]~output, riscv_cpu, 1
instance = comp, \ledss[3]~output , ledss[3]~output, riscv_cpu, 1
instance = comp, \clk~input , clk~input, riscv_cpu, 1
instance = comp, \reset~input , reset~input, riscv_cpu, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
