<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Nithin Kumar M</title>
</head>
<body>
    <h1><font color="maroon">Nithin Kumar M</font></h1>
    <dt><em> Graphics Performance Verification Engineer</em></dt>
    <dt><em>Currently working at <strong> Intel Corporation</strong> | Ex- Arm | Ex- Tata Elxsi </em></dt>     
    <dt><em>Bangalore, India. PIN: 560064</em></dt>
<hr>
<h3><font color="maroon">About Me</font></h3>
<p> I am a Verification Engineer with <strong>6+ Years</strong> of Industry level Experience. I currenty <strong>Lead the Performance Verification of L3 cluster</strong> in the Graphics Pipeline at <strong>Intel Corporation</strong>. My prior experience include working as a Verification Engineer at <strong>Arm</strong> Embedded Technologies and <strong>Tata Elxsi</strong> Private Limited. I have completed my <strong>Bachelors of Engineering</strong> in <strong>Electronics and Instrumentation</strong> from <strong>M.S.Ramaiah institute of Technology</strong>, Bangalore. I would like to work in an environment in which there are tons of challenges to better myself as an individual as well as contibute to the Organization</p>
<hr>

<h3><font color="maroon">Skills</font></h3>
<ul>
    <li> Verification :  System Verilog, UVM , VMM</li>
    <li> Languages : Python , C++, ARM Assembly, Perl and Ruby (basics) </li>
    <li> Front-end : HTML5, CSS3, JavaScript </li>
    <li> SVN tools : Gut, GitLab, GitHub, Tortoise Git</li>
    <li> Simulators : ModelSim , Synopsys VCS</li>
    <li> Operating systems : Windows, Linux</li>
    <li> Code editors : Visual Studio, Atom , Sublime, Notepad++</li>
</ul>
<hr>

<h3><font color="maroon">Work Experience</font></h3>
<p><font color="Maroon"><strong>Intel Corporation  |  Graphics Performance Verification Engineer (AXG Group) | October 2020 to Present</strong></font></p>
<ul>
<li>Lead Performance verification of L3 cache at Cluster, GT, SOC and Emulation level</li>
<li>Responsible for Understaning the uarch and design, Performance scenario planning, Coding tests and testbench components in SV and UVM, debugging , project closure and thorough documentation</li>
<li>Hands on experience in version control systems like Git , Gitlab and GitHub</li>
<li>Good exposure to Confluence, JIRA and other similar bug filing/tracking softwares</li>
<li>Extensive performance debugging skills w.r.t Bandwidth and Latency at all levels of validation</li>
<li>My role also involves mentoring junior engineers , task planning and allocating bandwidth</li>
<li>Developing various scripts in Python to automate the boring stuff. Leading all the performance initiative tasks for my team</li>
<li>I have conducted numerous sessions on SV , UVM, L3 Cache across multiple teams</li>
<li>Interviewing potential junor candiates for our team</li>
</ul>

<p><font color="maroon"><strong>Arm Embedded Tecnologies  |  Architecture Verification Engineer in v8A team (ATEG Group) | August 2018 to September 2020</strong></font></p>
<ul>
<li>Majore focus on Core Aspects of the Architecture which included ISA ( Instruction set Architecture), Exception Model, IP Scenarios , A32 and A64 Execution states , FLoating points etc. to name a few</li>
<li>Good Hands on experience in coding tests using Arm Assembly language</li>
<li>Responsible for Understaning the latest Architecture features, coding tests, debugging the issues using tarmac and waveforms , discussion with Arm Architecture Partners, providing resolution and closing the bugs</li>
<li>Lead the regression team parallely which included failure bucketization, debugging , prioritization across teams, fixing the issues and qualification by running regressions</li>
<li>Lead the release activities for 2 to 3 releases - Model debugger checks and CentOS checks</li>
</ul>

<p><font color="maroon"><strong>TATA Elxsi Private Limited  |  ASIC Verification Engineer (SBU) | August 2016 to July 2018</strong></font></p>
<ul>
<li>I was part of 4 different projects which involved IP and SOC level verification for client RENESAS ( UK and JAPAN) </li>
<li>Coded multiple testbench components from scratch using SV and UVM</li>
<li>Good handon experience in Ethernet , CAN , CAN-FD Protocols</li>
<li>Responsible for validating Ethernet frame control, coding tests, UVM components, assertions and coverage plans for the feature</li>
</ul>

</body>
</html>