
*** Running vivado
    with args -log xcl_design_clk_wiz_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_clk_wiz_0_0.tcl



****** Vivado v2016.4_sdx (64-bit)
  **** SW Build 1806307 on Thu Mar  9 15:24:31 MST 2017
  **** IP Build 1759159 on Thu Jan 26 07:31:30 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.4/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_clk_wiz_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 419.980 ; gain = 209.840
INFO: [Synth 8-638] synthesizing module 'xcl_design_clk_wiz_0_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clk_wiz_0_0/xcl_design_clk_wiz_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'xcl_design_clk_wiz_0_0_clk_wiz' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clk_wiz_0_0/xcl_design_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'PLLE3_ADV' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:32808]
INFO: [Synth 8-256] done synthesizing module 'PLLE3_ADV' (2#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:32808]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/SDx/2016.4/Vivado/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clk_wiz_0_0_clk_wiz' (4#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clk_wiz_0_0/xcl_design_clk_wiz_0_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_clk_wiz_0_0' (5#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_clk_wiz_0_0/xcl_design_clk_wiz_0_0.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 457.383 ; gain = 247.242
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 457.383 ; gain = 247.242
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1024.750 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1024.750 ; gain = 814.609
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1024.750 ; gain = 814.609
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1024.750 ; gain = 814.609
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1024.750 ; gain = 814.609
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1024.750 ; gain = 814.609
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1259.254 ; gain = 1049.113
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1259.254 ; gain = 1049.113
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1268.941 ; gain = 1058.801
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1268.941 ; gain = 1058.801
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1268.941 ; gain = 1058.801
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1268.941 ; gain = 1058.801
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1268.941 ; gain = 1058.801
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1268.941 ; gain = 1058.801
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1268.941 ; gain = 1058.801

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |LUT1      |     1|
|3     |PLLE3_ADV |     1|
|4     |IBUF      |     1|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 1268.941 ; gain = 1058.801
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1412.125 ; gain = 1066.930
