{"filename": "fusesoc-1.12.0-3-any.pkg.tar.xz", "name": "fusesoc", "base": "fusesoc", "version": "1.12.0-3", "desc": "Package manager and build abstraction tool for FPGA/ASIC development", "csize": "135664", "isize": "818470", "md5sum": "f9356c5a7dd5036413ea78319520a415", "sha256sum": "12d532fd4c1fdb0f7be3737df086bccc8e7c800c5c29d49e12040d3764f26f33", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmRYVYYACgkQdxk/FSvb5qZKaBAAhK2kav74WvIAMO6bkwX9o7mAKwGFt10h9MYrhAWkuHjf/l6daQ6bmKtL5Fx5B09rHUqTfppSABNt0UW7aZZhDZfvZ8gc2/iw/NNJBgGcYwjjp9beA6IxVTfclkGvZjYdyv35uQIesvOkjUXMsivfO74GA3KAdT/DL2ZZh2D2w/yErzbjrA21kHDg++PIzeuEWRqHqOyXRz0ly0VcMp6iL8oLzgiCmFZL1327wbh6j7v3Y8iBB4JgvWDTLgrqh2PbZ3mmOs+kjsO1clC7CFaBR8/ZtZuuTECSPRas0shnJ+J0gzvJGMhF91YAD4rUJFaD0NSm+/oqRHDpUhnDd/+QQYMslFq8/cnHU/SbSpxicUGXZnI3u+b4HY1zfnyHnGVAq2K3ooum/4S+EKs4CadP/K6gs35t1xPBaSr606GzV+7KJABKpB0n2XSgZ0UJz4KQUex7rLevLAp/H2/EhjewJTVk/4Lzdp+L/jwDXqLZjPdT9mlbixM0MN6SpFmnEwSxWsdZwsNKX4fqQyWKslO67RaKA4IQfExQY3vmgQoIjKD0nhGTwxl1HPSrAUfKGa5UG1LEWlEcsAL4bGMX1eyHwyt0ua0l3Kn3jeNktRk7pY4wkRJLpC5QWSK8rUDPNC4QAktD4/vp/QxnudCPT1OSkS/DjPoLJx+oDb0IbFBhwx4=", "url": "https://github.com/olofk/fusesoc", "license": "BSD", "arch": "any", "builddate": "1683510645", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["python", "python-edalize", "python-ipyxact", "python-pyparsing", "python-yaml", "python-simplesat", "git"], "optdepends": ["svn: opencores provider", "iverilog: run simulation/testbenchs"], "makedepends": ["python-setuptools-scm"], "tokens": ["fusesoc", "fusesoc_aarch64", "fusesoc_testing", "fusesoc_aarch64_testing"]}