{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669036733847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669036733851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 21:18:53 2022 " "Processing started: Mon Nov 21 21:18:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669036733851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669036733851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab10_Traffic_Light -c Lab10_Traffic_Light " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab10_Traffic_Light -c Lab10_Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669036733851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669036734369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669036734369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab10_traffic_light.v 1 1 " "Found 1 design units, including 1 entities, in source file lab10_traffic_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab10_Traffic_Light " "Found entity 1: Lab10_Traffic_Light" {  } { { "Lab10_Traffic_Light.v" "" { Text "C:/Verilog/Lab10/Lab10_Traffic_Light.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669036741250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669036741250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider1.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider1 " "Found entity 1: FrequencyDivider1" {  } { { "FrequencyDivider1.v" "" { Text "C:/Verilog/Lab10/FrequencyDivider1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669036741254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669036741254 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TimeExpire FrequencyDivider1.v 4 FrequencyDivider2.v(4) " "Verilog HDL macro warning at FrequencyDivider2.v(4): overriding existing definition for macro \"TimeExpire\", which was defined in \"FrequencyDivider1.v\", line 4" {  } { { "FrequencyDivider2.v" "" { Text "C:/Verilog/Lab10/FrequencyDivider2.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1669036741259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider2.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider2 " "Found entity 1: FrequencyDivider2" {  } { { "FrequencyDivider2.v" "" { Text "C:/Verilog/Lab10/FrequencyDivider2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669036741259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669036741259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrixcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrixcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrixController " "Found entity 1: DotMatrixController" {  } { { "DotMatrixController.v" "" { Text "C:/Verilog/Lab10/DotMatrixController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669036741263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669036741263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenDisplay " "Found entity 1: SevenDisplay" {  } { { "SevenDisplay.v" "" { Text "C:/Verilog/Lab10/SevenDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669036741266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669036741266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab10/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669036741269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669036741269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab10_Traffic_Light " "Elaborating entity \"Lab10_Traffic_Light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669036741316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider1 FrequencyDivider1:u_FreqDiv1 " "Elaborating entity \"FrequencyDivider1\" for hierarchy \"FrequencyDivider1:u_FreqDiv1\"" {  } { { "Lab10_Traffic_Light.v" "u_FreqDiv1" { Text "C:/Verilog/Lab10/Lab10_Traffic_Light.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669036741344 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FrequencyDivider1.v(17) " "Verilog HDL assignment warning at FrequencyDivider1.v(17): truncated value with size 32 to match size of target (1)" {  } { { "FrequencyDivider1.v" "" { Text "C:/Verilog/Lab10/FrequencyDivider1.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669036741351 "|Lab10_Traffic_Light|FrequencyDivider1:u_FreqDiv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider2 FrequencyDivider2:u_FreqDiv2 " "Elaborating entity \"FrequencyDivider2\" for hierarchy \"FrequencyDivider2:u_FreqDiv2\"" {  } { { "Lab10_Traffic_Light.v" "u_FreqDiv2" { Text "C:/Verilog/Lab10/Lab10_Traffic_Light.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669036741352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FrequencyDivider2.v(17) " "Verilog HDL assignment warning at FrequencyDivider2.v(17): truncated value with size 32 to match size of target (1)" {  } { { "FrequencyDivider2.v" "" { Text "C:/Verilog/Lab10/FrequencyDivider2.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669036741361 "|Lab10_Traffic_Light|FrequencyDivider2:u_FreqDiv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:u_counter " "Elaborating entity \"Counter\" for hierarchy \"Counter:u_counter\"" {  } { { "Lab10_Traffic_Light.v" "u_counter" { Text "C:/Verilog/Lab10/Lab10_Traffic_Light.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669036741362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Counter.v(20) " "Verilog HDL assignment warning at Counter.v(20): truncated value with size 4 to match size of target (3)" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab10/Counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669036741370 "|Lab10_Traffic_Light|Counter:u_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(28) " "Verilog HDL assignment warning at Counter.v(28): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab10/Counter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669036741370 "|Lab10_Traffic_Light|Counter:u_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Counter.v(31) " "Verilog HDL assignment warning at Counter.v(31): truncated value with size 4 to match size of target (3)" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab10/Counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669036741370 "|Lab10_Traffic_Light|Counter:u_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(36) " "Verilog HDL assignment warning at Counter.v(36): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab10/Counter.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669036741370 "|Lab10_Traffic_Light|Counter:u_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Counter.v(40) " "Verilog HDL assignment warning at Counter.v(40): truncated value with size 4 to match size of target (3)" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab10/Counter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669036741370 "|Lab10_Traffic_Light|Counter:u_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(45) " "Verilog HDL assignment warning at Counter.v(45): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab10/Counter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669036741370 "|Lab10_Traffic_Light|Counter:u_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Counter.v(49) " "Verilog HDL assignment warning at Counter.v(49): truncated value with size 4 to match size of target (3)" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab10/Counter.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669036741370 "|Lab10_Traffic_Light|Counter:u_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenDisplay SevenDisplay:u_sevenDisplay " "Elaborating entity \"SevenDisplay\" for hierarchy \"SevenDisplay:u_sevenDisplay\"" {  } { { "Lab10_Traffic_Light.v" "u_sevenDisplay" { Text "C:/Verilog/Lab10/Lab10_Traffic_Light.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669036741371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DotMatrixController DotMatrixController:u_dotMatirx " "Elaborating entity \"DotMatrixController\" for hierarchy \"DotMatrixController:u_dotMatirx\"" {  } { { "Lab10_Traffic_Light.v" "u_dotMatirx" { Text "C:/Verilog/Lab10/Lab10_Traffic_Light.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669036741379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrixController.v(22) " "Verilog HDL assignment warning at DotMatrixController.v(22): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrixController.v" "" { Text "C:/Verilog/Lab10/DotMatrixController.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669036741386 "|Lab10_Traffic_Light|DotMatrixController:u_dotMatirx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrixController.v(46) " "Verilog HDL assignment warning at DotMatrixController.v(46): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrixController.v" "" { Text "C:/Verilog/Lab10/DotMatrixController.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669036741386 "|Lab10_Traffic_Light|DotMatrixController:u_dotMatirx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DotMatrixController.v(71) " "Verilog HDL assignment warning at DotMatrixController.v(71): truncated value with size 32 to match size of target (3)" {  } { { "DotMatrixController.v" "" { Text "C:/Verilog/Lab10/DotMatrixController.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669036741386 "|Lab10_Traffic_Light|DotMatrixController:u_dotMatirx"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669036741935 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669036742280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669036742280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669036742395 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669036742395 ""} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Implemented 133 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669036742395 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669036742395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669036742404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 21:19:02 2022 " "Processing ended: Mon Nov 21 21:19:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669036742404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669036742404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669036742404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669036742404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669036743756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669036743760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 21:19:03 2022 " "Processing started: Mon Nov 21 21:19:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669036743760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669036743760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab10_Traffic_Light -c Lab10_Traffic_Light " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab10_Traffic_Light -c Lab10_Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669036743760 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669036744530 ""}
{ "Info" "0" "" "Project  = Lab10_Traffic_Light" {  } {  } 0 0 "Project  = Lab10_Traffic_Light" 0 0 "Fitter" 0 0 1669036744531 ""}
{ "Info" "0" "" "Revision = Lab10_Traffic_Light" {  } {  } 0 0 "Revision = Lab10_Traffic_Light" 0 0 "Fitter" 0 0 1669036744532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669036744636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669036744636 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab10_Traffic_Light 5CEFA4F23C7 " "Selected device 5CEFA4F23C7 for design \"Lab10_Traffic_Light\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669036744644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669036744681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669036744681 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669036744916 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669036744997 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669036745422 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "No exact pin location assignment(s) for 25 pins of 25 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669036745572 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1669036748317 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 64 global CLKCTRL_G10 " "clock~inputCLKENA0 with 64 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1669036748393 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1669036748393 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669036748394 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669036748422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669036748423 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669036748423 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669036748424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669036748425 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669036748425 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab10_Traffic_Light.sdc " "Synopsys Design Constraints File file not found: 'Lab10_Traffic_Light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669036749117 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669036749118 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669036749121 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669036749121 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669036749121 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669036749137 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669036749138 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669036749138 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669036749285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669036750795 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1669036750944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669036757838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669036762689 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669036764021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669036764021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669036764908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y11 X54_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y11 to location X54_Y22" {  } { { "loc" "" { Generic "C:/Verilog/Lab10/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y11 to location X54_Y22"} { { 12 { 0 ""} 44 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669036766530 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669036766530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669036767996 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669036767996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669036767998 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669036769006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669036769020 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669036769309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669036769310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669036770129 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669036772254 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog/Lab10/output_files/Lab10_Traffic_Light.fit.smsg " "Generated suppressed messages file C:/Verilog/Lab10/output_files/Lab10_Traffic_Light.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669036772447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7533 " "Peak virtual memory: 7533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669036772923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 21:19:32 2022 " "Processing ended: Mon Nov 21 21:19:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669036772923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669036772923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:25 " "Total CPU time (on all processors): 00:02:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669036772923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669036772923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669036774125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669036774129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 21:19:34 2022 " "Processing started: Mon Nov 21 21:19:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669036774129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669036774129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab10_Traffic_Light -c Lab10_Traffic_Light " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab10_Traffic_Light -c Lab10_Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669036774129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669036774717 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669036777472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669036777687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 21:19:37 2022 " "Processing ended: Mon Nov 21 21:19:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669036777687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669036777687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669036777687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669036777687 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669036778306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669036778806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669036778810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 21:19:38 2022 " "Processing started: Mon Nov 21 21:19:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669036778810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669036778810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab10_Traffic_Light -c Lab10_Traffic_Light " "Command: quartus_sta Lab10_Traffic_Light -c Lab10_Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669036778811 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669036778941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669036779556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669036779556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036779586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036779586 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab10_Traffic_Light.sdc " "Synopsys Design Constraints File file not found: 'Lab10_Traffic_Light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669036779843 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036779843 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyDivider1:u_FreqDiv1\|div_clk FrequencyDivider1:u_FreqDiv1\|div_clk " "create_clock -period 1.000 -name FrequencyDivider1:u_FreqDiv1\|div_clk FrequencyDivider1:u_FreqDiv1\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669036779844 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669036779844 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FrequencyDivider2:u_FreqDiv2\|div_clk FrequencyDivider2:u_FreqDiv2\|div_clk " "create_clock -period 1.000 -name FrequencyDivider2:u_FreqDiv2\|div_clk FrequencyDivider2:u_FreqDiv2\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669036779844 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669036779844 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669036779846 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669036779849 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669036779852 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669036779862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669036779879 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669036779879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.087 " "Worst-case setup slack is -6.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.087            -245.439 clock  " "   -6.087            -245.439 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.431             -41.059 FrequencyDivider1:u_FreqDiv1\|div_clk  " "   -2.431             -41.059 FrequencyDivider1:u_FreqDiv1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.746             -30.415 FrequencyDivider2:u_FreqDiv2\|div_clk  " "   -1.746             -30.415 FrequencyDivider2:u_FreqDiv2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036779881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 clock  " "    0.440               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 FrequencyDivider2:u_FreqDiv2\|div_clk  " "    0.444               0.000 FrequencyDivider2:u_FreqDiv2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 FrequencyDivider1:u_FreqDiv1\|div_clk  " "    0.794               0.000 FrequencyDivider1:u_FreqDiv1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036779884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669036779887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669036779889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -50.886 clock  " "   -0.538             -50.886 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -18.241 FrequencyDivider1:u_FreqDiv1\|div_clk  " "   -0.538             -18.241 FrequencyDivider1:u_FreqDiv1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -15.309 FrequencyDivider2:u_FreqDiv2\|div_clk  " "   -0.538             -15.309 FrequencyDivider2:u_FreqDiv2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036779892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036779892 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669036779907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669036779937 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669036781191 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669036781265 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669036781270 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669036781270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.224 " "Worst-case setup slack is -6.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.224            -242.337 clock  " "   -6.224            -242.337 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.505             -40.578 FrequencyDivider1:u_FreqDiv1\|div_clk  " "   -2.505             -40.578 FrequencyDivider1:u_FreqDiv1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.742             -29.966 FrequencyDivider2:u_FreqDiv2\|div_clk  " "   -1.742             -29.966 FrequencyDivider2:u_FreqDiv2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036781273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.438 " "Worst-case hold slack is 0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 FrequencyDivider2:u_FreqDiv2\|div_clk  " "    0.438               0.000 FrequencyDivider2:u_FreqDiv2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 clock  " "    0.447               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 FrequencyDivider1:u_FreqDiv1\|div_clk  " "    0.755               0.000 FrequencyDivider1:u_FreqDiv1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036781276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669036781279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669036781281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -51.946 clock  " "   -0.538             -51.946 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -18.222 FrequencyDivider1:u_FreqDiv1\|div_clk  " "   -0.538             -18.222 FrequencyDivider1:u_FreqDiv1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -15.198 FrequencyDivider2:u_FreqDiv2\|div_clk  " "   -0.538             -15.198 FrequencyDivider2:u_FreqDiv2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036781284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036781284 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669036781292 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669036781512 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669036782082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669036782122 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669036782123 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669036782123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.257 " "Worst-case setup slack is -3.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.257            -100.265 clock  " "   -3.257            -100.265 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005             -13.947 FrequencyDivider1:u_FreqDiv1\|div_clk  " "   -1.005             -13.947 FrequencyDivider1:u_FreqDiv1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684             -11.042 FrequencyDivider2:u_FreqDiv2\|div_clk  " "   -0.684             -11.042 FrequencyDivider2:u_FreqDiv2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036782125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.082 " "Worst-case hold slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -0.082 FrequencyDivider2:u_FreqDiv2\|div_clk  " "   -0.082              -0.082 FrequencyDivider2:u_FreqDiv2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 clock  " "    0.199               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 FrequencyDivider1:u_FreqDiv1\|div_clk  " "    0.320               0.000 FrequencyDivider1:u_FreqDiv1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036782128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669036782130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669036782133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.253 " "Worst-case minimum pulse width slack is -0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.253              -6.167 clock  " "   -0.253              -6.167 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 FrequencyDivider1:u_FreqDiv1\|div_clk  " "    0.065               0.000 FrequencyDivider1:u_FreqDiv1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 FrequencyDivider2:u_FreqDiv2\|div_clk  " "    0.087               0.000 FrequencyDivider2:u_FreqDiv2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036782135 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669036782142 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669036782272 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669036782273 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669036782273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.914 " "Worst-case setup slack is -2.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.914             -85.688 clock  " "   -2.914             -85.688 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872             -11.586 FrequencyDivider1:u_FreqDiv1\|div_clk  " "   -0.872             -11.586 FrequencyDivider1:u_FreqDiv1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.566              -9.065 FrequencyDivider2:u_FreqDiv2\|div_clk  " "   -0.566              -9.065 FrequencyDivider2:u_FreqDiv2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036782276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.109 " "Worst-case hold slack is -0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -0.363 FrequencyDivider2:u_FreqDiv2\|div_clk  " "   -0.109              -0.363 FrequencyDivider2:u_FreqDiv2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clock  " "    0.189               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 FrequencyDivider1:u_FreqDiv1\|div_clk  " "    0.291               0.000 FrequencyDivider1:u_FreqDiv1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036782281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669036782283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669036782286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.268 " "Worst-case minimum pulse width slack is -0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268              -6.369 clock  " "   -0.268              -6.369 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 FrequencyDivider1:u_FreqDiv1\|div_clk  " "    0.082               0.000 FrequencyDivider1:u_FreqDiv1\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 FrequencyDivider2:u_FreqDiv2\|div_clk  " "    0.104               0.000 FrequencyDivider2:u_FreqDiv2\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669036782308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669036782308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669036783455 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669036783455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5239 " "Peak virtual memory: 5239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669036783497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 21:19:43 2022 " "Processing ended: Mon Nov 21 21:19:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669036783497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669036783497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669036783497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669036783497 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1669036784416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669036784420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 21:19:44 2022 " "Processing started: Mon Nov 21 21:19:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669036784420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669036784420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab10_Traffic_Light -c Lab10_Traffic_Light " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab10_Traffic_Light -c Lab10_Traffic_Light" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669036784420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1669036785270 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1669036785294 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab10_Traffic_Light.vo C:/Verilog/Lab10/simulation/modelsim/ simulation " "Generated file Lab10_Traffic_Light.vo in folder \"C:/Verilog/Lab10/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669036785401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669036785436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 21:19:45 2022 " "Processing ended: Mon Nov 21 21:19:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669036785436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669036785436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669036785436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669036785436 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669036786031 ""}
