
Xiaoxiao.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8f4  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000389c  0800aae0  0800aae0  0000bae0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e37c  0800e37c  000101f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e37c  0800e37c  0000f37c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e384  0800e384  000101f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e384  0800e384  0000f384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e388  0800e388  0000f388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f0  20000000  0800e38c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b8  200001f0  0800e57c  000101f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000aa8  0800e57c  00010aa8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000101f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015b00  00000000  00000000  00010219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c71  00000000  00000000  00025d19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c0  00000000  00000000  00029990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000101c  00000000  00000000  0002ae50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d622  00000000  00000000  0002be6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bd01  00000000  00000000  0004948e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a03e7  00000000  00000000  0006518f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00105576  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006734  00000000  00000000  001055bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  0010bcf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001f0 	.word	0x200001f0
 8000204:	00000000 	.word	0x00000000
 8000208:	0800aac4 	.word	0x0800aac4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001f4 	.word	0x200001f4
 8000224:	0800aac4 	.word	0x0800aac4

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	@ 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_frsub>:
 8000b60:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b64:	e002      	b.n	8000b6c <__addsf3>
 8000b66:	bf00      	nop

08000b68 <__aeabi_fsub>:
 8000b68:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b6c <__addsf3>:
 8000b6c:	0042      	lsls	r2, r0, #1
 8000b6e:	bf1f      	itttt	ne
 8000b70:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b74:	ea92 0f03 	teqne	r2, r3
 8000b78:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b7c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b80:	d06a      	beq.n	8000c58 <__addsf3+0xec>
 8000b82:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b86:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b8a:	bfc1      	itttt	gt
 8000b8c:	18d2      	addgt	r2, r2, r3
 8000b8e:	4041      	eorgt	r1, r0
 8000b90:	4048      	eorgt	r0, r1
 8000b92:	4041      	eorgt	r1, r0
 8000b94:	bfb8      	it	lt
 8000b96:	425b      	neglt	r3, r3
 8000b98:	2b19      	cmp	r3, #25
 8000b9a:	bf88      	it	hi
 8000b9c:	4770      	bxhi	lr
 8000b9e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ba2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4240      	negne	r0, r0
 8000bae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bb2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bb6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bba:	bf18      	it	ne
 8000bbc:	4249      	negne	r1, r1
 8000bbe:	ea92 0f03 	teq	r2, r3
 8000bc2:	d03f      	beq.n	8000c44 <__addsf3+0xd8>
 8000bc4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bc8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bcc:	eb10 000c 	adds.w	r0, r0, ip
 8000bd0:	f1c3 0320 	rsb	r3, r3, #32
 8000bd4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bd8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bdc:	d502      	bpl.n	8000be4 <__addsf3+0x78>
 8000bde:	4249      	negs	r1, r1
 8000be0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000be4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000be8:	d313      	bcc.n	8000c12 <__addsf3+0xa6>
 8000bea:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bee:	d306      	bcc.n	8000bfe <__addsf3+0x92>
 8000bf0:	0840      	lsrs	r0, r0, #1
 8000bf2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bf6:	f102 0201 	add.w	r2, r2, #1
 8000bfa:	2afe      	cmp	r2, #254	@ 0xfe
 8000bfc:	d251      	bcs.n	8000ca2 <__addsf3+0x136>
 8000bfe:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	ea40 0003 	orr.w	r0, r0, r3
 8000c10:	4770      	bx	lr
 8000c12:	0049      	lsls	r1, r1, #1
 8000c14:	eb40 0000 	adc.w	r0, r0, r0
 8000c18:	3a01      	subs	r2, #1
 8000c1a:	bf28      	it	cs
 8000c1c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c20:	d2ed      	bcs.n	8000bfe <__addsf3+0x92>
 8000c22:	fab0 fc80 	clz	ip, r0
 8000c26:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c2a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c32:	bfaa      	itet	ge
 8000c34:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c38:	4252      	neglt	r2, r2
 8000c3a:	4318      	orrge	r0, r3
 8000c3c:	bfbc      	itt	lt
 8000c3e:	40d0      	lsrlt	r0, r2
 8000c40:	4318      	orrlt	r0, r3
 8000c42:	4770      	bx	lr
 8000c44:	f092 0f00 	teq	r2, #0
 8000c48:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c4c:	bf06      	itte	eq
 8000c4e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c52:	3201      	addeq	r2, #1
 8000c54:	3b01      	subne	r3, #1
 8000c56:	e7b5      	b.n	8000bc4 <__addsf3+0x58>
 8000c58:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c60:	bf18      	it	ne
 8000c62:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c66:	d021      	beq.n	8000cac <__addsf3+0x140>
 8000c68:	ea92 0f03 	teq	r2, r3
 8000c6c:	d004      	beq.n	8000c78 <__addsf3+0x10c>
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	bf08      	it	eq
 8000c74:	4608      	moveq	r0, r1
 8000c76:	4770      	bx	lr
 8000c78:	ea90 0f01 	teq	r0, r1
 8000c7c:	bf1c      	itt	ne
 8000c7e:	2000      	movne	r0, #0
 8000c80:	4770      	bxne	lr
 8000c82:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c86:	d104      	bne.n	8000c92 <__addsf3+0x126>
 8000c88:	0040      	lsls	r0, r0, #1
 8000c8a:	bf28      	it	cs
 8000c8c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c90:	4770      	bx	lr
 8000c92:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c96:	bf3c      	itt	cc
 8000c98:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c9c:	4770      	bxcc	lr
 8000c9e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ca2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ca6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000caa:	4770      	bx	lr
 8000cac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb0:	bf16      	itet	ne
 8000cb2:	4608      	movne	r0, r1
 8000cb4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cb8:	4601      	movne	r1, r0
 8000cba:	0242      	lsls	r2, r0, #9
 8000cbc:	bf06      	itte	eq
 8000cbe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cc2:	ea90 0f01 	teqeq	r0, r1
 8000cc6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_ui2f>:
 8000ccc:	f04f 0300 	mov.w	r3, #0
 8000cd0:	e004      	b.n	8000cdc <__aeabi_i2f+0x8>
 8000cd2:	bf00      	nop

08000cd4 <__aeabi_i2f>:
 8000cd4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cd8:	bf48      	it	mi
 8000cda:	4240      	negmi	r0, r0
 8000cdc:	ea5f 0c00 	movs.w	ip, r0
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000ce8:	4601      	mov	r1, r0
 8000cea:	f04f 0000 	mov.w	r0, #0
 8000cee:	e01c      	b.n	8000d2a <__aeabi_l2f+0x2a>

08000cf0 <__aeabi_ul2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	e00a      	b.n	8000d14 <__aeabi_l2f+0x14>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_l2f>:
 8000d00:	ea50 0201 	orrs.w	r2, r0, r1
 8000d04:	bf08      	it	eq
 8000d06:	4770      	bxeq	lr
 8000d08:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d0c:	d502      	bpl.n	8000d14 <__aeabi_l2f+0x14>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	ea5f 0c01 	movs.w	ip, r1
 8000d18:	bf02      	ittt	eq
 8000d1a:	4684      	moveq	ip, r0
 8000d1c:	4601      	moveq	r1, r0
 8000d1e:	2000      	moveq	r0, #0
 8000d20:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d24:	bf08      	it	eq
 8000d26:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d2a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d2e:	fabc f28c 	clz	r2, ip
 8000d32:	3a08      	subs	r2, #8
 8000d34:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d38:	db10      	blt.n	8000d5c <__aeabi_l2f+0x5c>
 8000d3a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d3e:	4463      	add	r3, ip
 8000d40:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d44:	f1c2 0220 	rsb	r2, r2, #32
 8000d48:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d4c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d50:	eb43 0002 	adc.w	r0, r3, r2
 8000d54:	bf08      	it	eq
 8000d56:	f020 0001 	biceq.w	r0, r0, #1
 8000d5a:	4770      	bx	lr
 8000d5c:	f102 0220 	add.w	r2, r2, #32
 8000d60:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d64:	f1c2 0220 	rsb	r2, r2, #32
 8000d68:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d6c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d70:	eb43 0002 	adc.w	r0, r3, r2
 8000d74:	bf08      	it	eq
 8000d76:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7a:	4770      	bx	lr

08000d7c <__aeabi_fmul>:
 8000d7c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d80:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d84:	bf1e      	ittt	ne
 8000d86:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d8a:	ea92 0f0c 	teqne	r2, ip
 8000d8e:	ea93 0f0c 	teqne	r3, ip
 8000d92:	d06f      	beq.n	8000e74 <__aeabi_fmul+0xf8>
 8000d94:	441a      	add	r2, r3
 8000d96:	ea80 0c01 	eor.w	ip, r0, r1
 8000d9a:	0240      	lsls	r0, r0, #9
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000da2:	d01e      	beq.n	8000de2 <__aeabi_fmul+0x66>
 8000da4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000da8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db0:	fba0 3101 	umull	r3, r1, r0, r1
 8000db4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000db8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dbc:	bf3e      	ittt	cc
 8000dbe:	0049      	lslcc	r1, r1, #1
 8000dc0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dc4:	005b      	lslcc	r3, r3, #1
 8000dc6:	ea40 0001 	orr.w	r0, r0, r1
 8000dca:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dce:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd0:	d81d      	bhi.n	8000e0e <__aeabi_fmul+0x92>
 8000dd2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dda:	bf08      	it	eq
 8000ddc:	f020 0001 	biceq.w	r0, r0, #1
 8000de0:	4770      	bx	lr
 8000de2:	f090 0f00 	teq	r0, #0
 8000de6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dea:	bf08      	it	eq
 8000dec:	0249      	lsleq	r1, r1, #9
 8000dee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000df2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000df6:	3a7f      	subs	r2, #127	@ 0x7f
 8000df8:	bfc2      	ittt	gt
 8000dfa:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dfe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e02:	4770      	bxgt	lr
 8000e04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	3a01      	subs	r2, #1
 8000e0e:	dc5d      	bgt.n	8000ecc <__aeabi_fmul+0x150>
 8000e10:	f112 0f19 	cmn.w	r2, #25
 8000e14:	bfdc      	itt	le
 8000e16:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e1a:	4770      	bxle	lr
 8000e1c:	f1c2 0200 	rsb	r2, r2, #0
 8000e20:	0041      	lsls	r1, r0, #1
 8000e22:	fa21 f102 	lsr.w	r1, r1, r2
 8000e26:	f1c2 0220 	rsb	r2, r2, #32
 8000e2a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e2e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e32:	f140 0000 	adc.w	r0, r0, #0
 8000e36:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e3a:	bf08      	it	eq
 8000e3c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e40:	4770      	bx	lr
 8000e42:	f092 0f00 	teq	r2, #0
 8000e46:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e4a:	bf02      	ittt	eq
 8000e4c:	0040      	lsleq	r0, r0, #1
 8000e4e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e52:	3a01      	subeq	r2, #1
 8000e54:	d0f9      	beq.n	8000e4a <__aeabi_fmul+0xce>
 8000e56:	ea40 000c 	orr.w	r0, r0, ip
 8000e5a:	f093 0f00 	teq	r3, #0
 8000e5e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e62:	bf02      	ittt	eq
 8000e64:	0049      	lsleq	r1, r1, #1
 8000e66:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e6a:	3b01      	subeq	r3, #1
 8000e6c:	d0f9      	beq.n	8000e62 <__aeabi_fmul+0xe6>
 8000e6e:	ea41 010c 	orr.w	r1, r1, ip
 8000e72:	e78f      	b.n	8000d94 <__aeabi_fmul+0x18>
 8000e74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	bf18      	it	ne
 8000e7e:	ea93 0f0c 	teqne	r3, ip
 8000e82:	d00a      	beq.n	8000e9a <__aeabi_fmul+0x11e>
 8000e84:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e88:	bf18      	it	ne
 8000e8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e8e:	d1d8      	bne.n	8000e42 <__aeabi_fmul+0xc6>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	4770      	bx	lr
 8000e9a:	f090 0f00 	teq	r0, #0
 8000e9e:	bf17      	itett	ne
 8000ea0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ea4:	4608      	moveq	r0, r1
 8000ea6:	f091 0f00 	teqne	r1, #0
 8000eaa:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eae:	d014      	beq.n	8000eda <__aeabi_fmul+0x15e>
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	d101      	bne.n	8000eba <__aeabi_fmul+0x13e>
 8000eb6:	0242      	lsls	r2, r0, #9
 8000eb8:	d10f      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000eba:	ea93 0f0c 	teq	r3, ip
 8000ebe:	d103      	bne.n	8000ec8 <__aeabi_fmul+0x14c>
 8000ec0:	024b      	lsls	r3, r1, #9
 8000ec2:	bf18      	it	ne
 8000ec4:	4608      	movne	r0, r1
 8000ec6:	d108      	bne.n	8000eda <__aeabi_fmul+0x15e>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ed4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed8:	4770      	bx	lr
 8000eda:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ede:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_fdiv>:
 8000ee4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ee8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eec:	bf1e      	ittt	ne
 8000eee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ef2:	ea92 0f0c 	teqne	r2, ip
 8000ef6:	ea93 0f0c 	teqne	r3, ip
 8000efa:	d069      	beq.n	8000fd0 <__aeabi_fdiv+0xec>
 8000efc:	eba2 0203 	sub.w	r2, r2, r3
 8000f00:	ea80 0c01 	eor.w	ip, r0, r1
 8000f04:	0249      	lsls	r1, r1, #9
 8000f06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f0a:	d037      	beq.n	8000f7c <__aeabi_fdiv+0x98>
 8000f0c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f18:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f1c:	428b      	cmp	r3, r1
 8000f1e:	bf38      	it	cc
 8000f20:	005b      	lslcc	r3, r3, #1
 8000f22:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f26:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f2a:	428b      	cmp	r3, r1
 8000f2c:	bf24      	itt	cs
 8000f2e:	1a5b      	subcs	r3, r3, r1
 8000f30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f38:	bf24      	itt	cs
 8000f3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f46:	bf24      	itt	cs
 8000f48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f5e:	011b      	lsls	r3, r3, #4
 8000f60:	bf18      	it	ne
 8000f62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f66:	d1e0      	bne.n	8000f2a <__aeabi_fdiv+0x46>
 8000f68:	2afd      	cmp	r2, #253	@ 0xfd
 8000f6a:	f63f af50 	bhi.w	8000e0e <__aeabi_fmul+0x92>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f74:	bf08      	it	eq
 8000f76:	f020 0001 	biceq.w	r0, r0, #1
 8000f7a:	4770      	bx	lr
 8000f7c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f84:	327f      	adds	r2, #127	@ 0x7f
 8000f86:	bfc2      	ittt	gt
 8000f88:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f90:	4770      	bxgt	lr
 8000f92:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	3a01      	subs	r2, #1
 8000f9c:	e737      	b.n	8000e0e <__aeabi_fmul+0x92>
 8000f9e:	f092 0f00 	teq	r2, #0
 8000fa2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fa6:	bf02      	ittt	eq
 8000fa8:	0040      	lsleq	r0, r0, #1
 8000faa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fae:	3a01      	subeq	r2, #1
 8000fb0:	d0f9      	beq.n	8000fa6 <__aeabi_fdiv+0xc2>
 8000fb2:	ea40 000c 	orr.w	r0, r0, ip
 8000fb6:	f093 0f00 	teq	r3, #0
 8000fba:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fbe:	bf02      	ittt	eq
 8000fc0:	0049      	lsleq	r1, r1, #1
 8000fc2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fc6:	3b01      	subeq	r3, #1
 8000fc8:	d0f9      	beq.n	8000fbe <__aeabi_fdiv+0xda>
 8000fca:	ea41 010c 	orr.w	r1, r1, ip
 8000fce:	e795      	b.n	8000efc <__aeabi_fdiv+0x18>
 8000fd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fd4:	ea92 0f0c 	teq	r2, ip
 8000fd8:	d108      	bne.n	8000fec <__aeabi_fdiv+0x108>
 8000fda:	0242      	lsls	r2, r0, #9
 8000fdc:	f47f af7d 	bne.w	8000eda <__aeabi_fmul+0x15e>
 8000fe0:	ea93 0f0c 	teq	r3, ip
 8000fe4:	f47f af70 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8000fe8:	4608      	mov	r0, r1
 8000fea:	e776      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000fec:	ea93 0f0c 	teq	r3, ip
 8000ff0:	d104      	bne.n	8000ffc <__aeabi_fdiv+0x118>
 8000ff2:	024b      	lsls	r3, r1, #9
 8000ff4:	f43f af4c 	beq.w	8000e90 <__aeabi_fmul+0x114>
 8000ff8:	4608      	mov	r0, r1
 8000ffa:	e76e      	b.n	8000eda <__aeabi_fmul+0x15e>
 8000ffc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001000:	bf18      	it	ne
 8001002:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001006:	d1ca      	bne.n	8000f9e <__aeabi_fdiv+0xba>
 8001008:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800100c:	f47f af5c 	bne.w	8000ec8 <__aeabi_fmul+0x14c>
 8001010:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001014:	f47f af3c 	bne.w	8000e90 <__aeabi_fmul+0x114>
 8001018:	e75f      	b.n	8000eda <__aeabi_fmul+0x15e>
 800101a:	bf00      	nop

0800101c <__aeabi_f2uiz>:
 800101c:	0042      	lsls	r2, r0, #1
 800101e:	d20e      	bcs.n	800103e <__aeabi_f2uiz+0x22>
 8001020:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001024:	d30b      	bcc.n	800103e <__aeabi_f2uiz+0x22>
 8001026:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800102a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800102e:	d409      	bmi.n	8001044 <__aeabi_f2uiz+0x28>
 8001030:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001034:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001038:	fa23 f002 	lsr.w	r0, r3, r2
 800103c:	4770      	bx	lr
 800103e:	f04f 0000 	mov.w	r0, #0
 8001042:	4770      	bx	lr
 8001044:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001048:	d101      	bne.n	800104e <__aeabi_f2uiz+0x32>
 800104a:	0242      	lsls	r2, r0, #9
 800104c:	d102      	bne.n	8001054 <__aeabi_f2uiz+0x38>
 800104e:	f04f 30ff 	mov.w	r0, #4294967295
 8001052:	4770      	bx	lr
 8001054:	f04f 0000 	mov.w	r0, #0
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop

0800105c <AHT20_CRC8>:
bool AHT20_errFalg= false;

float temperature = 0, humidity = 0;

uint8_t AHT20_CRC8(const uint8_t* data, uint8_t len)
{
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	460b      	mov	r3, r1
 8001066:	70fb      	strb	r3, [r7, #3]
  uint8_t crc = 0xFF; // 
 8001068:	23ff      	movs	r3, #255	@ 0xff
 800106a:	73fb      	strb	r3, [r7, #15]
  for(uint8_t i = 0; i < len; i++)
 800106c:	2300      	movs	r3, #0
 800106e:	73bb      	strb	r3, [r7, #14]
 8001070:	e022      	b.n	80010b8 <AHT20_CRC8+0x5c>
  {
    crc ^= data[i]; // 
 8001072:	7bbb      	ldrb	r3, [r7, #14]
 8001074:	687a      	ldr	r2, [r7, #4]
 8001076:	4413      	add	r3, r2
 8001078:	781a      	ldrb	r2, [r3, #0]
 800107a:	7bfb      	ldrb	r3, [r7, #15]
 800107c:	4053      	eors	r3, r2
 800107e:	73fb      	strb	r3, [r7, #15]
    for(uint8_t bit = 0; bit < 8; bit++)
 8001080:	2300      	movs	r3, #0
 8001082:	737b      	strb	r3, [r7, #13]
 8001084:	e012      	b.n	80010ac <AHT20_CRC8+0x50>
    {
      if(crc & 0x80)
 8001086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800108a:	2b00      	cmp	r3, #0
 800108c:	da08      	bge.n	80010a0 <AHT20_CRC8+0x44>
      {
        crc = (crc << 1) ^ 0x31; //  0x31
 800108e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	b25b      	sxtb	r3, r3
 8001096:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 800109a:	b25b      	sxtb	r3, r3
 800109c:	73fb      	strb	r3, [r7, #15]
 800109e:	e002      	b.n	80010a6 <AHT20_CRC8+0x4a>
      }
      else
      {
        crc <<= 1;
 80010a0:	7bfb      	ldrb	r3, [r7, #15]
 80010a2:	005b      	lsls	r3, r3, #1
 80010a4:	73fb      	strb	r3, [r7, #15]
    for(uint8_t bit = 0; bit < 8; bit++)
 80010a6:	7b7b      	ldrb	r3, [r7, #13]
 80010a8:	3301      	adds	r3, #1
 80010aa:	737b      	strb	r3, [r7, #13]
 80010ac:	7b7b      	ldrb	r3, [r7, #13]
 80010ae:	2b07      	cmp	r3, #7
 80010b0:	d9e9      	bls.n	8001086 <AHT20_CRC8+0x2a>
  for(uint8_t i = 0; i < len; i++)
 80010b2:	7bbb      	ldrb	r3, [r7, #14]
 80010b4:	3301      	adds	r3, #1
 80010b6:	73bb      	strb	r3, [r7, #14]
 80010b8:	7bba      	ldrb	r2, [r7, #14]
 80010ba:	78fb      	ldrb	r3, [r7, #3]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d3d8      	bcc.n	8001072 <AHT20_CRC8+0x16>
      }
    }
  }
  return crc;
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3714      	adds	r7, #20
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bc80      	pop	{r7}
 80010ca:	4770      	bx	lr

080010cc <AHT20_Init>:

int8_t AHT20_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af02      	add	r7, sp, #8
  uint8_t status;
  HAL_Delay(40); // 40ms:cite[1]
 80010d2:	2028      	movs	r0, #40	@ 0x28
 80010d4:	f002 fc34 	bl	8003940 <HAL_Delay>

  // 
  if (HAL_I2C_Master_Receive(&hi2c1, AHT20_ADDRESS, &status, 1, 100) != HAL_OK)
 80010d8:	1dfa      	adds	r2, r7, #7
 80010da:	2364      	movs	r3, #100	@ 0x64
 80010dc:	9300      	str	r3, [sp, #0]
 80010de:	2301      	movs	r3, #1
 80010e0:	2170      	movs	r1, #112	@ 0x70
 80010e2:	4816      	ldr	r0, [pc, #88]	@ (800113c <AHT20_Init+0x70>)
 80010e4:	f003 faa8 	bl	8004638 <HAL_I2C_Master_Receive>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d008      	beq.n	8001100 <AHT20_Init+0x34>
	{
		//Error , AHT20 Can not be Init!
		AHT20_errFalg = true;
 80010ee:	4b14      	ldr	r3, [pc, #80]	@ (8001140 <AHT20_Init+0x74>)
 80010f0:	2201      	movs	r2, #1
 80010f2:	701a      	strb	r2, [r3, #0]
		printf("AHT20 Init failed!\n");
 80010f4:	4813      	ldr	r0, [pc, #76]	@ (8001144 <AHT20_Init+0x78>)
 80010f6:	f007 fb59 	bl	80087ac <puts>
		return -1;
 80010fa:	f04f 33ff 	mov.w	r3, #4294967295
 80010fe:	e019      	b.n	8001134 <AHT20_Init+0x68>
	}

  if((status & 0x08) == 0)
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	f003 0308 	and.w	r3, r3, #8
 8001106:	2b00      	cmp	r3, #0
 8001108:	d113      	bne.n	8001132 <AHT20_Init+0x66>
  {
    // Bit[3]==0 
    uint8_t init_cmd[3] = {0xBE, 0x08, 0x00}; // 
 800110a:	4a0f      	ldr	r2, [pc, #60]	@ (8001148 <AHT20_Init+0x7c>)
 800110c:	1d3b      	adds	r3, r7, #4
 800110e:	6812      	ldr	r2, [r2, #0]
 8001110:	4611      	mov	r1, r2
 8001112:	8019      	strh	r1, [r3, #0]
 8001114:	3302      	adds	r3, #2
 8001116:	0c12      	lsrs	r2, r2, #16
 8001118:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDRESS, init_cmd, 3, HAL_MAX_DELAY);
 800111a:	1d3a      	adds	r2, r7, #4
 800111c:	f04f 33ff 	mov.w	r3, #4294967295
 8001120:	9300      	str	r3, [sp, #0]
 8001122:	2303      	movs	r3, #3
 8001124:	2170      	movs	r1, #112	@ 0x70
 8001126:	4805      	ldr	r0, [pc, #20]	@ (800113c <AHT20_Init+0x70>)
 8001128:	f003 f988 	bl	800443c <HAL_I2C_Master_Transmit>
    HAL_Delay(10); // :cite[1]:cite[5]
 800112c:	200a      	movs	r0, #10
 800112e:	f002 fc07 	bl	8003940 <HAL_Delay>
  }
  return 0; // 
 8001132:	2300      	movs	r3, #0
}
 8001134:	4618      	mov	r0, r3
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000224 	.word	0x20000224
 8001140:	2000020c 	.word	0x2000020c
 8001144:	0800aae0 	.word	0x0800aae0
 8001148:	0800aaf4 	.word	0x0800aaf4

0800114c <AHT20_Read>:
  * @brief  AHT20
  * @param  None
  * @retval 0
  */
int8_t AHT20_Read(void)
{
 800114c:	b5b0      	push	{r4, r5, r7, lr}
 800114e:	b088      	sub	sp, #32
 8001150:	af02      	add	r7, sp, #8
  static uint8_t step = 0;
  static __IO uint32_t AHT20_timer = 0;
  uint8_t data[8];

	if (AHT20_errFalg== true)
 8001152:	4b63      	ldr	r3, [pc, #396]	@ (80012e0 <AHT20_Read+0x194>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d007      	beq.n	800116a <AHT20_Read+0x1e>
	{
		humidity = 43;
 800115a:	4b62      	ldr	r3, [pc, #392]	@ (80012e4 <AHT20_Read+0x198>)
 800115c:	4a62      	ldr	r2, [pc, #392]	@ (80012e8 <AHT20_Read+0x19c>)
 800115e:	601a      	str	r2, [r3, #0]
		temperature = 25.3;
 8001160:	4b62      	ldr	r3, [pc, #392]	@ (80012ec <AHT20_Read+0x1a0>)
 8001162:	4a63      	ldr	r2, [pc, #396]	@ (80012f0 <AHT20_Read+0x1a4>)
 8001164:	601a      	str	r2, [r3, #0]
		return 0;
 8001166:	2300      	movs	r3, #0
 8001168:	e0b5      	b.n	80012d6 <AHT20_Read+0x18a>
	}
  switch(step)
 800116a:	4b62      	ldr	r3, [pc, #392]	@ (80012f4 <AHT20_Read+0x1a8>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b02      	cmp	r3, #2
 8001170:	d02c      	beq.n	80011cc <AHT20_Read+0x80>
 8001172:	2b02      	cmp	r3, #2
 8001174:	f300 80a9 	bgt.w	80012ca <AHT20_Read+0x17e>
 8001178:	2b00      	cmp	r3, #0
 800117a:	d002      	beq.n	8001182 <AHT20_Read+0x36>
 800117c:	2b01      	cmp	r3, #1
 800117e:	d019      	beq.n	80011b4 <AHT20_Read+0x68>
 8001180:	e0a3      	b.n	80012ca <AHT20_Read+0x17e>
  {
    case 0:                                        // 
      memcpy(data, "\xAC\x33\x00", 3); // 
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	2203      	movs	r2, #3
 8001186:	495c      	ldr	r1, [pc, #368]	@ (80012f8 <AHT20_Read+0x1ac>)
 8001188:	4618      	mov	r0, r3
 800118a:	f007 fc9e 	bl	8008aca <memcpy>
      HAL_I2C_Master_Transmit(&hi2c1, AHT20_ADDRESS, data, 3, 1000);
 800118e:	1d3a      	adds	r2, r7, #4
 8001190:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	2303      	movs	r3, #3
 8001198:	2170      	movs	r1, #112	@ 0x70
 800119a:	4858      	ldr	r0, [pc, #352]	@ (80012fc <AHT20_Read+0x1b0>)
 800119c:	f003 f94e 	bl	800443c <HAL_I2C_Master_Transmit>
      AHT20_timer = HAL_GetTick() + 75;
 80011a0:	f002 fbc4 	bl	800392c <HAL_GetTick>
 80011a4:	4603      	mov	r3, r0
 80011a6:	334b      	adds	r3, #75	@ 0x4b
 80011a8:	4a55      	ldr	r2, [pc, #340]	@ (8001300 <AHT20_Read+0x1b4>)
 80011aa:	6013      	str	r3, [r2, #0]
      step = 1; // 
 80011ac:	4b51      	ldr	r3, [pc, #324]	@ (80012f4 <AHT20_Read+0x1a8>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	701a      	strb	r2, [r3, #0]
      break;
 80011b2:	e08f      	b.n	80012d4 <AHT20_Read+0x188>
    case 1: // 
      if(HAL_GetTick() > AHT20_timer)
 80011b4:	f002 fbba 	bl	800392c <HAL_GetTick>
 80011b8:	4602      	mov	r2, r0
 80011ba:	4b51      	ldr	r3, [pc, #324]	@ (8001300 <AHT20_Read+0x1b4>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	429a      	cmp	r2, r3
 80011c0:	f240 8087 	bls.w	80012d2 <AHT20_Read+0x186>
      {
        // 
        step = 2; // 
 80011c4:	4b4b      	ldr	r3, [pc, #300]	@ (80012f4 <AHT20_Read+0x1a8>)
 80011c6:	2202      	movs	r2, #2
 80011c8:	701a      	strb	r2, [r3, #0]
      }
      break;
 80011ca:	e082      	b.n	80012d2 <AHT20_Read+0x186>
    case 2: // 
      HAL_I2C_Master_Receive(&hi2c1, AHT20_ADDRESS, data, 7, HAL_MAX_DELAY);
 80011cc:	1d3a      	adds	r2, r7, #4
 80011ce:	f04f 33ff 	mov.w	r3, #4294967295
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	2307      	movs	r3, #7
 80011d6:	2170      	movs	r1, #112	@ 0x70
 80011d8:	4848      	ldr	r0, [pc, #288]	@ (80012fc <AHT20_Read+0x1b0>)
 80011da:	f003 fa2d 	bl	8004638 <HAL_I2C_Master_Receive>
      // printf("AHT20 data: ");
      // for(uint8_t i = 0; i < 7; i++)
      // {
      //   printf(" %02X ", data[i]);
      // }
      if((data[0] & 0x80) == 0)
 80011de:	793b      	ldrb	r3, [r7, #4]
 80011e0:	b25b      	sxtb	r3, r3
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	db67      	blt.n	80012b6 <AHT20_Read+0x16a>
      {
        // Not Busy
				step = 0; // 
 80011e6:	4b43      	ldr	r3, [pc, #268]	@ (80012f4 <AHT20_Read+0x1a8>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	701a      	strb	r2, [r3, #0]
        // CRC
        uint8_t crc = AHT20_CRC8(data, 6);
 80011ec:	1d3b      	adds	r3, r7, #4
 80011ee:	2106      	movs	r1, #6
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff ff33 	bl	800105c <AHT20_CRC8>
 80011f6:	4603      	mov	r3, r0
 80011f8:	75fb      	strb	r3, [r7, #23]
        // printf("CRC: %02X\n", crc);
        if(crc == data[6])
 80011fa:	7abb      	ldrb	r3, [r7, #10]
 80011fc:	7dfa      	ldrb	r2, [r7, #23]
 80011fe:	429a      	cmp	r2, r3
 8001200:	d153      	bne.n	80012aa <AHT20_Read+0x15e>
        {
          //  
          uint32_t humi_raw = ((uint32_t)data[1] << 12) | ((uint32_t)data[2] << 4) | (data[3] >> 4);
 8001202:	797b      	ldrb	r3, [r7, #5]
 8001204:	031a      	lsls	r2, r3, #12
 8001206:	79bb      	ldrb	r3, [r7, #6]
 8001208:	011b      	lsls	r3, r3, #4
 800120a:	4313      	orrs	r3, r2
 800120c:	79fa      	ldrb	r2, [r7, #7]
 800120e:	0912      	lsrs	r2, r2, #4
 8001210:	b2d2      	uxtb	r2, r2
 8001212:	4313      	orrs	r3, r2
 8001214:	613b      	str	r3, [r7, #16]
          humidity = (float)humi_raw / (1UL << 20) * 100.0f;
 8001216:	6938      	ldr	r0, [r7, #16]
 8001218:	f7ff fd58 	bl	8000ccc <__aeabi_ui2f>
 800121c:	4603      	mov	r3, r0
 800121e:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff fe5e 	bl	8000ee4 <__aeabi_fdiv>
 8001228:	4603      	mov	r3, r0
 800122a:	4936      	ldr	r1, [pc, #216]	@ (8001304 <AHT20_Read+0x1b8>)
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff fda5 	bl	8000d7c <__aeabi_fmul>
 8001232:	4603      	mov	r3, r0
 8001234:	461a      	mov	r2, r3
 8001236:	4b2b      	ldr	r3, [pc, #172]	@ (80012e4 <AHT20_Read+0x198>)
 8001238:	601a      	str	r2, [r3, #0]

          uint32_t temp_raw = ((data[3] & 0x0F) << 16) | ((uint32_t)data[4] << 8) | data[5];
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	041b      	lsls	r3, r3, #16
 800123e:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8001242:	7a3b      	ldrb	r3, [r7, #8]
 8001244:	021b      	lsls	r3, r3, #8
 8001246:	4313      	orrs	r3, r2
 8001248:	7a7a      	ldrb	r2, [r7, #9]
 800124a:	4313      	orrs	r3, r2
 800124c:	60fb      	str	r3, [r7, #12]
          temperature = (float)temp_raw * 200.0f / (1UL << 20) - 50.0f;
 800124e:	68f8      	ldr	r0, [r7, #12]
 8001250:	f7ff fd3c 	bl	8000ccc <__aeabi_ui2f>
 8001254:	4603      	mov	r3, r0
 8001256:	492c      	ldr	r1, [pc, #176]	@ (8001308 <AHT20_Read+0x1bc>)
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fd8f 	bl	8000d7c <__aeabi_fmul>
 800125e:	4603      	mov	r3, r0
 8001260:	f04f 4193 	mov.w	r1, #1233125376	@ 0x49800000
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff fe3d 	bl	8000ee4 <__aeabi_fdiv>
 800126a:	4603      	mov	r3, r0
 800126c:	4927      	ldr	r1, [pc, #156]	@ (800130c <AHT20_Read+0x1c0>)
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff fc7a 	bl	8000b68 <__aeabi_fsub>
 8001274:	4603      	mov	r3, r0
 8001276:	461a      	mov	r2, r3
 8001278:	4b1c      	ldr	r3, [pc, #112]	@ (80012ec <AHT20_Read+0x1a0>)
 800127a:	601a      	str	r2, [r3, #0]
          printf("temperature: %.2f, humidity: %.2f\n", temperature, humidity);
 800127c:	4b1b      	ldr	r3, [pc, #108]	@ (80012ec <AHT20_Read+0x1a0>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff f93d 	bl	8000500 <__aeabi_f2d>
 8001286:	4604      	mov	r4, r0
 8001288:	460d      	mov	r5, r1
 800128a:	4b16      	ldr	r3, [pc, #88]	@ (80012e4 <AHT20_Read+0x198>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff f936 	bl	8000500 <__aeabi_f2d>
 8001294:	4602      	mov	r2, r0
 8001296:	460b      	mov	r3, r1
 8001298:	e9cd 2300 	strd	r2, r3, [sp]
 800129c:	4622      	mov	r2, r4
 800129e:	462b      	mov	r3, r5
 80012a0:	481b      	ldr	r0, [pc, #108]	@ (8001310 <AHT20_Read+0x1c4>)
 80012a2:	f007 fa1b 	bl	80086dc <iprintf>
          return 0; // 
 80012a6:	2300      	movs	r3, #0
 80012a8:	e015      	b.n	80012d6 <AHT20_Read+0x18a>
        }
        else
        {
          printf("CRC Error\n");
 80012aa:	481a      	ldr	r0, [pc, #104]	@ (8001314 <AHT20_Read+0x1c8>)
 80012ac:	f007 fa7e 	bl	80087ac <puts>
          return -1; // CRC
 80012b0:	f04f 33ff 	mov.w	r3, #4294967295
 80012b4:	e00f      	b.n	80012d6 <AHT20_Read+0x18a>
        }
      }
      else
      {
        AHT20_timer = HAL_GetTick() + 10;
 80012b6:	f002 fb39 	bl	800392c <HAL_GetTick>
 80012ba:	4603      	mov	r3, r0
 80012bc:	330a      	adds	r3, #10
 80012be:	4a10      	ldr	r2, [pc, #64]	@ (8001300 <AHT20_Read+0x1b4>)
 80012c0:	6013      	str	r3, [r2, #0]
        step = 1; // 
 80012c2:	4b0c      	ldr	r3, [pc, #48]	@ (80012f4 <AHT20_Read+0x1a8>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	701a      	strb	r2, [r3, #0]
      }
      break;
 80012c8:	e004      	b.n	80012d4 <AHT20_Read+0x188>
    default:
      step = 0;
 80012ca:	4b0a      	ldr	r3, [pc, #40]	@ (80012f4 <AHT20_Read+0x1a8>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	701a      	strb	r2, [r3, #0]
      break;
 80012d0:	e000      	b.n	80012d4 <AHT20_Read+0x188>
      break;
 80012d2:	bf00      	nop
  }

  return 1; // 
 80012d4:	2301      	movs	r3, #1
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3718      	adds	r7, #24
 80012da:	46bd      	mov	sp, r7
 80012dc:	bdb0      	pop	{r4, r5, r7, pc}
 80012de:	bf00      	nop
 80012e0:	2000020c 	.word	0x2000020c
 80012e4:	20000214 	.word	0x20000214
 80012e8:	422c0000 	.word	0x422c0000
 80012ec:	20000210 	.word	0x20000210
 80012f0:	41ca6666 	.word	0x41ca6666
 80012f4:	20000218 	.word	0x20000218
 80012f8:	0800aaf8 	.word	0x0800aaf8
 80012fc:	20000224 	.word	0x20000224
 8001300:	2000021c 	.word	0x2000021c
 8001304:	42c80000 	.word	0x42c80000
 8001308:	43480000 	.word	0x43480000
 800130c:	42480000 	.word	0x42480000
 8001310:	0800aafc 	.word	0x0800aafc
 8001314:	0800ab20 	.word	0x0800ab20

08001318 <DogAction>:

uint32_t SpeedDelay = 200;
bool keyEnableFlag = false;

int DogAction(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08a      	sub	sp, #40	@ 0x28
 800131c:	af02      	add	r7, sp, #8
  uint8_t tmpBuff[32];
  static bool dogStandFlag = true;
  if((rxCommand == CMD_GO) || (rxCommand == CMD_BACK) || (rxCommand == CMD_TURN_LEFT) || (rxCommand == CMD_TURN_RIGHT) || (rxCommand == CMD_SHAKE) || (rxCommand == CMD_TRUNAROUND) || (rxCommand == CMD_SPEED))
 800131e:	4b9f      	ldr	r3, [pc, #636]	@ (800159c <DogAction+0x284>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	2b19      	cmp	r3, #25
 8001324:	d017      	beq.n	8001356 <DogAction+0x3e>
 8001326:	4b9d      	ldr	r3, [pc, #628]	@ (800159c <DogAction+0x284>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b20      	cmp	r3, #32
 800132c:	d013      	beq.n	8001356 <DogAction+0x3e>
 800132e:	4b9b      	ldr	r3, [pc, #620]	@ (800159c <DogAction+0x284>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b21      	cmp	r3, #33	@ 0x21
 8001334:	d00f      	beq.n	8001356 <DogAction+0x3e>
 8001336:	4b99      	ldr	r3, [pc, #612]	@ (800159c <DogAction+0x284>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2b22      	cmp	r3, #34	@ 0x22
 800133c:	d00b      	beq.n	8001356 <DogAction+0x3e>
 800133e:	4b97      	ldr	r3, [pc, #604]	@ (800159c <DogAction+0x284>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b23      	cmp	r3, #35	@ 0x23
 8001344:	d007      	beq.n	8001356 <DogAction+0x3e>
 8001346:	4b95      	ldr	r3, [pc, #596]	@ (800159c <DogAction+0x284>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b31      	cmp	r3, #49	@ 0x31
 800134c:	d003      	beq.n	8001356 <DogAction+0x3e>
 800134e:	4b93      	ldr	r3, [pc, #588]	@ (800159c <DogAction+0x284>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	2b29      	cmp	r3, #41	@ 0x29
 8001354:	d10b      	bne.n	800136e <DogAction+0x56>
  {
    // 
    if(dogStandFlag == false)
 8001356:	4b92      	ldr	r3, [pc, #584]	@ (80015a0 <DogAction+0x288>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	f083 0301 	eor.w	r3, r3, #1
 800135e:	b2db      	uxtb	r3, r3
 8001360:	2b00      	cmp	r3, #0
 8001362:	d004      	beq.n	800136e <DogAction+0x56>
    {
      // 
      dogStandFlag = true;
 8001364:	4b8e      	ldr	r3, [pc, #568]	@ (80015a0 <DogAction+0x288>)
 8001366:	2201      	movs	r2, #1
 8001368:	701a      	strb	r2, [r3, #0]
      Action_Stand();
 800136a:	f000 fb39 	bl	80019e0 <Action_Stand>
    }
  }
  // 
  if(rxCommand != CMD_NOTHING)
 800136e:	4b8b      	ldr	r3, [pc, #556]	@ (800159c <DogAction+0x284>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2bff      	cmp	r3, #255	@ 0xff
 8001374:	f000 812c 	beq.w	80015d0 <DogAction+0x2b8>
  {
    printf("Get CMD: %02x \n", rxCommand);
 8001378:	4b88      	ldr	r3, [pc, #544]	@ (800159c <DogAction+0x284>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	4619      	mov	r1, r3
 800137e:	4889      	ldr	r0, [pc, #548]	@ (80015a4 <DogAction+0x28c>)
 8001380:	f007 f9ac 	bl	80086dc <iprintf>
    switch(rxCommand)
 8001384:	4b85      	ldr	r3, [pc, #532]	@ (800159c <DogAction+0x284>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	3b18      	subs	r3, #24
 800138a:	2b1a      	cmp	r3, #26
 800138c:	f200 80fe 	bhi.w	800158c <DogAction+0x274>
 8001390:	a201      	add	r2, pc, #4	@ (adr r2, 8001398 <DogAction+0x80>)
 8001392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001396:	bf00      	nop
 8001398:	08001583 	.word	0x08001583
 800139c:	08001405 	.word	0x08001405
 80013a0:	0800158d 	.word	0x0800158d
 80013a4:	0800158d 	.word	0x0800158d
 80013a8:	0800158d 	.word	0x0800158d
 80013ac:	0800158d 	.word	0x0800158d
 80013b0:	0800158d 	.word	0x0800158d
 80013b4:	0800158d 	.word	0x0800158d
 80013b8:	0800141f 	.word	0x0800141f
 80013bc:	08001439 	.word	0x08001439
 80013c0:	08001453 	.word	0x08001453
 80013c4:	0800146d 	.word	0x0800146d
 80013c8:	08001487 	.word	0x08001487
 80013cc:	08001497 	.word	0x08001497
 80013d0:	080014a7 	.word	0x080014a7
 80013d4:	0800158d 	.word	0x0800158d
 80013d8:	0800158d 	.word	0x0800158d
 80013dc:	08001571 	.word	0x08001571
 80013e0:	0800158d 	.word	0x0800158d
 80013e4:	0800158d 	.word	0x0800158d
 80013e8:	0800158d 	.word	0x0800158d
 80013ec:	0800158d 	.word	0x0800158d
 80013f0:	0800158d 	.word	0x0800158d
 80013f4:	0800158d 	.word	0x0800158d
 80013f8:	080014bb 	.word	0x080014bb
 80013fc:	0800155b 	.word	0x0800155b
 8001400:	08001577 	.word	0x08001577
    {
      case CMD_GO:
        Face_VeryHappy();
 8001404:	f000 fd1a 	bl	8001e3c <Face_VeryHappy>
        Action_Advance();
 8001408:	f000 f944 	bl	8001694 <Action_Advance>
        Face_OpenEyes();
 800140c:	f000 fd2a 	bl	8001e64 <Face_OpenEyes>
        HAL_Delay(500);
 8001410:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001414:	f002 fa94 	bl	8003940 <HAL_Delay>
        Action_Stand();
 8001418:	f000 fae2 	bl	80019e0 <Action_Stand>
        break;
 800141c:	e0b7      	b.n	800158e <DogAction+0x276>
      case CMD_BACK:
        Face_Happy();
 800141e:	f000 fcf9 	bl	8001e14 <Face_Happy>
        Action_Back();
 8001422:	f000 f9ab 	bl	800177c <Action_Back>
        Face_OpenEyes();
 8001426:	f000 fd1d 	bl	8001e64 <Face_OpenEyes>
        HAL_Delay(500);
 800142a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800142e:	f002 fa87 	bl	8003940 <HAL_Delay>
        Action_Stand();
 8001432:	f000 fad5 	bl	80019e0 <Action_Stand>
        break;
 8001436:	e0aa      	b.n	800158e <DogAction+0x276>
      case CMD_TURN_LEFT:
        Face_Stare();
 8001438:	f000 fcd8 	bl	8001dec <Face_Stare>
        Action_TuenLeft();
 800143c:	f000 fa08 	bl	8001850 <Action_TuenLeft>
        Face_OpenEyes();
 8001440:	f000 fd10 	bl	8001e64 <Face_OpenEyes>
        HAL_Delay(500);
 8001444:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001448:	f002 fa7a 	bl	8003940 <HAL_Delay>
        Action_Stand();
 800144c:	f000 fac8 	bl	80019e0 <Action_Stand>
        break;
 8001450:	e09d      	b.n	800158e <DogAction+0x276>
      case CMD_TURN_RIGHT:
        Face_Stare();
 8001452:	f000 fccb 	bl	8001dec <Face_Stare>
        Action_TurnRight();
 8001456:	f000 fa45 	bl	80018e4 <Action_TurnRight>
        Face_OpenEyes();
 800145a:	f000 fd03 	bl	8001e64 <Face_OpenEyes>
        HAL_Delay(500);
 800145e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001462:	f002 fa6d 	bl	8003940 <HAL_Delay>
        Action_Stand();
 8001466:	f000 fabb 	bl	80019e0 <Action_Stand>
        break;
 800146a:	e090      	b.n	800158e <DogAction+0x276>
      case CMD_SHAKE:
        Face_VeryHappy();
 800146c:	f000 fce6 	bl	8001e3c <Face_VeryHappy>
        Action_Swing();
 8001470:	f000 fb66 	bl	8001b40 <Action_Swing>
        Face_OpenEyes();
 8001474:	f000 fcf6 	bl	8001e64 <Face_OpenEyes>
        HAL_Delay(500);
 8001478:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800147c:	f002 fa60 	bl	8003940 <HAL_Delay>
        Action_Stand();
 8001480:	f000 faae 	bl	80019e0 <Action_Stand>
        break;
 8001484:	e083      	b.n	800158e <DogAction+0x276>
      case CMD_GETDOWN:
        Face_Stare();
 8001486:	f000 fcb1 	bl	8001dec <Face_Stare>
        Action_GetDown();
 800148a:	f000 fae3 	bl	8001a54 <Action_GetDown>
        dogStandFlag = false;
 800148e:	4b44      	ldr	r3, [pc, #272]	@ (80015a0 <DogAction+0x288>)
 8001490:	2200      	movs	r2, #0
 8001492:	701a      	strb	r2, [r3, #0]
        break;
 8001494:	e07b      	b.n	800158e <DogAction+0x276>
      case CMD_SITDOWN:
        Face_Happy();
 8001496:	f000 fcbd 	bl	8001e14 <Face_Happy>
        Action_Sit();
 800149a:	f000 fa85 	bl	80019a8 <Action_Sit>
        dogStandFlag = false;
 800149e:	4b40      	ldr	r3, [pc, #256]	@ (80015a0 <DogAction+0x288>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	701a      	strb	r2, [r3, #0]
        break;
 80014a4:	e073      	b.n	800158e <DogAction+0x276>
      case CMD_SLEEP:
        Action_Sleep();
 80014a6:	f000 fab9 	bl	8001a1c <Action_Sleep>
        display_welcom();
 80014aa:	f000 fc57 	bl	8001d5c <display_welcom>
        Face_Sleep();
 80014ae:	f000 fc89 	bl	8001dc4 <Face_Sleep>
        dogStandFlag = false;
 80014b2:	4b3b      	ldr	r3, [pc, #236]	@ (80015a0 <DogAction+0x288>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	701a      	strb	r2, [r3, #0]
        break;
 80014b8:	e069      	b.n	800158e <DogAction+0x276>
      case CMD_STAND:
        // 
        keyEnableFlag ^= 1;
 80014ba:	4b3b      	ldr	r3, [pc, #236]	@ (80015a8 <DogAction+0x290>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	f083 0301 	eor.w	r3, r3, #1
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	bf14      	ite	ne
 80014c8:	2301      	movne	r3, #1
 80014ca:	2300      	moveq	r3, #0
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	4b36      	ldr	r3, [pc, #216]	@ (80015a8 <DogAction+0x290>)
 80014d0:	701a      	strb	r2, [r3, #0]
        Key1Pressed = Key2Pressed = Key3Pressed = Key4Pressed = Key5Pressed = false;
 80014d2:	4b36      	ldr	r3, [pc, #216]	@ (80015ac <DogAction+0x294>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	701a      	strb	r2, [r3, #0]
 80014d8:	4b34      	ldr	r3, [pc, #208]	@ (80015ac <DogAction+0x294>)
 80014da:	781a      	ldrb	r2, [r3, #0]
 80014dc:	4b34      	ldr	r3, [pc, #208]	@ (80015b0 <DogAction+0x298>)
 80014de:	701a      	strb	r2, [r3, #0]
 80014e0:	4b33      	ldr	r3, [pc, #204]	@ (80015b0 <DogAction+0x298>)
 80014e2:	781a      	ldrb	r2, [r3, #0]
 80014e4:	4b33      	ldr	r3, [pc, #204]	@ (80015b4 <DogAction+0x29c>)
 80014e6:	701a      	strb	r2, [r3, #0]
 80014e8:	4b32      	ldr	r3, [pc, #200]	@ (80015b4 <DogAction+0x29c>)
 80014ea:	781a      	ldrb	r2, [r3, #0]
 80014ec:	4b32      	ldr	r3, [pc, #200]	@ (80015b8 <DogAction+0x2a0>)
 80014ee:	701a      	strb	r2, [r3, #0]
 80014f0:	4b31      	ldr	r3, [pc, #196]	@ (80015b8 <DogAction+0x2a0>)
 80014f2:	781a      	ldrb	r2, [r3, #0]
 80014f4:	4b31      	ldr	r3, [pc, #196]	@ (80015bc <DogAction+0x2a4>)
 80014f6:	701a      	strb	r2, [r3, #0]
        sprintf((char*)tmpBuff, "Key %s", (keyEnableFlag == true) ? "Enable" : "Disable");
 80014f8:	4b2b      	ldr	r3, [pc, #172]	@ (80015a8 <DogAction+0x290>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <DogAction+0x1ec>
 8001500:	4a2f      	ldr	r2, [pc, #188]	@ (80015c0 <DogAction+0x2a8>)
 8001502:	e000      	b.n	8001506 <DogAction+0x1ee>
 8001504:	4a2f      	ldr	r2, [pc, #188]	@ (80015c4 <DogAction+0x2ac>)
 8001506:	463b      	mov	r3, r7
 8001508:	492f      	ldr	r1, [pc, #188]	@ (80015c8 <DogAction+0x2b0>)
 800150a:	4618      	mov	r0, r3
 800150c:	f007 f956 	bl	80087bc <siprintf>
        printf("%s\n", tmpBuff);
 8001510:	463b      	mov	r3, r7
 8001512:	4618      	mov	r0, r3
 8001514:	f007 f94a 	bl	80087ac <puts>
        OLED_Clear();
 8001518:	f001 f888 	bl	800262c <OLED_Clear>
        OLED_ShowString((128 - (strlen((char*)tmpBuff) * 8)) >> 1, 24, tmpBuff, 16, OLED_DISPLAY_NORMAL);
 800151c:	463b      	mov	r3, r7
 800151e:	4618      	mov	r0, r3
 8001520:	f7fe fe82 	bl	8000228 <strlen>
 8001524:	4603      	mov	r3, r0
 8001526:	f1c3 0310 	rsb	r3, r3, #16
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	085b      	lsrs	r3, r3, #1
 800152e:	b2d8      	uxtb	r0, r3
 8001530:	463a      	mov	r2, r7
 8001532:	2301      	movs	r3, #1
 8001534:	9300      	str	r3, [sp, #0]
 8001536:	2310      	movs	r3, #16
 8001538:	2118      	movs	r1, #24
 800153a:	f001 f9c1 	bl	80028c0 <OLED_ShowString>
        OLED_Refresh();
 800153e:	f001 f83d 	bl	80025bc <OLED_Refresh>
        HAL_Delay(2000);
 8001542:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001546:	f002 f9fb 	bl	8003940 <HAL_Delay>
        Face_OpenEyes();
 800154a:	f000 fc8b 	bl	8001e64 <Face_OpenEyes>
        Action_Stand();
 800154e:	f000 fa47 	bl	80019e0 <Action_Stand>
        dogStandFlag = true;
 8001552:	4b13      	ldr	r3, [pc, #76]	@ (80015a0 <DogAction+0x288>)
 8001554:	2201      	movs	r2, #1
 8001556:	701a      	strb	r2, [r3, #0]
        break;
 8001558:	e019      	b.n	800158e <DogAction+0x276>
      case CMD_TRUNAROUND:
        Face_OpenEyes();
 800155a:	f000 fc83 	bl	8001e64 <Face_OpenEyes>
        Action_TurnAround();
 800155e:	f000 fa0b 	bl	8001978 <Action_TurnAround>
        HAL_Delay(500);
 8001562:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001566:	f002 f9eb 	bl	8003940 <HAL_Delay>
        Action_Sit();
 800156a:	f000 fa1d 	bl	80019a8 <Action_Sit>
        break;
 800156e:	e00e      	b.n	800158e <DogAction+0x276>
      case CMD_SPEED:
        Face_Xiaoxiao();
 8001570:	f000 fc8c 	bl	8001e8c <Face_Xiaoxiao>
        break;
 8001574:	e00b      	b.n	800158e <DogAction+0x276>
      case CMD_SING:
        Action_Sit();
 8001576:	f000 fa17 	bl	80019a8 <Action_Sit>
        keyEnableFlag = false;
 800157a:	4b0b      	ldr	r3, [pc, #44]	@ (80015a8 <DogAction+0x290>)
 800157c:	2200      	movs	r2, #0
 800157e:	701a      	strb	r2, [r3, #0]
        break;
 8001580:	e005      	b.n	800158e <DogAction+0x276>
      case CMD_READY:
        Face_Xiaoxiao();
 8001582:	f000 fc83 	bl	8001e8c <Face_Xiaoxiao>
        led_flash_begin();
 8001586:	f000 ff01 	bl	800238c <led_flash_begin>
        break;
 800158a:	e000      	b.n	800158e <DogAction+0x276>
      default:
        //      Action_Stand();
        //      Action_Echo();
        break;
 800158c:	bf00      	nop
    }
    rxCommand = CMD_NOTHING;
 800158e:	4b03      	ldr	r3, [pc, #12]	@ (800159c <DogAction+0x284>)
 8001590:	22ff      	movs	r2, #255	@ 0xff
 8001592:	701a      	strb	r2, [r3, #0]
    rxLen = 0;
 8001594:	4b0d      	ldr	r3, [pc, #52]	@ (80015cc <DogAction+0x2b4>)
 8001596:	2200      	movs	r2, #0
 8001598:	801a      	strh	r2, [r3, #0]
 800159a:	e05e      	b.n	800165a <DogAction+0x342>
 800159c:	2000001c 	.word	0x2000001c
 80015a0:	20000004 	.word	0x20000004
 80015a4:	0800ab2c 	.word	0x0800ab2c
 80015a8:	20000220 	.word	0x20000220
 80015ac:	2000027c 	.word	0x2000027c
 80015b0:	2000027b 	.word	0x2000027b
 80015b4:	2000027a 	.word	0x2000027a
 80015b8:	20000279 	.word	0x20000279
 80015bc:	20000278 	.word	0x20000278
 80015c0:	0800ab3c 	.word	0x0800ab3c
 80015c4:	0800ab44 	.word	0x0800ab44
 80015c8:	0800ab4c 	.word	0x0800ab4c
 80015cc:	200008a4 	.word	0x200008a4
  }
  else if(keyEnableFlag)
 80015d0:	4b24      	ldr	r3, [pc, #144]	@ (8001664 <DogAction+0x34c>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d040      	beq.n	800165a <DogAction+0x342>
  {
    // 
    if(Key5Pressed)
 80015d8:	4b23      	ldr	r3, [pc, #140]	@ (8001668 <DogAction+0x350>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d008      	beq.n	80015f2 <DogAction+0x2da>
    {
      Key5Pressed = false;
 80015e0:	4b21      	ldr	r3, [pc, #132]	@ (8001668 <DogAction+0x350>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	701a      	strb	r2, [r3, #0]
      printf("Key5 pressed, advance\n");
 80015e6:	4821      	ldr	r0, [pc, #132]	@ (800166c <DogAction+0x354>)
 80015e8:	f007 f8e0 	bl	80087ac <puts>
      // 
      rxCommand = CMD_GO;
 80015ec:	4b20      	ldr	r3, [pc, #128]	@ (8001670 <DogAction+0x358>)
 80015ee:	2219      	movs	r2, #25
 80015f0:	701a      	strb	r2, [r3, #0]
    }
    if(Key4Pressed)
 80015f2:	4b20      	ldr	r3, [pc, #128]	@ (8001674 <DogAction+0x35c>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d008      	beq.n	800160c <DogAction+0x2f4>
    {
      Key4Pressed = false;
 80015fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001674 <DogAction+0x35c>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	701a      	strb	r2, [r3, #0]
      printf("Key4 pressed, back\n");
 8001600:	481d      	ldr	r0, [pc, #116]	@ (8001678 <DogAction+0x360>)
 8001602:	f007 f8d3 	bl	80087ac <puts>
      // 
      rxCommand = CMD_BACK;
 8001606:	4b1a      	ldr	r3, [pc, #104]	@ (8001670 <DogAction+0x358>)
 8001608:	2220      	movs	r2, #32
 800160a:	701a      	strb	r2, [r3, #0]
    }
    if(Key1Pressed)
 800160c:	4b1b      	ldr	r3, [pc, #108]	@ (800167c <DogAction+0x364>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d008      	beq.n	8001626 <DogAction+0x30e>
    {
      Key1Pressed = false;
 8001614:	4b19      	ldr	r3, [pc, #100]	@ (800167c <DogAction+0x364>)
 8001616:	2200      	movs	r2, #0
 8001618:	701a      	strb	r2, [r3, #0]
      printf("Key1 pressed, Turn left\n");
 800161a:	4819      	ldr	r0, [pc, #100]	@ (8001680 <DogAction+0x368>)
 800161c:	f007 f8c6 	bl	80087ac <puts>
      // 
      rxCommand = CMD_TURN_LEFT;
 8001620:	4b13      	ldr	r3, [pc, #76]	@ (8001670 <DogAction+0x358>)
 8001622:	2221      	movs	r2, #33	@ 0x21
 8001624:	701a      	strb	r2, [r3, #0]
    }
    if(Key2Pressed)
 8001626:	4b17      	ldr	r3, [pc, #92]	@ (8001684 <DogAction+0x36c>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d008      	beq.n	8001640 <DogAction+0x328>
    {
      Key2Pressed = false;
 800162e:	4b15      	ldr	r3, [pc, #84]	@ (8001684 <DogAction+0x36c>)
 8001630:	2200      	movs	r2, #0
 8001632:	701a      	strb	r2, [r3, #0]
      printf("Key2 pressed, Turn right\n");
 8001634:	4814      	ldr	r0, [pc, #80]	@ (8001688 <DogAction+0x370>)
 8001636:	f007 f8b9 	bl	80087ac <puts>
      // 
      rxCommand = CMD_TURN_RIGHT;
 800163a:	4b0d      	ldr	r3, [pc, #52]	@ (8001670 <DogAction+0x358>)
 800163c:	2222      	movs	r2, #34	@ 0x22
 800163e:	701a      	strb	r2, [r3, #0]
    }
    if(Key3Pressed)
 8001640:	4b12      	ldr	r3, [pc, #72]	@ (800168c <DogAction+0x374>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d008      	beq.n	800165a <DogAction+0x342>
    {
      Key3Pressed = false;
 8001648:	4b10      	ldr	r3, [pc, #64]	@ (800168c <DogAction+0x374>)
 800164a:	2200      	movs	r2, #0
 800164c:	701a      	strb	r2, [r3, #0]
      printf("Key3 pressed, Sit after turn around\n");
 800164e:	4810      	ldr	r0, [pc, #64]	@ (8001690 <DogAction+0x378>)
 8001650:	f007 f8ac 	bl	80087ac <puts>
      // 
      rxCommand = CMD_TRUNAROUND;
 8001654:	4b06      	ldr	r3, [pc, #24]	@ (8001670 <DogAction+0x358>)
 8001656:	2231      	movs	r2, #49	@ 0x31
 8001658:	701a      	strb	r2, [r3, #0]
    }
  }
  return 0;
 800165a:	2300      	movs	r3, #0
}
 800165c:	4618      	mov	r0, r3
 800165e:	3720      	adds	r7, #32
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000220 	.word	0x20000220
 8001668:	2000027c 	.word	0x2000027c
 800166c:	0800ab54 	.word	0x0800ab54
 8001670:	2000001c 	.word	0x2000001c
 8001674:	2000027b 	.word	0x2000027b
 8001678:	0800ab6c 	.word	0x0800ab6c
 800167c:	20000278 	.word	0x20000278
 8001680:	0800ab80 	.word	0x0800ab80
 8001684:	20000279 	.word	0x20000279
 8001688:	0800ab98 	.word	0x0800ab98
 800168c:	2000027a 	.word	0x2000027a
 8001690:	0800abb4 	.word	0x0800abb4

08001694 <Action_Advance>:

// 
void Action_Advance(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
  uint8_t i;

  printf("Action_Advance\n");
 800169a:	4832      	ldr	r0, [pc, #200]	@ (8001764 <Action_Advance+0xd0>)
 800169c:	f007 f886 	bl	80087ac <puts>
  for(i = 0; i < 5; i++)
 80016a0:	2300      	movs	r3, #0
 80016a2:	71fb      	strb	r3, [r7, #7]
 80016a4:	e056      	b.n	8001754 <Action_Advance+0xc0>
  {
    // Step 1
    Servo_RF(120);
 80016a6:	4830      	ldr	r0, [pc, #192]	@ (8001768 <Action_Advance+0xd4>)
 80016a8:	f000 faa0 	bl	8001bec <Servo_RF>
    Servo_LR(120);
 80016ac:	482e      	ldr	r0, [pc, #184]	@ (8001768 <Action_Advance+0xd4>)
 80016ae:	f000 fab5 	bl	8001c1c <Servo_LR>
    HAL_Delay(20);
 80016b2:	2014      	movs	r0, #20
 80016b4:	f002 f944 	bl	8003940 <HAL_Delay>
    Servo_LF(60);
 80016b8:	482c      	ldr	r0, [pc, #176]	@ (800176c <Action_Advance+0xd8>)
 80016ba:	f000 fa85 	bl	8001bc8 <Servo_LF>
    Servo_RR(60);
 80016be:	482b      	ldr	r0, [pc, #172]	@ (800176c <Action_Advance+0xd8>)
 80016c0:	f000 fabe 	bl	8001c40 <Servo_RR>
    HAL_Delay(SpeedDelay);
 80016c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001770 <Action_Advance+0xdc>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f002 f939 	bl	8003940 <HAL_Delay>
    // Step 2
    Servo_RF(150);
 80016ce:	4829      	ldr	r0, [pc, #164]	@ (8001774 <Action_Advance+0xe0>)
 80016d0:	f000 fa8c 	bl	8001bec <Servo_RF>
    Servo_LR(150);
 80016d4:	4827      	ldr	r0, [pc, #156]	@ (8001774 <Action_Advance+0xe0>)
 80016d6:	f000 faa1 	bl	8001c1c <Servo_LR>
    HAL_Delay(SpeedDelay);
 80016da:	4b25      	ldr	r3, [pc, #148]	@ (8001770 <Action_Advance+0xdc>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4618      	mov	r0, r3
 80016e0:	f002 f92e 	bl	8003940 <HAL_Delay>
    // Step 3
    Servo_LF(90);
 80016e4:	4824      	ldr	r0, [pc, #144]	@ (8001778 <Action_Advance+0xe4>)
 80016e6:	f000 fa6f 	bl	8001bc8 <Servo_LF>
    Servo_RR(90);
 80016ea:	4823      	ldr	r0, [pc, #140]	@ (8001778 <Action_Advance+0xe4>)
 80016ec:	f000 faa8 	bl	8001c40 <Servo_RR>
    HAL_Delay(SpeedDelay);
 80016f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001770 <Action_Advance+0xdc>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f002 f923 	bl	8003940 <HAL_Delay>
    // Step 4
    Servo_LF(120);
 80016fa:	481b      	ldr	r0, [pc, #108]	@ (8001768 <Action_Advance+0xd4>)
 80016fc:	f000 fa64 	bl	8001bc8 <Servo_LF>
    Servo_RR(120);
 8001700:	4819      	ldr	r0, [pc, #100]	@ (8001768 <Action_Advance+0xd4>)
 8001702:	f000 fa9d 	bl	8001c40 <Servo_RR>
    HAL_Delay(20);
 8001706:	2014      	movs	r0, #20
 8001708:	f002 f91a 	bl	8003940 <HAL_Delay>
    Servo_RF(60);
 800170c:	4817      	ldr	r0, [pc, #92]	@ (800176c <Action_Advance+0xd8>)
 800170e:	f000 fa6d 	bl	8001bec <Servo_RF>
    Servo_LR(60);
 8001712:	4816      	ldr	r0, [pc, #88]	@ (800176c <Action_Advance+0xd8>)
 8001714:	f000 fa82 	bl	8001c1c <Servo_LR>
    HAL_Delay(SpeedDelay);
 8001718:	4b15      	ldr	r3, [pc, #84]	@ (8001770 <Action_Advance+0xdc>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4618      	mov	r0, r3
 800171e:	f002 f90f 	bl	8003940 <HAL_Delay>
    // Step 5
    Servo_LF(150);
 8001722:	4814      	ldr	r0, [pc, #80]	@ (8001774 <Action_Advance+0xe0>)
 8001724:	f000 fa50 	bl	8001bc8 <Servo_LF>
    Servo_RR(150);
 8001728:	4812      	ldr	r0, [pc, #72]	@ (8001774 <Action_Advance+0xe0>)
 800172a:	f000 fa89 	bl	8001c40 <Servo_RR>
    HAL_Delay(SpeedDelay);
 800172e:	4b10      	ldr	r3, [pc, #64]	@ (8001770 <Action_Advance+0xdc>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4618      	mov	r0, r3
 8001734:	f002 f904 	bl	8003940 <HAL_Delay>
    // Step 6
    Servo_RF(90);
 8001738:	480f      	ldr	r0, [pc, #60]	@ (8001778 <Action_Advance+0xe4>)
 800173a:	f000 fa57 	bl	8001bec <Servo_RF>
    Servo_LR(90);
 800173e:	480e      	ldr	r0, [pc, #56]	@ (8001778 <Action_Advance+0xe4>)
 8001740:	f000 fa6c 	bl	8001c1c <Servo_LR>
    HAL_Delay(SpeedDelay);
 8001744:	4b0a      	ldr	r3, [pc, #40]	@ (8001770 <Action_Advance+0xdc>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f002 f8f9 	bl	8003940 <HAL_Delay>
  for(i = 0; i < 5; i++)
 800174e:	79fb      	ldrb	r3, [r7, #7]
 8001750:	3301      	adds	r3, #1
 8001752:	71fb      	strb	r3, [r7, #7]
 8001754:	79fb      	ldrb	r3, [r7, #7]
 8001756:	2b04      	cmp	r3, #4
 8001758:	d9a5      	bls.n	80016a6 <Action_Advance+0x12>
  }
}
 800175a:	bf00      	nop
 800175c:	bf00      	nop
 800175e:	3708      	adds	r7, #8
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	0800abd8 	.word	0x0800abd8
 8001768:	42f00000 	.word	0x42f00000
 800176c:	42700000 	.word	0x42700000
 8001770:	20000000 	.word	0x20000000
 8001774:	43160000 	.word	0x43160000
 8001778:	42b40000 	.word	0x42b40000

0800177c <Action_Back>:

// 
void Action_Back(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
  uint8_t i;

  printf("Action_Back\n");
 8001782:	482d      	ldr	r0, [pc, #180]	@ (8001838 <Action_Back+0xbc>)
 8001784:	f007 f812 	bl	80087ac <puts>
  for(i = 0; i < 5; i++)
 8001788:	2300      	movs	r3, #0
 800178a:	71fb      	strb	r3, [r7, #7]
 800178c:	e04b      	b.n	8001826 <Action_Back+0xaa>
  {
    // Step 1
    Servo_RF(120);
 800178e:	482b      	ldr	r0, [pc, #172]	@ (800183c <Action_Back+0xc0>)
 8001790:	f000 fa2c 	bl	8001bec <Servo_RF>
    Servo_LR(120);
 8001794:	4829      	ldr	r0, [pc, #164]	@ (800183c <Action_Back+0xc0>)
 8001796:	f000 fa41 	bl	8001c1c <Servo_LR>
    HAL_Delay(20);
 800179a:	2014      	movs	r0, #20
 800179c:	f002 f8d0 	bl	8003940 <HAL_Delay>
    Servo_LF(150);
 80017a0:	4827      	ldr	r0, [pc, #156]	@ (8001840 <Action_Back+0xc4>)
 80017a2:	f000 fa11 	bl	8001bc8 <Servo_LF>
    Servo_RR(150);
 80017a6:	4826      	ldr	r0, [pc, #152]	@ (8001840 <Action_Back+0xc4>)
 80017a8:	f000 fa4a 	bl	8001c40 <Servo_RR>
    HAL_Delay(SpeedDelay);
 80017ac:	4b25      	ldr	r3, [pc, #148]	@ (8001844 <Action_Back+0xc8>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f002 f8c5 	bl	8003940 <HAL_Delay>
    // Step 2
    Servo_RF(60);
 80017b6:	4824      	ldr	r0, [pc, #144]	@ (8001848 <Action_Back+0xcc>)
 80017b8:	f000 fa18 	bl	8001bec <Servo_RF>
    Servo_LR(60);
 80017bc:	4822      	ldr	r0, [pc, #136]	@ (8001848 <Action_Back+0xcc>)
 80017be:	f000 fa2d 	bl	8001c1c <Servo_LR>
    HAL_Delay(SpeedDelay);
 80017c2:	4b20      	ldr	r3, [pc, #128]	@ (8001844 <Action_Back+0xc8>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f002 f8ba 	bl	8003940 <HAL_Delay>
    // Step 3
    Servo_LF(120);
 80017cc:	481b      	ldr	r0, [pc, #108]	@ (800183c <Action_Back+0xc0>)
 80017ce:	f000 f9fb 	bl	8001bc8 <Servo_LF>
    Servo_RR(120);
 80017d2:	481a      	ldr	r0, [pc, #104]	@ (800183c <Action_Back+0xc0>)
 80017d4:	f000 fa34 	bl	8001c40 <Servo_RR>
    HAL_Delay(20);
 80017d8:	2014      	movs	r0, #20
 80017da:	f002 f8b1 	bl	8003940 <HAL_Delay>
    Servo_RF(150);
 80017de:	4818      	ldr	r0, [pc, #96]	@ (8001840 <Action_Back+0xc4>)
 80017e0:	f000 fa04 	bl	8001bec <Servo_RF>
    Servo_LR(150);
 80017e4:	4816      	ldr	r0, [pc, #88]	@ (8001840 <Action_Back+0xc4>)
 80017e6:	f000 fa19 	bl	8001c1c <Servo_LR>
    HAL_Delay(SpeedDelay);
 80017ea:	4b16      	ldr	r3, [pc, #88]	@ (8001844 <Action_Back+0xc8>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f002 f8a6 	bl	8003940 <HAL_Delay>
    // Step 4
    Servo_LF(90);
 80017f4:	4815      	ldr	r0, [pc, #84]	@ (800184c <Action_Back+0xd0>)
 80017f6:	f000 f9e7 	bl	8001bc8 <Servo_LF>
    Servo_RR(90);
 80017fa:	4814      	ldr	r0, [pc, #80]	@ (800184c <Action_Back+0xd0>)
 80017fc:	f000 fa20 	bl	8001c40 <Servo_RR>
    HAL_Delay(SpeedDelay);
 8001800:	4b10      	ldr	r3, [pc, #64]	@ (8001844 <Action_Back+0xc8>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f002 f89b 	bl	8003940 <HAL_Delay>
    // Step 5
    Servo_LF(60);
 800180a:	480f      	ldr	r0, [pc, #60]	@ (8001848 <Action_Back+0xcc>)
 800180c:	f000 f9dc 	bl	8001bc8 <Servo_LF>
    Servo_RR(60);
 8001810:	480d      	ldr	r0, [pc, #52]	@ (8001848 <Action_Back+0xcc>)
 8001812:	f000 fa15 	bl	8001c40 <Servo_RR>
    HAL_Delay(SpeedDelay);
 8001816:	4b0b      	ldr	r3, [pc, #44]	@ (8001844 <Action_Back+0xc8>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4618      	mov	r0, r3
 800181c:	f002 f890 	bl	8003940 <HAL_Delay>
  for(i = 0; i < 5; i++)
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	3301      	adds	r3, #1
 8001824:	71fb      	strb	r3, [r7, #7]
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	2b04      	cmp	r3, #4
 800182a:	d9b0      	bls.n	800178e <Action_Back+0x12>
  }
}
 800182c:	bf00      	nop
 800182e:	bf00      	nop
 8001830:	3708      	adds	r7, #8
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	0800abe8 	.word	0x0800abe8
 800183c:	42f00000 	.word	0x42f00000
 8001840:	43160000 	.word	0x43160000
 8001844:	20000000 	.word	0x20000000
 8001848:	42700000 	.word	0x42700000
 800184c:	42b40000 	.word	0x42b40000

08001850 <Action_TuenLeft>:

// 
void Action_TuenLeft(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
  uint8_t i;

  printf("Action_TuenLeft\n");
 8001856:	481e      	ldr	r0, [pc, #120]	@ (80018d0 <Action_TuenLeft+0x80>)
 8001858:	f006 ffa8 	bl	80087ac <puts>
  for(i = 0; i < 7; i++)
 800185c:	2300      	movs	r3, #0
 800185e:	71fb      	strb	r3, [r7, #7]
 8001860:	e02e      	b.n	80018c0 <Action_TuenLeft+0x70>
  {
    // Step 1
    Servo_RF(45);
 8001862:	481c      	ldr	r0, [pc, #112]	@ (80018d4 <Action_TuenLeft+0x84>)
 8001864:	f000 f9c2 	bl	8001bec <Servo_RF>
    Servo_LR(150);
 8001868:	481b      	ldr	r0, [pc, #108]	@ (80018d8 <Action_TuenLeft+0x88>)
 800186a:	f000 f9d7 	bl	8001c1c <Servo_LR>
    HAL_Delay(SpeedDelay);
 800186e:	4b1b      	ldr	r3, [pc, #108]	@ (80018dc <Action_TuenLeft+0x8c>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4618      	mov	r0, r3
 8001874:	f002 f864 	bl	8003940 <HAL_Delay>
    // Step 2
    Servo_LF(45);
 8001878:	4816      	ldr	r0, [pc, #88]	@ (80018d4 <Action_TuenLeft+0x84>)
 800187a:	f000 f9a5 	bl	8001bc8 <Servo_LF>
    Servo_RR(150);
 800187e:	4816      	ldr	r0, [pc, #88]	@ (80018d8 <Action_TuenLeft+0x88>)
 8001880:	f000 f9de 	bl	8001c40 <Servo_RR>
    HAL_Delay(SpeedDelay);
 8001884:	4b15      	ldr	r3, [pc, #84]	@ (80018dc <Action_TuenLeft+0x8c>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4618      	mov	r0, r3
 800188a:	f002 f859 	bl	8003940 <HAL_Delay>
    // Step 3
    Servo_RF(90);
 800188e:	4814      	ldr	r0, [pc, #80]	@ (80018e0 <Action_TuenLeft+0x90>)
 8001890:	f000 f9ac 	bl	8001bec <Servo_RF>
    Servo_LR(90);
 8001894:	4812      	ldr	r0, [pc, #72]	@ (80018e0 <Action_TuenLeft+0x90>)
 8001896:	f000 f9c1 	bl	8001c1c <Servo_LR>
    HAL_Delay(SpeedDelay);
 800189a:	4b10      	ldr	r3, [pc, #64]	@ (80018dc <Action_TuenLeft+0x8c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4618      	mov	r0, r3
 80018a0:	f002 f84e 	bl	8003940 <HAL_Delay>
    // Step 4
    Servo_LF(90);
 80018a4:	480e      	ldr	r0, [pc, #56]	@ (80018e0 <Action_TuenLeft+0x90>)
 80018a6:	f000 f98f 	bl	8001bc8 <Servo_LF>
    Servo_RR(90);
 80018aa:	480d      	ldr	r0, [pc, #52]	@ (80018e0 <Action_TuenLeft+0x90>)
 80018ac:	f000 f9c8 	bl	8001c40 <Servo_RR>
    HAL_Delay(SpeedDelay);
 80018b0:	4b0a      	ldr	r3, [pc, #40]	@ (80018dc <Action_TuenLeft+0x8c>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f002 f843 	bl	8003940 <HAL_Delay>
  for(i = 0; i < 7; i++)
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	3301      	adds	r3, #1
 80018be:	71fb      	strb	r3, [r7, #7]
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	2b06      	cmp	r3, #6
 80018c4:	d9cd      	bls.n	8001862 <Action_TuenLeft+0x12>
  }
}
 80018c6:	bf00      	nop
 80018c8:	bf00      	nop
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	0800abf4 	.word	0x0800abf4
 80018d4:	42340000 	.word	0x42340000
 80018d8:	43160000 	.word	0x43160000
 80018dc:	20000000 	.word	0x20000000
 80018e0:	42b40000 	.word	0x42b40000

080018e4 <Action_TurnRight>:

// 
void Action_TurnRight(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
  uint8_t i;

  printf("Action_TurnRight\n");
 80018ea:	481e      	ldr	r0, [pc, #120]	@ (8001964 <Action_TurnRight+0x80>)
 80018ec:	f006 ff5e 	bl	80087ac <puts>
  for(i = 0; i < 7; i++)
 80018f0:	2300      	movs	r3, #0
 80018f2:	71fb      	strb	r3, [r7, #7]
 80018f4:	e02e      	b.n	8001954 <Action_TurnRight+0x70>
  {
    // Step 1
    Servo_LF(45);
 80018f6:	481c      	ldr	r0, [pc, #112]	@ (8001968 <Action_TurnRight+0x84>)
 80018f8:	f000 f966 	bl	8001bc8 <Servo_LF>
    Servo_RR(150);
 80018fc:	481b      	ldr	r0, [pc, #108]	@ (800196c <Action_TurnRight+0x88>)
 80018fe:	f000 f99f 	bl	8001c40 <Servo_RR>
    HAL_Delay(SpeedDelay);
 8001902:	4b1b      	ldr	r3, [pc, #108]	@ (8001970 <Action_TurnRight+0x8c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4618      	mov	r0, r3
 8001908:	f002 f81a 	bl	8003940 <HAL_Delay>
    // Step 2
    Servo_RF(45);
 800190c:	4816      	ldr	r0, [pc, #88]	@ (8001968 <Action_TurnRight+0x84>)
 800190e:	f000 f96d 	bl	8001bec <Servo_RF>
    Servo_LR(150);
 8001912:	4816      	ldr	r0, [pc, #88]	@ (800196c <Action_TurnRight+0x88>)
 8001914:	f000 f982 	bl	8001c1c <Servo_LR>
    HAL_Delay(SpeedDelay);
 8001918:	4b15      	ldr	r3, [pc, #84]	@ (8001970 <Action_TurnRight+0x8c>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4618      	mov	r0, r3
 800191e:	f002 f80f 	bl	8003940 <HAL_Delay>
    // Step 3
    Servo_LF(90);
 8001922:	4814      	ldr	r0, [pc, #80]	@ (8001974 <Action_TurnRight+0x90>)
 8001924:	f000 f950 	bl	8001bc8 <Servo_LF>
    Servo_RR(90);
 8001928:	4812      	ldr	r0, [pc, #72]	@ (8001974 <Action_TurnRight+0x90>)
 800192a:	f000 f989 	bl	8001c40 <Servo_RR>
    HAL_Delay(SpeedDelay);
 800192e:	4b10      	ldr	r3, [pc, #64]	@ (8001970 <Action_TurnRight+0x8c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f002 f804 	bl	8003940 <HAL_Delay>
    // Step 4
    Servo_RF(90);
 8001938:	480e      	ldr	r0, [pc, #56]	@ (8001974 <Action_TurnRight+0x90>)
 800193a:	f000 f957 	bl	8001bec <Servo_RF>
    Servo_LR(90);
 800193e:	480d      	ldr	r0, [pc, #52]	@ (8001974 <Action_TurnRight+0x90>)
 8001940:	f000 f96c 	bl	8001c1c <Servo_LR>
    HAL_Delay(SpeedDelay);
 8001944:	4b0a      	ldr	r3, [pc, #40]	@ (8001970 <Action_TurnRight+0x8c>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4618      	mov	r0, r3
 800194a:	f001 fff9 	bl	8003940 <HAL_Delay>
  for(i = 0; i < 7; i++)
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	3301      	adds	r3, #1
 8001952:	71fb      	strb	r3, [r7, #7]
 8001954:	79fb      	ldrb	r3, [r7, #7]
 8001956:	2b06      	cmp	r3, #6
 8001958:	d9cd      	bls.n	80018f6 <Action_TurnRight+0x12>
  }
}
 800195a:	bf00      	nop
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	0800ac04 	.word	0x0800ac04
 8001968:	42340000 	.word	0x42340000
 800196c:	43160000 	.word	0x43160000
 8001970:	20000000 	.word	0x20000000
 8001974:	42b40000 	.word	0x42b40000

08001978 <Action_TurnAround>:

// 
void Action_TurnAround(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
  uint8_t i;

  printf("Action_TurnAround\n");
 800197e:	4809      	ldr	r0, [pc, #36]	@ (80019a4 <Action_TurnAround+0x2c>)
 8001980:	f006 ff14 	bl	80087ac <puts>
  for(i = 0; i < 2; i++)
 8001984:	2300      	movs	r3, #0
 8001986:	71fb      	strb	r3, [r7, #7]
 8001988:	e004      	b.n	8001994 <Action_TurnAround+0x1c>
  {
    Action_TurnRight();
 800198a:	f7ff ffab 	bl	80018e4 <Action_TurnRight>
  for(i = 0; i < 2; i++)
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	3301      	adds	r3, #1
 8001992:	71fb      	strb	r3, [r7, #7]
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d9f7      	bls.n	800198a <Action_TurnAround+0x12>
  }
}
 800199a:	bf00      	nop
 800199c:	bf00      	nop
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	0800ac18 	.word	0x0800ac18

080019a8 <Action_Sit>:

// 
void Action_Sit(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  printf("Action_Sit\n");
 80019ac:	4809      	ldr	r0, [pc, #36]	@ (80019d4 <Action_Sit+0x2c>)
 80019ae:	f006 fefd 	bl	80087ac <puts>
  Servo_LF(120);
 80019b2:	4809      	ldr	r0, [pc, #36]	@ (80019d8 <Action_Sit+0x30>)
 80019b4:	f000 f908 	bl	8001bc8 <Servo_LF>
  Servo_RF(120);
 80019b8:	4807      	ldr	r0, [pc, #28]	@ (80019d8 <Action_Sit+0x30>)
 80019ba:	f000 f917 	bl	8001bec <Servo_RF>
  HAL_Delay(50);
 80019be:	2032      	movs	r0, #50	@ 0x32
 80019c0:	f001 ffbe 	bl	8003940 <HAL_Delay>
  Servo_LR(60);
 80019c4:	4805      	ldr	r0, [pc, #20]	@ (80019dc <Action_Sit+0x34>)
 80019c6:	f000 f929 	bl	8001c1c <Servo_LR>
  Servo_RR(60);
 80019ca:	4804      	ldr	r0, [pc, #16]	@ (80019dc <Action_Sit+0x34>)
 80019cc:	f000 f938 	bl	8001c40 <Servo_RR>
}
 80019d0:	bf00      	nop
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	0800ac2c 	.word	0x0800ac2c
 80019d8:	42f00000 	.word	0x42f00000
 80019dc:	42700000 	.word	0x42700000

080019e0 <Action_Stand>:

// 
void Action_Stand(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  printf("Action_Stand\n");
 80019e4:	480b      	ldr	r0, [pc, #44]	@ (8001a14 <Action_Stand+0x34>)
 80019e6:	f006 fee1 	bl	80087ac <puts>
  Servo_LF(120);
 80019ea:	480b      	ldr	r0, [pc, #44]	@ (8001a18 <Action_Stand+0x38>)
 80019ec:	f000 f8ec 	bl	8001bc8 <Servo_LF>
  Servo_RF(120);
 80019f0:	4809      	ldr	r0, [pc, #36]	@ (8001a18 <Action_Stand+0x38>)
 80019f2:	f000 f8fb 	bl	8001bec <Servo_RF>
  HAL_Delay(50);
 80019f6:	2032      	movs	r0, #50	@ 0x32
 80019f8:	f001 ffa2 	bl	8003940 <HAL_Delay>
  Servo_LR(120);
 80019fc:	4806      	ldr	r0, [pc, #24]	@ (8001a18 <Action_Stand+0x38>)
 80019fe:	f000 f90d 	bl	8001c1c <Servo_LR>
  Servo_RR(120);
 8001a02:	4805      	ldr	r0, [pc, #20]	@ (8001a18 <Action_Stand+0x38>)
 8001a04:	f000 f91c 	bl	8001c40 <Servo_RR>
	HAL_Delay(200);
 8001a08:	20c8      	movs	r0, #200	@ 0xc8
 8001a0a:	f001 ff99 	bl	8003940 <HAL_Delay>
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	0800ac38 	.word	0x0800ac38
 8001a18:	42f00000 	.word	0x42f00000

08001a1c <Action_Sleep>:

// 
void Action_Sleep(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  printf("Action_Sleep\n");
 8001a20:	480a      	ldr	r0, [pc, #40]	@ (8001a4c <Action_Sleep+0x30>)
 8001a22:	f006 fec3 	bl	80087ac <puts>
  Servo_LF(180);
 8001a26:	480a      	ldr	r0, [pc, #40]	@ (8001a50 <Action_Sleep+0x34>)
 8001a28:	f000 f8ce 	bl	8001bc8 <Servo_LF>
  Servo_RF(180);
 8001a2c:	4808      	ldr	r0, [pc, #32]	@ (8001a50 <Action_Sleep+0x34>)
 8001a2e:	f000 f8dd 	bl	8001bec <Servo_RF>
  HAL_Delay(50);
 8001a32:	2032      	movs	r0, #50	@ 0x32
 8001a34:	f001 ff84 	bl	8003940 <HAL_Delay>
  Servo_LR(0);
 8001a38:	f04f 0000 	mov.w	r0, #0
 8001a3c:	f000 f8ee 	bl	8001c1c <Servo_LR>
  Servo_RR(0);
 8001a40:	f04f 0000 	mov.w	r0, #0
 8001a44:	f000 f8fc 	bl	8001c40 <Servo_RR>
}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	0800ac48 	.word	0x0800ac48
 8001a50:	43340000 	.word	0x43340000

08001a54 <Action_GetDown>:

// 
void Action_GetDown(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  printf("Action_GetDown\n");
 8001a58:	480b      	ldr	r0, [pc, #44]	@ (8001a88 <Action_GetDown+0x34>)
 8001a5a:	f006 fea7 	bl	80087ac <puts>
  Servo_LF(0);
 8001a5e:	f04f 0000 	mov.w	r0, #0
 8001a62:	f000 f8b1 	bl	8001bc8 <Servo_LF>
  Servo_RF(0);
 8001a66:	f04f 0000 	mov.w	r0, #0
 8001a6a:	f000 f8bf 	bl	8001bec <Servo_RF>
  HAL_Delay(50);
 8001a6e:	2032      	movs	r0, #50	@ 0x32
 8001a70:	f001 ff66 	bl	8003940 <HAL_Delay>
  Servo_LR(0);
 8001a74:	f04f 0000 	mov.w	r0, #0
 8001a78:	f000 f8d0 	bl	8001c1c <Servo_LR>
  Servo_RR(0);
 8001a7c:	f04f 0000 	mov.w	r0, #0
 8001a80:	f000 f8de 	bl	8001c40 <Servo_RR>
}
 8001a84:	bf00      	nop
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	0800ac58 	.word	0x0800ac58

08001a8c <Action_Hello>:

// 
void Action_Hello(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
  uint8_t i;
  int16_t angle;

  printf("Action_Hello\n");
 8001a92:	4828      	ldr	r0, [pc, #160]	@ (8001b34 <Action_Hello+0xa8>)
 8001a94:	f006 fe8a 	bl	80087ac <puts>
  Action_Sit();
 8001a98:	f7ff ff86 	bl	80019a8 <Action_Sit>
  HAL_Delay(500);
 8001a9c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001aa0:	f001 ff4e 	bl	8003940 <HAL_Delay>
  for(i = 0; i < 3; i++)
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	71fb      	strb	r3, [r7, #7]
 8001aa8:	e034      	b.n	8001b14 <Action_Hello+0x88>
  {
    for(angle = 60; angle >= 0; angle -= 5)
 8001aaa:	233c      	movs	r3, #60	@ 0x3c
 8001aac:	80bb      	strh	r3, [r7, #4]
 8001aae:	e00f      	b.n	8001ad0 <Action_Hello+0x44>
    {
      Servo_RF(angle);
 8001ab0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff f90d 	bl	8000cd4 <__aeabi_i2f>
 8001aba:	4603      	mov	r3, r0
 8001abc:	4618      	mov	r0, r3
 8001abe:	f000 f895 	bl	8001bec <Servo_RF>
      HAL_Delay(10);
 8001ac2:	200a      	movs	r0, #10
 8001ac4:	f001 ff3c 	bl	8003940 <HAL_Delay>
    for(angle = 60; angle >= 0; angle -= 5)
 8001ac8:	88bb      	ldrh	r3, [r7, #4]
 8001aca:	3b05      	subs	r3, #5
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	80bb      	strh	r3, [r7, #4]
 8001ad0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	daeb      	bge.n	8001ab0 <Action_Hello+0x24>
    }
    HAL_Delay(300);
 8001ad8:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001adc:	f001 ff30 	bl	8003940 <HAL_Delay>
    for(angle = 0; angle <= 60; angle += 5)
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	80bb      	strh	r3, [r7, #4]
 8001ae4:	e00f      	b.n	8001b06 <Action_Hello+0x7a>
    {
      Servo_RF(angle);
 8001ae6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7ff f8f2 	bl	8000cd4 <__aeabi_i2f>
 8001af0:	4603      	mov	r3, r0
 8001af2:	4618      	mov	r0, r3
 8001af4:	f000 f87a 	bl	8001bec <Servo_RF>
      HAL_Delay(10);
 8001af8:	200a      	movs	r0, #10
 8001afa:	f001 ff21 	bl	8003940 <HAL_Delay>
    for(angle = 0; angle <= 60; angle += 5)
 8001afe:	88bb      	ldrh	r3, [r7, #4]
 8001b00:	3305      	adds	r3, #5
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	80bb      	strh	r3, [r7, #4]
 8001b06:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b0a:	2b3c      	cmp	r3, #60	@ 0x3c
 8001b0c:	ddeb      	ble.n	8001ae6 <Action_Hello+0x5a>
  for(i = 0; i < 3; i++)
 8001b0e:	79fb      	ldrb	r3, [r7, #7]
 8001b10:	3301      	adds	r3, #1
 8001b12:	71fb      	strb	r3, [r7, #7]
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d9c7      	bls.n	8001aaa <Action_Hello+0x1e>
    }
  }
  HAL_Delay(SpeedDelay);
 8001b1a:	4b07      	ldr	r3, [pc, #28]	@ (8001b38 <Action_Hello+0xac>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f001 ff0e 	bl	8003940 <HAL_Delay>
  Servo_RF(120);
 8001b24:	4805      	ldr	r0, [pc, #20]	@ (8001b3c <Action_Hello+0xb0>)
 8001b26:	f000 f861 	bl	8001bec <Servo_RF>
}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	0800ac68 	.word	0x0800ac68
 8001b38:	20000000 	.word	0x20000000
 8001b3c:	42f00000 	.word	0x42f00000

08001b40 <Action_Swing>:

// 
void Action_Swing(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
  uint8_t i;

  printf("Action_Swing\n");
 8001b46:	481c      	ldr	r0, [pc, #112]	@ (8001bb8 <Action_Swing+0x78>)
 8001b48:	f006 fe30 	bl	80087ac <puts>
  for(i = 0; i < 5; i++)
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	71fb      	strb	r3, [r7, #7]
 8001b50:	e02a      	b.n	8001ba8 <Action_Swing+0x68>
  {
    Servo_LF(45);
 8001b52:	481a      	ldr	r0, [pc, #104]	@ (8001bbc <Action_Swing+0x7c>)
 8001b54:	f000 f838 	bl	8001bc8 <Servo_LF>
    Servo_RF(45);
 8001b58:	4818      	ldr	r0, [pc, #96]	@ (8001bbc <Action_Swing+0x7c>)
 8001b5a:	f000 f847 	bl	8001bec <Servo_RF>
    HAL_Delay(50);
 8001b5e:	2032      	movs	r0, #50	@ 0x32
 8001b60:	f001 feee 	bl	8003940 <HAL_Delay>
    Servo_LR(45);
 8001b64:	4815      	ldr	r0, [pc, #84]	@ (8001bbc <Action_Swing+0x7c>)
 8001b66:	f000 f859 	bl	8001c1c <Servo_LR>
    Servo_RR(45);
 8001b6a:	4814      	ldr	r0, [pc, #80]	@ (8001bbc <Action_Swing+0x7c>)
 8001b6c:	f000 f868 	bl	8001c40 <Servo_RR>
    HAL_Delay(SpeedDelay);
 8001b70:	4b13      	ldr	r3, [pc, #76]	@ (8001bc0 <Action_Swing+0x80>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f001 fee3 	bl	8003940 <HAL_Delay>
    Servo_LF(135);
 8001b7a:	4812      	ldr	r0, [pc, #72]	@ (8001bc4 <Action_Swing+0x84>)
 8001b7c:	f000 f824 	bl	8001bc8 <Servo_LF>
    Servo_RF(135);
 8001b80:	4810      	ldr	r0, [pc, #64]	@ (8001bc4 <Action_Swing+0x84>)
 8001b82:	f000 f833 	bl	8001bec <Servo_RF>
    HAL_Delay(135);
 8001b86:	2087      	movs	r0, #135	@ 0x87
 8001b88:	f001 feda 	bl	8003940 <HAL_Delay>
    Servo_LR(135);
 8001b8c:	480d      	ldr	r0, [pc, #52]	@ (8001bc4 <Action_Swing+0x84>)
 8001b8e:	f000 f845 	bl	8001c1c <Servo_LR>
    Servo_RR(135);
 8001b92:	480c      	ldr	r0, [pc, #48]	@ (8001bc4 <Action_Swing+0x84>)
 8001b94:	f000 f854 	bl	8001c40 <Servo_RR>
    HAL_Delay(SpeedDelay);
 8001b98:	4b09      	ldr	r3, [pc, #36]	@ (8001bc0 <Action_Swing+0x80>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f001 fecf 	bl	8003940 <HAL_Delay>
  for(i = 0; i < 5; i++)
 8001ba2:	79fb      	ldrb	r3, [r7, #7]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	71fb      	strb	r3, [r7, #7]
 8001ba8:	79fb      	ldrb	r3, [r7, #7]
 8001baa:	2b04      	cmp	r3, #4
 8001bac:	d9d1      	bls.n	8001b52 <Action_Swing+0x12>
  }
}
 8001bae:	bf00      	nop
 8001bb0:	bf00      	nop
 8001bb2:	3708      	adds	r7, #8
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	0800ac78 	.word	0x0800ac78
 8001bbc:	42340000 	.word	0x42340000
 8001bc0:	20000000 	.word	0x20000000
 8001bc4:	43070000 	.word	0x43070000

08001bc8 <Servo_LF>:
  Servo_RF(120);
}

// 
static void Servo_LF(float Angle)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  Servo_SetAngle(SERVO_LF, Angle);
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f7ff fa23 	bl	800101c <__aeabi_f2uiz>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	b29b      	uxth	r3, r3
 8001bda:	4619      	mov	r1, r3
 8001bdc:	2000      	movs	r0, #0
 8001bde:	f001 f833 	bl	8002c48 <Servo_SetAngle>
}
 8001be2:	bf00      	nop
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
	...

08001bec <Servo_RF>:

// 
static void Servo_RF(float Angle)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  Servo_SetAngle(SERVO_RF, 180 - Angle);
 8001bf4:	6879      	ldr	r1, [r7, #4]
 8001bf6:	4808      	ldr	r0, [pc, #32]	@ (8001c18 <Servo_RF+0x2c>)
 8001bf8:	f7fe ffb6 	bl	8000b68 <__aeabi_fsub>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff fa0c 	bl	800101c <__aeabi_f2uiz>
 8001c04:	4603      	mov	r3, r0
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	4619      	mov	r1, r3
 8001c0a:	2002      	movs	r0, #2
 8001c0c:	f001 f81c 	bl	8002c48 <Servo_SetAngle>
}
 8001c10:	bf00      	nop
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	43340000 	.word	0x43340000

08001c1c <Servo_LR>:

// 
static void Servo_LR(float Angle)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  Servo_SetAngle(SERVO_LR, Angle);
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f7ff f9f9 	bl	800101c <__aeabi_f2uiz>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	4619      	mov	r1, r3
 8001c30:	2001      	movs	r0, #1
 8001c32:	f001 f809 	bl	8002c48 <Servo_SetAngle>
}
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <Servo_RR>:

// 
static void Servo_RR(float Angle)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  Servo_SetAngle(SERVO_RR, 180 - Angle);
 8001c48:	6879      	ldr	r1, [r7, #4]
 8001c4a:	4808      	ldr	r0, [pc, #32]	@ (8001c6c <Servo_RR+0x2c>)
 8001c4c:	f7fe ff8c 	bl	8000b68 <__aeabi_fsub>
 8001c50:	4603      	mov	r3, r0
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff f9e2 	bl	800101c <__aeabi_f2uiz>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	2003      	movs	r0, #3
 8001c60:	f000 fff2 	bl	8002c48 <Servo_SetAngle>
}
 8001c64:	bf00      	nop
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	43340000 	.word	0x43340000

08001c70 <display_init>:
#include <string.h>
#include <stdio.h>
#include <math.h>

void display_init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  OLED_Init();
 8001c74:	f000 ff50 	bl	8002b18 <OLED_Init>
  OLED_ColorTurn(0);//01 
 8001c78:	2000      	movs	r0, #0
 8001c7a:	f000 fc69 	bl	8002550 <OLED_ColorTurn>
  OLED_DisplayTurn(0);//0 1 
 8001c7e:	2000      	movs	r0, #0
 8001c80:	f000 fc7d 	bl	800257e <OLED_DisplayTurn>
}
 8001c84:	bf00      	nop
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <display_Temp_Hum>:

void display_Temp_Hum(uint8_t position_y)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b088      	sub	sp, #32
 8001c8c:	af02      	add	r7, sp, #8
 8001c8e:	4603      	mov	r3, r0
 8001c90:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpBuff[16];
  sprintf((char *)tmpBuff, "%.1f", temperature);
 8001c92:	4b2e      	ldr	r3, [pc, #184]	@ (8001d4c <display_Temp_Hum+0xc4>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7fe fc32 	bl	8000500 <__aeabi_f2d>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	f107 0008 	add.w	r0, r7, #8
 8001ca4:	492a      	ldr	r1, [pc, #168]	@ (8001d50 <display_Temp_Hum+0xc8>)
 8001ca6:	f006 fd89 	bl	80087bc <siprintf>
	sprintf((char *)&tmpBuff[8], "%d%%",(int)round(humidity));
 8001caa:	4b2a      	ldr	r3, [pc, #168]	@ (8001d54 <display_Temp_Hum+0xcc>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7fe fc26 	bl	8000500 <__aeabi_f2d>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4610      	mov	r0, r2
 8001cba:	4619      	mov	r1, r3
 8001cbc:	f008 febc 	bl	800aa38 <round>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	4610      	mov	r0, r2
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	f7fe ff22 	bl	8000b10 <__aeabi_d2iz>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	f107 0308 	add.w	r3, r7, #8
 8001cd2:	3308      	adds	r3, #8
 8001cd4:	4920      	ldr	r1, [pc, #128]	@ (8001d58 <display_Temp_Hum+0xd0>)
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f006 fd70 	bl	80087bc <siprintf>
	OLED_ShowChinese(0, position_y, 4, 16, OLED_DISPLAY_NORMAL); //""
 8001cdc:	79f9      	ldrb	r1, [r7, #7]
 8001cde:	2301      	movs	r3, #1
 8001ce0:	9300      	str	r3, [sp, #0]
 8001ce2:	2310      	movs	r3, #16
 8001ce4:	2204      	movs	r2, #4
 8001ce6:	2000      	movs	r0, #0
 8001ce8:	f000 fe1c 	bl	8002924 <OLED_ShowChinese>
	OLED_ShowChinese(16, position_y, 6, 16, OLED_DISPLAY_NORMAL); //""
 8001cec:	79f9      	ldrb	r1, [r7, #7]
 8001cee:	2301      	movs	r3, #1
 8001cf0:	9300      	str	r3, [sp, #0]
 8001cf2:	2310      	movs	r3, #16
 8001cf4:	2206      	movs	r2, #6
 8001cf6:	2010      	movs	r0, #16
 8001cf8:	f000 fe14 	bl	8002924 <OLED_ShowChinese>
	OLED_ShowString(34, position_y, tmpBuff, 16, OLED_DISPLAY_NORMAL);
 8001cfc:	f107 0208 	add.w	r2, r7, #8
 8001d00:	79f9      	ldrb	r1, [r7, #7]
 8001d02:	2301      	movs	r3, #1
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	2310      	movs	r3, #16
 8001d08:	2022      	movs	r0, #34	@ 0x22
 8001d0a:	f000 fdd9 	bl	80028c0 <OLED_ShowString>
	OLED_ShowChinese(68, position_y, 5, 16, OLED_DISPLAY_NORMAL); //""
 8001d0e:	79f9      	ldrb	r1, [r7, #7]
 8001d10:	2301      	movs	r3, #1
 8001d12:	9300      	str	r3, [sp, #0]
 8001d14:	2310      	movs	r3, #16
 8001d16:	2205      	movs	r2, #5
 8001d18:	2044      	movs	r0, #68	@ 0x44
 8001d1a:	f000 fe03 	bl	8002924 <OLED_ShowChinese>
	OLED_ShowChinese(84, position_y, 6, 16, OLED_DISPLAY_NORMAL); //""
 8001d1e:	79f9      	ldrb	r1, [r7, #7]
 8001d20:	2301      	movs	r3, #1
 8001d22:	9300      	str	r3, [sp, #0]
 8001d24:	2310      	movs	r3, #16
 8001d26:	2206      	movs	r2, #6
 8001d28:	2054      	movs	r0, #84	@ 0x54
 8001d2a:	f000 fdfb 	bl	8002924 <OLED_ShowChinese>
  OLED_ShowString(102, position_y, &tmpBuff[8], 16, OLED_DISPLAY_NORMAL);
 8001d2e:	f107 0308 	add.w	r3, r7, #8
 8001d32:	f103 0208 	add.w	r2, r3, #8
 8001d36:	79f9      	ldrb	r1, [r7, #7]
 8001d38:	2301      	movs	r3, #1
 8001d3a:	9300      	str	r3, [sp, #0]
 8001d3c:	2310      	movs	r3, #16
 8001d3e:	2066      	movs	r0, #102	@ 0x66
 8001d40:	f000 fdbe 	bl	80028c0 <OLED_ShowString>
}
 8001d44:	bf00      	nop
 8001d46:	3718      	adds	r7, #24
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20000210 	.word	0x20000210
 8001d50:	0800ac94 	.word	0x0800ac94
 8001d54:	20000214 	.word	0x20000214
 8001d58:	0800ac9c 	.word	0x0800ac9c

08001d5c <display_welcom>:
void display_welcom(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af02      	add	r7, sp, #8
	OLED_Clear();
 8001d62:	f000 fc63 	bl	800262c <OLED_Clear>
  for (int i = 0; i < 4; i++)
 8001d66:	2300      	movs	r3, #0
 8001d68:	607b      	str	r3, [r7, #4]
 8001d6a:	e00f      	b.n	8001d8c <display_welcom+0x30>
  {
    OLED_ShowChinese(32 + i * 16, 8, i, 16, OLED_DISPLAY_NORMAL); //""
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3302      	adds	r3, #2
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	011b      	lsls	r3, r3, #4
 8001d74:	b2d8      	uxtb	r0, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	b2da      	uxtb	r2, r3
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	9300      	str	r3, [sp, #0]
 8001d7e:	2310      	movs	r3, #16
 8001d80:	2108      	movs	r1, #8
 8001d82:	f000 fdcf 	bl	8002924 <OLED_ShowChinese>
  for (int i = 0; i < 4; i++)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	607b      	str	r3, [r7, #4]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2b03      	cmp	r3, #3
 8001d90:	ddec      	ble.n	8001d6c <display_welcom+0x10>
  }
  OLED_ShowString(16, 28, version, 16, OLED_DISPLAY_NORMAL);
 8001d92:	2301      	movs	r3, #1
 8001d94:	9300      	str	r3, [sp, #0]
 8001d96:	2310      	movs	r3, #16
 8001d98:	4a09      	ldr	r2, [pc, #36]	@ (8001dc0 <display_welcom+0x64>)
 8001d9a:	211c      	movs	r1, #28
 8001d9c:	2010      	movs	r0, #16
 8001d9e:	f000 fd8f 	bl	80028c0 <OLED_ShowString>
  display_Temp_Hum(48);
 8001da2:	2030      	movs	r0, #48	@ 0x30
 8001da4:	f7ff ff70 	bl	8001c88 <display_Temp_Hum>
	OLED_Refresh();
 8001da8:	f000 fc08 	bl	80025bc <OLED_Refresh>
	HAL_Delay(2000);
 8001dac:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001db0:	f001 fdc6 	bl	8003940 <HAL_Delay>
  Face_Xiaoxiao();
 8001db4:	f000 f86a 	bl	8001e8c <Face_Xiaoxiao>
}
 8001db8:	bf00      	nop
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	2000000c 	.word	0x2000000c

08001dc4 <Face_Sleep>:

void Face_Sleep(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af02      	add	r7, sp, #8
  //OLED_Clear();
  OLED_ShowPicture(0, 0, 128, 64, (uint8_t*)Face_sleep, OLED_DISPLAY_NORMAL); //
 8001dca:	2301      	movs	r3, #1
 8001dcc:	9301      	str	r3, [sp, #4]
 8001dce:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <Face_Sleep+0x24>)
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	2340      	movs	r3, #64	@ 0x40
 8001dd4:	2280      	movs	r2, #128	@ 0x80
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	2000      	movs	r0, #0
 8001dda:	f000 fe1f 	bl	8002a1c <OLED_ShowPicture>
  OLED_Refresh();
 8001dde:	f000 fbed 	bl	80025bc <OLED_Refresh>
}
 8001de2:	bf00      	nop
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	0800b508 	.word	0x0800b508

08001dec <Face_Stare>:

void Face_Stare(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af02      	add	r7, sp, #8
  //OLED_Clear();
  OLED_ShowPicture(0, 0, 128, 64, (uint8_t*)Face_stare, OLED_DISPLAY_NORMAL); //
 8001df2:	2301      	movs	r3, #1
 8001df4:	9301      	str	r3, [sp, #4]
 8001df6:	4b06      	ldr	r3, [pc, #24]	@ (8001e10 <Face_Stare+0x24>)
 8001df8:	9300      	str	r3, [sp, #0]
 8001dfa:	2340      	movs	r3, #64	@ 0x40
 8001dfc:	2280      	movs	r2, #128	@ 0x80
 8001dfe:	2100      	movs	r1, #0
 8001e00:	2000      	movs	r0, #0
 8001e02:	f000 fe0b 	bl	8002a1c <OLED_ShowPicture>
  OLED_Refresh();
 8001e06:	f000 fbd9 	bl	80025bc <OLED_Refresh>
}
 8001e0a:	bf00      	nop
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	0800b908 	.word	0x0800b908

08001e14 <Face_Happy>:

void Face_Happy(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af02      	add	r7, sp, #8
  //OLED_Clear();
  OLED_ShowPicture(0, 0, 128, 64, (uint8_t*)Face_happy, OLED_DISPLAY_NORMAL); //
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	9301      	str	r3, [sp, #4]
 8001e1e:	4b06      	ldr	r3, [pc, #24]	@ (8001e38 <Face_Happy+0x24>)
 8001e20:	9300      	str	r3, [sp, #0]
 8001e22:	2340      	movs	r3, #64	@ 0x40
 8001e24:	2280      	movs	r2, #128	@ 0x80
 8001e26:	2100      	movs	r1, #0
 8001e28:	2000      	movs	r0, #0
 8001e2a:	f000 fdf7 	bl	8002a1c <OLED_ShowPicture>
  OLED_Refresh();
 8001e2e:	f000 fbc5 	bl	80025bc <OLED_Refresh>
}
 8001e32:	bf00      	nop
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	0800b108 	.word	0x0800b108

08001e3c <Face_VeryHappy>:
  OLED_ShowPicture(0, 0, 128, 64, (uint8_t*)Face_mania, OLED_DISPLAY_NORMAL); //
  OLED_Refresh();
}

void Face_VeryHappy(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af02      	add	r7, sp, #8
  //OLED_Clear();
  OLED_ShowPicture(0, 0, 128, 64, (uint8_t*)Face_very_happy, OLED_DISPLAY_NORMAL); //
 8001e42:	2301      	movs	r3, #1
 8001e44:	9301      	str	r3, [sp, #4]
 8001e46:	4b06      	ldr	r3, [pc, #24]	@ (8001e60 <Face_VeryHappy+0x24>)
 8001e48:	9300      	str	r3, [sp, #0]
 8001e4a:	2340      	movs	r3, #64	@ 0x40
 8001e4c:	2280      	movs	r2, #128	@ 0x80
 8001e4e:	2100      	movs	r1, #0
 8001e50:	2000      	movs	r0, #0
 8001e52:	f000 fde3 	bl	8002a1c <OLED_ShowPicture>
  OLED_Refresh();
 8001e56:	f000 fbb1 	bl	80025bc <OLED_Refresh>
}
 8001e5a:	bf00      	nop
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	0800bd08 	.word	0x0800bd08

08001e64 <Face_OpenEyes>:

void Face_OpenEyes(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af02      	add	r7, sp, #8
  //OLED_Clear();
  OLED_ShowPicture(0, 0, 128, 64, (uint8_t*)Face_eyes, OLED_DISPLAY_NORMAL); //
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	9301      	str	r3, [sp, #4]
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <Face_OpenEyes+0x24>)
 8001e70:	9300      	str	r3, [sp, #0]
 8001e72:	2340      	movs	r3, #64	@ 0x40
 8001e74:	2280      	movs	r2, #128	@ 0x80
 8001e76:	2100      	movs	r1, #0
 8001e78:	2000      	movs	r0, #0
 8001e7a:	f000 fdcf 	bl	8002a1c <OLED_ShowPicture>
  OLED_Refresh();
 8001e7e:	f000 fb9d 	bl	80025bc <OLED_Refresh>
}
 8001e82:	bf00      	nop
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	0800ad08 	.word	0x0800ad08

08001e8c <Face_Xiaoxiao>:

void Face_Xiaoxiao(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af02      	add	r7, sp, #8
  OLED_ShowPicture(0, 0, 128, 64, (uint8_t*)Dog_Welcom, OLED_DISPLAY_NORMAL);
 8001e92:	2301      	movs	r3, #1
 8001e94:	9301      	str	r3, [sp, #4]
 8001e96:	4b06      	ldr	r3, [pc, #24]	@ (8001eb0 <Face_Xiaoxiao+0x24>)
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	2340      	movs	r3, #64	@ 0x40
 8001e9c:	2280      	movs	r2, #128	@ 0x80
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	2000      	movs	r0, #0
 8001ea2:	f000 fdbb 	bl	8002a1c <OLED_ShowPicture>
  OLED_Refresh();
 8001ea6:	f000 fb89 	bl	80025bc <OLED_Refresh>
}
 8001eaa:	bf00      	nop
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	0800c108 	.word	0x0800c108

08001eb4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b088      	sub	sp, #32
 8001eb8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eba:	f107 0310 	add.w	r3, r7, #16
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	605a      	str	r2, [r3, #4]
 8001ec4:	609a      	str	r2, [r3, #8]
 8001ec6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ec8:	4b48      	ldr	r3, [pc, #288]	@ (8001fec <MX_GPIO_Init+0x138>)
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	4a47      	ldr	r2, [pc, #284]	@ (8001fec <MX_GPIO_Init+0x138>)
 8001ece:	f043 0320 	orr.w	r3, r3, #32
 8001ed2:	6193      	str	r3, [r2, #24]
 8001ed4:	4b45      	ldr	r3, [pc, #276]	@ (8001fec <MX_GPIO_Init+0x138>)
 8001ed6:	699b      	ldr	r3, [r3, #24]
 8001ed8:	f003 0320 	and.w	r3, r3, #32
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee0:	4b42      	ldr	r3, [pc, #264]	@ (8001fec <MX_GPIO_Init+0x138>)
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	4a41      	ldr	r2, [pc, #260]	@ (8001fec <MX_GPIO_Init+0x138>)
 8001ee6:	f043 0304 	orr.w	r3, r3, #4
 8001eea:	6193      	str	r3, [r2, #24]
 8001eec:	4b3f      	ldr	r3, [pc, #252]	@ (8001fec <MX_GPIO_Init+0x138>)
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	f003 0304 	and.w	r3, r3, #4
 8001ef4:	60bb      	str	r3, [r7, #8]
 8001ef6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ef8:	4b3c      	ldr	r3, [pc, #240]	@ (8001fec <MX_GPIO_Init+0x138>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	4a3b      	ldr	r2, [pc, #236]	@ (8001fec <MX_GPIO_Init+0x138>)
 8001efe:	f043 0310 	orr.w	r3, r3, #16
 8001f02:	6193      	str	r3, [r2, #24]
 8001f04:	4b39      	ldr	r3, [pc, #228]	@ (8001fec <MX_GPIO_Init+0x138>)
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	f003 0310 	and.w	r3, r3, #16
 8001f0c:	607b      	str	r3, [r7, #4]
 8001f0e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f10:	4b36      	ldr	r3, [pc, #216]	@ (8001fec <MX_GPIO_Init+0x138>)
 8001f12:	699b      	ldr	r3, [r3, #24]
 8001f14:	4a35      	ldr	r2, [pc, #212]	@ (8001fec <MX_GPIO_Init+0x138>)
 8001f16:	f043 0308 	orr.w	r3, r3, #8
 8001f1a:	6193      	str	r3, [r2, #24]
 8001f1c:	4b33      	ldr	r3, [pc, #204]	@ (8001fec <MX_GPIO_Init+0x138>)
 8001f1e:	699b      	ldr	r3, [r3, #24]
 8001f20:	f003 0308 	and.w	r3, r3, #8
 8001f24:	603b      	str	r3, [r7, #0]
 8001f26:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SysLed_GPIO_Port, SysLed_Pin, GPIO_PIN_SET);
 8001f28:	2201      	movs	r2, #1
 8001f2a:	2110      	movs	r1, #16
 8001f2c:	4830      	ldr	r0, [pc, #192]	@ (8001ff0 <MX_GPIO_Init+0x13c>)
 8001f2e:	f002 f90f 	bl	8004150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RR_IO_Pin|LR_IO_Pin|OLED_DC_Pin, GPIO_PIN_RESET);
 8001f32:	2200      	movs	r2, #0
 8001f34:	2170      	movs	r1, #112	@ 0x70
 8001f36:	482f      	ldr	r0, [pc, #188]	@ (8001ff4 <MX_GPIO_Init+0x140>)
 8001f38:	f002 f90a 	bl	8004150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Led_B_Pin|Led_R_Pin|Led_G_Pin, GPIO_PIN_RESET);
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2107      	movs	r1, #7
 8001f40:	482d      	ldr	r0, [pc, #180]	@ (8001ff8 <MX_GPIO_Init+0x144>)
 8001f42:	f002 f905 	bl	8004150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_SET);
 8001f46:	2201      	movs	r2, #1
 8001f48:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f4c:	482a      	ldr	r0, [pc, #168]	@ (8001ff8 <MX_GPIO_Init+0x144>)
 8001f4e:	f002 f8ff 	bl	8004150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_RES_GPIO_Port, OLED_RES_Pin, GPIO_PIN_SET);
 8001f52:	2201      	movs	r2, #1
 8001f54:	2180      	movs	r1, #128	@ 0x80
 8001f56:	4827      	ldr	r0, [pc, #156]	@ (8001ff4 <MX_GPIO_Init+0x140>)
 8001f58:	f002 f8fa 	bl	8004150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SysLed_Pin */
  GPIO_InitStruct.Pin = SysLed_Pin;
 8001f5c:	2310      	movs	r3, #16
 8001f5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f60:	2301      	movs	r3, #1
 8001f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SysLed_GPIO_Port, &GPIO_InitStruct);
 8001f6c:	f107 0310 	add.w	r3, r7, #16
 8001f70:	4619      	mov	r1, r3
 8001f72:	481f      	ldr	r0, [pc, #124]	@ (8001ff0 <MX_GPIO_Init+0x13c>)
 8001f74:	f001 ff58 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : RR_IO_Pin LR_IO_Pin OLED_DC_Pin OLED_RES_Pin */
  GPIO_InitStruct.Pin = RR_IO_Pin|LR_IO_Pin|OLED_DC_Pin|OLED_RES_Pin;
 8001f78:	23f0      	movs	r3, #240	@ 0xf0
 8001f7a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f80:	2300      	movs	r3, #0
 8001f82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f84:	2303      	movs	r3, #3
 8001f86:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f88:	f107 0310 	add.w	r3, r7, #16
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4819      	ldr	r0, [pc, #100]	@ (8001ff4 <MX_GPIO_Init+0x140>)
 8001f90:	f001 ff4a 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : Led_B_Pin Led_R_Pin Led_G_Pin OLED_CS_Pin */
  GPIO_InitStruct.Pin = Led_B_Pin|Led_R_Pin|Led_G_Pin|OLED_CS_Pin;
 8001f94:	f241 0307 	movw	r3, #4103	@ 0x1007
 8001f98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa6:	f107 0310 	add.w	r3, r7, #16
 8001faa:	4619      	mov	r1, r3
 8001fac:	4812      	ldr	r0, [pc, #72]	@ (8001ff8 <MX_GPIO_Init+0x144>)
 8001fae:	f001 ff3b 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : Key4_Pin Key3_Pin Key2_Pin */
  GPIO_InitStruct.Pin = Key4_Pin|Key3_Pin|Key2_Pin;
 8001fb2:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 8001fb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fb8:	4b10      	ldr	r3, [pc, #64]	@ (8001ffc <MX_GPIO_Init+0x148>)
 8001fba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc0:	f107 0310 	add.w	r3, r7, #16
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	480a      	ldr	r0, [pc, #40]	@ (8001ff0 <MX_GPIO_Init+0x13c>)
 8001fc8:	f001 ff2e 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : Key1_Pin Key5_Pin */
  GPIO_InitStruct.Pin = Key1_Pin|Key5_Pin;
 8001fcc:	2318      	movs	r3, #24
 8001fce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ffc <MX_GPIO_Init+0x148>)
 8001fd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd8:	f107 0310 	add.w	r3, r7, #16
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4806      	ldr	r0, [pc, #24]	@ (8001ff8 <MX_GPIO_Init+0x144>)
 8001fe0:	f001 ff22 	bl	8003e28 <HAL_GPIO_Init>

}
 8001fe4:	bf00      	nop
 8001fe6:	3720      	adds	r7, #32
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	40010800 	.word	0x40010800
 8001ff4:	40011000 	.word	0x40011000
 8001ff8:	40010c00 	.word	0x40010c00
 8001ffc:	10210000 	.word	0x10210000

08002000 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002004:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <MX_I2C1_Init+0x50>)
 8002006:	4a13      	ldr	r2, [pc, #76]	@ (8002054 <MX_I2C1_Init+0x54>)
 8002008:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800200a:	4b11      	ldr	r3, [pc, #68]	@ (8002050 <MX_I2C1_Init+0x50>)
 800200c:	4a12      	ldr	r2, [pc, #72]	@ (8002058 <MX_I2C1_Init+0x58>)
 800200e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002010:	4b0f      	ldr	r3, [pc, #60]	@ (8002050 <MX_I2C1_Init+0x50>)
 8002012:	2200      	movs	r2, #0
 8002014:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002016:	4b0e      	ldr	r3, [pc, #56]	@ (8002050 <MX_I2C1_Init+0x50>)
 8002018:	2200      	movs	r2, #0
 800201a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800201c:	4b0c      	ldr	r3, [pc, #48]	@ (8002050 <MX_I2C1_Init+0x50>)
 800201e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002022:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002024:	4b0a      	ldr	r3, [pc, #40]	@ (8002050 <MX_I2C1_Init+0x50>)
 8002026:	2200      	movs	r2, #0
 8002028:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800202a:	4b09      	ldr	r3, [pc, #36]	@ (8002050 <MX_I2C1_Init+0x50>)
 800202c:	2200      	movs	r2, #0
 800202e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002030:	4b07      	ldr	r3, [pc, #28]	@ (8002050 <MX_I2C1_Init+0x50>)
 8002032:	2200      	movs	r2, #0
 8002034:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002036:	4b06      	ldr	r3, [pc, #24]	@ (8002050 <MX_I2C1_Init+0x50>)
 8002038:	2200      	movs	r2, #0
 800203a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800203c:	4804      	ldr	r0, [pc, #16]	@ (8002050 <MX_I2C1_Init+0x50>)
 800203e:	f002 f8b9 	bl	80041b4 <HAL_I2C_Init>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002048:	f000 fa47 	bl	80024da <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800204c:	bf00      	nop
 800204e:	bd80      	pop	{r7, pc}
 8002050:	20000224 	.word	0x20000224
 8002054:	40005400 	.word	0x40005400
 8002058:	00061a80 	.word	0x00061a80

0800205c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b088      	sub	sp, #32
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002064:	f107 0310 	add.w	r3, r7, #16
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	605a      	str	r2, [r3, #4]
 800206e:	609a      	str	r2, [r3, #8]
 8002070:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a15      	ldr	r2, [pc, #84]	@ (80020cc <HAL_I2C_MspInit+0x70>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d123      	bne.n	80020c4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800207c:	4b14      	ldr	r3, [pc, #80]	@ (80020d0 <HAL_I2C_MspInit+0x74>)
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	4a13      	ldr	r2, [pc, #76]	@ (80020d0 <HAL_I2C_MspInit+0x74>)
 8002082:	f043 0308 	orr.w	r3, r3, #8
 8002086:	6193      	str	r3, [r2, #24]
 8002088:	4b11      	ldr	r3, [pc, #68]	@ (80020d0 <HAL_I2C_MspInit+0x74>)
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	f003 0308 	and.w	r3, r3, #8
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8002094:	23c0      	movs	r3, #192	@ 0xc0
 8002096:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002098:	2312      	movs	r3, #18
 800209a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800209c:	2303      	movs	r3, #3
 800209e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020a0:	f107 0310 	add.w	r3, r7, #16
 80020a4:	4619      	mov	r1, r3
 80020a6:	480b      	ldr	r0, [pc, #44]	@ (80020d4 <HAL_I2C_MspInit+0x78>)
 80020a8:	f001 febe 	bl	8003e28 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020ac:	4b08      	ldr	r3, [pc, #32]	@ (80020d0 <HAL_I2C_MspInit+0x74>)
 80020ae:	69db      	ldr	r3, [r3, #28]
 80020b0:	4a07      	ldr	r2, [pc, #28]	@ (80020d0 <HAL_I2C_MspInit+0x74>)
 80020b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020b6:	61d3      	str	r3, [r2, #28]
 80020b8:	4b05      	ldr	r3, [pc, #20]	@ (80020d0 <HAL_I2C_MspInit+0x74>)
 80020ba:	69db      	ldr	r3, [r3, #28]
 80020bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020c0:	60bb      	str	r3, [r7, #8]
 80020c2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80020c4:	bf00      	nop
 80020c6:	3720      	adds	r7, #32
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	40005400 	.word	0x40005400
 80020d0:	40021000 	.word	0x40021000
 80020d4:	40010c00 	.word	0x40010c00

080020d8 <led_rgb_Init>:
#define RGB_COLOR_BLACK 0x010101
#define RGB_COLOR_RED 0xF00101
#define RGB_COLOR_BLUE 0x0101F0

void led_rgb_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
  RGB_LED_ON(RGB_COLOR_BLACK);
 80020de:	4b16      	ldr	r3, [pc, #88]	@ (8002138 <led_rgb_Init+0x60>)
 80020e0:	607b      	str	r3, [r7, #4]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	b2da      	uxtb	r2, r3
 80020e6:	4b15      	ldr	r3, [pc, #84]	@ (800213c <led_rgb_Init+0x64>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	0a1b      	lsrs	r3, r3, #8
 80020f0:	607b      	str	r3, [r7, #4]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	4b11      	ldr	r3, [pc, #68]	@ (800213c <led_rgb_Init+0x64>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	639a      	str	r2, [r3, #56]	@ 0x38
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	0a1b      	lsrs	r3, r3, #8
 8002100:	607b      	str	r3, [r7, #4]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	b2da      	uxtb	r2, r3
 8002106:	4b0d      	ldr	r3, [pc, #52]	@ (800213c <led_rgb_Init+0x64>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	635a      	str	r2, [r3, #52]	@ 0x34
  HAL_TIM_PWM_Start_IT(RGB_TIMER, RGB_CHANNEL_R); // LED_R
 800210c:	2100      	movs	r1, #0
 800210e:	480b      	ldr	r0, [pc, #44]	@ (800213c <led_rgb_Init+0x64>)
 8002110:	f004 f904 	bl	800631c <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(RGB_TIMER, RGB_CHANNEL_G); // LED_G
 8002114:	2104      	movs	r1, #4
 8002116:	4809      	ldr	r0, [pc, #36]	@ (800213c <led_rgb_Init+0x64>)
 8002118:	f004 f900 	bl	800631c <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(RGB_TIMER, RGB_CHANNEL_B); // LED_B
 800211c:	2108      	movs	r1, #8
 800211e:	4807      	ldr	r0, [pc, #28]	@ (800213c <led_rgb_Init+0x64>)
 8002120:	f004 f8fc 	bl	800631c <HAL_TIM_PWM_Start_IT>
  HAL_TIM_Base_Start_IT(RGB_TIMER);
 8002124:	4805      	ldr	r0, [pc, #20]	@ (800213c <led_rgb_Init+0x64>)
 8002126:	f003 ff59 	bl	8005fdc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6); // RGB  10ms
 800212a:	4805      	ldr	r0, [pc, #20]	@ (8002140 <led_rgb_Init+0x68>)
 800212c:	f003 ff56 	bl	8005fdc <HAL_TIM_Base_Start_IT>
}
 8002130:	bf00      	nop
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	00010101 	.word	0x00010101
 800213c:	200007ac 	.word	0x200007ac
 8002140:	200007f4 	.word	0x200007f4

08002144 <led_rgb_update>:

// 10ms
void led_rgb_update(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
//        color_b = 1;
//      }
//    }
//  }
	//Another Showing
	RGB_UPDATE_B(color_b++);
 8002148:	4b1b      	ldr	r3, [pc, #108]	@ (80021b8 <led_rgb_update+0x74>)
 800214a:	881b      	ldrh	r3, [r3, #0]
 800214c:	1c5a      	adds	r2, r3, #1
 800214e:	b291      	uxth	r1, r2
 8002150:	4a19      	ldr	r2, [pc, #100]	@ (80021b8 <led_rgb_update+0x74>)
 8002152:	8011      	strh	r1, [r2, #0]
 8002154:	4a19      	ldr	r2, [pc, #100]	@ (80021bc <led_rgb_update+0x78>)
 8002156:	6812      	ldr	r2, [r2, #0]
 8002158:	63d3      	str	r3, [r2, #60]	@ 0x3c
  if (color_b == RGB_PWM_MAX)
 800215a:	4b17      	ldr	r3, [pc, #92]	@ (80021b8 <led_rgb_update+0x74>)
 800215c:	881b      	ldrh	r3, [r3, #0]
 800215e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002162:	d124      	bne.n	80021ae <led_rgb_update+0x6a>
  {
    color_b = 1;
 8002164:	4b14      	ldr	r3, [pc, #80]	@ (80021b8 <led_rgb_update+0x74>)
 8002166:	2201      	movs	r2, #1
 8002168:	801a      	strh	r2, [r3, #0]
    RGB_UPDATE_R(color_r++);
 800216a:	4b15      	ldr	r3, [pc, #84]	@ (80021c0 <led_rgb_update+0x7c>)
 800216c:	881b      	ldrh	r3, [r3, #0]
 800216e:	1c5a      	adds	r2, r3, #1
 8002170:	b291      	uxth	r1, r2
 8002172:	4a13      	ldr	r2, [pc, #76]	@ (80021c0 <led_rgb_update+0x7c>)
 8002174:	8011      	strh	r1, [r2, #0]
 8002176:	4a11      	ldr	r2, [pc, #68]	@ (80021bc <led_rgb_update+0x78>)
 8002178:	6812      	ldr	r2, [r2, #0]
 800217a:	6353      	str	r3, [r2, #52]	@ 0x34
    if (color_r == RGB_PWM_MAX)
 800217c:	4b10      	ldr	r3, [pc, #64]	@ (80021c0 <led_rgb_update+0x7c>)
 800217e:	881b      	ldrh	r3, [r3, #0]
 8002180:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002184:	d113      	bne.n	80021ae <led_rgb_update+0x6a>
    {
      color_r = 1;
 8002186:	4b0e      	ldr	r3, [pc, #56]	@ (80021c0 <led_rgb_update+0x7c>)
 8002188:	2201      	movs	r2, #1
 800218a:	801a      	strh	r2, [r3, #0]
      RGB_UPDATE_G(color_g++);
 800218c:	4b0d      	ldr	r3, [pc, #52]	@ (80021c4 <led_rgb_update+0x80>)
 800218e:	881b      	ldrh	r3, [r3, #0]
 8002190:	1c5a      	adds	r2, r3, #1
 8002192:	b291      	uxth	r1, r2
 8002194:	4a0b      	ldr	r2, [pc, #44]	@ (80021c4 <led_rgb_update+0x80>)
 8002196:	8011      	strh	r1, [r2, #0]
 8002198:	4a08      	ldr	r2, [pc, #32]	@ (80021bc <led_rgb_update+0x78>)
 800219a:	6812      	ldr	r2, [r2, #0]
 800219c:	6393      	str	r3, [r2, #56]	@ 0x38
      if (color_g == RGB_PWM_MAX)
 800219e:	4b09      	ldr	r3, [pc, #36]	@ (80021c4 <led_rgb_update+0x80>)
 80021a0:	881b      	ldrh	r3, [r3, #0]
 80021a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021a6:	d102      	bne.n	80021ae <led_rgb_update+0x6a>
      {
        color_g = 1;
 80021a8:	4b06      	ldr	r3, [pc, #24]	@ (80021c4 <led_rgb_update+0x80>)
 80021aa:	2201      	movs	r2, #1
 80021ac:	801a      	strh	r2, [r3, #0]
      }
    }
  }
}
 80021ae:	bf00      	nop
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bc80      	pop	{r7}
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	20000006 	.word	0x20000006
 80021bc:	200007ac 	.word	0x200007ac
 80021c0:	20000008 	.word	0x20000008
 80021c4:	2000000a 	.word	0x2000000a

080021c8 <led_flash_control>:

// 10ms
void led_flash_control(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
  static uint8_t step = 0;
  static uint16_t timeout = 0;
  static uint8_t flashTimes = 0;
  static uint32_t oldColor = 0;

  switch (step)
 80021ce:	4b65      	ldr	r3, [pc, #404]	@ (8002364 <led_flash_control+0x19c>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	2b03      	cmp	r3, #3
 80021d4:	f200 80ae 	bhi.w	8002334 <led_flash_control+0x16c>
 80021d8:	a201      	add	r2, pc, #4	@ (adr r2, 80021e0 <led_flash_control+0x18>)
 80021da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021de:	bf00      	nop
 80021e0:	080021f1 	.word	0x080021f1
 80021e4:	0800221b 	.word	0x0800221b
 80021e8:	08002261 	.word	0x08002261
 80021ec:	080022bb 	.word	0x080022bb
  {
  case 0: // 
    // 
    oldColor = 0;
 80021f0:	4b5d      	ldr	r3, [pc, #372]	@ (8002368 <led_flash_control+0x1a0>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	601a      	str	r2, [r3, #0]
    oldColor =  (__HAL_TIM_GET_COMPARE(RGB_TIMER, RGB_CHANNEL_R) << 16) \
 80021f6:	4b5d      	ldr	r3, [pc, #372]	@ (800236c <led_flash_control+0x1a4>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021fc:	041a      	lsls	r2, r3, #16
              | (__HAL_TIM_GET_COMPARE(RGB_TIMER, RGB_CHANNEL_G) << 8) \
 80021fe:	4b5b      	ldr	r3, [pc, #364]	@ (800236c <led_flash_control+0x1a4>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002204:	021b      	lsls	r3, r3, #8
 8002206:	431a      	orrs	r2, r3
              | __HAL_TIM_GET_COMPARE(RGB_TIMER, RGB_CHANNEL_B);
 8002208:	4b58      	ldr	r3, [pc, #352]	@ (800236c <led_flash_control+0x1a4>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800220e:	4313      	orrs	r3, r2
    oldColor =  (__HAL_TIM_GET_COMPARE(RGB_TIMER, RGB_CHANNEL_R) << 16) \
 8002210:	4a55      	ldr	r2, [pc, #340]	@ (8002368 <led_flash_control+0x1a0>)
 8002212:	6013      	str	r3, [r2, #0]

    step = 1;
 8002214:	4b53      	ldr	r3, [pc, #332]	@ (8002364 <led_flash_control+0x19c>)
 8002216:	2201      	movs	r2, #1
 8002218:	701a      	strb	r2, [r3, #0]
  case 1:
	 SysLed_ON();
 800221a:	2200      	movs	r2, #0
 800221c:	2110      	movs	r1, #16
 800221e:	4854      	ldr	r0, [pc, #336]	@ (8002370 <led_flash_control+0x1a8>)
 8002220:	f001 ff96 	bl	8004150 <HAL_GPIO_WritePin>
    RGB_LED_ON(RGB_COLOR_RED);
 8002224:	4b53      	ldr	r3, [pc, #332]	@ (8002374 <led_flash_control+0x1ac>)
 8002226:	607b      	str	r3, [r7, #4]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	b2da      	uxtb	r2, r3
 800222c:	4b4f      	ldr	r3, [pc, #316]	@ (800236c <led_flash_control+0x1a4>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	0a1b      	lsrs	r3, r3, #8
 8002236:	607b      	str	r3, [r7, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	b2da      	uxtb	r2, r3
 800223c:	4b4b      	ldr	r3, [pc, #300]	@ (800236c <led_flash_control+0x1a4>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	639a      	str	r2, [r3, #56]	@ 0x38
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	0a1b      	lsrs	r3, r3, #8
 8002246:	607b      	str	r3, [r7, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	b2da      	uxtb	r2, r3
 800224c:	4b47      	ldr	r3, [pc, #284]	@ (800236c <led_flash_control+0x1a4>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	635a      	str	r2, [r3, #52]	@ 0x34
    timeout = 12;
 8002252:	4b49      	ldr	r3, [pc, #292]	@ (8002378 <led_flash_control+0x1b0>)
 8002254:	220c      	movs	r2, #12
 8002256:	801a      	strh	r2, [r3, #0]
    step = 2;
 8002258:	4b42      	ldr	r3, [pc, #264]	@ (8002364 <led_flash_control+0x19c>)
 800225a:	2202      	movs	r2, #2
 800225c:	701a      	strb	r2, [r3, #0]
    break;
 800225e:	e07c      	b.n	800235a <led_flash_control+0x192>
  case 2: // 
    timeout--;
 8002260:	4b45      	ldr	r3, [pc, #276]	@ (8002378 <led_flash_control+0x1b0>)
 8002262:	881b      	ldrh	r3, [r3, #0]
 8002264:	3b01      	subs	r3, #1
 8002266:	b29a      	uxth	r2, r3
 8002268:	4b43      	ldr	r3, [pc, #268]	@ (8002378 <led_flash_control+0x1b0>)
 800226a:	801a      	strh	r2, [r3, #0]
    if (timeout == 0)
 800226c:	4b42      	ldr	r3, [pc, #264]	@ (8002378 <led_flash_control+0x1b0>)
 800226e:	881b      	ldrh	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d16f      	bne.n	8002354 <led_flash_control+0x18c>
    {
      SysLed_OFF();
 8002274:	2201      	movs	r2, #1
 8002276:	2110      	movs	r1, #16
 8002278:	483d      	ldr	r0, [pc, #244]	@ (8002370 <led_flash_control+0x1a8>)
 800227a:	f001 ff69 	bl	8004150 <HAL_GPIO_WritePin>
      RGB_LED_ON(RGB_COLOR_BLUE);
 800227e:	4b3f      	ldr	r3, [pc, #252]	@ (800237c <led_flash_control+0x1b4>)
 8002280:	60bb      	str	r3, [r7, #8]
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	b2da      	uxtb	r2, r3
 8002286:	4b39      	ldr	r3, [pc, #228]	@ (800236c <led_flash_control+0x1a4>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	0a1b      	lsrs	r3, r3, #8
 8002290:	60bb      	str	r3, [r7, #8]
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	b2da      	uxtb	r2, r3
 8002296:	4b35      	ldr	r3, [pc, #212]	@ (800236c <led_flash_control+0x1a4>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	639a      	str	r2, [r3, #56]	@ 0x38
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	0a1b      	lsrs	r3, r3, #8
 80022a0:	60bb      	str	r3, [r7, #8]
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	4b31      	ldr	r3, [pc, #196]	@ (800236c <led_flash_control+0x1a4>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	635a      	str	r2, [r3, #52]	@ 0x34
      timeout = 30;
 80022ac:	4b32      	ldr	r3, [pc, #200]	@ (8002378 <led_flash_control+0x1b0>)
 80022ae:	221e      	movs	r2, #30
 80022b0:	801a      	strh	r2, [r3, #0]
      step = 3;
 80022b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002364 <led_flash_control+0x19c>)
 80022b4:	2203      	movs	r2, #3
 80022b6:	701a      	strb	r2, [r3, #0]
    }
    break;
 80022b8:	e04c      	b.n	8002354 <led_flash_control+0x18c>
  case 3: // 
    timeout--;
 80022ba:	4b2f      	ldr	r3, [pc, #188]	@ (8002378 <led_flash_control+0x1b0>)
 80022bc:	881b      	ldrh	r3, [r3, #0]
 80022be:	3b01      	subs	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002378 <led_flash_control+0x1b0>)
 80022c4:	801a      	strh	r2, [r3, #0]
    if (timeout == 0)
 80022c6:	4b2c      	ldr	r3, [pc, #176]	@ (8002378 <led_flash_control+0x1b0>)
 80022c8:	881b      	ldrh	r3, [r3, #0]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d144      	bne.n	8002358 <led_flash_control+0x190>
    {
      flashTimes++;
 80022ce:	4b2c      	ldr	r3, [pc, #176]	@ (8002380 <led_flash_control+0x1b8>)
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	3301      	adds	r3, #1
 80022d4:	b2da      	uxtb	r2, r3
 80022d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002380 <led_flash_control+0x1b8>)
 80022d8:	701a      	strb	r2, [r3, #0]
      if (flashTimes == 2)
 80022da:	4b29      	ldr	r3, [pc, #164]	@ (8002380 <led_flash_control+0x1b8>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d124      	bne.n	800232c <led_flash_control+0x164>
      {
        flashTimes = 0;
 80022e2:	4b27      	ldr	r3, [pc, #156]	@ (8002380 <led_flash_control+0x1b8>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	701a      	strb	r2, [r3, #0]
        // 
        RGB_LED_ON(oldColor);
 80022e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002368 <led_flash_control+0x1a0>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	60fb      	str	r3, [r7, #12]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	b2da      	uxtb	r2, r3
 80022f2:	4b1e      	ldr	r3, [pc, #120]	@ (800236c <led_flash_control+0x1a4>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	0a1b      	lsrs	r3, r3, #8
 80022fc:	60fb      	str	r3, [r7, #12]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	b2da      	uxtb	r2, r3
 8002302:	4b1a      	ldr	r3, [pc, #104]	@ (800236c <led_flash_control+0x1a4>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	639a      	str	r2, [r3, #56]	@ 0x38
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	0a1b      	lsrs	r3, r3, #8
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	b2da      	uxtb	r2, r3
 8002312:	4b16      	ldr	r3, [pc, #88]	@ (800236c <led_flash_control+0x1a4>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	635a      	str	r2, [r3, #52]	@ 0x34
        HAL_TIM_Base_Stop_IT(RGB_FLASH_FLUSH_TIMER);
 8002318:	481a      	ldr	r0, [pc, #104]	@ (8002384 <led_flash_control+0x1bc>)
 800231a:	f003 febf 	bl	800609c <HAL_TIM_Base_Stop_IT>
        HAL_TIM_Base_Start_IT(RGB_NOMAL_FLUSH_TIMER); // RGB 
 800231e:	481a      	ldr	r0, [pc, #104]	@ (8002388 <led_flash_control+0x1c0>)
 8002320:	f003 fe5c 	bl	8005fdc <HAL_TIM_Base_Start_IT>
        step = 0;
 8002324:	4b0f      	ldr	r3, [pc, #60]	@ (8002364 <led_flash_control+0x19c>)
 8002326:	2200      	movs	r2, #0
 8002328:	701a      	strb	r2, [r3, #0]
      else
      {
        step = 1;
      }
    }
    break;
 800232a:	e015      	b.n	8002358 <led_flash_control+0x190>
        step = 1;
 800232c:	4b0d      	ldr	r3, [pc, #52]	@ (8002364 <led_flash_control+0x19c>)
 800232e:	2201      	movs	r2, #1
 8002330:	701a      	strb	r2, [r3, #0]
    break;
 8002332:	e011      	b.n	8002358 <led_flash_control+0x190>
  default:
    step = flashTimes = oldColor = timeout = 0;
 8002334:	4b10      	ldr	r3, [pc, #64]	@ (8002378 <led_flash_control+0x1b0>)
 8002336:	2200      	movs	r2, #0
 8002338:	801a      	strh	r2, [r3, #0]
 800233a:	4b0b      	ldr	r3, [pc, #44]	@ (8002368 <led_flash_control+0x1a0>)
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]
 8002340:	4b09      	ldr	r3, [pc, #36]	@ (8002368 <led_flash_control+0x1a0>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	b2da      	uxtb	r2, r3
 8002346:	4b0e      	ldr	r3, [pc, #56]	@ (8002380 <led_flash_control+0x1b8>)
 8002348:	701a      	strb	r2, [r3, #0]
 800234a:	4b0d      	ldr	r3, [pc, #52]	@ (8002380 <led_flash_control+0x1b8>)
 800234c:	781a      	ldrb	r2, [r3, #0]
 800234e:	4b05      	ldr	r3, [pc, #20]	@ (8002364 <led_flash_control+0x19c>)
 8002350:	701a      	strb	r2, [r3, #0]
    break;
 8002352:	e002      	b.n	800235a <led_flash_control+0x192>
    break;
 8002354:	bf00      	nop
 8002356:	e000      	b.n	800235a <led_flash_control+0x192>
    break;
 8002358:	bf00      	nop
  }
}
 800235a:	bf00      	nop
 800235c:	3710      	adds	r7, #16
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	2000027d 	.word	0x2000027d
 8002368:	20000280 	.word	0x20000280
 800236c:	200007ac 	.word	0x200007ac
 8002370:	40010800 	.word	0x40010800
 8002374:	00f00101 	.word	0x00f00101
 8002378:	20000284 	.word	0x20000284
 800237c:	000101f0 	.word	0x000101f0
 8002380:	20000286 	.word	0x20000286
 8002384:	2000083c 	.word	0x2000083c
 8002388:	200007f4 	.word	0x200007f4

0800238c <led_flash_begin>:

void led_flash_begin(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Stop_IT(RGB_NOMAL_FLUSH_TIMER);  // RGB 
 8002390:	4803      	ldr	r0, [pc, #12]	@ (80023a0 <led_flash_begin+0x14>)
 8002392:	f003 fe83 	bl	800609c <HAL_TIM_Base_Stop_IT>
  HAL_TIM_Base_Start_IT(RGB_FLASH_FLUSH_TIMER); // 
 8002396:	4803      	ldr	r0, [pc, #12]	@ (80023a4 <led_flash_begin+0x18>)
 8002398:	f003 fe20 	bl	8005fdc <HAL_TIM_Base_Start_IT>
}
 800239c:	bf00      	nop
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	200007f4 	.word	0x200007f4
 80023a4:	2000083c 	.word	0x2000083c

080023a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023ac:	f001 fa66 	bl	800387c <HAL_Init>

  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Configure the system clock */
  SystemClock_Config();
 80023b0:	f000 f84e 	bl	8002450 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023b4:	f7ff fd7e 	bl	8001eb4 <MX_GPIO_Init>
  MX_TIM3_Init();
 80023b8:	f000 fe62 	bl	8003080 <MX_TIM3_Init>
  MX_SPI2_Init();
 80023bc:	f000 fc9a 	bl	8002cf4 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80023c0:	f001 f980 	bl	80036c4 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80023c4:	f001 f954 	bl	8003670 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80023c8:	f7ff fe1a 	bl	8002000 <MX_I2C1_Init>
  MX_TIM4_Init();
 80023cc:	f000 fef0 	bl	80031b0 <MX_TIM4_Init>
  MX_TIM6_Init();
 80023d0:	f000 ff78 	bl	80032c4 <MX_TIM6_Init>
  MX_TIM7_Init();
 80023d4:	f000 ffac 	bl	8003330 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  printf("\n%s\n", version);
 80023d8:	4916      	ldr	r1, [pc, #88]	@ (8002434 <main+0x8c>)
 80023da:	4817      	ldr	r0, [pc, #92]	@ (8002438 <main+0x90>)
 80023dc:	f006 f97e 	bl	80086dc <iprintf>
  printf("%s, %s\n", __DATE__, __TIME__);
 80023e0:	4a16      	ldr	r2, [pc, #88]	@ (800243c <main+0x94>)
 80023e2:	4917      	ldr	r1, [pc, #92]	@ (8002440 <main+0x98>)
 80023e4:	4817      	ldr	r0, [pc, #92]	@ (8002444 <main+0x9c>)
 80023e6:	f006 f979 	bl	80086dc <iprintf>
  uart_rxMonitor();
 80023ea:	f001 f8f3 	bl	80035d4 <uart_rxMonitor>
  uart_debugMonitor(); //For Debug Only
 80023ee:	f001 f8ff 	bl	80035f0 <uart_debugMonitor>
  led_rgb_Init();
 80023f2:	f7ff fe71 	bl	80020d8 <led_rgb_Init>
//	led_rgb_test();
  AHT20_Init();
 80023f6:	f7fe fe69 	bl	80010cc <AHT20_Init>
  while(AHT20_Read() != 0);  //Reading AHT20 Datas
 80023fa:	bf00      	nop
 80023fc:	f7fe fea6 	bl	800114c <AHT20_Read>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1fa      	bne.n	80023fc <main+0x54>
  display_init();
 8002406:	f7ff fc33 	bl	8001c70 <display_init>
  display_welcom();
 800240a:	f7ff fca7 	bl	8001d5c <display_welcom>
  Servo_Init();
 800240e:	f000 fc01 	bl	8002c14 <Servo_Init>
//	Servo_Test(); //Servo Test for Debug
  Action_Hello();
 8002412:	f7ff fb3b 	bl	8001a8c <Action_Hello>
  printf("Waiting Command Now:\n");
 8002416:	480c      	ldr	r0, [pc, #48]	@ (8002448 <main+0xa0>)
 8002418:	f006 f9c8 	bl	80087ac <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(SysLed_GPIO_Port, SysLed_Pin);
 800241c:	2110      	movs	r1, #16
 800241e:	480b      	ldr	r0, [pc, #44]	@ (800244c <main+0xa4>)
 8002420:	f001 feae 	bl	8004180 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);//
 8002424:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002428:	f001 fa8a 	bl	8003940 <HAL_Delay>
	  DogAction();
 800242c:	f7fe ff74 	bl	8001318 <DogAction>
	  HAL_GPIO_TogglePin(SysLed_GPIO_Port, SysLed_Pin);
 8002430:	bf00      	nop
 8002432:	e7f3      	b.n	800241c <main+0x74>
 8002434:	2000000c 	.word	0x2000000c
 8002438:	0800acc8 	.word	0x0800acc8
 800243c:	0800acd0 	.word	0x0800acd0
 8002440:	0800acdc 	.word	0x0800acdc
 8002444:	0800ace8 	.word	0x0800ace8
 8002448:	0800acf0 	.word	0x0800acf0
 800244c:	40010800 	.word	0x40010800

08002450 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b090      	sub	sp, #64	@ 0x40
 8002454:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002456:	f107 0318 	add.w	r3, r7, #24
 800245a:	2228      	movs	r2, #40	@ 0x28
 800245c:	2100      	movs	r1, #0
 800245e:	4618      	mov	r0, r3
 8002460:	f006 faa6 	bl	80089b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002464:	1d3b      	adds	r3, r7, #4
 8002466:	2200      	movs	r2, #0
 8002468:	601a      	str	r2, [r3, #0]
 800246a:	605a      	str	r2, [r3, #4]
 800246c:	609a      	str	r2, [r3, #8]
 800246e:	60da      	str	r2, [r3, #12]
 8002470:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002472:	2301      	movs	r3, #1
 8002474:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002476:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800247a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800247c:	2300      	movs	r3, #0
 800247e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002480:	2301      	movs	r3, #1
 8002482:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002484:	2302      	movs	r3, #2
 8002486:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002488:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800248c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800248e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002492:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002494:	f107 0318 	add.w	r3, r7, #24
 8002498:	4618      	mov	r0, r3
 800249a:	f002 febf 	bl	800521c <HAL_RCC_OscConfig>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80024a4:	f000 f819 	bl	80024da <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024a8:	230f      	movs	r3, #15
 80024aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024ac:	2302      	movs	r3, #2
 80024ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024b0:	2300      	movs	r3, #0
 80024b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024ba:	2300      	movs	r3, #0
 80024bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80024be:	1d3b      	adds	r3, r7, #4
 80024c0:	2102      	movs	r1, #2
 80024c2:	4618      	mov	r0, r3
 80024c4:	f003 f92c 	bl	8005720 <HAL_RCC_ClockConfig>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80024ce:	f000 f804 	bl	80024da <Error_Handler>
  }
}
 80024d2:	bf00      	nop
 80024d4:	3740      	adds	r7, #64	@ 0x40
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */

void Error_Handler(void)
{
 80024da:	b480      	push	{r7}
 80024dc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024de:	b672      	cpsid	i
}
 80024e0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024e2:	bf00      	nop
 80024e4:	e7fd      	b.n	80024e2 <Error_Handler+0x8>
	...

080024e8 <OLED_WR_Byte>:
                cmd:0-
                    1-
 * @retvalue   :
********************************************************************/
void OLED_WR_Byte(unsigned char dat, unsigned char cmd)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	4603      	mov	r3, r0
 80024f0:	460a      	mov	r2, r1
 80024f2:	71fb      	strb	r3, [r7, #7]
 80024f4:	4613      	mov	r3, r2
 80024f6:	71bb      	strb	r3, [r7, #6]
  if (cmd)
 80024f8:	79bb      	ldrb	r3, [r7, #6]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d005      	beq.n	800250a <OLED_WR_Byte+0x22>
  {
    OLED_DC_Set();
 80024fe:	2201      	movs	r2, #1
 8002500:	2140      	movs	r1, #64	@ 0x40
 8002502:	4810      	ldr	r0, [pc, #64]	@ (8002544 <OLED_WR_Byte+0x5c>)
 8002504:	f001 fe24 	bl	8004150 <HAL_GPIO_WritePin>
 8002508:	e004      	b.n	8002514 <OLED_WR_Byte+0x2c>
  }
  else
  {
    OLED_DC_Clr();
 800250a:	2200      	movs	r2, #0
 800250c:	2140      	movs	r1, #64	@ 0x40
 800250e:	480d      	ldr	r0, [pc, #52]	@ (8002544 <OLED_WR_Byte+0x5c>)
 8002510:	f001 fe1e 	bl	8004150 <HAL_GPIO_WritePin>
  }
  OLED_CS_Clr();
 8002514:	2200      	movs	r2, #0
 8002516:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800251a:	480b      	ldr	r0, [pc, #44]	@ (8002548 <OLED_WR_Byte+0x60>)
 800251c:	f001 fe18 	bl	8004150 <HAL_GPIO_WritePin>
  // SPI_WriteByte(SPI2, dat);
  HAL_SPI_Transmit(&hspi2, &dat, 1, 1000);
 8002520:	1df9      	adds	r1, r7, #7
 8002522:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002526:	2201      	movs	r2, #1
 8002528:	4808      	ldr	r0, [pc, #32]	@ (800254c <OLED_WR_Byte+0x64>)
 800252a:	f003 fb0b 	bl	8005b44 <HAL_SPI_Transmit>
  OLED_CS_Set();
 800252e:	2201      	movs	r2, #1
 8002530:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002534:	4804      	ldr	r0, [pc, #16]	@ (8002548 <OLED_WR_Byte+0x60>)
 8002536:	f001 fe0b 	bl	8004150 <HAL_GPIO_WritePin>
}
 800253a:	bf00      	nop
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40011000 	.word	0x40011000
 8002548:	40010c00 	.word	0x40010c00
 800254c:	20000708 	.word	0x20000708

08002550 <OLED_ColorTurn>:

// 
void OLED_ColorTurn(uint8_t i)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	4603      	mov	r3, r0
 8002558:	71fb      	strb	r3, [r7, #7]
  if (i == 0)
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d103      	bne.n	8002568 <OLED_ColorTurn+0x18>
  {
    OLED_WR_Byte(0xA6, OLED_CMD); // 
 8002560:	2100      	movs	r1, #0
 8002562:	20a6      	movs	r0, #166	@ 0xa6
 8002564:	f7ff ffc0 	bl	80024e8 <OLED_WR_Byte>
  }
  if (i == 1)
 8002568:	79fb      	ldrb	r3, [r7, #7]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d103      	bne.n	8002576 <OLED_ColorTurn+0x26>
  {
    OLED_WR_Byte(0xA7, OLED_CMD); // 
 800256e:	2100      	movs	r1, #0
 8002570:	20a7      	movs	r0, #167	@ 0xa7
 8002572:	f7ff ffb9 	bl	80024e8 <OLED_WR_Byte>
  }
}
 8002576:	bf00      	nop
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <OLED_DisplayTurn>:

// 180
void OLED_DisplayTurn(uint8_t i)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b082      	sub	sp, #8
 8002582:	af00      	add	r7, sp, #0
 8002584:	4603      	mov	r3, r0
 8002586:	71fb      	strb	r3, [r7, #7]
  if (i == 0)
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d107      	bne.n	800259e <OLED_DisplayTurn+0x20>
  {
    OLED_WR_Byte(0xC8, OLED_CMD); // 
 800258e:	2100      	movs	r1, #0
 8002590:	20c8      	movs	r0, #200	@ 0xc8
 8002592:	f7ff ffa9 	bl	80024e8 <OLED_WR_Byte>
    OLED_WR_Byte(0xA1, OLED_CMD);
 8002596:	2100      	movs	r1, #0
 8002598:	20a1      	movs	r0, #161	@ 0xa1
 800259a:	f7ff ffa5 	bl	80024e8 <OLED_WR_Byte>
  }
  if (i == 1)
 800259e:	79fb      	ldrb	r3, [r7, #7]
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d107      	bne.n	80025b4 <OLED_DisplayTurn+0x36>
  {
    OLED_WR_Byte(0xC0, OLED_CMD); // 
 80025a4:	2100      	movs	r1, #0
 80025a6:	20c0      	movs	r0, #192	@ 0xc0
 80025a8:	f7ff ff9e 	bl	80024e8 <OLED_WR_Byte>
    OLED_WR_Byte(0xA0, OLED_CMD);
 80025ac:	2100      	movs	r1, #0
 80025ae:	20a0      	movs	r0, #160	@ 0xa0
 80025b0:	f7ff ff9a 	bl	80024e8 <OLED_WR_Byte>
  }
}
 80025b4:	bf00      	nop
 80025b6:	3708      	adds	r7, #8
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <OLED_Refresh>:
  OLED_WR_Byte(0xAE, OLED_CMD); // 
}

// OLED
void OLED_Refresh(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
  uint8_t i, n;
  for (i = 0; i < 8; i++)
 80025c2:	2300      	movs	r3, #0
 80025c4:	71fb      	strb	r3, [r7, #7]
 80025c6:	e026      	b.n	8002616 <OLED_Refresh+0x5a>
  {
    OLED_WR_Byte(0xb0 + i, OLED_CMD); // 
 80025c8:	79fb      	ldrb	r3, [r7, #7]
 80025ca:	3b50      	subs	r3, #80	@ 0x50
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	2100      	movs	r1, #0
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7ff ff89 	bl	80024e8 <OLED_WR_Byte>
    OLED_WR_Byte(0x02, OLED_CMD);     // 
 80025d6:	2100      	movs	r1, #0
 80025d8:	2002      	movs	r0, #2
 80025da:	f7ff ff85 	bl	80024e8 <OLED_WR_Byte>
    OLED_WR_Byte(0x10, OLED_CMD);     // 
 80025de:	2100      	movs	r1, #0
 80025e0:	2010      	movs	r0, #16
 80025e2:	f7ff ff81 	bl	80024e8 <OLED_WR_Byte>
    for (n = 0; n < 128; n++)
 80025e6:	2300      	movs	r3, #0
 80025e8:	71bb      	strb	r3, [r7, #6]
 80025ea:	e00d      	b.n	8002608 <OLED_Refresh+0x4c>
      OLED_WR_Byte(OLED_GRAM[n][i], OLED_DATA);
 80025ec:	79ba      	ldrb	r2, [r7, #6]
 80025ee:	79fb      	ldrb	r3, [r7, #7]
 80025f0:	490d      	ldr	r1, [pc, #52]	@ (8002628 <OLED_Refresh+0x6c>)
 80025f2:	00d2      	lsls	r2, r2, #3
 80025f4:	440a      	add	r2, r1
 80025f6:	4413      	add	r3, r2
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	2101      	movs	r1, #1
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7ff ff73 	bl	80024e8 <OLED_WR_Byte>
    for (n = 0; n < 128; n++)
 8002602:	79bb      	ldrb	r3, [r7, #6]
 8002604:	3301      	adds	r3, #1
 8002606:	71bb      	strb	r3, [r7, #6]
 8002608:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800260c:	2b00      	cmp	r3, #0
 800260e:	daed      	bge.n	80025ec <OLED_Refresh+0x30>
  for (i = 0; i < 8; i++)
 8002610:	79fb      	ldrb	r3, [r7, #7]
 8002612:	3301      	adds	r3, #1
 8002614:	71fb      	strb	r3, [r7, #7]
 8002616:	79fb      	ldrb	r3, [r7, #7]
 8002618:	2b07      	cmp	r3, #7
 800261a:	d9d5      	bls.n	80025c8 <OLED_Refresh+0xc>
  }
}
 800261c:	bf00      	nop
 800261e:	bf00      	nop
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	20000288 	.word	0x20000288

0800262c <OLED_Clear>:
// 
void OLED_Clear(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
  uint8_t i, n;
  for (i = 0; i < 8; i++)
 8002632:	2300      	movs	r3, #0
 8002634:	71fb      	strb	r3, [r7, #7]
 8002636:	e014      	b.n	8002662 <OLED_Clear+0x36>
  {
    for (n = 0; n < 128; n++)
 8002638:	2300      	movs	r3, #0
 800263a:	71bb      	strb	r3, [r7, #6]
 800263c:	e00a      	b.n	8002654 <OLED_Clear+0x28>
    {
      OLED_GRAM[n][i] = 0; // 
 800263e:	79ba      	ldrb	r2, [r7, #6]
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	490c      	ldr	r1, [pc, #48]	@ (8002674 <OLED_Clear+0x48>)
 8002644:	00d2      	lsls	r2, r2, #3
 8002646:	440a      	add	r2, r1
 8002648:	4413      	add	r3, r2
 800264a:	2200      	movs	r2, #0
 800264c:	701a      	strb	r2, [r3, #0]
    for (n = 0; n < 128; n++)
 800264e:	79bb      	ldrb	r3, [r7, #6]
 8002650:	3301      	adds	r3, #1
 8002652:	71bb      	strb	r3, [r7, #6]
 8002654:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002658:	2b00      	cmp	r3, #0
 800265a:	daf0      	bge.n	800263e <OLED_Clear+0x12>
  for (i = 0; i < 8; i++)
 800265c:	79fb      	ldrb	r3, [r7, #7]
 800265e:	3301      	adds	r3, #1
 8002660:	71fb      	strb	r3, [r7, #7]
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	2b07      	cmp	r3, #7
 8002666:	d9e7      	bls.n	8002638 <OLED_Clear+0xc>
    }
  }
  OLED_Refresh(); // 
 8002668:	f7ff ffa8 	bl	80025bc <OLED_Refresh>
}
 800266c:	bf00      	nop
 800266e:	3708      	adds	r7, #8
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	20000288 	.word	0x20000288

08002678 <OLED_DrawPoint>:
// 
// x:0~127
// y:0~63
// t:1  0,
void OLED_DrawPoint(uint8_t x, uint8_t y, uint8_t t)
{
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	71fb      	strb	r3, [r7, #7]
 8002682:	460b      	mov	r3, r1
 8002684:	71bb      	strb	r3, [r7, #6]
 8002686:	4613      	mov	r3, r2
 8002688:	717b      	strb	r3, [r7, #5]
  uint8_t i, m, n;
  i = y / 8;
 800268a:	79bb      	ldrb	r3, [r7, #6]
 800268c:	08db      	lsrs	r3, r3, #3
 800268e:	73fb      	strb	r3, [r7, #15]
  m = y % 8;
 8002690:	79bb      	ldrb	r3, [r7, #6]
 8002692:	f003 0307 	and.w	r3, r3, #7
 8002696:	73bb      	strb	r3, [r7, #14]
  n = 1 << m;
 8002698:	7bbb      	ldrb	r3, [r7, #14]
 800269a:	2201      	movs	r2, #1
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	737b      	strb	r3, [r7, #13]
  if (t)
 80026a2:	797b      	ldrb	r3, [r7, #5]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d012      	beq.n	80026ce <OLED_DrawPoint+0x56>
  {
    OLED_GRAM[x][i] |= n;
 80026a8:	79fa      	ldrb	r2, [r7, #7]
 80026aa:	7bfb      	ldrb	r3, [r7, #15]
 80026ac:	4924      	ldr	r1, [pc, #144]	@ (8002740 <OLED_DrawPoint+0xc8>)
 80026ae:	00d2      	lsls	r2, r2, #3
 80026b0:	440a      	add	r2, r1
 80026b2:	4413      	add	r3, r2
 80026b4:	7818      	ldrb	r0, [r3, #0]
 80026b6:	79fa      	ldrb	r2, [r7, #7]
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
 80026ba:	7b79      	ldrb	r1, [r7, #13]
 80026bc:	4301      	orrs	r1, r0
 80026be:	b2c8      	uxtb	r0, r1
 80026c0:	491f      	ldr	r1, [pc, #124]	@ (8002740 <OLED_DrawPoint+0xc8>)
 80026c2:	00d2      	lsls	r2, r2, #3
 80026c4:	440a      	add	r2, r1
 80026c6:	4413      	add	r3, r2
 80026c8:	4602      	mov	r2, r0
 80026ca:	701a      	strb	r2, [r3, #0]
  {
    OLED_GRAM[x][i] = ~OLED_GRAM[x][i];
    OLED_GRAM[x][i] |= n;
    OLED_GRAM[x][i] = ~OLED_GRAM[x][i];
  }
}
 80026cc:	e033      	b.n	8002736 <OLED_DrawPoint+0xbe>
    OLED_GRAM[x][i] = ~OLED_GRAM[x][i];
 80026ce:	79fa      	ldrb	r2, [r7, #7]
 80026d0:	7bfb      	ldrb	r3, [r7, #15]
 80026d2:	491b      	ldr	r1, [pc, #108]	@ (8002740 <OLED_DrawPoint+0xc8>)
 80026d4:	00d2      	lsls	r2, r2, #3
 80026d6:	440a      	add	r2, r1
 80026d8:	4413      	add	r3, r2
 80026da:	7819      	ldrb	r1, [r3, #0]
 80026dc:	79fa      	ldrb	r2, [r7, #7]
 80026de:	7bfb      	ldrb	r3, [r7, #15]
 80026e0:	43c9      	mvns	r1, r1
 80026e2:	b2c8      	uxtb	r0, r1
 80026e4:	4916      	ldr	r1, [pc, #88]	@ (8002740 <OLED_DrawPoint+0xc8>)
 80026e6:	00d2      	lsls	r2, r2, #3
 80026e8:	440a      	add	r2, r1
 80026ea:	4413      	add	r3, r2
 80026ec:	4602      	mov	r2, r0
 80026ee:	701a      	strb	r2, [r3, #0]
    OLED_GRAM[x][i] |= n;
 80026f0:	79fa      	ldrb	r2, [r7, #7]
 80026f2:	7bfb      	ldrb	r3, [r7, #15]
 80026f4:	4912      	ldr	r1, [pc, #72]	@ (8002740 <OLED_DrawPoint+0xc8>)
 80026f6:	00d2      	lsls	r2, r2, #3
 80026f8:	440a      	add	r2, r1
 80026fa:	4413      	add	r3, r2
 80026fc:	7818      	ldrb	r0, [r3, #0]
 80026fe:	79fa      	ldrb	r2, [r7, #7]
 8002700:	7bfb      	ldrb	r3, [r7, #15]
 8002702:	7b79      	ldrb	r1, [r7, #13]
 8002704:	4301      	orrs	r1, r0
 8002706:	b2c8      	uxtb	r0, r1
 8002708:	490d      	ldr	r1, [pc, #52]	@ (8002740 <OLED_DrawPoint+0xc8>)
 800270a:	00d2      	lsls	r2, r2, #3
 800270c:	440a      	add	r2, r1
 800270e:	4413      	add	r3, r2
 8002710:	4602      	mov	r2, r0
 8002712:	701a      	strb	r2, [r3, #0]
    OLED_GRAM[x][i] = ~OLED_GRAM[x][i];
 8002714:	79fa      	ldrb	r2, [r7, #7]
 8002716:	7bfb      	ldrb	r3, [r7, #15]
 8002718:	4909      	ldr	r1, [pc, #36]	@ (8002740 <OLED_DrawPoint+0xc8>)
 800271a:	00d2      	lsls	r2, r2, #3
 800271c:	440a      	add	r2, r1
 800271e:	4413      	add	r3, r2
 8002720:	7819      	ldrb	r1, [r3, #0]
 8002722:	79fa      	ldrb	r2, [r7, #7]
 8002724:	7bfb      	ldrb	r3, [r7, #15]
 8002726:	43c9      	mvns	r1, r1
 8002728:	b2c8      	uxtb	r0, r1
 800272a:	4905      	ldr	r1, [pc, #20]	@ (8002740 <OLED_DrawPoint+0xc8>)
 800272c:	00d2      	lsls	r2, r2, #3
 800272e:	440a      	add	r2, r1
 8002730:	4413      	add	r3, r2
 8002732:	4602      	mov	r2, r0
 8002734:	701a      	strb	r2, [r3, #0]
}
 8002736:	bf00      	nop
 8002738:	3714      	adds	r7, #20
 800273a:	46bd      	mov	sp, r7
 800273c:	bc80      	pop	{r7}
 800273e:	4770      	bx	lr
 8002740:	20000288 	.word	0x20000288

08002744 <OLED_ShowChar>:
// x:0~127
// y:0~63
// size1: 6x8/6x12/8x16/12x24
// mode:0,;1,
void OLED_ShowChar(uint8_t x, uint8_t y, uint8_t chr, uint8_t size1, uint8_t mode)
{
 8002744:	b590      	push	{r4, r7, lr}
 8002746:	b085      	sub	sp, #20
 8002748:	af00      	add	r7, sp, #0
 800274a:	4604      	mov	r4, r0
 800274c:	4608      	mov	r0, r1
 800274e:	4611      	mov	r1, r2
 8002750:	461a      	mov	r2, r3
 8002752:	4623      	mov	r3, r4
 8002754:	71fb      	strb	r3, [r7, #7]
 8002756:	4603      	mov	r3, r0
 8002758:	71bb      	strb	r3, [r7, #6]
 800275a:	460b      	mov	r3, r1
 800275c:	717b      	strb	r3, [r7, #5]
 800275e:	4613      	mov	r3, r2
 8002760:	713b      	strb	r3, [r7, #4]
  uint8_t i, m, temp, size2, chr1;
  uint8_t x0 = x, y0 = y;
 8002762:	79fb      	ldrb	r3, [r7, #7]
 8002764:	72bb      	strb	r3, [r7, #10]
 8002766:	79bb      	ldrb	r3, [r7, #6]
 8002768:	72fb      	strb	r3, [r7, #11]
  if (size1 == 8)
 800276a:	793b      	ldrb	r3, [r7, #4]
 800276c:	2b08      	cmp	r3, #8
 800276e:	d102      	bne.n	8002776 <OLED_ShowChar+0x32>
    size2 = 6;
 8002770:	2306      	movs	r3, #6
 8002772:	733b      	strb	r3, [r7, #12]
 8002774:	e014      	b.n	80027a0 <OLED_ShowChar+0x5c>
  else
    size2 = (size1 / 8 + ((size1 % 8) ? 1 : 0)) * (size1 / 2); // 
 8002776:	793b      	ldrb	r3, [r7, #4]
 8002778:	08db      	lsrs	r3, r3, #3
 800277a:	b2db      	uxtb	r3, r3
 800277c:	461a      	mov	r2, r3
 800277e:	793b      	ldrb	r3, [r7, #4]
 8002780:	f003 0307 	and.w	r3, r3, #7
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	bf14      	ite	ne
 800278a:	2301      	movne	r3, #1
 800278c:	2300      	moveq	r3, #0
 800278e:	b2db      	uxtb	r3, r3
 8002790:	4413      	add	r3, r2
 8002792:	b2db      	uxtb	r3, r3
 8002794:	793a      	ldrb	r2, [r7, #4]
 8002796:	0852      	lsrs	r2, r2, #1
 8002798:	b2d2      	uxtb	r2, r2
 800279a:	fb02 f303 	mul.w	r3, r2, r3
 800279e:	733b      	strb	r3, [r7, #12]
  chr1 = chr - ' ';                                            // 
 80027a0:	797b      	ldrb	r3, [r7, #5]
 80027a2:	3b20      	subs	r3, #32
 80027a4:	727b      	strb	r3, [r7, #9]
  for (i = 0; i < size2; i++)
 80027a6:	2300      	movs	r3, #0
 80027a8:	73fb      	strb	r3, [r7, #15]
 80027aa:	e078      	b.n	800289e <OLED_ShowChar+0x15a>
  {
    if (size1 == 8)
 80027ac:	793b      	ldrb	r3, [r7, #4]
 80027ae:	2b08      	cmp	r3, #8
 80027b0:	d10b      	bne.n	80027ca <OLED_ShowChar+0x86>
    {
      temp = asc2_0806[chr1][i];
 80027b2:	7a7a      	ldrb	r2, [r7, #9]
 80027b4:	7bf9      	ldrb	r1, [r7, #15]
 80027b6:	483e      	ldr	r0, [pc, #248]	@ (80028b0 <OLED_ShowChar+0x16c>)
 80027b8:	4613      	mov	r3, r2
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	4413      	add	r3, r2
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	4403      	add	r3, r0
 80027c2:	440b      	add	r3, r1
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	737b      	strb	r3, [r7, #13]
 80027c8:	e028      	b.n	800281c <OLED_ShowChar+0xd8>
    } // 0806
    else if (size1 == 12)
 80027ca:	793b      	ldrb	r3, [r7, #4]
 80027cc:	2b0c      	cmp	r3, #12
 80027ce:	d10b      	bne.n	80027e8 <OLED_ShowChar+0xa4>
    {
      temp = asc2_1206[chr1][i];
 80027d0:	7a7a      	ldrb	r2, [r7, #9]
 80027d2:	7bf9      	ldrb	r1, [r7, #15]
 80027d4:	4837      	ldr	r0, [pc, #220]	@ (80028b4 <OLED_ShowChar+0x170>)
 80027d6:	4613      	mov	r3, r2
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	4413      	add	r3, r2
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	4403      	add	r3, r0
 80027e0:	440b      	add	r3, r1
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	737b      	strb	r3, [r7, #13]
 80027e6:	e019      	b.n	800281c <OLED_ShowChar+0xd8>
    } // 1206
    else if (size1 == 16)
 80027e8:	793b      	ldrb	r3, [r7, #4]
 80027ea:	2b10      	cmp	r3, #16
 80027ec:	d108      	bne.n	8002800 <OLED_ShowChar+0xbc>
    {
      temp = asc2_1608[chr1][i];
 80027ee:	7a7a      	ldrb	r2, [r7, #9]
 80027f0:	7bfb      	ldrb	r3, [r7, #15]
 80027f2:	4931      	ldr	r1, [pc, #196]	@ (80028b8 <OLED_ShowChar+0x174>)
 80027f4:	0112      	lsls	r2, r2, #4
 80027f6:	440a      	add	r2, r1
 80027f8:	4413      	add	r3, r2
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	737b      	strb	r3, [r7, #13]
 80027fe:	e00d      	b.n	800281c <OLED_ShowChar+0xd8>
    } // 1608
    else if (size1 == 24)
 8002800:	793b      	ldrb	r3, [r7, #4]
 8002802:	2b18      	cmp	r3, #24
 8002804:	d150      	bne.n	80028a8 <OLED_ShowChar+0x164>
    {
      temp = asc2_2412[chr1][i];
 8002806:	7a7a      	ldrb	r2, [r7, #9]
 8002808:	7bf9      	ldrb	r1, [r7, #15]
 800280a:	482c      	ldr	r0, [pc, #176]	@ (80028bc <OLED_ShowChar+0x178>)
 800280c:	4613      	mov	r3, r2
 800280e:	00db      	lsls	r3, r3, #3
 8002810:	4413      	add	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4403      	add	r3, r0
 8002816:	440b      	add	r3, r1
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	737b      	strb	r3, [r7, #13]
    } // 2412
    else
      return;
    for (m = 0; m < 8; m++)
 800281c:	2300      	movs	r3, #0
 800281e:	73bb      	strb	r3, [r7, #14]
 8002820:	e022      	b.n	8002868 <OLED_ShowChar+0x124>
    {
      if (temp & 0x01)
 8002822:	7b7b      	ldrb	r3, [r7, #13]
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	2b00      	cmp	r3, #0
 800282a:	d007      	beq.n	800283c <OLED_ShowChar+0xf8>
        OLED_DrawPoint(x, y, mode);
 800282c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002830:	79b9      	ldrb	r1, [r7, #6]
 8002832:	79fb      	ldrb	r3, [r7, #7]
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff ff1f 	bl	8002678 <OLED_DrawPoint>
 800283a:	e00c      	b.n	8002856 <OLED_ShowChar+0x112>
      else
        OLED_DrawPoint(x, y, !mode);
 800283c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002840:	2b00      	cmp	r3, #0
 8002842:	bf0c      	ite	eq
 8002844:	2301      	moveq	r3, #1
 8002846:	2300      	movne	r3, #0
 8002848:	b2db      	uxtb	r3, r3
 800284a:	461a      	mov	r2, r3
 800284c:	79b9      	ldrb	r1, [r7, #6]
 800284e:	79fb      	ldrb	r3, [r7, #7]
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff ff11 	bl	8002678 <OLED_DrawPoint>
      temp >>= 1;
 8002856:	7b7b      	ldrb	r3, [r7, #13]
 8002858:	085b      	lsrs	r3, r3, #1
 800285a:	737b      	strb	r3, [r7, #13]
      y++;
 800285c:	79bb      	ldrb	r3, [r7, #6]
 800285e:	3301      	adds	r3, #1
 8002860:	71bb      	strb	r3, [r7, #6]
    for (m = 0; m < 8; m++)
 8002862:	7bbb      	ldrb	r3, [r7, #14]
 8002864:	3301      	adds	r3, #1
 8002866:	73bb      	strb	r3, [r7, #14]
 8002868:	7bbb      	ldrb	r3, [r7, #14]
 800286a:	2b07      	cmp	r3, #7
 800286c:	d9d9      	bls.n	8002822 <OLED_ShowChar+0xde>
    }
    x++;
 800286e:	79fb      	ldrb	r3, [r7, #7]
 8002870:	3301      	adds	r3, #1
 8002872:	71fb      	strb	r3, [r7, #7]
    if ((size1 != 8) && ((x - x0) == size1 / 2))
 8002874:	793b      	ldrb	r3, [r7, #4]
 8002876:	2b08      	cmp	r3, #8
 8002878:	d00c      	beq.n	8002894 <OLED_ShowChar+0x150>
 800287a:	79fa      	ldrb	r2, [r7, #7]
 800287c:	7abb      	ldrb	r3, [r7, #10]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	793a      	ldrb	r2, [r7, #4]
 8002882:	0852      	lsrs	r2, r2, #1
 8002884:	b2d2      	uxtb	r2, r2
 8002886:	4293      	cmp	r3, r2
 8002888:	d104      	bne.n	8002894 <OLED_ShowChar+0x150>
    {
      x = x0;
 800288a:	7abb      	ldrb	r3, [r7, #10]
 800288c:	71fb      	strb	r3, [r7, #7]
      y0 = y0 + 8;
 800288e:	7afb      	ldrb	r3, [r7, #11]
 8002890:	3308      	adds	r3, #8
 8002892:	72fb      	strb	r3, [r7, #11]
    }
    y = y0;
 8002894:	7afb      	ldrb	r3, [r7, #11]
 8002896:	71bb      	strb	r3, [r7, #6]
  for (i = 0; i < size2; i++)
 8002898:	7bfb      	ldrb	r3, [r7, #15]
 800289a:	3301      	adds	r3, #1
 800289c:	73fb      	strb	r3, [r7, #15]
 800289e:	7bfa      	ldrb	r2, [r7, #15]
 80028a0:	7b3b      	ldrb	r3, [r7, #12]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d382      	bcc.n	80027ac <OLED_ShowChar+0x68>
 80028a6:	e000      	b.n	80028aa <OLED_ShowChar+0x166>
      return;
 80028a8:	bf00      	nop
  }
}
 80028aa:	3714      	adds	r7, #20
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd90      	pop	{r4, r7, pc}
 80028b0:	0800c508 	.word	0x0800c508
 80028b4:	0800c730 	.word	0x0800c730
 80028b8:	0800cba4 	.word	0x0800cba4
 80028bc:	0800d194 	.word	0x0800d194

080028c0 <OLED_ShowString>:
// x,y:
// size1:
//*chr:
// mode:0,;1,
void OLED_ShowString(uint8_t x, uint8_t y, uint8_t *chr, uint8_t size1, uint8_t mode)
{
 80028c0:	b590      	push	{r4, r7, lr}
 80028c2:	b085      	sub	sp, #20
 80028c4:	af02      	add	r7, sp, #8
 80028c6:	603a      	str	r2, [r7, #0]
 80028c8:	461a      	mov	r2, r3
 80028ca:	4603      	mov	r3, r0
 80028cc:	71fb      	strb	r3, [r7, #7]
 80028ce:	460b      	mov	r3, r1
 80028d0:	71bb      	strb	r3, [r7, #6]
 80028d2:	4613      	mov	r3, r2
 80028d4:	717b      	strb	r3, [r7, #5]
  while ((*chr >= ' ') && (*chr <= '~')) // !
 80028d6:	e019      	b.n	800290c <OLED_ShowString+0x4c>
  {
    OLED_ShowChar(x, y, *chr, size1, mode);
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	781a      	ldrb	r2, [r3, #0]
 80028dc:	797c      	ldrb	r4, [r7, #5]
 80028de:	79b9      	ldrb	r1, [r7, #6]
 80028e0:	79f8      	ldrb	r0, [r7, #7]
 80028e2:	7e3b      	ldrb	r3, [r7, #24]
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	4623      	mov	r3, r4
 80028e8:	f7ff ff2c 	bl	8002744 <OLED_ShowChar>
    if (size1 == 8)
 80028ec:	797b      	ldrb	r3, [r7, #5]
 80028ee:	2b08      	cmp	r3, #8
 80028f0:	d103      	bne.n	80028fa <OLED_ShowString+0x3a>
      x += 6;
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	3306      	adds	r3, #6
 80028f6:	71fb      	strb	r3, [r7, #7]
 80028f8:	e005      	b.n	8002906 <OLED_ShowString+0x46>
    else
      x += size1 / 2;
 80028fa:	797b      	ldrb	r3, [r7, #5]
 80028fc:	085b      	lsrs	r3, r3, #1
 80028fe:	b2da      	uxtb	r2, r3
 8002900:	79fb      	ldrb	r3, [r7, #7]
 8002902:	4413      	add	r3, r2
 8002904:	71fb      	strb	r3, [r7, #7]
    chr++;
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	3301      	adds	r3, #1
 800290a:	603b      	str	r3, [r7, #0]
  while ((*chr >= ' ') && (*chr <= '~')) // !
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	2b1f      	cmp	r3, #31
 8002912:	d903      	bls.n	800291c <OLED_ShowString+0x5c>
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	2b7e      	cmp	r3, #126	@ 0x7e
 800291a:	d9dd      	bls.n	80028d8 <OLED_ShowString+0x18>
  }
}
 800291c:	bf00      	nop
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	bd90      	pop	{r4, r7, pc}

08002924 <OLED_ShowChinese>:
// 
// x,y:
// num:
// mode:0,;1,
void OLED_ShowChinese(uint8_t x, uint8_t y, uint8_t num, uint8_t size1, uint8_t mode)
{
 8002924:	b590      	push	{r4, r7, lr}
 8002926:	b087      	sub	sp, #28
 8002928:	af00      	add	r7, sp, #0
 800292a:	4604      	mov	r4, r0
 800292c:	4608      	mov	r0, r1
 800292e:	4611      	mov	r1, r2
 8002930:	461a      	mov	r2, r3
 8002932:	4623      	mov	r3, r4
 8002934:	71fb      	strb	r3, [r7, #7]
 8002936:	4603      	mov	r3, r0
 8002938:	71bb      	strb	r3, [r7, #6]
 800293a:	460b      	mov	r3, r1
 800293c:	717b      	strb	r3, [r7, #5]
 800293e:	4613      	mov	r3, r2
 8002940:	713b      	strb	r3, [r7, #4]
  uint8_t m, temp;
  uint8_t x0 = x, y0 = y;
 8002942:	79fb      	ldrb	r3, [r7, #7]
 8002944:	747b      	strb	r3, [r7, #17]
 8002946:	79bb      	ldrb	r3, [r7, #6]
 8002948:	757b      	strb	r3, [r7, #21]
  uint16_t i, size3 = (size1 / 8 + ((size1 % 8) ? 1 : 0)) * size1; // 
 800294a:	793b      	ldrb	r3, [r7, #4]
 800294c:	08db      	lsrs	r3, r3, #3
 800294e:	b2db      	uxtb	r3, r3
 8002950:	461a      	mov	r2, r3
 8002952:	793b      	ldrb	r3, [r7, #4]
 8002954:	f003 0307 	and.w	r3, r3, #7
 8002958:	b2db      	uxtb	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	bf14      	ite	ne
 800295e:	2301      	movne	r3, #1
 8002960:	2300      	moveq	r3, #0
 8002962:	b2db      	uxtb	r3, r3
 8002964:	4413      	add	r3, r2
 8002966:	b29b      	uxth	r3, r3
 8002968:	793a      	ldrb	r2, [r7, #4]
 800296a:	b292      	uxth	r2, r2
 800296c:	fb02 f303 	mul.w	r3, r2, r3
 8002970:	81fb      	strh	r3, [r7, #14]
  for (i = 0; i < size3; i++)
 8002972:	2300      	movs	r3, #0
 8002974:	827b      	strh	r3, [r7, #18]
 8002976:	e046      	b.n	8002a06 <OLED_ShowChinese+0xe2>
  {
    if (size1 == 16)
 8002978:	793b      	ldrb	r3, [r7, #4]
 800297a:	2b10      	cmp	r3, #16
 800297c:	d148      	bne.n	8002a10 <OLED_ShowChinese+0xec>
    {
      temp = Hzk1[num][i];
 800297e:	797a      	ldrb	r2, [r7, #5]
 8002980:	8a7b      	ldrh	r3, [r7, #18]
 8002982:	4925      	ldr	r1, [pc, #148]	@ (8002a18 <OLED_ShowChinese+0xf4>)
 8002984:	0152      	lsls	r2, r2, #5
 8002986:	440a      	add	r2, r1
 8002988:	4413      	add	r3, r2
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	75bb      	strb	r3, [r7, #22]
    } // 16*16
    else
      return;
    for (m = 0; m < 8; m++)
 800298e:	2300      	movs	r3, #0
 8002990:	75fb      	strb	r3, [r7, #23]
 8002992:	e022      	b.n	80029da <OLED_ShowChinese+0xb6>
    {
      if (temp & 0x01)
 8002994:	7dbb      	ldrb	r3, [r7, #22]
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	2b00      	cmp	r3, #0
 800299c:	d007      	beq.n	80029ae <OLED_ShowChinese+0x8a>
        OLED_DrawPoint(x, y, mode);
 800299e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80029a2:	79b9      	ldrb	r1, [r7, #6]
 80029a4:	79fb      	ldrb	r3, [r7, #7]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff fe66 	bl	8002678 <OLED_DrawPoint>
 80029ac:	e00c      	b.n	80029c8 <OLED_ShowChinese+0xa4>
      else
        OLED_DrawPoint(x, y, !mode);
 80029ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	bf0c      	ite	eq
 80029b6:	2301      	moveq	r3, #1
 80029b8:	2300      	movne	r3, #0
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	461a      	mov	r2, r3
 80029be:	79b9      	ldrb	r1, [r7, #6]
 80029c0:	79fb      	ldrb	r3, [r7, #7]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7ff fe58 	bl	8002678 <OLED_DrawPoint>
      temp >>= 1;
 80029c8:	7dbb      	ldrb	r3, [r7, #22]
 80029ca:	085b      	lsrs	r3, r3, #1
 80029cc:	75bb      	strb	r3, [r7, #22]
      y++;
 80029ce:	79bb      	ldrb	r3, [r7, #6]
 80029d0:	3301      	adds	r3, #1
 80029d2:	71bb      	strb	r3, [r7, #6]
    for (m = 0; m < 8; m++)
 80029d4:	7dfb      	ldrb	r3, [r7, #23]
 80029d6:	3301      	adds	r3, #1
 80029d8:	75fb      	strb	r3, [r7, #23]
 80029da:	7dfb      	ldrb	r3, [r7, #23]
 80029dc:	2b07      	cmp	r3, #7
 80029de:	d9d9      	bls.n	8002994 <OLED_ShowChinese+0x70>
    }
    x++;
 80029e0:	79fb      	ldrb	r3, [r7, #7]
 80029e2:	3301      	adds	r3, #1
 80029e4:	71fb      	strb	r3, [r7, #7]
    if ((x - x0) == size1)
 80029e6:	79fa      	ldrb	r2, [r7, #7]
 80029e8:	7c7b      	ldrb	r3, [r7, #17]
 80029ea:	1ad2      	subs	r2, r2, r3
 80029ec:	793b      	ldrb	r3, [r7, #4]
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d104      	bne.n	80029fc <OLED_ShowChinese+0xd8>
    {
      x = x0;
 80029f2:	7c7b      	ldrb	r3, [r7, #17]
 80029f4:	71fb      	strb	r3, [r7, #7]
      y0 = y0 + 8;
 80029f6:	7d7b      	ldrb	r3, [r7, #21]
 80029f8:	3308      	adds	r3, #8
 80029fa:	757b      	strb	r3, [r7, #21]
    }
    y = y0;
 80029fc:	7d7b      	ldrb	r3, [r7, #21]
 80029fe:	71bb      	strb	r3, [r7, #6]
  for (i = 0; i < size3; i++)
 8002a00:	8a7b      	ldrh	r3, [r7, #18]
 8002a02:	3301      	adds	r3, #1
 8002a04:	827b      	strh	r3, [r7, #18]
 8002a06:	8a7a      	ldrh	r2, [r7, #18]
 8002a08:	89fb      	ldrh	r3, [r7, #14]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d3b4      	bcc.n	8002978 <OLED_ShowChinese+0x54>
 8002a0e:	e000      	b.n	8002a12 <OLED_ShowChinese+0xee>
      return;
 8002a10:	bf00      	nop
  }
}
 8002a12:	371c      	adds	r7, #28
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd90      	pop	{r4, r7, pc}
 8002a18:	0800def0 	.word	0x0800def0

08002a1c <OLED_ShowPicture>:
// x,y
// sizex,sizey,
// BMP[]
// mode:0,;1,
void OLED_ShowPicture(uint8_t x, uint8_t y, uint8_t sizex, uint8_t sizey, uint8_t BMP[], uint8_t mode)
{
 8002a1c:	b590      	push	{r4, r7, lr}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4604      	mov	r4, r0
 8002a24:	4608      	mov	r0, r1
 8002a26:	4611      	mov	r1, r2
 8002a28:	461a      	mov	r2, r3
 8002a2a:	4623      	mov	r3, r4
 8002a2c:	71fb      	strb	r3, [r7, #7]
 8002a2e:	4603      	mov	r3, r0
 8002a30:	71bb      	strb	r3, [r7, #6]
 8002a32:	460b      	mov	r3, r1
 8002a34:	717b      	strb	r3, [r7, #5]
 8002a36:	4613      	mov	r3, r2
 8002a38:	713b      	strb	r3, [r7, #4]
  uint16_t j = 0;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	81fb      	strh	r3, [r7, #14]
  uint8_t i, n, temp, m;
  uint8_t x0 = x, y0 = y;
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	723b      	strb	r3, [r7, #8]
 8002a42:	79bb      	ldrb	r3, [r7, #6]
 8002a44:	727b      	strb	r3, [r7, #9]
  sizey = sizey / 8 + ((sizey % 8) ? 1 : 0);
 8002a46:	793b      	ldrb	r3, [r7, #4]
 8002a48:	08db      	lsrs	r3, r3, #3
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	793a      	ldrb	r2, [r7, #4]
 8002a4e:	f002 0207 	and.w	r2, r2, #7
 8002a52:	b2d2      	uxtb	r2, r2
 8002a54:	2a00      	cmp	r2, #0
 8002a56:	bf14      	ite	ne
 8002a58:	2201      	movne	r2, #1
 8002a5a:	2200      	moveq	r2, #0
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	4413      	add	r3, r2
 8002a60:	713b      	strb	r3, [r7, #4]
  for (n = 0; n < sizey; n++)
 8002a62:	2300      	movs	r3, #0
 8002a64:	733b      	strb	r3, [r7, #12]
 8002a66:	e04d      	b.n	8002b04 <OLED_ShowPicture+0xe8>
  {
    for (i = 0; i < sizex; i++)
 8002a68:	2300      	movs	r3, #0
 8002a6a:	737b      	strb	r3, [r7, #13]
 8002a6c:	e043      	b.n	8002af6 <OLED_ShowPicture+0xda>
    {
      temp = BMP[j];
 8002a6e:	89fb      	ldrh	r3, [r7, #14]
 8002a70:	6a3a      	ldr	r2, [r7, #32]
 8002a72:	4413      	add	r3, r2
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	72fb      	strb	r3, [r7, #11]
      j++;
 8002a78:	89fb      	ldrh	r3, [r7, #14]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	81fb      	strh	r3, [r7, #14]
      for (m = 0; m < 8; m++)
 8002a7e:	2300      	movs	r3, #0
 8002a80:	72bb      	strb	r3, [r7, #10]
 8002a82:	e022      	b.n	8002aca <OLED_ShowPicture+0xae>
      {
        if (temp & 0x01)
 8002a84:	7afb      	ldrb	r3, [r7, #11]
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d007      	beq.n	8002a9e <OLED_ShowPicture+0x82>
          OLED_DrawPoint(x, y, mode);
 8002a8e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002a92:	79b9      	ldrb	r1, [r7, #6]
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7ff fdee 	bl	8002678 <OLED_DrawPoint>
 8002a9c:	e00c      	b.n	8002ab8 <OLED_ShowPicture+0x9c>
        else
          OLED_DrawPoint(x, y, !mode);
 8002a9e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	bf0c      	ite	eq
 8002aa6:	2301      	moveq	r3, #1
 8002aa8:	2300      	movne	r3, #0
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	461a      	mov	r2, r3
 8002aae:	79b9      	ldrb	r1, [r7, #6]
 8002ab0:	79fb      	ldrb	r3, [r7, #7]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7ff fde0 	bl	8002678 <OLED_DrawPoint>
        temp >>= 1;
 8002ab8:	7afb      	ldrb	r3, [r7, #11]
 8002aba:	085b      	lsrs	r3, r3, #1
 8002abc:	72fb      	strb	r3, [r7, #11]
        y++;
 8002abe:	79bb      	ldrb	r3, [r7, #6]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	71bb      	strb	r3, [r7, #6]
      for (m = 0; m < 8; m++)
 8002ac4:	7abb      	ldrb	r3, [r7, #10]
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	72bb      	strb	r3, [r7, #10]
 8002aca:	7abb      	ldrb	r3, [r7, #10]
 8002acc:	2b07      	cmp	r3, #7
 8002ace:	d9d9      	bls.n	8002a84 <OLED_ShowPicture+0x68>
      }
      x++;
 8002ad0:	79fb      	ldrb	r3, [r7, #7]
 8002ad2:	3301      	adds	r3, #1
 8002ad4:	71fb      	strb	r3, [r7, #7]
      if ((x - x0) == sizex)
 8002ad6:	79fa      	ldrb	r2, [r7, #7]
 8002ad8:	7a3b      	ldrb	r3, [r7, #8]
 8002ada:	1ad2      	subs	r2, r2, r3
 8002adc:	797b      	ldrb	r3, [r7, #5]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d104      	bne.n	8002aec <OLED_ShowPicture+0xd0>
      {
        x = x0;
 8002ae2:	7a3b      	ldrb	r3, [r7, #8]
 8002ae4:	71fb      	strb	r3, [r7, #7]
        y0 = y0 + 8;
 8002ae6:	7a7b      	ldrb	r3, [r7, #9]
 8002ae8:	3308      	adds	r3, #8
 8002aea:	727b      	strb	r3, [r7, #9]
      }
      y = y0;
 8002aec:	7a7b      	ldrb	r3, [r7, #9]
 8002aee:	71bb      	strb	r3, [r7, #6]
    for (i = 0; i < sizex; i++)
 8002af0:	7b7b      	ldrb	r3, [r7, #13]
 8002af2:	3301      	adds	r3, #1
 8002af4:	737b      	strb	r3, [r7, #13]
 8002af6:	7b7a      	ldrb	r2, [r7, #13]
 8002af8:	797b      	ldrb	r3, [r7, #5]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d3b7      	bcc.n	8002a6e <OLED_ShowPicture+0x52>
  for (n = 0; n < sizey; n++)
 8002afe:	7b3b      	ldrb	r3, [r7, #12]
 8002b00:	3301      	adds	r3, #1
 8002b02:	733b      	strb	r3, [r7, #12]
 8002b04:	7b3a      	ldrb	r2, [r7, #12]
 8002b06:	793b      	ldrb	r3, [r7, #4]
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d3ad      	bcc.n	8002a68 <OLED_ShowPicture+0x4c>
    }
  }
}
 8002b0c:	bf00      	nop
 8002b0e:	bf00      	nop
 8002b10:	3714      	adds	r7, #20
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd90      	pop	{r4, r7, pc}
	...

08002b18 <OLED_Init>:
// OLED
void OLED_Init(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  OLED_RES_Clr();
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	2180      	movs	r1, #128	@ 0x80
 8002b20:	483b      	ldr	r0, [pc, #236]	@ (8002c10 <OLED_Init+0xf8>)
 8002b22:	f001 fb15 	bl	8004150 <HAL_GPIO_WritePin>
  delay_ms(200);
 8002b26:	20c8      	movs	r0, #200	@ 0xc8
 8002b28:	f000 ff0a 	bl	8003940 <HAL_Delay>
  OLED_RES_Set();
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	2180      	movs	r1, #128	@ 0x80
 8002b30:	4837      	ldr	r0, [pc, #220]	@ (8002c10 <OLED_Init+0xf8>)
 8002b32:	f001 fb0d 	bl	8004150 <HAL_GPIO_WritePin>

  OLED_WR_Byte(0xAE, OLED_CMD); /*display off*/
 8002b36:	2100      	movs	r1, #0
 8002b38:	20ae      	movs	r0, #174	@ 0xae
 8002b3a:	f7ff fcd5 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0x02, OLED_CMD); /*set lower column address*/
 8002b3e:	2100      	movs	r1, #0
 8002b40:	2002      	movs	r0, #2
 8002b42:	f7ff fcd1 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0x10, OLED_CMD); /*set higher column address*/
 8002b46:	2100      	movs	r1, #0
 8002b48:	2010      	movs	r0, #16
 8002b4a:	f7ff fccd 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0x40, OLED_CMD); /*set display start line*/
 8002b4e:	2100      	movs	r1, #0
 8002b50:	2040      	movs	r0, #64	@ 0x40
 8002b52:	f7ff fcc9 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0xB0, OLED_CMD); /*set page address*/
 8002b56:	2100      	movs	r1, #0
 8002b58:	20b0      	movs	r0, #176	@ 0xb0
 8002b5a:	f7ff fcc5 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0x81, OLED_CMD); /*contract control*/
 8002b5e:	2100      	movs	r1, #0
 8002b60:	2081      	movs	r0, #129	@ 0x81
 8002b62:	f7ff fcc1 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0xcf, OLED_CMD); /*128*/
 8002b66:	2100      	movs	r1, #0
 8002b68:	20cf      	movs	r0, #207	@ 0xcf
 8002b6a:	f7ff fcbd 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0xA1, OLED_CMD); /*set segment remap*/
 8002b6e:	2100      	movs	r1, #0
 8002b70:	20a1      	movs	r0, #161	@ 0xa1
 8002b72:	f7ff fcb9 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0xA6, OLED_CMD); /*normal / reverse*/
 8002b76:	2100      	movs	r1, #0
 8002b78:	20a6      	movs	r0, #166	@ 0xa6
 8002b7a:	f7ff fcb5 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0xA8, OLED_CMD); /*multiplex ratio*/
 8002b7e:	2100      	movs	r1, #0
 8002b80:	20a8      	movs	r0, #168	@ 0xa8
 8002b82:	f7ff fcb1 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0x3F, OLED_CMD); /*duty = 1/64*/
 8002b86:	2100      	movs	r1, #0
 8002b88:	203f      	movs	r0, #63	@ 0x3f
 8002b8a:	f7ff fcad 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0xad, OLED_CMD); /*set charge pump enable*/
 8002b8e:	2100      	movs	r1, #0
 8002b90:	20ad      	movs	r0, #173	@ 0xad
 8002b92:	f7ff fca9 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0x8b, OLED_CMD); /* 0x8B  VCC */
 8002b96:	2100      	movs	r1, #0
 8002b98:	208b      	movs	r0, #139	@ 0x8b
 8002b9a:	f7ff fca5 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0x33, OLED_CMD); /*0X30---0X33 set VPP 9V */
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	2033      	movs	r0, #51	@ 0x33
 8002ba2:	f7ff fca1 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0xC8, OLED_CMD); /*Com scan direction*/
 8002ba6:	2100      	movs	r1, #0
 8002ba8:	20c8      	movs	r0, #200	@ 0xc8
 8002baa:	f7ff fc9d 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0xD3, OLED_CMD); /*set display offset*/
 8002bae:	2100      	movs	r1, #0
 8002bb0:	20d3      	movs	r0, #211	@ 0xd3
 8002bb2:	f7ff fc99 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0x00, OLED_CMD); /* 0x20 */
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	2000      	movs	r0, #0
 8002bba:	f7ff fc95 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0xD5, OLED_CMD); /*set osc division*/
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	20d5      	movs	r0, #213	@ 0xd5
 8002bc2:	f7ff fc91 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0x80, OLED_CMD);
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	2080      	movs	r0, #128	@ 0x80
 8002bca:	f7ff fc8d 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0xD9, OLED_CMD); /*set pre-charge period*/
 8002bce:	2100      	movs	r1, #0
 8002bd0:	20d9      	movs	r0, #217	@ 0xd9
 8002bd2:	f7ff fc89 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0x1f, OLED_CMD); /*0x22*/
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	201f      	movs	r0, #31
 8002bda:	f7ff fc85 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0xDA, OLED_CMD); /*set COM pins*/
 8002bde:	2100      	movs	r1, #0
 8002be0:	20da      	movs	r0, #218	@ 0xda
 8002be2:	f7ff fc81 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0x12, OLED_CMD);
 8002be6:	2100      	movs	r1, #0
 8002be8:	2012      	movs	r0, #18
 8002bea:	f7ff fc7d 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0xdb, OLED_CMD); /*set vcomh*/
 8002bee:	2100      	movs	r1, #0
 8002bf0:	20db      	movs	r0, #219	@ 0xdb
 8002bf2:	f7ff fc79 	bl	80024e8 <OLED_WR_Byte>
  OLED_WR_Byte(0x40, OLED_CMD);
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	2040      	movs	r0, #64	@ 0x40
 8002bfa:	f7ff fc75 	bl	80024e8 <OLED_WR_Byte>
  OLED_Clear();
 8002bfe:	f7ff fd15 	bl	800262c <OLED_Clear>
  OLED_WR_Byte(0xAF, OLED_CMD); /*display ON*/
 8002c02:	2100      	movs	r1, #0
 8002c04:	20af      	movs	r0, #175	@ 0xaf
 8002c06:	f7ff fc6f 	bl	80024e8 <OLED_WR_Byte>
}
 8002c0a:	bf00      	nop
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	40011000 	.word	0x40011000

08002c14 <Servo_Init>:

// 4LF,LR,RF,RR
const uint32_t SERVO_NAME[] = {TIM_CHANNEL_2, TIM_CHANNEL_4, TIM_CHANNEL_1, TIM_CHANNEL_3};

void Servo_Init(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
  HAL_TIM_PWM_Start(SERVO_TIMER, TIM_CHANNEL_1);
 8002c18:	2100      	movs	r1, #0
 8002c1a:	480a      	ldr	r0, [pc, #40]	@ (8002c44 <Servo_Init+0x30>)
 8002c1c:	f003 fac4 	bl	80061a8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(SERVO_TIMER, TIM_CHANNEL_2);
 8002c20:	2104      	movs	r1, #4
 8002c22:	4808      	ldr	r0, [pc, #32]	@ (8002c44 <Servo_Init+0x30>)
 8002c24:	f003 fac0 	bl	80061a8 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(SERVO_TIMER);
 8002c28:	4806      	ldr	r0, [pc, #24]	@ (8002c44 <Servo_Init+0x30>)
 8002c2a:	f003 f9d7 	bl	8005fdc <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start_IT(SERVO_TIMER, TIM_CHANNEL_3);
 8002c2e:	2108      	movs	r1, #8
 8002c30:	4804      	ldr	r0, [pc, #16]	@ (8002c44 <Servo_Init+0x30>)
 8002c32:	f003 fb73 	bl	800631c <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(SERVO_TIMER, TIM_CHANNEL_4);
 8002c36:	210c      	movs	r1, #12
 8002c38:	4802      	ldr	r0, [pc, #8]	@ (8002c44 <Servo_Init+0x30>)
 8002c3a:	f003 fb6f 	bl	800631c <HAL_TIM_PWM_Start_IT>
}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20000764 	.word	0x20000764

08002c48 <Servo_SetAngle>:

void Servo_SetAngle(uint8_t ServoNum, uint16_t newAngle)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	4603      	mov	r3, r0
 8002c50:	460a      	mov	r2, r1
 8002c52:	71fb      	strb	r3, [r7, #7]
 8002c54:	4613      	mov	r3, r2
 8002c56:	80bb      	strh	r3, [r7, #4]
  uint16_t pulseTime;
  if (newAngle > 180)
 8002c58:	88bb      	ldrh	r3, [r7, #4]
 8002c5a:	2bb4      	cmp	r3, #180	@ 0xb4
 8002c5c:	d90a      	bls.n	8002c74 <Servo_SetAngle+0x2c>
  {
    newAngle = newAngle % 180; // 0-180
 8002c5e:	88bb      	ldrh	r3, [r7, #4]
 8002c60:	089a      	lsrs	r2, r3, #2
 8002c62:	4920      	ldr	r1, [pc, #128]	@ (8002ce4 <Servo_SetAngle+0x9c>)
 8002c64:	fba1 1202 	umull	r1, r2, r1, r2
 8002c68:	0892      	lsrs	r2, r2, #2
 8002c6a:	21b4      	movs	r1, #180	@ 0xb4
 8002c6c:	fb01 f202 	mul.w	r2, r1, r2
 8002c70:	1a9b      	subs	r3, r3, r2
 8002c72:	80bb      	strh	r3, [r7, #4]
  }
  // 0.5ms->0deg, 1.5ms->90deg, 2.5ms->180deg
  // 50->0.5ms, 100->1ms, 150->1.5ms, 200->2ms, 250->2.5ms
  pulseTime = 50 + (newAngle * 10) / 9; // 10us
 8002c74:	88ba      	ldrh	r2, [r7, #4]
 8002c76:	4613      	mov	r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	4413      	add	r3, r2
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	4a1a      	ldr	r2, [pc, #104]	@ (8002ce8 <Servo_SetAngle+0xa0>)
 8002c80:	fb82 1203 	smull	r1, r2, r2, r3
 8002c84:	1052      	asrs	r2, r2, #1
 8002c86:	17db      	asrs	r3, r3, #31
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	3332      	adds	r3, #50	@ 0x32
 8002c8e:	81fb      	strh	r3, [r7, #14]
  __HAL_TIM_SET_COMPARE(SERVO_TIMER, SERVO_NAME[ServoNum], pulseTime);
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	4a16      	ldr	r2, [pc, #88]	@ (8002cec <Servo_SetAngle+0xa4>)
 8002c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d104      	bne.n	8002ca6 <Servo_SetAngle+0x5e>
 8002c9c:	4b14      	ldr	r3, [pc, #80]	@ (8002cf0 <Servo_SetAngle+0xa8>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	89fa      	ldrh	r2, [r7, #14]
 8002ca2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002ca4:	e019      	b.n	8002cda <Servo_SetAngle+0x92>
  __HAL_TIM_SET_COMPARE(SERVO_TIMER, SERVO_NAME[ServoNum], pulseTime);
 8002ca6:	79fb      	ldrb	r3, [r7, #7]
 8002ca8:	4a10      	ldr	r2, [pc, #64]	@ (8002cec <Servo_SetAngle+0xa4>)
 8002caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cae:	2b04      	cmp	r3, #4
 8002cb0:	d104      	bne.n	8002cbc <Servo_SetAngle+0x74>
 8002cb2:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf0 <Servo_SetAngle+0xa8>)
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	89fb      	ldrh	r3, [r7, #14]
 8002cb8:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002cba:	e00e      	b.n	8002cda <Servo_SetAngle+0x92>
  __HAL_TIM_SET_COMPARE(SERVO_TIMER, SERVO_NAME[ServoNum], pulseTime);
 8002cbc:	79fb      	ldrb	r3, [r7, #7]
 8002cbe:	4a0b      	ldr	r2, [pc, #44]	@ (8002cec <Servo_SetAngle+0xa4>)
 8002cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cc4:	2b08      	cmp	r3, #8
 8002cc6:	d104      	bne.n	8002cd2 <Servo_SetAngle+0x8a>
 8002cc8:	4b09      	ldr	r3, [pc, #36]	@ (8002cf0 <Servo_SetAngle+0xa8>)
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	89fb      	ldrh	r3, [r7, #14]
 8002cce:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8002cd0:	e003      	b.n	8002cda <Servo_SetAngle+0x92>
  __HAL_TIM_SET_COMPARE(SERVO_TIMER, SERVO_NAME[ServoNum], pulseTime);
 8002cd2:	4b07      	ldr	r3, [pc, #28]	@ (8002cf0 <Servo_SetAngle+0xa8>)
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	89fb      	ldrh	r3, [r7, #14]
 8002cd8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002cda:	bf00      	nop
 8002cdc:	3714      	adds	r7, #20
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bc80      	pop	{r7}
 8002ce2:	4770      	bx	lr
 8002ce4:	16c16c17 	.word	0x16c16c17
 8002ce8:	38e38e39 	.word	0x38e38e39
 8002cec:	0800dfd0 	.word	0x0800dfd0
 8002cf0:	20000764 	.word	0x20000764

08002cf4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002cf8:	4b17      	ldr	r3, [pc, #92]	@ (8002d58 <MX_SPI2_Init+0x64>)
 8002cfa:	4a18      	ldr	r2, [pc, #96]	@ (8002d5c <MX_SPI2_Init+0x68>)
 8002cfc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002cfe:	4b16      	ldr	r3, [pc, #88]	@ (8002d58 <MX_SPI2_Init+0x64>)
 8002d00:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d04:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002d06:	4b14      	ldr	r3, [pc, #80]	@ (8002d58 <MX_SPI2_Init+0x64>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d0c:	4b12      	ldr	r3, [pc, #72]	@ (8002d58 <MX_SPI2_Init+0x64>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002d12:	4b11      	ldr	r3, [pc, #68]	@ (8002d58 <MX_SPI2_Init+0x64>)
 8002d14:	2202      	movs	r2, #2
 8002d16:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002d18:	4b0f      	ldr	r3, [pc, #60]	@ (8002d58 <MX_SPI2_Init+0x64>)
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002d1e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d58 <MX_SPI2_Init+0x64>)
 8002d20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d24:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002d26:	4b0c      	ldr	r3, [pc, #48]	@ (8002d58 <MX_SPI2_Init+0x64>)
 8002d28:	2208      	movs	r2, #8
 8002d2a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d58 <MX_SPI2_Init+0x64>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d32:	4b09      	ldr	r3, [pc, #36]	@ (8002d58 <MX_SPI2_Init+0x64>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d38:	4b07      	ldr	r3, [pc, #28]	@ (8002d58 <MX_SPI2_Init+0x64>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002d3e:	4b06      	ldr	r3, [pc, #24]	@ (8002d58 <MX_SPI2_Init+0x64>)
 8002d40:	220a      	movs	r2, #10
 8002d42:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002d44:	4804      	ldr	r0, [pc, #16]	@ (8002d58 <MX_SPI2_Init+0x64>)
 8002d46:	f002 fe79 	bl	8005a3c <HAL_SPI_Init>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002d50:	f7ff fbc3 	bl	80024da <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002d54:	bf00      	nop
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	20000708 	.word	0x20000708
 8002d5c:	40003800 	.word	0x40003800

08002d60 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b088      	sub	sp, #32
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d68:	f107 0310 	add.w	r3, r7, #16
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]
 8002d70:	605a      	str	r2, [r3, #4]
 8002d72:	609a      	str	r2, [r3, #8]
 8002d74:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a1c      	ldr	r2, [pc, #112]	@ (8002dec <HAL_SPI_MspInit+0x8c>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d131      	bne.n	8002de4 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d80:	4b1b      	ldr	r3, [pc, #108]	@ (8002df0 <HAL_SPI_MspInit+0x90>)
 8002d82:	69db      	ldr	r3, [r3, #28]
 8002d84:	4a1a      	ldr	r2, [pc, #104]	@ (8002df0 <HAL_SPI_MspInit+0x90>)
 8002d86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d8a:	61d3      	str	r3, [r2, #28]
 8002d8c:	4b18      	ldr	r3, [pc, #96]	@ (8002df0 <HAL_SPI_MspInit+0x90>)
 8002d8e:	69db      	ldr	r3, [r3, #28]
 8002d90:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d98:	4b15      	ldr	r3, [pc, #84]	@ (8002df0 <HAL_SPI_MspInit+0x90>)
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	4a14      	ldr	r2, [pc, #80]	@ (8002df0 <HAL_SPI_MspInit+0x90>)
 8002d9e:	f043 0308 	orr.w	r3, r3, #8
 8002da2:	6193      	str	r3, [r2, #24]
 8002da4:	4b12      	ldr	r3, [pc, #72]	@ (8002df0 <HAL_SPI_MspInit+0x90>)
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	f003 0308 	and.w	r3, r3, #8
 8002dac:	60bb      	str	r3, [r7, #8]
 8002dae:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002db0:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002db4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db6:	2302      	movs	r3, #2
 8002db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dbe:	f107 0310 	add.w	r3, r7, #16
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	480b      	ldr	r0, [pc, #44]	@ (8002df4 <HAL_SPI_MspInit+0x94>)
 8002dc6:	f001 f82f 	bl	8003e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002dca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002dce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dd8:	f107 0310 	add.w	r3, r7, #16
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4805      	ldr	r0, [pc, #20]	@ (8002df4 <HAL_SPI_MspInit+0x94>)
 8002de0:	f001 f822 	bl	8003e28 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002de4:	bf00      	nop
 8002de6:	3720      	adds	r7, #32
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	40003800 	.word	0x40003800
 8002df0:	40021000 	.word	0x40021000
 8002df4:	40010c00 	.word	0x40010c00

08002df8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b085      	sub	sp, #20
 8002dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002dfe:	4b15      	ldr	r3, [pc, #84]	@ (8002e54 <HAL_MspInit+0x5c>)
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	4a14      	ldr	r2, [pc, #80]	@ (8002e54 <HAL_MspInit+0x5c>)
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	6193      	str	r3, [r2, #24]
 8002e0a:	4b12      	ldr	r3, [pc, #72]	@ (8002e54 <HAL_MspInit+0x5c>)
 8002e0c:	699b      	ldr	r3, [r3, #24]
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	60bb      	str	r3, [r7, #8]
 8002e14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e16:	4b0f      	ldr	r3, [pc, #60]	@ (8002e54 <HAL_MspInit+0x5c>)
 8002e18:	69db      	ldr	r3, [r3, #28]
 8002e1a:	4a0e      	ldr	r2, [pc, #56]	@ (8002e54 <HAL_MspInit+0x5c>)
 8002e1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e20:	61d3      	str	r3, [r2, #28]
 8002e22:	4b0c      	ldr	r3, [pc, #48]	@ (8002e54 <HAL_MspInit+0x5c>)
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e2a:	607b      	str	r3, [r7, #4]
 8002e2c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e58 <HAL_MspInit+0x60>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	60fb      	str	r3, [r7, #12]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002e3a:	60fb      	str	r3, [r7, #12]
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e42:	60fb      	str	r3, [r7, #12]
 8002e44:	4a04      	ldr	r2, [pc, #16]	@ (8002e58 <HAL_MspInit+0x60>)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e4a:	bf00      	nop
 8002e4c:	3714      	adds	r7, #20
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr
 8002e54:	40021000 	.word	0x40021000
 8002e58:	40010000 	.word	0x40010000

08002e5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e60:	bf00      	nop
 8002e62:	e7fd      	b.n	8002e60 <NMI_Handler+0x4>

08002e64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e68:	bf00      	nop
 8002e6a:	e7fd      	b.n	8002e68 <HardFault_Handler+0x4>

08002e6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e70:	bf00      	nop
 8002e72:	e7fd      	b.n	8002e70 <MemManage_Handler+0x4>

08002e74 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e78:	bf00      	nop
 8002e7a:	e7fd      	b.n	8002e78 <BusFault_Handler+0x4>

08002e7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e80:	bf00      	nop
 8002e82:	e7fd      	b.n	8002e80 <UsageFault_Handler+0x4>

08002e84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e88:	bf00      	nop
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr

08002e90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e94:	bf00      	nop
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr

08002e9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ea0:	bf00      	nop
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bc80      	pop	{r7}
 8002ea6:	4770      	bx	lr

08002ea8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002eac:	f000 fd2c 	bl	8003908 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002eb0:	bf00      	nop
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002eb8:	4802      	ldr	r0, [pc, #8]	@ (8002ec4 <TIM3_IRQHandler+0x10>)
 8002eba:	f003 fb37 	bl	800652c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002ebe:	bf00      	nop
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	20000764 	.word	0x20000764

08002ec8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002ecc:	4802      	ldr	r0, [pc, #8]	@ (8002ed8 <TIM4_IRQHandler+0x10>)
 8002ece:	f003 fb2d 	bl	800652c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002ed2:	bf00      	nop
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	200007ac 	.word	0x200007ac

08002edc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ee0:	4802      	ldr	r0, [pc, #8]	@ (8002eec <USART2_IRQHandler+0x10>)
 8002ee2:	f004 f9cf 	bl	8007284 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002ee6:	bf00      	nop
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	20000910 	.word	0x20000910

08002ef0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  return 1;
 8002ef4:	2301      	movs	r3, #1
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bc80      	pop	{r7}
 8002efc:	4770      	bx	lr

08002efe <_kill>:

int _kill(int pid, int sig)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b082      	sub	sp, #8
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
 8002f06:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f08:	f005 fda4 	bl	8008a54 <__errno>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2216      	movs	r2, #22
 8002f10:	601a      	str	r2, [r3, #0]
  return -1;
 8002f12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <_exit>:

void _exit (int status)
{
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	b082      	sub	sp, #8
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f26:	f04f 31ff 	mov.w	r1, #4294967295
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f7ff ffe7 	bl	8002efe <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f30:	bf00      	nop
 8002f32:	e7fd      	b.n	8002f30 <_exit+0x12>

08002f34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b086      	sub	sp, #24
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	60f8      	str	r0, [r7, #12]
 8002f3c:	60b9      	str	r1, [r7, #8]
 8002f3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f40:	2300      	movs	r3, #0
 8002f42:	617b      	str	r3, [r7, #20]
 8002f44:	e00a      	b.n	8002f5c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f46:	f3af 8000 	nop.w
 8002f4a:	4601      	mov	r1, r0
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	1c5a      	adds	r2, r3, #1
 8002f50:	60ba      	str	r2, [r7, #8]
 8002f52:	b2ca      	uxtb	r2, r1
 8002f54:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	617b      	str	r3, [r7, #20]
 8002f5c:	697a      	ldr	r2, [r7, #20]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	dbf0      	blt.n	8002f46 <_read+0x12>
  }

  return len;
 8002f64:	687b      	ldr	r3, [r7, #4]
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3718      	adds	r7, #24
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b086      	sub	sp, #24
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	60f8      	str	r0, [r7, #12]
 8002f76:	60b9      	str	r1, [r7, #8]
 8002f78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	617b      	str	r3, [r7, #20]
 8002f7e:	e009      	b.n	8002f94 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	1c5a      	adds	r2, r3, #1
 8002f84:	60ba      	str	r2, [r7, #8]
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	3301      	adds	r3, #1
 8002f92:	617b      	str	r3, [r7, #20]
 8002f94:	697a      	ldr	r2, [r7, #20]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	dbf1      	blt.n	8002f80 <_write+0x12>
  }
  return len;
 8002f9c:	687b      	ldr	r3, [r7, #4]
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3718      	adds	r7, #24
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <_close>:

int _close(int file)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	b083      	sub	sp, #12
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002fae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr

08002fbc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fcc:	605a      	str	r2, [r3, #4]
  return 0;
 8002fce:	2300      	movs	r3, #0
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bc80      	pop	{r7}
 8002fd8:	4770      	bx	lr

08002fda <_isatty>:

int _isatty(int file)
{
 8002fda:	b480      	push	{r7}
 8002fdc:	b083      	sub	sp, #12
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fe2:	2301      	movs	r3, #1
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bc80      	pop	{r7}
 8002fec:	4770      	bx	lr

08002fee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fee:	b480      	push	{r7}
 8002ff0:	b085      	sub	sp, #20
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	60f8      	str	r0, [r7, #12]
 8002ff6:	60b9      	str	r1, [r7, #8]
 8002ff8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ffa:	2300      	movs	r3, #0
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3714      	adds	r7, #20
 8003000:	46bd      	mov	sp, r7
 8003002:	bc80      	pop	{r7}
 8003004:	4770      	bx	lr
	...

08003008 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b086      	sub	sp, #24
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003010:	4a14      	ldr	r2, [pc, #80]	@ (8003064 <_sbrk+0x5c>)
 8003012:	4b15      	ldr	r3, [pc, #84]	@ (8003068 <_sbrk+0x60>)
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800301c:	4b13      	ldr	r3, [pc, #76]	@ (800306c <_sbrk+0x64>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d102      	bne.n	800302a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003024:	4b11      	ldr	r3, [pc, #68]	@ (800306c <_sbrk+0x64>)
 8003026:	4a12      	ldr	r2, [pc, #72]	@ (8003070 <_sbrk+0x68>)
 8003028:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800302a:	4b10      	ldr	r3, [pc, #64]	@ (800306c <_sbrk+0x64>)
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4413      	add	r3, r2
 8003032:	693a      	ldr	r2, [r7, #16]
 8003034:	429a      	cmp	r2, r3
 8003036:	d207      	bcs.n	8003048 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003038:	f005 fd0c 	bl	8008a54 <__errno>
 800303c:	4603      	mov	r3, r0
 800303e:	220c      	movs	r2, #12
 8003040:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003042:	f04f 33ff 	mov.w	r3, #4294967295
 8003046:	e009      	b.n	800305c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003048:	4b08      	ldr	r3, [pc, #32]	@ (800306c <_sbrk+0x64>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800304e:	4b07      	ldr	r3, [pc, #28]	@ (800306c <_sbrk+0x64>)
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4413      	add	r3, r2
 8003056:	4a05      	ldr	r2, [pc, #20]	@ (800306c <_sbrk+0x64>)
 8003058:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800305a:	68fb      	ldr	r3, [r7, #12]
}
 800305c:	4618      	mov	r0, r3
 800305e:	3718      	adds	r7, #24
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	2000c000 	.word	0x2000c000
 8003068:	00000400 	.word	0x00000400
 800306c:	20000760 	.word	0x20000760
 8003070:	20000aa8 	.word	0x20000aa8

08003074 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003078:	bf00      	nop
 800307a:	46bd      	mov	sp, r7
 800307c:	bc80      	pop	{r7}
 800307e:	4770      	bx	lr

08003080 <MX_TIM3_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b08e      	sub	sp, #56	@ 0x38
 8003084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003086:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800308a:	2200      	movs	r2, #0
 800308c:	601a      	str	r2, [r3, #0]
 800308e:	605a      	str	r2, [r3, #4]
 8003090:	609a      	str	r2, [r3, #8]
 8003092:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003094:	f107 0320 	add.w	r3, r7, #32
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]
 800309c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800309e:	1d3b      	adds	r3, r7, #4
 80030a0:	2200      	movs	r2, #0
 80030a2:	601a      	str	r2, [r3, #0]
 80030a4:	605a      	str	r2, [r3, #4]
 80030a6:	609a      	str	r2, [r3, #8]
 80030a8:	60da      	str	r2, [r3, #12]
 80030aa:	611a      	str	r2, [r3, #16]
 80030ac:	615a      	str	r2, [r3, #20]
 80030ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80030b0:	4b3d      	ldr	r3, [pc, #244]	@ (80031a8 <MX_TIM3_Init+0x128>)
 80030b2:	4a3e      	ldr	r2, [pc, #248]	@ (80031ac <MX_TIM3_Init+0x12c>)
 80030b4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 80030b6:	4b3c      	ldr	r3, [pc, #240]	@ (80031a8 <MX_TIM3_Init+0x128>)
 80030b8:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80030bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030be:	4b3a      	ldr	r3, [pc, #232]	@ (80031a8 <MX_TIM3_Init+0x128>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000-1;
 80030c4:	4b38      	ldr	r3, [pc, #224]	@ (80031a8 <MX_TIM3_Init+0x128>)
 80030c6:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80030ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030cc:	4b36      	ldr	r3, [pc, #216]	@ (80031a8 <MX_TIM3_Init+0x128>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030d2:	4b35      	ldr	r3, [pc, #212]	@ (80031a8 <MX_TIM3_Init+0x128>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80030d8:	4833      	ldr	r0, [pc, #204]	@ (80031a8 <MX_TIM3_Init+0x128>)
 80030da:	f002 ff30 	bl	8005f3e <HAL_TIM_Base_Init>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d001      	beq.n	80030e8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80030e4:	f7ff f9f9 	bl	80024da <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80030ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80030f2:	4619      	mov	r1, r3
 80030f4:	482c      	ldr	r0, [pc, #176]	@ (80031a8 <MX_TIM3_Init+0x128>)
 80030f6:	f003 fbcb 	bl	8006890 <HAL_TIM_ConfigClockSource>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d001      	beq.n	8003104 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8003100:	f7ff f9eb 	bl	80024da <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003104:	4828      	ldr	r0, [pc, #160]	@ (80031a8 <MX_TIM3_Init+0x128>)
 8003106:	f002 fff7 	bl	80060f8 <HAL_TIM_PWM_Init>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8003110:	f7ff f9e3 	bl	80024da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003114:	2300      	movs	r3, #0
 8003116:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003118:	2300      	movs	r3, #0
 800311a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800311c:	f107 0320 	add.w	r3, r7, #32
 8003120:	4619      	mov	r1, r3
 8003122:	4821      	ldr	r0, [pc, #132]	@ (80031a8 <MX_TIM3_Init+0x128>)
 8003124:	f003 ff82 	bl	800702c <HAL_TIMEx_MasterConfigSynchronization>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800312e:	f7ff f9d4 	bl	80024da <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8003132:	2370      	movs	r3, #112	@ 0x70
 8003134:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 150;
 8003136:	2396      	movs	r3, #150	@ 0x96
 8003138:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800313a:	2300      	movs	r3, #0
 800313c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800313e:	2300      	movs	r3, #0
 8003140:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003142:	1d3b      	adds	r3, r7, #4
 8003144:	2200      	movs	r2, #0
 8003146:	4619      	mov	r1, r3
 8003148:	4817      	ldr	r0, [pc, #92]	@ (80031a8 <MX_TIM3_Init+0x128>)
 800314a:	f003 fadf 	bl	800670c <HAL_TIM_PWM_ConfigChannel>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d001      	beq.n	8003158 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003154:	f7ff f9c1 	bl	80024da <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003158:	1d3b      	adds	r3, r7, #4
 800315a:	2204      	movs	r2, #4
 800315c:	4619      	mov	r1, r3
 800315e:	4812      	ldr	r0, [pc, #72]	@ (80031a8 <MX_TIM3_Init+0x128>)
 8003160:	f003 fad4 	bl	800670c <HAL_TIM_PWM_ConfigChannel>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800316a:	f7ff f9b6 	bl	80024da <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800316e:	1d3b      	adds	r3, r7, #4
 8003170:	2208      	movs	r2, #8
 8003172:	4619      	mov	r1, r3
 8003174:	480c      	ldr	r0, [pc, #48]	@ (80031a8 <MX_TIM3_Init+0x128>)
 8003176:	f003 fac9 	bl	800670c <HAL_TIM_PWM_ConfigChannel>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8003180:	f7ff f9ab 	bl	80024da <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003184:	1d3b      	adds	r3, r7, #4
 8003186:	220c      	movs	r2, #12
 8003188:	4619      	mov	r1, r3
 800318a:	4807      	ldr	r0, [pc, #28]	@ (80031a8 <MX_TIM3_Init+0x128>)
 800318c:	f003 fabe 	bl	800670c <HAL_TIM_PWM_ConfigChannel>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 8003196:	f7ff f9a0 	bl	80024da <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800319a:	4803      	ldr	r0, [pc, #12]	@ (80031a8 <MX_TIM3_Init+0x128>)
 800319c:	f000 f968 	bl	8003470 <HAL_TIM_MspPostInit>

}
 80031a0:	bf00      	nop
 80031a2:	3738      	adds	r7, #56	@ 0x38
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	20000764 	.word	0x20000764
 80031ac:	40000400 	.word	0x40000400

080031b0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b08e      	sub	sp, #56	@ 0x38
 80031b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80031ba:	2200      	movs	r2, #0
 80031bc:	601a      	str	r2, [r3, #0]
 80031be:	605a      	str	r2, [r3, #4]
 80031c0:	609a      	str	r2, [r3, #8]
 80031c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031c4:	f107 0320 	add.w	r3, r7, #32
 80031c8:	2200      	movs	r2, #0
 80031ca:	601a      	str	r2, [r3, #0]
 80031cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031ce:	1d3b      	adds	r3, r7, #4
 80031d0:	2200      	movs	r2, #0
 80031d2:	601a      	str	r2, [r3, #0]
 80031d4:	605a      	str	r2, [r3, #4]
 80031d6:	609a      	str	r2, [r3, #8]
 80031d8:	60da      	str	r2, [r3, #12]
 80031da:	611a      	str	r2, [r3, #16]
 80031dc:	615a      	str	r2, [r3, #20]
 80031de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80031e0:	4b36      	ldr	r3, [pc, #216]	@ (80032bc <MX_TIM4_Init+0x10c>)
 80031e2:	4a37      	ldr	r2, [pc, #220]	@ (80032c0 <MX_TIM4_Init+0x110>)
 80031e4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 288-1;
 80031e6:	4b35      	ldr	r3, [pc, #212]	@ (80032bc <MX_TIM4_Init+0x10c>)
 80031e8:	f240 121f 	movw	r2, #287	@ 0x11f
 80031ec:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031ee:	4b33      	ldr	r3, [pc, #204]	@ (80032bc <MX_TIM4_Init+0x10c>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 256-1;
 80031f4:	4b31      	ldr	r3, [pc, #196]	@ (80032bc <MX_TIM4_Init+0x10c>)
 80031f6:	22ff      	movs	r2, #255	@ 0xff
 80031f8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031fa:	4b30      	ldr	r3, [pc, #192]	@ (80032bc <MX_TIM4_Init+0x10c>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003200:	4b2e      	ldr	r3, [pc, #184]	@ (80032bc <MX_TIM4_Init+0x10c>)
 8003202:	2200      	movs	r2, #0
 8003204:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003206:	482d      	ldr	r0, [pc, #180]	@ (80032bc <MX_TIM4_Init+0x10c>)
 8003208:	f002 fe99 	bl	8005f3e <HAL_TIM_Base_Init>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d001      	beq.n	8003216 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8003212:	f7ff f962 	bl	80024da <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003216:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800321a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800321c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003220:	4619      	mov	r1, r3
 8003222:	4826      	ldr	r0, [pc, #152]	@ (80032bc <MX_TIM4_Init+0x10c>)
 8003224:	f003 fb34 	bl	8006890 <HAL_TIM_ConfigClockSource>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800322e:	f7ff f954 	bl	80024da <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003232:	4822      	ldr	r0, [pc, #136]	@ (80032bc <MX_TIM4_Init+0x10c>)
 8003234:	f002 ff60 	bl	80060f8 <HAL_TIM_PWM_Init>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800323e:	f7ff f94c 	bl	80024da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003242:	2300      	movs	r3, #0
 8003244:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003246:	2300      	movs	r3, #0
 8003248:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800324a:	f107 0320 	add.w	r3, r7, #32
 800324e:	4619      	mov	r1, r3
 8003250:	481a      	ldr	r0, [pc, #104]	@ (80032bc <MX_TIM4_Init+0x10c>)
 8003252:	f003 feeb 	bl	800702c <HAL_TIMEx_MasterConfigSynchronization>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800325c:	f7ff f93d 	bl	80024da <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003260:	2360      	movs	r3, #96	@ 0x60
 8003262:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003264:	2300      	movs	r3, #0
 8003266:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003268:	2300      	movs	r3, #0
 800326a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800326c:	2300      	movs	r3, #0
 800326e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003270:	1d3b      	adds	r3, r7, #4
 8003272:	2200      	movs	r2, #0
 8003274:	4619      	mov	r1, r3
 8003276:	4811      	ldr	r0, [pc, #68]	@ (80032bc <MX_TIM4_Init+0x10c>)
 8003278:	f003 fa48 	bl	800670c <HAL_TIM_PWM_ConfigChannel>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8003282:	f7ff f92a 	bl	80024da <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003286:	1d3b      	adds	r3, r7, #4
 8003288:	2204      	movs	r2, #4
 800328a:	4619      	mov	r1, r3
 800328c:	480b      	ldr	r0, [pc, #44]	@ (80032bc <MX_TIM4_Init+0x10c>)
 800328e:	f003 fa3d 	bl	800670c <HAL_TIM_PWM_ConfigChannel>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8003298:	f7ff f91f 	bl	80024da <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800329c:	1d3b      	adds	r3, r7, #4
 800329e:	2208      	movs	r2, #8
 80032a0:	4619      	mov	r1, r3
 80032a2:	4806      	ldr	r0, [pc, #24]	@ (80032bc <MX_TIM4_Init+0x10c>)
 80032a4:	f003 fa32 	bl	800670c <HAL_TIM_PWM_ConfigChannel>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d001      	beq.n	80032b2 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 80032ae:	f7ff f914 	bl	80024da <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80032b2:	bf00      	nop
 80032b4:	3738      	adds	r7, #56	@ 0x38
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	200007ac 	.word	0x200007ac
 80032c0:	40000800 	.word	0x40000800

080032c4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032ca:	463b      	mov	r3, r7
 80032cc:	2200      	movs	r2, #0
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80032d2:	4b15      	ldr	r3, [pc, #84]	@ (8003328 <MX_TIM6_Init+0x64>)
 80032d4:	4a15      	ldr	r2, [pc, #84]	@ (800332c <MX_TIM6_Init+0x68>)
 80032d6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 720 -1;
 80032d8:	4b13      	ldr	r3, [pc, #76]	@ (8003328 <MX_TIM6_Init+0x64>)
 80032da:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80032de:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032e0:	4b11      	ldr	r3, [pc, #68]	@ (8003328 <MX_TIM6_Init+0x64>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000 -1;
 80032e6:	4b10      	ldr	r3, [pc, #64]	@ (8003328 <MX_TIM6_Init+0x64>)
 80032e8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80032ec:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003328 <MX_TIM6_Init+0x64>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80032f4:	480c      	ldr	r0, [pc, #48]	@ (8003328 <MX_TIM6_Init+0x64>)
 80032f6:	f002 fe22 	bl	8005f3e <HAL_TIM_Base_Init>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d001      	beq.n	8003304 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003300:	f7ff f8eb 	bl	80024da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003304:	2300      	movs	r3, #0
 8003306:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003308:	2300      	movs	r3, #0
 800330a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800330c:	463b      	mov	r3, r7
 800330e:	4619      	mov	r1, r3
 8003310:	4805      	ldr	r0, [pc, #20]	@ (8003328 <MX_TIM6_Init+0x64>)
 8003312:	f003 fe8b 	bl	800702c <HAL_TIMEx_MasterConfigSynchronization>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d001      	beq.n	8003320 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800331c:	f7ff f8dd 	bl	80024da <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003320:	bf00      	nop
 8003322:	3708      	adds	r7, #8
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	200007f4 	.word	0x200007f4
 800332c:	40001000 	.word	0x40001000

08003330 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b082      	sub	sp, #8
 8003334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003336:	463b      	mov	r3, r7
 8003338:	2200      	movs	r2, #0
 800333a:	601a      	str	r2, [r3, #0]
 800333c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800333e:	4b15      	ldr	r3, [pc, #84]	@ (8003394 <MX_TIM7_Init+0x64>)
 8003340:	4a15      	ldr	r2, [pc, #84]	@ (8003398 <MX_TIM7_Init+0x68>)
 8003342:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 720 -1;
 8003344:	4b13      	ldr	r3, [pc, #76]	@ (8003394 <MX_TIM7_Init+0x64>)
 8003346:	f240 22cf 	movw	r2, #719	@ 0x2cf
 800334a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800334c:	4b11      	ldr	r3, [pc, #68]	@ (8003394 <MX_TIM7_Init+0x64>)
 800334e:	2200      	movs	r2, #0
 8003350:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8003352:	4b10      	ldr	r3, [pc, #64]	@ (8003394 <MX_TIM7_Init+0x64>)
 8003354:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003358:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800335a:	4b0e      	ldr	r3, [pc, #56]	@ (8003394 <MX_TIM7_Init+0x64>)
 800335c:	2200      	movs	r2, #0
 800335e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003360:	480c      	ldr	r0, [pc, #48]	@ (8003394 <MX_TIM7_Init+0x64>)
 8003362:	f002 fdec 	bl	8005f3e <HAL_TIM_Base_Init>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d001      	beq.n	8003370 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800336c:	f7ff f8b5 	bl	80024da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003370:	2300      	movs	r3, #0
 8003372:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003374:	2300      	movs	r3, #0
 8003376:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003378:	463b      	mov	r3, r7
 800337a:	4619      	mov	r1, r3
 800337c:	4805      	ldr	r0, [pc, #20]	@ (8003394 <MX_TIM7_Init+0x64>)
 800337e:	f003 fe55 	bl	800702c <HAL_TIMEx_MasterConfigSynchronization>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003388:	f7ff f8a7 	bl	80024da <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800338c:	bf00      	nop
 800338e:	3708      	adds	r7, #8
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	2000083c 	.word	0x2000083c
 8003398:	40001400 	.word	0x40001400

0800339c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b086      	sub	sp, #24
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a2c      	ldr	r2, [pc, #176]	@ (800345c <HAL_TIM_Base_MspInit+0xc0>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d114      	bne.n	80033d8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80033ae:	4b2c      	ldr	r3, [pc, #176]	@ (8003460 <HAL_TIM_Base_MspInit+0xc4>)
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	4a2b      	ldr	r2, [pc, #172]	@ (8003460 <HAL_TIM_Base_MspInit+0xc4>)
 80033b4:	f043 0302 	orr.w	r3, r3, #2
 80033b8:	61d3      	str	r3, [r2, #28]
 80033ba:	4b29      	ldr	r3, [pc, #164]	@ (8003460 <HAL_TIM_Base_MspInit+0xc4>)
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	617b      	str	r3, [r7, #20]
 80033c4:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80033c6:	2200      	movs	r2, #0
 80033c8:	2100      	movs	r1, #0
 80033ca:	201d      	movs	r0, #29
 80033cc:	f000 fbb3 	bl	8003b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80033d0:	201d      	movs	r0, #29
 80033d2:	f000 fbcc 	bl	8003b6e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80033d6:	e03c      	b.n	8003452 <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM4)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a21      	ldr	r2, [pc, #132]	@ (8003464 <HAL_TIM_Base_MspInit+0xc8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d114      	bne.n	800340c <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80033e2:	4b1f      	ldr	r3, [pc, #124]	@ (8003460 <HAL_TIM_Base_MspInit+0xc4>)
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	4a1e      	ldr	r2, [pc, #120]	@ (8003460 <HAL_TIM_Base_MspInit+0xc4>)
 80033e8:	f043 0304 	orr.w	r3, r3, #4
 80033ec:	61d3      	str	r3, [r2, #28]
 80033ee:	4b1c      	ldr	r3, [pc, #112]	@ (8003460 <HAL_TIM_Base_MspInit+0xc4>)
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	f003 0304 	and.w	r3, r3, #4
 80033f6:	613b      	str	r3, [r7, #16]
 80033f8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80033fa:	2200      	movs	r2, #0
 80033fc:	2100      	movs	r1, #0
 80033fe:	201e      	movs	r0, #30
 8003400:	f000 fb99 	bl	8003b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003404:	201e      	movs	r0, #30
 8003406:	f000 fbb2 	bl	8003b6e <HAL_NVIC_EnableIRQ>
}
 800340a:	e022      	b.n	8003452 <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM6)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a15      	ldr	r2, [pc, #84]	@ (8003468 <HAL_TIM_Base_MspInit+0xcc>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d10c      	bne.n	8003430 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003416:	4b12      	ldr	r3, [pc, #72]	@ (8003460 <HAL_TIM_Base_MspInit+0xc4>)
 8003418:	69db      	ldr	r3, [r3, #28]
 800341a:	4a11      	ldr	r2, [pc, #68]	@ (8003460 <HAL_TIM_Base_MspInit+0xc4>)
 800341c:	f043 0310 	orr.w	r3, r3, #16
 8003420:	61d3      	str	r3, [r2, #28]
 8003422:	4b0f      	ldr	r3, [pc, #60]	@ (8003460 <HAL_TIM_Base_MspInit+0xc4>)
 8003424:	69db      	ldr	r3, [r3, #28]
 8003426:	f003 0310 	and.w	r3, r3, #16
 800342a:	60fb      	str	r3, [r7, #12]
 800342c:	68fb      	ldr	r3, [r7, #12]
}
 800342e:	e010      	b.n	8003452 <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM7)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a0d      	ldr	r2, [pc, #52]	@ (800346c <HAL_TIM_Base_MspInit+0xd0>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d10b      	bne.n	8003452 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800343a:	4b09      	ldr	r3, [pc, #36]	@ (8003460 <HAL_TIM_Base_MspInit+0xc4>)
 800343c:	69db      	ldr	r3, [r3, #28]
 800343e:	4a08      	ldr	r2, [pc, #32]	@ (8003460 <HAL_TIM_Base_MspInit+0xc4>)
 8003440:	f043 0320 	orr.w	r3, r3, #32
 8003444:	61d3      	str	r3, [r2, #28]
 8003446:	4b06      	ldr	r3, [pc, #24]	@ (8003460 <HAL_TIM_Base_MspInit+0xc4>)
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	f003 0320 	and.w	r3, r3, #32
 800344e:	60bb      	str	r3, [r7, #8]
 8003450:	68bb      	ldr	r3, [r7, #8]
}
 8003452:	bf00      	nop
 8003454:	3718      	adds	r7, #24
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	40000400 	.word	0x40000400
 8003460:	40021000 	.word	0x40021000
 8003464:	40000800 	.word	0x40000800
 8003468:	40001000 	.word	0x40001000
 800346c:	40001400 	.word	0x40001400

08003470 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b088      	sub	sp, #32
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003478:	f107 0310 	add.w	r3, r7, #16
 800347c:	2200      	movs	r2, #0
 800347e:	601a      	str	r2, [r3, #0]
 8003480:	605a      	str	r2, [r3, #4]
 8003482:	609a      	str	r2, [r3, #8]
 8003484:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM3)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a0f      	ldr	r2, [pc, #60]	@ (80034c8 <HAL_TIM_MspPostInit+0x58>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d117      	bne.n	80034c0 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003490:	4b0e      	ldr	r3, [pc, #56]	@ (80034cc <HAL_TIM_MspPostInit+0x5c>)
 8003492:	699b      	ldr	r3, [r3, #24]
 8003494:	4a0d      	ldr	r2, [pc, #52]	@ (80034cc <HAL_TIM_MspPostInit+0x5c>)
 8003496:	f043 0304 	orr.w	r3, r3, #4
 800349a:	6193      	str	r3, [r2, #24]
 800349c:	4b0b      	ldr	r3, [pc, #44]	@ (80034cc <HAL_TIM_MspPostInit+0x5c>)
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	f003 0304 	and.w	r3, r3, #4
 80034a4:	60fb      	str	r3, [r7, #12]
 80034a6:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80034a8:	23c0      	movs	r3, #192	@ 0xc0
 80034aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ac:	2302      	movs	r3, #2
 80034ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034b0:	2302      	movs	r3, #2
 80034b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034b4:	f107 0310 	add.w	r3, r7, #16
 80034b8:	4619      	mov	r1, r3
 80034ba:	4805      	ldr	r0, [pc, #20]	@ (80034d0 <HAL_TIM_MspPostInit+0x60>)
 80034bc:	f000 fcb4 	bl	8003e28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80034c0:	bf00      	nop
 80034c2:	3720      	adds	r7, #32
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	40000400 	.word	0x40000400
 80034cc:	40021000 	.word	0x40021000
 80034d0:	40010800 	.word	0x40010800

080034d4 <HAL_TIM_PWM_PulseFinishedCallback>:
#include "timer.h"
#include "led.h"
#include "servo.h"

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  if (htim == SERVO_TIMER)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a1e      	ldr	r2, [pc, #120]	@ (8003558 <HAL_TIM_PWM_PulseFinishedCallback+0x84>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d113      	bne.n	800350c <HAL_TIM_PWM_PulseFinishedCallback+0x38>
  {
    // PWM
    // PC4/PC5
    // CNT==CCRPWM mode 2 ()
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	7f1b      	ldrb	r3, [r3, #28]
 80034e8:	2b04      	cmp	r3, #4
 80034ea:	d105      	bne.n	80034f8 <HAL_TIM_PWM_PulseFinishedCallback+0x24>
    {
      HAL_GPIO_WritePin(RR_IO_GPIO_Port, RR_IO_Pin, GPIO_PIN_SET);
 80034ec:	2201      	movs	r2, #1
 80034ee:	2110      	movs	r1, #16
 80034f0:	481a      	ldr	r0, [pc, #104]	@ (800355c <HAL_TIM_PWM_PulseFinishedCallback+0x88>)
 80034f2:	f000 fe2d 	bl	8004150 <HAL_GPIO_WritePin>
      // Led_G
      // CNT==CCRPWM mode 1 ()
      HAL_GPIO_WritePin(Led_B_GPIO_Port, Led_B_Pin, GPIO_PIN_RESET);
    }
  }
}
 80034f6:	e02a      	b.n	800354e <HAL_TIM_PWM_PulseFinishedCallback+0x7a>
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	7f1b      	ldrb	r3, [r3, #28]
 80034fc:	2b08      	cmp	r3, #8
 80034fe:	d126      	bne.n	800354e <HAL_TIM_PWM_PulseFinishedCallback+0x7a>
      HAL_GPIO_WritePin(LR_IO_GPIO_Port, LR_IO_Pin, GPIO_PIN_SET);
 8003500:	2201      	movs	r2, #1
 8003502:	2120      	movs	r1, #32
 8003504:	4815      	ldr	r0, [pc, #84]	@ (800355c <HAL_TIM_PWM_PulseFinishedCallback+0x88>)
 8003506:	f000 fe23 	bl	8004150 <HAL_GPIO_WritePin>
}
 800350a:	e020      	b.n	800354e <HAL_TIM_PWM_PulseFinishedCallback+0x7a>
  else if (htim == RGB_TIMER)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	4a14      	ldr	r2, [pc, #80]	@ (8003560 <HAL_TIM_PWM_PulseFinishedCallback+0x8c>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d11c      	bne.n	800354e <HAL_TIM_PWM_PulseFinishedCallback+0x7a>
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	7f1b      	ldrb	r3, [r3, #28]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d105      	bne.n	8003528 <HAL_TIM_PWM_PulseFinishedCallback+0x54>
      HAL_GPIO_WritePin(Led_R_GPIO_Port, Led_R_Pin, GPIO_PIN_RESET);
 800351c:	2200      	movs	r2, #0
 800351e:	2102      	movs	r1, #2
 8003520:	4810      	ldr	r0, [pc, #64]	@ (8003564 <HAL_TIM_PWM_PulseFinishedCallback+0x90>)
 8003522:	f000 fe15 	bl	8004150 <HAL_GPIO_WritePin>
}
 8003526:	e012      	b.n	800354e <HAL_TIM_PWM_PulseFinishedCallback+0x7a>
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	7f1b      	ldrb	r3, [r3, #28]
 800352c:	2b02      	cmp	r3, #2
 800352e:	d105      	bne.n	800353c <HAL_TIM_PWM_PulseFinishedCallback+0x68>
      HAL_GPIO_WritePin(Led_G_GPIO_Port, Led_G_Pin, GPIO_PIN_RESET);
 8003530:	2200      	movs	r2, #0
 8003532:	2104      	movs	r1, #4
 8003534:	480b      	ldr	r0, [pc, #44]	@ (8003564 <HAL_TIM_PWM_PulseFinishedCallback+0x90>)
 8003536:	f000 fe0b 	bl	8004150 <HAL_GPIO_WritePin>
}
 800353a:	e008      	b.n	800354e <HAL_TIM_PWM_PulseFinishedCallback+0x7a>
    else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	7f1b      	ldrb	r3, [r3, #28]
 8003540:	2b04      	cmp	r3, #4
 8003542:	d104      	bne.n	800354e <HAL_TIM_PWM_PulseFinishedCallback+0x7a>
      HAL_GPIO_WritePin(Led_B_GPIO_Port, Led_B_Pin, GPIO_PIN_RESET);
 8003544:	2200      	movs	r2, #0
 8003546:	2101      	movs	r1, #1
 8003548:	4806      	ldr	r0, [pc, #24]	@ (8003564 <HAL_TIM_PWM_PulseFinishedCallback+0x90>)
 800354a:	f000 fe01 	bl	8004150 <HAL_GPIO_WritePin>
}
 800354e:	bf00      	nop
 8003550:	3708      	adds	r7, #8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	20000764 	.word	0x20000764
 800355c:	40011000 	.word	0x40011000
 8003560:	200007ac 	.word	0x200007ac
 8003564:	40010c00 	.word	0x40010c00

08003568 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  if(htim == SERVO_TIMER)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	4a12      	ldr	r2, [pc, #72]	@ (80035bc <HAL_TIM_PeriodElapsedCallback+0x54>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d105      	bne.n	8003584 <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
    // 20msPWM
    // PWM PWM mode 2 ()
    // 
    HAL_GPIO_WritePin(LR_IO_GPIO_Port, LR_IO_Pin | RR_IO_Pin, GPIO_PIN_RESET);
 8003578:	2200      	movs	r2, #0
 800357a:	2130      	movs	r1, #48	@ 0x30
 800357c:	4810      	ldr	r0, [pc, #64]	@ (80035c0 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800357e:	f000 fde7 	bl	8004150 <HAL_GPIO_WritePin>
  }
  else if(htim == RGB_FLASH_FLUSH_TIMER)
  {
    led_flash_control();
  }
}
 8003582:	e016      	b.n	80035b2 <HAL_TIM_PeriodElapsedCallback+0x4a>
  else if(htim == RGB_TIMER)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a0f      	ldr	r2, [pc, #60]	@ (80035c4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d105      	bne.n	8003598 <HAL_TIM_PeriodElapsedCallback+0x30>
    HAL_GPIO_WritePin(Led_G_GPIO_Port, Led_R_Pin | Led_G_Pin | Led_B_Pin, GPIO_PIN_SET);
 800358c:	2201      	movs	r2, #1
 800358e:	2107      	movs	r1, #7
 8003590:	480d      	ldr	r0, [pc, #52]	@ (80035c8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8003592:	f000 fddd 	bl	8004150 <HAL_GPIO_WritePin>
}
 8003596:	e00c      	b.n	80035b2 <HAL_TIM_PeriodElapsedCallback+0x4a>
  else if(htim == RGB_NOMAL_FLUSH_TIMER)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	4a0c      	ldr	r2, [pc, #48]	@ (80035cc <HAL_TIM_PeriodElapsedCallback+0x64>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d102      	bne.n	80035a6 <HAL_TIM_PeriodElapsedCallback+0x3e>
    led_rgb_update();
 80035a0:	f7fe fdd0 	bl	8002144 <led_rgb_update>
}
 80035a4:	e005      	b.n	80035b2 <HAL_TIM_PeriodElapsedCallback+0x4a>
  else if(htim == RGB_FLASH_FLUSH_TIMER)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a09      	ldr	r2, [pc, #36]	@ (80035d0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d101      	bne.n	80035b2 <HAL_TIM_PeriodElapsedCallback+0x4a>
    led_flash_control();
 80035ae:	f7fe fe0b 	bl	80021c8 <led_flash_control>
}
 80035b2:	bf00      	nop
 80035b4:	3708      	adds	r7, #8
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	20000764 	.word	0x20000764
 80035c0:	40011000 	.word	0x40011000
 80035c4:	200007ac 	.word	0x200007ac
 80035c8:	40010c00 	.word	0x40010c00
 80035cc:	200007f4 	.word	0x200007f4
 80035d0:	2000083c 	.word	0x2000083c

080035d4 <uart_rxMonitor>:
uint16_t rxLen = 0;
uint8_t rxCommand = CMD_NOTHING;
uint8_t debugBuff[UART_RX_BUFFER_SIZE] = {0};

void uart_rxMonitor(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	af00      	add	r7, sp, #0
  HAL_UARTEx_ReceiveToIdle_IT(&INSTRUCTION_UART, (uint8_t *)rxBuff, sizeof(rxBuff));
 80035d8:	2220      	movs	r2, #32
 80035da:	4903      	ldr	r1, [pc, #12]	@ (80035e8 <uart_rxMonitor+0x14>)
 80035dc:	4803      	ldr	r0, [pc, #12]	@ (80035ec <uart_rxMonitor+0x18>)
 80035de:	f003 fdf3 	bl	80071c8 <HAL_UARTEx_ReceiveToIdle_IT>
}
 80035e2:	bf00      	nop
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	20000884 	.word	0x20000884
 80035ec:	20000910 	.word	0x20000910

080035f0 <uart_debugMonitor>:

void uart_debugMonitor(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
  HAL_UARTEx_ReceiveToIdle_IT(&DEBUG_UART, (uint8_t *)debugBuff, sizeof(debugBuff));
 80035f4:	2220      	movs	r2, #32
 80035f6:	4903      	ldr	r1, [pc, #12]	@ (8003604 <uart_debugMonitor+0x14>)
 80035f8:	4803      	ldr	r0, [pc, #12]	@ (8003608 <uart_debugMonitor+0x18>)
 80035fa:	f003 fde5 	bl	80071c8 <HAL_UARTEx_ReceiveToIdle_IT>
}
 80035fe:	bf00      	nop
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	200008a8 	.word	0x200008a8
 8003608:	200008c8 	.word	0x200008c8

0800360c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	460b      	mov	r3, r1
 8003616:	807b      	strh	r3, [r7, #2]
  if (huart == &INSTRUCTION_UART)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	4a0f      	ldr	r2, [pc, #60]	@ (8003658 <HAL_UARTEx_RxEventCallback+0x4c>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d109      	bne.n	8003634 <HAL_UARTEx_RxEventCallback+0x28>
  {
    rxLen = Size;
 8003620:	4a0e      	ldr	r2, [pc, #56]	@ (800365c <HAL_UARTEx_RxEventCallback+0x50>)
 8003622:	887b      	ldrh	r3, [r7, #2]
 8003624:	8013      	strh	r3, [r2, #0]
    rxCommand = rxBuff[0];
 8003626:	4b0e      	ldr	r3, [pc, #56]	@ (8003660 <HAL_UARTEx_RxEventCallback+0x54>)
 8003628:	781a      	ldrb	r2, [r3, #0]
 800362a:	4b0e      	ldr	r3, [pc, #56]	@ (8003664 <HAL_UARTEx_RxEventCallback+0x58>)
 800362c:	701a      	strb	r2, [r3, #0]
    uart_rxMonitor();
 800362e:	f7ff ffd1 	bl	80035d4 <uart_rxMonitor>
    {
      rxCommand = debugBuff[0];
      uart_debugMonitor();
    }
  }
}
 8003632:	e00c      	b.n	800364e <HAL_UARTEx_RxEventCallback+0x42>
  else if (huart == &DEBUG_UART)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a0c      	ldr	r2, [pc, #48]	@ (8003668 <HAL_UARTEx_RxEventCallback+0x5c>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d108      	bne.n	800364e <HAL_UARTEx_RxEventCallback+0x42>
    if (Size == 1)
 800363c:	887b      	ldrh	r3, [r7, #2]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d105      	bne.n	800364e <HAL_UARTEx_RxEventCallback+0x42>
      rxCommand = debugBuff[0];
 8003642:	4b0a      	ldr	r3, [pc, #40]	@ (800366c <HAL_UARTEx_RxEventCallback+0x60>)
 8003644:	781a      	ldrb	r2, [r3, #0]
 8003646:	4b07      	ldr	r3, [pc, #28]	@ (8003664 <HAL_UARTEx_RxEventCallback+0x58>)
 8003648:	701a      	strb	r2, [r3, #0]
      uart_debugMonitor();
 800364a:	f7ff ffd1 	bl	80035f0 <uart_debugMonitor>
}
 800364e:	bf00      	nop
 8003650:	3708      	adds	r7, #8
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	20000910 	.word	0x20000910
 800365c:	200008a4 	.word	0x200008a4
 8003660:	20000884 	.word	0x20000884
 8003664:	2000001c 	.word	0x2000001c
 8003668:	200008c8 	.word	0x200008c8
 800366c:	200008a8 	.word	0x200008a8

08003670 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003674:	4b11      	ldr	r3, [pc, #68]	@ (80036bc <MX_USART1_UART_Init+0x4c>)
 8003676:	4a12      	ldr	r2, [pc, #72]	@ (80036c0 <MX_USART1_UART_Init+0x50>)
 8003678:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800367a:	4b10      	ldr	r3, [pc, #64]	@ (80036bc <MX_USART1_UART_Init+0x4c>)
 800367c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003680:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003682:	4b0e      	ldr	r3, [pc, #56]	@ (80036bc <MX_USART1_UART_Init+0x4c>)
 8003684:	2200      	movs	r2, #0
 8003686:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003688:	4b0c      	ldr	r3, [pc, #48]	@ (80036bc <MX_USART1_UART_Init+0x4c>)
 800368a:	2200      	movs	r2, #0
 800368c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800368e:	4b0b      	ldr	r3, [pc, #44]	@ (80036bc <MX_USART1_UART_Init+0x4c>)
 8003690:	2200      	movs	r2, #0
 8003692:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003694:	4b09      	ldr	r3, [pc, #36]	@ (80036bc <MX_USART1_UART_Init+0x4c>)
 8003696:	220c      	movs	r2, #12
 8003698:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800369a:	4b08      	ldr	r3, [pc, #32]	@ (80036bc <MX_USART1_UART_Init+0x4c>)
 800369c:	2200      	movs	r2, #0
 800369e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80036a0:	4b06      	ldr	r3, [pc, #24]	@ (80036bc <MX_USART1_UART_Init+0x4c>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80036a6:	4805      	ldr	r0, [pc, #20]	@ (80036bc <MX_USART1_UART_Init+0x4c>)
 80036a8:	f003 fd3e 	bl	8007128 <HAL_UART_Init>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80036b2:	f7fe ff12 	bl	80024da <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80036b6:	bf00      	nop
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	200008c8 	.word	0x200008c8
 80036c0:	40013800 	.word	0x40013800

080036c4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80036c8:	4b11      	ldr	r3, [pc, #68]	@ (8003710 <MX_USART2_UART_Init+0x4c>)
 80036ca:	4a12      	ldr	r2, [pc, #72]	@ (8003714 <MX_USART2_UART_Init+0x50>)
 80036cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80036ce:	4b10      	ldr	r3, [pc, #64]	@ (8003710 <MX_USART2_UART_Init+0x4c>)
 80036d0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80036d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80036d6:	4b0e      	ldr	r3, [pc, #56]	@ (8003710 <MX_USART2_UART_Init+0x4c>)
 80036d8:	2200      	movs	r2, #0
 80036da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80036dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003710 <MX_USART2_UART_Init+0x4c>)
 80036de:	2200      	movs	r2, #0
 80036e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80036e2:	4b0b      	ldr	r3, [pc, #44]	@ (8003710 <MX_USART2_UART_Init+0x4c>)
 80036e4:	2200      	movs	r2, #0
 80036e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80036e8:	4b09      	ldr	r3, [pc, #36]	@ (8003710 <MX_USART2_UART_Init+0x4c>)
 80036ea:	220c      	movs	r2, #12
 80036ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80036ee:	4b08      	ldr	r3, [pc, #32]	@ (8003710 <MX_USART2_UART_Init+0x4c>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80036f4:	4b06      	ldr	r3, [pc, #24]	@ (8003710 <MX_USART2_UART_Init+0x4c>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80036fa:	4805      	ldr	r0, [pc, #20]	@ (8003710 <MX_USART2_UART_Init+0x4c>)
 80036fc:	f003 fd14 	bl	8007128 <HAL_UART_Init>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003706:	f7fe fee8 	bl	80024da <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800370a:	bf00      	nop
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	20000910 	.word	0x20000910
 8003714:	40004400 	.word	0x40004400

08003718 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b08a      	sub	sp, #40	@ 0x28
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003720:	f107 0318 	add.w	r3, r7, #24
 8003724:	2200      	movs	r2, #0
 8003726:	601a      	str	r2, [r3, #0]
 8003728:	605a      	str	r2, [r3, #4]
 800372a:	609a      	str	r2, [r3, #8]
 800372c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a3b      	ldr	r2, [pc, #236]	@ (8003820 <HAL_UART_MspInit+0x108>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d132      	bne.n	800379e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003738:	4b3a      	ldr	r3, [pc, #232]	@ (8003824 <HAL_UART_MspInit+0x10c>)
 800373a:	699b      	ldr	r3, [r3, #24]
 800373c:	4a39      	ldr	r2, [pc, #228]	@ (8003824 <HAL_UART_MspInit+0x10c>)
 800373e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003742:	6193      	str	r3, [r2, #24]
 8003744:	4b37      	ldr	r3, [pc, #220]	@ (8003824 <HAL_UART_MspInit+0x10c>)
 8003746:	699b      	ldr	r3, [r3, #24]
 8003748:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800374c:	617b      	str	r3, [r7, #20]
 800374e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003750:	4b34      	ldr	r3, [pc, #208]	@ (8003824 <HAL_UART_MspInit+0x10c>)
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	4a33      	ldr	r2, [pc, #204]	@ (8003824 <HAL_UART_MspInit+0x10c>)
 8003756:	f043 0304 	orr.w	r3, r3, #4
 800375a:	6193      	str	r3, [r2, #24]
 800375c:	4b31      	ldr	r3, [pc, #196]	@ (8003824 <HAL_UART_MspInit+0x10c>)
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	f003 0304 	and.w	r3, r3, #4
 8003764:	613b      	str	r3, [r7, #16]
 8003766:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003768:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800376c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800376e:	2302      	movs	r3, #2
 8003770:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003772:	2303      	movs	r3, #3
 8003774:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003776:	f107 0318 	add.w	r3, r7, #24
 800377a:	4619      	mov	r1, r3
 800377c:	482a      	ldr	r0, [pc, #168]	@ (8003828 <HAL_UART_MspInit+0x110>)
 800377e:	f000 fb53 	bl	8003e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003782:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003786:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003788:	2300      	movs	r3, #0
 800378a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800378c:	2300      	movs	r3, #0
 800378e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003790:	f107 0318 	add.w	r3, r7, #24
 8003794:	4619      	mov	r1, r3
 8003796:	4824      	ldr	r0, [pc, #144]	@ (8003828 <HAL_UART_MspInit+0x110>)
 8003798:	f000 fb46 	bl	8003e28 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800379c:	e03c      	b.n	8003818 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a22      	ldr	r2, [pc, #136]	@ (800382c <HAL_UART_MspInit+0x114>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d137      	bne.n	8003818 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 80037a8:	4b1e      	ldr	r3, [pc, #120]	@ (8003824 <HAL_UART_MspInit+0x10c>)
 80037aa:	69db      	ldr	r3, [r3, #28]
 80037ac:	4a1d      	ldr	r2, [pc, #116]	@ (8003824 <HAL_UART_MspInit+0x10c>)
 80037ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037b2:	61d3      	str	r3, [r2, #28]
 80037b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003824 <HAL_UART_MspInit+0x10c>)
 80037b6:	69db      	ldr	r3, [r3, #28]
 80037b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037bc:	60fb      	str	r3, [r7, #12]
 80037be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037c0:	4b18      	ldr	r3, [pc, #96]	@ (8003824 <HAL_UART_MspInit+0x10c>)
 80037c2:	699b      	ldr	r3, [r3, #24]
 80037c4:	4a17      	ldr	r2, [pc, #92]	@ (8003824 <HAL_UART_MspInit+0x10c>)
 80037c6:	f043 0304 	orr.w	r3, r3, #4
 80037ca:	6193      	str	r3, [r2, #24]
 80037cc:	4b15      	ldr	r3, [pc, #84]	@ (8003824 <HAL_UART_MspInit+0x10c>)
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	f003 0304 	and.w	r3, r3, #4
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80037d8:	2304      	movs	r3, #4
 80037da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037dc:	2302      	movs	r3, #2
 80037de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037e0:	2303      	movs	r3, #3
 80037e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037e4:	f107 0318 	add.w	r3, r7, #24
 80037e8:	4619      	mov	r1, r3
 80037ea:	480f      	ldr	r0, [pc, #60]	@ (8003828 <HAL_UART_MspInit+0x110>)
 80037ec:	f000 fb1c 	bl	8003e28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80037f0:	2308      	movs	r3, #8
 80037f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037f4:	2300      	movs	r3, #0
 80037f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f8:	2300      	movs	r3, #0
 80037fa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037fc:	f107 0318 	add.w	r3, r7, #24
 8003800:	4619      	mov	r1, r3
 8003802:	4809      	ldr	r0, [pc, #36]	@ (8003828 <HAL_UART_MspInit+0x110>)
 8003804:	f000 fb10 	bl	8003e28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003808:	2200      	movs	r2, #0
 800380a:	2100      	movs	r1, #0
 800380c:	2026      	movs	r0, #38	@ 0x26
 800380e:	f000 f992 	bl	8003b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003812:	2026      	movs	r0, #38	@ 0x26
 8003814:	f000 f9ab 	bl	8003b6e <HAL_NVIC_EnableIRQ>
}
 8003818:	bf00      	nop
 800381a:	3728      	adds	r7, #40	@ 0x28
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}
 8003820:	40013800 	.word	0x40013800
 8003824:	40021000 	.word	0x40021000
 8003828:	40010800 	.word	0x40010800
 800382c:	40004400 	.word	0x40004400

08003830 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003830:	f7ff fc20 	bl	8003074 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003834:	480b      	ldr	r0, [pc, #44]	@ (8003864 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003836:	490c      	ldr	r1, [pc, #48]	@ (8003868 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003838:	4a0c      	ldr	r2, [pc, #48]	@ (800386c <LoopFillZerobss+0x16>)
  movs r3, #0
 800383a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800383c:	e002      	b.n	8003844 <LoopCopyDataInit>

0800383e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800383e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003840:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003842:	3304      	adds	r3, #4

08003844 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003844:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003846:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003848:	d3f9      	bcc.n	800383e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800384a:	4a09      	ldr	r2, [pc, #36]	@ (8003870 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800384c:	4c09      	ldr	r4, [pc, #36]	@ (8003874 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800384e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003850:	e001      	b.n	8003856 <LoopFillZerobss>

08003852 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003852:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003854:	3204      	adds	r2, #4

08003856 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003856:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003858:	d3fb      	bcc.n	8003852 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800385a:	f005 f901 	bl	8008a60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800385e:	f7fe fda3 	bl	80023a8 <main>
  bx lr
 8003862:	4770      	bx	lr
  ldr r0, =_sdata
 8003864:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003868:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 800386c:	0800e38c 	.word	0x0800e38c
  ldr r2, =_sbss
 8003870:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003874:	20000aa8 	.word	0x20000aa8

08003878 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003878:	e7fe      	b.n	8003878 <ADC1_2_IRQHandler>
	...

0800387c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003880:	4b08      	ldr	r3, [pc, #32]	@ (80038a4 <HAL_Init+0x28>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a07      	ldr	r2, [pc, #28]	@ (80038a4 <HAL_Init+0x28>)
 8003886:	f043 0310 	orr.w	r3, r3, #16
 800388a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800388c:	2003      	movs	r0, #3
 800388e:	f000 f947 	bl	8003b20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003892:	200f      	movs	r0, #15
 8003894:	f000 f808 	bl	80038a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003898:	f7ff faae 	bl	8002df8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	40022000 	.word	0x40022000

080038a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80038b0:	4b12      	ldr	r3, [pc, #72]	@ (80038fc <HAL_InitTick+0x54>)
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	4b12      	ldr	r3, [pc, #72]	@ (8003900 <HAL_InitTick+0x58>)
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	4619      	mov	r1, r3
 80038ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80038be:	fbb3 f3f1 	udiv	r3, r3, r1
 80038c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c6:	4618      	mov	r0, r3
 80038c8:	f000 f95f 	bl	8003b8a <HAL_SYSTICK_Config>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e00e      	b.n	80038f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2b0f      	cmp	r3, #15
 80038da:	d80a      	bhi.n	80038f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80038dc:	2200      	movs	r2, #0
 80038de:	6879      	ldr	r1, [r7, #4]
 80038e0:	f04f 30ff 	mov.w	r0, #4294967295
 80038e4:	f000 f927 	bl	8003b36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80038e8:	4a06      	ldr	r2, [pc, #24]	@ (8003904 <HAL_InitTick+0x5c>)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80038ee:	2300      	movs	r3, #0
 80038f0:	e000      	b.n	80038f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3708      	adds	r7, #8
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	20000018 	.word	0x20000018
 8003900:	20000024 	.word	0x20000024
 8003904:	20000020 	.word	0x20000020

08003908 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800390c:	4b05      	ldr	r3, [pc, #20]	@ (8003924 <HAL_IncTick+0x1c>)
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	461a      	mov	r2, r3
 8003912:	4b05      	ldr	r3, [pc, #20]	@ (8003928 <HAL_IncTick+0x20>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4413      	add	r3, r2
 8003918:	4a03      	ldr	r2, [pc, #12]	@ (8003928 <HAL_IncTick+0x20>)
 800391a:	6013      	str	r3, [r2, #0]
}
 800391c:	bf00      	nop
 800391e:	46bd      	mov	sp, r7
 8003920:	bc80      	pop	{r7}
 8003922:	4770      	bx	lr
 8003924:	20000024 	.word	0x20000024
 8003928:	20000958 	.word	0x20000958

0800392c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
  return uwTick;
 8003930:	4b02      	ldr	r3, [pc, #8]	@ (800393c <HAL_GetTick+0x10>)
 8003932:	681b      	ldr	r3, [r3, #0]
}
 8003934:	4618      	mov	r0, r3
 8003936:	46bd      	mov	sp, r7
 8003938:	bc80      	pop	{r7}
 800393a:	4770      	bx	lr
 800393c:	20000958 	.word	0x20000958

08003940 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003948:	f7ff fff0 	bl	800392c <HAL_GetTick>
 800394c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003958:	d005      	beq.n	8003966 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800395a:	4b0a      	ldr	r3, [pc, #40]	@ (8003984 <HAL_Delay+0x44>)
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	461a      	mov	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	4413      	add	r3, r2
 8003964:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003966:	bf00      	nop
 8003968:	f7ff ffe0 	bl	800392c <HAL_GetTick>
 800396c:	4602      	mov	r2, r0
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	68fa      	ldr	r2, [r7, #12]
 8003974:	429a      	cmp	r2, r3
 8003976:	d8f7      	bhi.n	8003968 <HAL_Delay+0x28>
  {
  }
}
 8003978:	bf00      	nop
 800397a:	bf00      	nop
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	20000024 	.word	0x20000024

08003988 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f003 0307 	and.w	r3, r3, #7
 8003996:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003998:	4b0c      	ldr	r3, [pc, #48]	@ (80039cc <__NVIC_SetPriorityGrouping+0x44>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800399e:	68ba      	ldr	r2, [r7, #8]
 80039a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80039a4:	4013      	ands	r3, r2
 80039a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80039b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039ba:	4a04      	ldr	r2, [pc, #16]	@ (80039cc <__NVIC_SetPriorityGrouping+0x44>)
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	60d3      	str	r3, [r2, #12]
}
 80039c0:	bf00      	nop
 80039c2:	3714      	adds	r7, #20
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bc80      	pop	{r7}
 80039c8:	4770      	bx	lr
 80039ca:	bf00      	nop
 80039cc:	e000ed00 	.word	0xe000ed00

080039d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039d4:	4b04      	ldr	r3, [pc, #16]	@ (80039e8 <__NVIC_GetPriorityGrouping+0x18>)
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	0a1b      	lsrs	r3, r3, #8
 80039da:	f003 0307 	and.w	r3, r3, #7
}
 80039de:	4618      	mov	r0, r3
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bc80      	pop	{r7}
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	e000ed00 	.word	0xe000ed00

080039ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	4603      	mov	r3, r0
 80039f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	db0b      	blt.n	8003a16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039fe:	79fb      	ldrb	r3, [r7, #7]
 8003a00:	f003 021f 	and.w	r2, r3, #31
 8003a04:	4906      	ldr	r1, [pc, #24]	@ (8003a20 <__NVIC_EnableIRQ+0x34>)
 8003a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a0a:	095b      	lsrs	r3, r3, #5
 8003a0c:	2001      	movs	r0, #1
 8003a0e:	fa00 f202 	lsl.w	r2, r0, r2
 8003a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a16:	bf00      	nop
 8003a18:	370c      	adds	r7, #12
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bc80      	pop	{r7}
 8003a1e:	4770      	bx	lr
 8003a20:	e000e100 	.word	0xe000e100

08003a24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	6039      	str	r1, [r7, #0]
 8003a2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	db0a      	blt.n	8003a4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	b2da      	uxtb	r2, r3
 8003a3c:	490c      	ldr	r1, [pc, #48]	@ (8003a70 <__NVIC_SetPriority+0x4c>)
 8003a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a42:	0112      	lsls	r2, r2, #4
 8003a44:	b2d2      	uxtb	r2, r2
 8003a46:	440b      	add	r3, r1
 8003a48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a4c:	e00a      	b.n	8003a64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	4908      	ldr	r1, [pc, #32]	@ (8003a74 <__NVIC_SetPriority+0x50>)
 8003a54:	79fb      	ldrb	r3, [r7, #7]
 8003a56:	f003 030f 	and.w	r3, r3, #15
 8003a5a:	3b04      	subs	r3, #4
 8003a5c:	0112      	lsls	r2, r2, #4
 8003a5e:	b2d2      	uxtb	r2, r2
 8003a60:	440b      	add	r3, r1
 8003a62:	761a      	strb	r2, [r3, #24]
}
 8003a64:	bf00      	nop
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bc80      	pop	{r7}
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	e000e100 	.word	0xe000e100
 8003a74:	e000ed00 	.word	0xe000ed00

08003a78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b089      	sub	sp, #36	@ 0x24
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f003 0307 	and.w	r3, r3, #7
 8003a8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	f1c3 0307 	rsb	r3, r3, #7
 8003a92:	2b04      	cmp	r3, #4
 8003a94:	bf28      	it	cs
 8003a96:	2304      	movcs	r3, #4
 8003a98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a9a:	69fb      	ldr	r3, [r7, #28]
 8003a9c:	3304      	adds	r3, #4
 8003a9e:	2b06      	cmp	r3, #6
 8003aa0:	d902      	bls.n	8003aa8 <NVIC_EncodePriority+0x30>
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	3b03      	subs	r3, #3
 8003aa6:	e000      	b.n	8003aaa <NVIC_EncodePriority+0x32>
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aac:	f04f 32ff 	mov.w	r2, #4294967295
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab6:	43da      	mvns	r2, r3
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	401a      	ands	r2, r3
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8003aca:	43d9      	mvns	r1, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ad0:	4313      	orrs	r3, r2
         );
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3724      	adds	r7, #36	@ 0x24
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bc80      	pop	{r7}
 8003ada:	4770      	bx	lr

08003adc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003aec:	d301      	bcc.n	8003af2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003aee:	2301      	movs	r3, #1
 8003af0:	e00f      	b.n	8003b12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003af2:	4a0a      	ldr	r2, [pc, #40]	@ (8003b1c <SysTick_Config+0x40>)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	3b01      	subs	r3, #1
 8003af8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003afa:	210f      	movs	r1, #15
 8003afc:	f04f 30ff 	mov.w	r0, #4294967295
 8003b00:	f7ff ff90 	bl	8003a24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b04:	4b05      	ldr	r3, [pc, #20]	@ (8003b1c <SysTick_Config+0x40>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b0a:	4b04      	ldr	r3, [pc, #16]	@ (8003b1c <SysTick_Config+0x40>)
 8003b0c:	2207      	movs	r2, #7
 8003b0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3708      	adds	r7, #8
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	e000e010 	.word	0xe000e010

08003b20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f7ff ff2d 	bl	8003988 <__NVIC_SetPriorityGrouping>
}
 8003b2e:	bf00      	nop
 8003b30:	3708      	adds	r7, #8
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b086      	sub	sp, #24
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	607a      	str	r2, [r7, #4]
 8003b42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b44:	2300      	movs	r3, #0
 8003b46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b48:	f7ff ff42 	bl	80039d0 <__NVIC_GetPriorityGrouping>
 8003b4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	68b9      	ldr	r1, [r7, #8]
 8003b52:	6978      	ldr	r0, [r7, #20]
 8003b54:	f7ff ff90 	bl	8003a78 <NVIC_EncodePriority>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b5e:	4611      	mov	r1, r2
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7ff ff5f 	bl	8003a24 <__NVIC_SetPriority>
}
 8003b66:	bf00      	nop
 8003b68:	3718      	adds	r7, #24
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b082      	sub	sp, #8
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	4603      	mov	r3, r0
 8003b76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f7ff ff35 	bl	80039ec <__NVIC_EnableIRQ>
}
 8003b82:	bf00      	nop
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}

08003b8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b8a:	b580      	push	{r7, lr}
 8003b8c:	b082      	sub	sp, #8
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f7ff ffa2 	bl	8003adc <SysTick_Config>
 8003b98:	4603      	mov	r3, r0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ba2:	b480      	push	{r7}
 8003ba4:	b085      	sub	sp, #20
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003baa:	2300      	movs	r3, #0
 8003bac:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d008      	beq.n	8003bcc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2204      	movs	r2, #4
 8003bbe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e020      	b.n	8003c0e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f022 020e 	bic.w	r2, r2, #14
 8003bda:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f022 0201 	bic.w	r2, r2, #1
 8003bea:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	fa01 f202 	lsl.w	r2, r1, r2
 8003bfa:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3714      	adds	r7, #20
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bc80      	pop	{r7}
 8003c16:	4770      	bx	lr

08003c18 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c20:	2300      	movs	r3, #0
 8003c22:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d005      	beq.n	8003c3c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2204      	movs	r2, #4
 8003c34:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	73fb      	strb	r3, [r7, #15]
 8003c3a:	e0d6      	b.n	8003dea <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f022 020e 	bic.w	r2, r2, #14
 8003c4a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0201 	bic.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	461a      	mov	r2, r3
 8003c62:	4b64      	ldr	r3, [pc, #400]	@ (8003df4 <HAL_DMA_Abort_IT+0x1dc>)
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d958      	bls.n	8003d1a <HAL_DMA_Abort_IT+0x102>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a62      	ldr	r2, [pc, #392]	@ (8003df8 <HAL_DMA_Abort_IT+0x1e0>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d04f      	beq.n	8003d12 <HAL_DMA_Abort_IT+0xfa>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a61      	ldr	r2, [pc, #388]	@ (8003dfc <HAL_DMA_Abort_IT+0x1e4>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d048      	beq.n	8003d0e <HAL_DMA_Abort_IT+0xf6>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a5f      	ldr	r2, [pc, #380]	@ (8003e00 <HAL_DMA_Abort_IT+0x1e8>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d040      	beq.n	8003d08 <HAL_DMA_Abort_IT+0xf0>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a5e      	ldr	r2, [pc, #376]	@ (8003e04 <HAL_DMA_Abort_IT+0x1ec>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d038      	beq.n	8003d02 <HAL_DMA_Abort_IT+0xea>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a5c      	ldr	r2, [pc, #368]	@ (8003e08 <HAL_DMA_Abort_IT+0x1f0>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d030      	beq.n	8003cfc <HAL_DMA_Abort_IT+0xe4>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a5b      	ldr	r2, [pc, #364]	@ (8003e0c <HAL_DMA_Abort_IT+0x1f4>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d028      	beq.n	8003cf6 <HAL_DMA_Abort_IT+0xde>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a52      	ldr	r2, [pc, #328]	@ (8003df4 <HAL_DMA_Abort_IT+0x1dc>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d020      	beq.n	8003cf0 <HAL_DMA_Abort_IT+0xd8>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a57      	ldr	r2, [pc, #348]	@ (8003e10 <HAL_DMA_Abort_IT+0x1f8>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d019      	beq.n	8003cec <HAL_DMA_Abort_IT+0xd4>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a55      	ldr	r2, [pc, #340]	@ (8003e14 <HAL_DMA_Abort_IT+0x1fc>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d012      	beq.n	8003ce8 <HAL_DMA_Abort_IT+0xd0>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a54      	ldr	r2, [pc, #336]	@ (8003e18 <HAL_DMA_Abort_IT+0x200>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d00a      	beq.n	8003ce2 <HAL_DMA_Abort_IT+0xca>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a52      	ldr	r2, [pc, #328]	@ (8003e1c <HAL_DMA_Abort_IT+0x204>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d102      	bne.n	8003cdc <HAL_DMA_Abort_IT+0xc4>
 8003cd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003cda:	e01b      	b.n	8003d14 <HAL_DMA_Abort_IT+0xfc>
 8003cdc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003ce0:	e018      	b.n	8003d14 <HAL_DMA_Abort_IT+0xfc>
 8003ce2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ce6:	e015      	b.n	8003d14 <HAL_DMA_Abort_IT+0xfc>
 8003ce8:	2310      	movs	r3, #16
 8003cea:	e013      	b.n	8003d14 <HAL_DMA_Abort_IT+0xfc>
 8003cec:	2301      	movs	r3, #1
 8003cee:	e011      	b.n	8003d14 <HAL_DMA_Abort_IT+0xfc>
 8003cf0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cf4:	e00e      	b.n	8003d14 <HAL_DMA_Abort_IT+0xfc>
 8003cf6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003cfa:	e00b      	b.n	8003d14 <HAL_DMA_Abort_IT+0xfc>
 8003cfc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003d00:	e008      	b.n	8003d14 <HAL_DMA_Abort_IT+0xfc>
 8003d02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d06:	e005      	b.n	8003d14 <HAL_DMA_Abort_IT+0xfc>
 8003d08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d0c:	e002      	b.n	8003d14 <HAL_DMA_Abort_IT+0xfc>
 8003d0e:	2310      	movs	r3, #16
 8003d10:	e000      	b.n	8003d14 <HAL_DMA_Abort_IT+0xfc>
 8003d12:	2301      	movs	r3, #1
 8003d14:	4a42      	ldr	r2, [pc, #264]	@ (8003e20 <HAL_DMA_Abort_IT+0x208>)
 8003d16:	6053      	str	r3, [r2, #4]
 8003d18:	e057      	b.n	8003dca <HAL_DMA_Abort_IT+0x1b2>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a36      	ldr	r2, [pc, #216]	@ (8003df8 <HAL_DMA_Abort_IT+0x1e0>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d04f      	beq.n	8003dc4 <HAL_DMA_Abort_IT+0x1ac>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a34      	ldr	r2, [pc, #208]	@ (8003dfc <HAL_DMA_Abort_IT+0x1e4>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d048      	beq.n	8003dc0 <HAL_DMA_Abort_IT+0x1a8>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a33      	ldr	r2, [pc, #204]	@ (8003e00 <HAL_DMA_Abort_IT+0x1e8>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d040      	beq.n	8003dba <HAL_DMA_Abort_IT+0x1a2>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a31      	ldr	r2, [pc, #196]	@ (8003e04 <HAL_DMA_Abort_IT+0x1ec>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d038      	beq.n	8003db4 <HAL_DMA_Abort_IT+0x19c>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a30      	ldr	r2, [pc, #192]	@ (8003e08 <HAL_DMA_Abort_IT+0x1f0>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d030      	beq.n	8003dae <HAL_DMA_Abort_IT+0x196>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a2e      	ldr	r2, [pc, #184]	@ (8003e0c <HAL_DMA_Abort_IT+0x1f4>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d028      	beq.n	8003da8 <HAL_DMA_Abort_IT+0x190>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a26      	ldr	r2, [pc, #152]	@ (8003df4 <HAL_DMA_Abort_IT+0x1dc>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d020      	beq.n	8003da2 <HAL_DMA_Abort_IT+0x18a>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a2a      	ldr	r2, [pc, #168]	@ (8003e10 <HAL_DMA_Abort_IT+0x1f8>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d019      	beq.n	8003d9e <HAL_DMA_Abort_IT+0x186>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a29      	ldr	r2, [pc, #164]	@ (8003e14 <HAL_DMA_Abort_IT+0x1fc>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d012      	beq.n	8003d9a <HAL_DMA_Abort_IT+0x182>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a27      	ldr	r2, [pc, #156]	@ (8003e18 <HAL_DMA_Abort_IT+0x200>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d00a      	beq.n	8003d94 <HAL_DMA_Abort_IT+0x17c>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a26      	ldr	r2, [pc, #152]	@ (8003e1c <HAL_DMA_Abort_IT+0x204>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d102      	bne.n	8003d8e <HAL_DMA_Abort_IT+0x176>
 8003d88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d8c:	e01b      	b.n	8003dc6 <HAL_DMA_Abort_IT+0x1ae>
 8003d8e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003d92:	e018      	b.n	8003dc6 <HAL_DMA_Abort_IT+0x1ae>
 8003d94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d98:	e015      	b.n	8003dc6 <HAL_DMA_Abort_IT+0x1ae>
 8003d9a:	2310      	movs	r3, #16
 8003d9c:	e013      	b.n	8003dc6 <HAL_DMA_Abort_IT+0x1ae>
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e011      	b.n	8003dc6 <HAL_DMA_Abort_IT+0x1ae>
 8003da2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003da6:	e00e      	b.n	8003dc6 <HAL_DMA_Abort_IT+0x1ae>
 8003da8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003dac:	e00b      	b.n	8003dc6 <HAL_DMA_Abort_IT+0x1ae>
 8003dae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003db2:	e008      	b.n	8003dc6 <HAL_DMA_Abort_IT+0x1ae>
 8003db4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003db8:	e005      	b.n	8003dc6 <HAL_DMA_Abort_IT+0x1ae>
 8003dba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003dbe:	e002      	b.n	8003dc6 <HAL_DMA_Abort_IT+0x1ae>
 8003dc0:	2310      	movs	r3, #16
 8003dc2:	e000      	b.n	8003dc6 <HAL_DMA_Abort_IT+0x1ae>
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	4a17      	ldr	r2, [pc, #92]	@ (8003e24 <HAL_DMA_Abort_IT+0x20c>)
 8003dc8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d003      	beq.n	8003dea <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	4798      	blx	r3
    } 
  }
  return status;
 8003dea:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3710      	adds	r7, #16
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	40020080 	.word	0x40020080
 8003df8:	40020008 	.word	0x40020008
 8003dfc:	4002001c 	.word	0x4002001c
 8003e00:	40020030 	.word	0x40020030
 8003e04:	40020044 	.word	0x40020044
 8003e08:	40020058 	.word	0x40020058
 8003e0c:	4002006c 	.word	0x4002006c
 8003e10:	40020408 	.word	0x40020408
 8003e14:	4002041c 	.word	0x4002041c
 8003e18:	40020430 	.word	0x40020430
 8003e1c:	40020444 	.word	0x40020444
 8003e20:	40020400 	.word	0x40020400
 8003e24:	40020000 	.word	0x40020000

08003e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b08b      	sub	sp, #44	@ 0x2c
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e32:	2300      	movs	r3, #0
 8003e34:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003e36:	2300      	movs	r3, #0
 8003e38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e3a:	e179      	b.n	8004130 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e40:	fa02 f303 	lsl.w	r3, r2, r3
 8003e44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	69fa      	ldr	r2, [r7, #28]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003e50:	69ba      	ldr	r2, [r7, #24]
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	f040 8168 	bne.w	800412a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	4a96      	ldr	r2, [pc, #600]	@ (80040b8 <HAL_GPIO_Init+0x290>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d05e      	beq.n	8003f22 <HAL_GPIO_Init+0xfa>
 8003e64:	4a94      	ldr	r2, [pc, #592]	@ (80040b8 <HAL_GPIO_Init+0x290>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d875      	bhi.n	8003f56 <HAL_GPIO_Init+0x12e>
 8003e6a:	4a94      	ldr	r2, [pc, #592]	@ (80040bc <HAL_GPIO_Init+0x294>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d058      	beq.n	8003f22 <HAL_GPIO_Init+0xfa>
 8003e70:	4a92      	ldr	r2, [pc, #584]	@ (80040bc <HAL_GPIO_Init+0x294>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d86f      	bhi.n	8003f56 <HAL_GPIO_Init+0x12e>
 8003e76:	4a92      	ldr	r2, [pc, #584]	@ (80040c0 <HAL_GPIO_Init+0x298>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d052      	beq.n	8003f22 <HAL_GPIO_Init+0xfa>
 8003e7c:	4a90      	ldr	r2, [pc, #576]	@ (80040c0 <HAL_GPIO_Init+0x298>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d869      	bhi.n	8003f56 <HAL_GPIO_Init+0x12e>
 8003e82:	4a90      	ldr	r2, [pc, #576]	@ (80040c4 <HAL_GPIO_Init+0x29c>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d04c      	beq.n	8003f22 <HAL_GPIO_Init+0xfa>
 8003e88:	4a8e      	ldr	r2, [pc, #568]	@ (80040c4 <HAL_GPIO_Init+0x29c>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d863      	bhi.n	8003f56 <HAL_GPIO_Init+0x12e>
 8003e8e:	4a8e      	ldr	r2, [pc, #568]	@ (80040c8 <HAL_GPIO_Init+0x2a0>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d046      	beq.n	8003f22 <HAL_GPIO_Init+0xfa>
 8003e94:	4a8c      	ldr	r2, [pc, #560]	@ (80040c8 <HAL_GPIO_Init+0x2a0>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d85d      	bhi.n	8003f56 <HAL_GPIO_Init+0x12e>
 8003e9a:	2b12      	cmp	r3, #18
 8003e9c:	d82a      	bhi.n	8003ef4 <HAL_GPIO_Init+0xcc>
 8003e9e:	2b12      	cmp	r3, #18
 8003ea0:	d859      	bhi.n	8003f56 <HAL_GPIO_Init+0x12e>
 8003ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ea8 <HAL_GPIO_Init+0x80>)
 8003ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ea8:	08003f23 	.word	0x08003f23
 8003eac:	08003efd 	.word	0x08003efd
 8003eb0:	08003f0f 	.word	0x08003f0f
 8003eb4:	08003f51 	.word	0x08003f51
 8003eb8:	08003f57 	.word	0x08003f57
 8003ebc:	08003f57 	.word	0x08003f57
 8003ec0:	08003f57 	.word	0x08003f57
 8003ec4:	08003f57 	.word	0x08003f57
 8003ec8:	08003f57 	.word	0x08003f57
 8003ecc:	08003f57 	.word	0x08003f57
 8003ed0:	08003f57 	.word	0x08003f57
 8003ed4:	08003f57 	.word	0x08003f57
 8003ed8:	08003f57 	.word	0x08003f57
 8003edc:	08003f57 	.word	0x08003f57
 8003ee0:	08003f57 	.word	0x08003f57
 8003ee4:	08003f57 	.word	0x08003f57
 8003ee8:	08003f57 	.word	0x08003f57
 8003eec:	08003f05 	.word	0x08003f05
 8003ef0:	08003f19 	.word	0x08003f19
 8003ef4:	4a75      	ldr	r2, [pc, #468]	@ (80040cc <HAL_GPIO_Init+0x2a4>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d013      	beq.n	8003f22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003efa:	e02c      	b.n	8003f56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	623b      	str	r3, [r7, #32]
          break;
 8003f02:	e029      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	3304      	adds	r3, #4
 8003f0a:	623b      	str	r3, [r7, #32]
          break;
 8003f0c:	e024      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	3308      	adds	r3, #8
 8003f14:	623b      	str	r3, [r7, #32]
          break;
 8003f16:	e01f      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	330c      	adds	r3, #12
 8003f1e:	623b      	str	r3, [r7, #32]
          break;
 8003f20:	e01a      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d102      	bne.n	8003f30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003f2a:	2304      	movs	r3, #4
 8003f2c:	623b      	str	r3, [r7, #32]
          break;
 8003f2e:	e013      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d105      	bne.n	8003f44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003f38:	2308      	movs	r3, #8
 8003f3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	69fa      	ldr	r2, [r7, #28]
 8003f40:	611a      	str	r2, [r3, #16]
          break;
 8003f42:	e009      	b.n	8003f58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003f44:	2308      	movs	r3, #8
 8003f46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	69fa      	ldr	r2, [r7, #28]
 8003f4c:	615a      	str	r2, [r3, #20]
          break;
 8003f4e:	e003      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003f50:	2300      	movs	r3, #0
 8003f52:	623b      	str	r3, [r7, #32]
          break;
 8003f54:	e000      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          break;
 8003f56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	2bff      	cmp	r3, #255	@ 0xff
 8003f5c:	d801      	bhi.n	8003f62 <HAL_GPIO_Init+0x13a>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	e001      	b.n	8003f66 <HAL_GPIO_Init+0x13e>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	3304      	adds	r3, #4
 8003f66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	2bff      	cmp	r3, #255	@ 0xff
 8003f6c:	d802      	bhi.n	8003f74 <HAL_GPIO_Init+0x14c>
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	e002      	b.n	8003f7a <HAL_GPIO_Init+0x152>
 8003f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f76:	3b08      	subs	r3, #8
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	210f      	movs	r1, #15
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	fa01 f303 	lsl.w	r3, r1, r3
 8003f88:	43db      	mvns	r3, r3
 8003f8a:	401a      	ands	r2, r3
 8003f8c:	6a39      	ldr	r1, [r7, #32]
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	fa01 f303 	lsl.w	r3, r1, r3
 8003f94:	431a      	orrs	r2, r3
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f000 80c1 	beq.w	800412a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003fa8:	4b49      	ldr	r3, [pc, #292]	@ (80040d0 <HAL_GPIO_Init+0x2a8>)
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	4a48      	ldr	r2, [pc, #288]	@ (80040d0 <HAL_GPIO_Init+0x2a8>)
 8003fae:	f043 0301 	orr.w	r3, r3, #1
 8003fb2:	6193      	str	r3, [r2, #24]
 8003fb4:	4b46      	ldr	r3, [pc, #280]	@ (80040d0 <HAL_GPIO_Init+0x2a8>)
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	60bb      	str	r3, [r7, #8]
 8003fbe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003fc0:	4a44      	ldr	r2, [pc, #272]	@ (80040d4 <HAL_GPIO_Init+0x2ac>)
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc4:	089b      	lsrs	r3, r3, #2
 8003fc6:	3302      	adds	r3, #2
 8003fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fcc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd0:	f003 0303 	and.w	r3, r3, #3
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	220f      	movs	r2, #15
 8003fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fdc:	43db      	mvns	r3, r3
 8003fde:	68fa      	ldr	r2, [r7, #12]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	4a3c      	ldr	r2, [pc, #240]	@ (80040d8 <HAL_GPIO_Init+0x2b0>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d01f      	beq.n	800402c <HAL_GPIO_Init+0x204>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	4a3b      	ldr	r2, [pc, #236]	@ (80040dc <HAL_GPIO_Init+0x2b4>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d019      	beq.n	8004028 <HAL_GPIO_Init+0x200>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	4a3a      	ldr	r2, [pc, #232]	@ (80040e0 <HAL_GPIO_Init+0x2b8>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d013      	beq.n	8004024 <HAL_GPIO_Init+0x1fc>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a39      	ldr	r2, [pc, #228]	@ (80040e4 <HAL_GPIO_Init+0x2bc>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d00d      	beq.n	8004020 <HAL_GPIO_Init+0x1f8>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a38      	ldr	r2, [pc, #224]	@ (80040e8 <HAL_GPIO_Init+0x2c0>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d007      	beq.n	800401c <HAL_GPIO_Init+0x1f4>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a37      	ldr	r2, [pc, #220]	@ (80040ec <HAL_GPIO_Init+0x2c4>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d101      	bne.n	8004018 <HAL_GPIO_Init+0x1f0>
 8004014:	2305      	movs	r3, #5
 8004016:	e00a      	b.n	800402e <HAL_GPIO_Init+0x206>
 8004018:	2306      	movs	r3, #6
 800401a:	e008      	b.n	800402e <HAL_GPIO_Init+0x206>
 800401c:	2304      	movs	r3, #4
 800401e:	e006      	b.n	800402e <HAL_GPIO_Init+0x206>
 8004020:	2303      	movs	r3, #3
 8004022:	e004      	b.n	800402e <HAL_GPIO_Init+0x206>
 8004024:	2302      	movs	r3, #2
 8004026:	e002      	b.n	800402e <HAL_GPIO_Init+0x206>
 8004028:	2301      	movs	r3, #1
 800402a:	e000      	b.n	800402e <HAL_GPIO_Init+0x206>
 800402c:	2300      	movs	r3, #0
 800402e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004030:	f002 0203 	and.w	r2, r2, #3
 8004034:	0092      	lsls	r2, r2, #2
 8004036:	4093      	lsls	r3, r2
 8004038:	68fa      	ldr	r2, [r7, #12]
 800403a:	4313      	orrs	r3, r2
 800403c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800403e:	4925      	ldr	r1, [pc, #148]	@ (80040d4 <HAL_GPIO_Init+0x2ac>)
 8004040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004042:	089b      	lsrs	r3, r3, #2
 8004044:	3302      	adds	r3, #2
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d006      	beq.n	8004066 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004058:	4b25      	ldr	r3, [pc, #148]	@ (80040f0 <HAL_GPIO_Init+0x2c8>)
 800405a:	689a      	ldr	r2, [r3, #8]
 800405c:	4924      	ldr	r1, [pc, #144]	@ (80040f0 <HAL_GPIO_Init+0x2c8>)
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	4313      	orrs	r3, r2
 8004062:	608b      	str	r3, [r1, #8]
 8004064:	e006      	b.n	8004074 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004066:	4b22      	ldr	r3, [pc, #136]	@ (80040f0 <HAL_GPIO_Init+0x2c8>)
 8004068:	689a      	ldr	r2, [r3, #8]
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	43db      	mvns	r3, r3
 800406e:	4920      	ldr	r1, [pc, #128]	@ (80040f0 <HAL_GPIO_Init+0x2c8>)
 8004070:	4013      	ands	r3, r2
 8004072:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d006      	beq.n	800408e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004080:	4b1b      	ldr	r3, [pc, #108]	@ (80040f0 <HAL_GPIO_Init+0x2c8>)
 8004082:	68da      	ldr	r2, [r3, #12]
 8004084:	491a      	ldr	r1, [pc, #104]	@ (80040f0 <HAL_GPIO_Init+0x2c8>)
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	4313      	orrs	r3, r2
 800408a:	60cb      	str	r3, [r1, #12]
 800408c:	e006      	b.n	800409c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800408e:	4b18      	ldr	r3, [pc, #96]	@ (80040f0 <HAL_GPIO_Init+0x2c8>)
 8004090:	68da      	ldr	r2, [r3, #12]
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	43db      	mvns	r3, r3
 8004096:	4916      	ldr	r1, [pc, #88]	@ (80040f0 <HAL_GPIO_Init+0x2c8>)
 8004098:	4013      	ands	r3, r2
 800409a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d025      	beq.n	80040f4 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80040a8:	4b11      	ldr	r3, [pc, #68]	@ (80040f0 <HAL_GPIO_Init+0x2c8>)
 80040aa:	685a      	ldr	r2, [r3, #4]
 80040ac:	4910      	ldr	r1, [pc, #64]	@ (80040f0 <HAL_GPIO_Init+0x2c8>)
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	604b      	str	r3, [r1, #4]
 80040b4:	e025      	b.n	8004102 <HAL_GPIO_Init+0x2da>
 80040b6:	bf00      	nop
 80040b8:	10320000 	.word	0x10320000
 80040bc:	10310000 	.word	0x10310000
 80040c0:	10220000 	.word	0x10220000
 80040c4:	10210000 	.word	0x10210000
 80040c8:	10120000 	.word	0x10120000
 80040cc:	10110000 	.word	0x10110000
 80040d0:	40021000 	.word	0x40021000
 80040d4:	40010000 	.word	0x40010000
 80040d8:	40010800 	.word	0x40010800
 80040dc:	40010c00 	.word	0x40010c00
 80040e0:	40011000 	.word	0x40011000
 80040e4:	40011400 	.word	0x40011400
 80040e8:	40011800 	.word	0x40011800
 80040ec:	40011c00 	.word	0x40011c00
 80040f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80040f4:	4b15      	ldr	r3, [pc, #84]	@ (800414c <HAL_GPIO_Init+0x324>)
 80040f6:	685a      	ldr	r2, [r3, #4]
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	43db      	mvns	r3, r3
 80040fc:	4913      	ldr	r1, [pc, #76]	@ (800414c <HAL_GPIO_Init+0x324>)
 80040fe:	4013      	ands	r3, r2
 8004100:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d006      	beq.n	800411c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800410e:	4b0f      	ldr	r3, [pc, #60]	@ (800414c <HAL_GPIO_Init+0x324>)
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	490e      	ldr	r1, [pc, #56]	@ (800414c <HAL_GPIO_Init+0x324>)
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	4313      	orrs	r3, r2
 8004118:	600b      	str	r3, [r1, #0]
 800411a:	e006      	b.n	800412a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800411c:	4b0b      	ldr	r3, [pc, #44]	@ (800414c <HAL_GPIO_Init+0x324>)
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	43db      	mvns	r3, r3
 8004124:	4909      	ldr	r1, [pc, #36]	@ (800414c <HAL_GPIO_Init+0x324>)
 8004126:	4013      	ands	r3, r2
 8004128:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800412a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412c:	3301      	adds	r3, #1
 800412e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004136:	fa22 f303 	lsr.w	r3, r2, r3
 800413a:	2b00      	cmp	r3, #0
 800413c:	f47f ae7e 	bne.w	8003e3c <HAL_GPIO_Init+0x14>
  }
}
 8004140:	bf00      	nop
 8004142:	bf00      	nop
 8004144:	372c      	adds	r7, #44	@ 0x2c
 8004146:	46bd      	mov	sp, r7
 8004148:	bc80      	pop	{r7}
 800414a:	4770      	bx	lr
 800414c:	40010400 	.word	0x40010400

08004150 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	460b      	mov	r3, r1
 800415a:	807b      	strh	r3, [r7, #2]
 800415c:	4613      	mov	r3, r2
 800415e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004160:	787b      	ldrb	r3, [r7, #1]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d003      	beq.n	800416e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004166:	887a      	ldrh	r2, [r7, #2]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800416c:	e003      	b.n	8004176 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800416e:	887b      	ldrh	r3, [r7, #2]
 8004170:	041a      	lsls	r2, r3, #16
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	611a      	str	r2, [r3, #16]
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	bc80      	pop	{r7}
 800417e:	4770      	bx	lr

08004180 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004180:	b480      	push	{r7}
 8004182:	b085      	sub	sp, #20
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	460b      	mov	r3, r1
 800418a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004192:	887a      	ldrh	r2, [r7, #2]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	4013      	ands	r3, r2
 8004198:	041a      	lsls	r2, r3, #16
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	43d9      	mvns	r1, r3
 800419e:	887b      	ldrh	r3, [r7, #2]
 80041a0:	400b      	ands	r3, r1
 80041a2:	431a      	orrs	r2, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	611a      	str	r2, [r3, #16]
}
 80041a8:	bf00      	nop
 80041aa:	3714      	adds	r7, #20
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bc80      	pop	{r7}
 80041b0:	4770      	bx	lr
	...

080041b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e12b      	b.n	800441e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d106      	bne.n	80041e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7fd ff3e 	bl	800205c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2224      	movs	r2, #36	@ 0x24
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 0201 	bic.w	r2, r2, #1
 80041f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004206:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004216:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004218:	f001 fbca 	bl	80059b0 <HAL_RCC_GetPCLK1Freq>
 800421c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	4a81      	ldr	r2, [pc, #516]	@ (8004428 <HAL_I2C_Init+0x274>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d807      	bhi.n	8004238 <HAL_I2C_Init+0x84>
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	4a80      	ldr	r2, [pc, #512]	@ (800442c <HAL_I2C_Init+0x278>)
 800422c:	4293      	cmp	r3, r2
 800422e:	bf94      	ite	ls
 8004230:	2301      	movls	r3, #1
 8004232:	2300      	movhi	r3, #0
 8004234:	b2db      	uxtb	r3, r3
 8004236:	e006      	b.n	8004246 <HAL_I2C_Init+0x92>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	4a7d      	ldr	r2, [pc, #500]	@ (8004430 <HAL_I2C_Init+0x27c>)
 800423c:	4293      	cmp	r3, r2
 800423e:	bf94      	ite	ls
 8004240:	2301      	movls	r3, #1
 8004242:	2300      	movhi	r3, #0
 8004244:	b2db      	uxtb	r3, r3
 8004246:	2b00      	cmp	r3, #0
 8004248:	d001      	beq.n	800424e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e0e7      	b.n	800441e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	4a78      	ldr	r2, [pc, #480]	@ (8004434 <HAL_I2C_Init+0x280>)
 8004252:	fba2 2303 	umull	r2, r3, r2, r3
 8004256:	0c9b      	lsrs	r3, r3, #18
 8004258:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	68ba      	ldr	r2, [r7, #8]
 800426a:	430a      	orrs	r2, r1
 800426c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	6a1b      	ldr	r3, [r3, #32]
 8004274:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	4a6a      	ldr	r2, [pc, #424]	@ (8004428 <HAL_I2C_Init+0x274>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d802      	bhi.n	8004288 <HAL_I2C_Init+0xd4>
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	3301      	adds	r3, #1
 8004286:	e009      	b.n	800429c <HAL_I2C_Init+0xe8>
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800428e:	fb02 f303 	mul.w	r3, r2, r3
 8004292:	4a69      	ldr	r2, [pc, #420]	@ (8004438 <HAL_I2C_Init+0x284>)
 8004294:	fba2 2303 	umull	r2, r3, r2, r3
 8004298:	099b      	lsrs	r3, r3, #6
 800429a:	3301      	adds	r3, #1
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	6812      	ldr	r2, [r2, #0]
 80042a0:	430b      	orrs	r3, r1
 80042a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	69db      	ldr	r3, [r3, #28]
 80042aa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80042ae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	495c      	ldr	r1, [pc, #368]	@ (8004428 <HAL_I2C_Init+0x274>)
 80042b8:	428b      	cmp	r3, r1
 80042ba:	d819      	bhi.n	80042f0 <HAL_I2C_Init+0x13c>
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	1e59      	subs	r1, r3, #1
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	005b      	lsls	r3, r3, #1
 80042c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80042ca:	1c59      	adds	r1, r3, #1
 80042cc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80042d0:	400b      	ands	r3, r1
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00a      	beq.n	80042ec <HAL_I2C_Init+0x138>
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	1e59      	subs	r1, r3, #1
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	005b      	lsls	r3, r3, #1
 80042e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80042e4:	3301      	adds	r3, #1
 80042e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042ea:	e051      	b.n	8004390 <HAL_I2C_Init+0x1dc>
 80042ec:	2304      	movs	r3, #4
 80042ee:	e04f      	b.n	8004390 <HAL_I2C_Init+0x1dc>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d111      	bne.n	800431c <HAL_I2C_Init+0x168>
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	1e58      	subs	r0, r3, #1
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6859      	ldr	r1, [r3, #4]
 8004300:	460b      	mov	r3, r1
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	440b      	add	r3, r1
 8004306:	fbb0 f3f3 	udiv	r3, r0, r3
 800430a:	3301      	adds	r3, #1
 800430c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004310:	2b00      	cmp	r3, #0
 8004312:	bf0c      	ite	eq
 8004314:	2301      	moveq	r3, #1
 8004316:	2300      	movne	r3, #0
 8004318:	b2db      	uxtb	r3, r3
 800431a:	e012      	b.n	8004342 <HAL_I2C_Init+0x18e>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	1e58      	subs	r0, r3, #1
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6859      	ldr	r1, [r3, #4]
 8004324:	460b      	mov	r3, r1
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	440b      	add	r3, r1
 800432a:	0099      	lsls	r1, r3, #2
 800432c:	440b      	add	r3, r1
 800432e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004332:	3301      	adds	r3, #1
 8004334:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004338:	2b00      	cmp	r3, #0
 800433a:	bf0c      	ite	eq
 800433c:	2301      	moveq	r3, #1
 800433e:	2300      	movne	r3, #0
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d001      	beq.n	800434a <HAL_I2C_Init+0x196>
 8004346:	2301      	movs	r3, #1
 8004348:	e022      	b.n	8004390 <HAL_I2C_Init+0x1dc>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10e      	bne.n	8004370 <HAL_I2C_Init+0x1bc>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	1e58      	subs	r0, r3, #1
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6859      	ldr	r1, [r3, #4]
 800435a:	460b      	mov	r3, r1
 800435c:	005b      	lsls	r3, r3, #1
 800435e:	440b      	add	r3, r1
 8004360:	fbb0 f3f3 	udiv	r3, r0, r3
 8004364:	3301      	adds	r3, #1
 8004366:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800436a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800436e:	e00f      	b.n	8004390 <HAL_I2C_Init+0x1dc>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	1e58      	subs	r0, r3, #1
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6859      	ldr	r1, [r3, #4]
 8004378:	460b      	mov	r3, r1
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	440b      	add	r3, r1
 800437e:	0099      	lsls	r1, r3, #2
 8004380:	440b      	add	r3, r1
 8004382:	fbb0 f3f3 	udiv	r3, r0, r3
 8004386:	3301      	adds	r3, #1
 8004388:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800438c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004390:	6879      	ldr	r1, [r7, #4]
 8004392:	6809      	ldr	r1, [r1, #0]
 8004394:	4313      	orrs	r3, r2
 8004396:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	69da      	ldr	r2, [r3, #28]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	431a      	orrs	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	430a      	orrs	r2, r1
 80043b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80043be:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	6911      	ldr	r1, [r2, #16]
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	68d2      	ldr	r2, [r2, #12]
 80043ca:	4311      	orrs	r1, r2
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	6812      	ldr	r2, [r2, #0]
 80043d0:	430b      	orrs	r3, r1
 80043d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	695a      	ldr	r2, [r3, #20]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	699b      	ldr	r3, [r3, #24]
 80043e6:	431a      	orrs	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	430a      	orrs	r2, r1
 80043ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f042 0201 	orr.w	r2, r2, #1
 80043fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2220      	movs	r2, #32
 800440a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2200      	movs	r2, #0
 8004412:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3710      	adds	r7, #16
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	000186a0 	.word	0x000186a0
 800442c:	001e847f 	.word	0x001e847f
 8004430:	003d08ff 	.word	0x003d08ff
 8004434:	431bde83 	.word	0x431bde83
 8004438:	10624dd3 	.word	0x10624dd3

0800443c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b088      	sub	sp, #32
 8004440:	af02      	add	r7, sp, #8
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	607a      	str	r2, [r7, #4]
 8004446:	461a      	mov	r2, r3
 8004448:	460b      	mov	r3, r1
 800444a:	817b      	strh	r3, [r7, #10]
 800444c:	4613      	mov	r3, r2
 800444e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004450:	f7ff fa6c 	bl	800392c <HAL_GetTick>
 8004454:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800445c:	b2db      	uxtb	r3, r3
 800445e:	2b20      	cmp	r3, #32
 8004460:	f040 80e0 	bne.w	8004624 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	9300      	str	r3, [sp, #0]
 8004468:	2319      	movs	r3, #25
 800446a:	2201      	movs	r2, #1
 800446c:	4970      	ldr	r1, [pc, #448]	@ (8004630 <HAL_I2C_Master_Transmit+0x1f4>)
 800446e:	68f8      	ldr	r0, [r7, #12]
 8004470:	f000 fc9e 	bl	8004db0 <I2C_WaitOnFlagUntilTimeout>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800447a:	2302      	movs	r3, #2
 800447c:	e0d3      	b.n	8004626 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004484:	2b01      	cmp	r3, #1
 8004486:	d101      	bne.n	800448c <HAL_I2C_Master_Transmit+0x50>
 8004488:	2302      	movs	r3, #2
 800448a:	e0cc      	b.n	8004626 <HAL_I2C_Master_Transmit+0x1ea>
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 0301 	and.w	r3, r3, #1
 800449e:	2b01      	cmp	r3, #1
 80044a0:	d007      	beq.n	80044b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f042 0201 	orr.w	r2, r2, #1
 80044b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2221      	movs	r2, #33	@ 0x21
 80044c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2210      	movs	r2, #16
 80044ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	893a      	ldrh	r2, [r7, #8]
 80044e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e8:	b29a      	uxth	r2, r3
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	4a50      	ldr	r2, [pc, #320]	@ (8004634 <HAL_I2C_Master_Transmit+0x1f8>)
 80044f2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80044f4:	8979      	ldrh	r1, [r7, #10]
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	6a3a      	ldr	r2, [r7, #32]
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f000 fb08 	bl	8004b10 <I2C_MasterRequestWrite>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d001      	beq.n	800450a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e08d      	b.n	8004626 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800450a:	2300      	movs	r3, #0
 800450c:	613b      	str	r3, [r7, #16]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	613b      	str	r3, [r7, #16]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	613b      	str	r3, [r7, #16]
 800451e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004520:	e066      	b.n	80045f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004522:	697a      	ldr	r2, [r7, #20]
 8004524:	6a39      	ldr	r1, [r7, #32]
 8004526:	68f8      	ldr	r0, [r7, #12]
 8004528:	f000 fd5c 	bl	8004fe4 <I2C_WaitOnTXEFlagUntilTimeout>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00d      	beq.n	800454e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004536:	2b04      	cmp	r3, #4
 8004538:	d107      	bne.n	800454a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004548:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e06b      	b.n	8004626 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004552:	781a      	ldrb	r2, [r3, #0]
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455e:	1c5a      	adds	r2, r3, #1
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004568:	b29b      	uxth	r3, r3
 800456a:	3b01      	subs	r3, #1
 800456c:	b29a      	uxth	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004576:	3b01      	subs	r3, #1
 8004578:	b29a      	uxth	r2, r3
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	695b      	ldr	r3, [r3, #20]
 8004584:	f003 0304 	and.w	r3, r3, #4
 8004588:	2b04      	cmp	r3, #4
 800458a:	d11b      	bne.n	80045c4 <HAL_I2C_Master_Transmit+0x188>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004590:	2b00      	cmp	r3, #0
 8004592:	d017      	beq.n	80045c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004598:	781a      	ldrb	r2, [r3, #0]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a4:	1c5a      	adds	r2, r3, #1
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	3b01      	subs	r3, #1
 80045b2:	b29a      	uxth	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045bc:	3b01      	subs	r3, #1
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045c4:	697a      	ldr	r2, [r7, #20]
 80045c6:	6a39      	ldr	r1, [r7, #32]
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f000 fd53 	bl	8005074 <I2C_WaitOnBTFFlagUntilTimeout>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00d      	beq.n	80045f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d8:	2b04      	cmp	r3, #4
 80045da:	d107      	bne.n	80045ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e01a      	b.n	8004626 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d194      	bne.n	8004522 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004606:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2220      	movs	r2, #32
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004620:	2300      	movs	r3, #0
 8004622:	e000      	b.n	8004626 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004624:	2302      	movs	r3, #2
  }
}
 8004626:	4618      	mov	r0, r3
 8004628:	3718      	adds	r7, #24
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	00100002 	.word	0x00100002
 8004634:	ffff0000 	.word	0xffff0000

08004638 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b08c      	sub	sp, #48	@ 0x30
 800463c:	af02      	add	r7, sp, #8
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	607a      	str	r2, [r7, #4]
 8004642:	461a      	mov	r2, r3
 8004644:	460b      	mov	r3, r1
 8004646:	817b      	strh	r3, [r7, #10]
 8004648:	4613      	mov	r3, r2
 800464a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800464c:	2300      	movs	r3, #0
 800464e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004650:	f7ff f96c 	bl	800392c <HAL_GetTick>
 8004654:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800465c:	b2db      	uxtb	r3, r3
 800465e:	2b20      	cmp	r3, #32
 8004660:	f040 824b 	bne.w	8004afa <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004666:	9300      	str	r3, [sp, #0]
 8004668:	2319      	movs	r3, #25
 800466a:	2201      	movs	r2, #1
 800466c:	497f      	ldr	r1, [pc, #508]	@ (800486c <HAL_I2C_Master_Receive+0x234>)
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f000 fb9e 	bl	8004db0 <I2C_WaitOnFlagUntilTimeout>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d001      	beq.n	800467e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800467a:	2302      	movs	r3, #2
 800467c:	e23e      	b.n	8004afc <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004684:	2b01      	cmp	r3, #1
 8004686:	d101      	bne.n	800468c <HAL_I2C_Master_Receive+0x54>
 8004688:	2302      	movs	r3, #2
 800468a:	e237      	b.n	8004afc <HAL_I2C_Master_Receive+0x4c4>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0301 	and.w	r3, r3, #1
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d007      	beq.n	80046b2 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f042 0201 	orr.w	r2, r2, #1
 80046b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80046c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2222      	movs	r2, #34	@ 0x22
 80046c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2210      	movs	r2, #16
 80046ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2200      	movs	r2, #0
 80046d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	893a      	ldrh	r2, [r7, #8]
 80046e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046e8:	b29a      	uxth	r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	4a5f      	ldr	r2, [pc, #380]	@ (8004870 <HAL_I2C_Master_Receive+0x238>)
 80046f2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80046f4:	8979      	ldrh	r1, [r7, #10]
 80046f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f000 fa8a 	bl	8004c14 <I2C_MasterRequestRead>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e1f8      	b.n	8004afc <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800470e:	2b00      	cmp	r3, #0
 8004710:	d113      	bne.n	800473a <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004712:	2300      	movs	r3, #0
 8004714:	61fb      	str	r3, [r7, #28]
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	695b      	ldr	r3, [r3, #20]
 800471c:	61fb      	str	r3, [r7, #28]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	699b      	ldr	r3, [r3, #24]
 8004724:	61fb      	str	r3, [r7, #28]
 8004726:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004736:	601a      	str	r2, [r3, #0]
 8004738:	e1cc      	b.n	8004ad4 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800473e:	2b01      	cmp	r3, #1
 8004740:	d11e      	bne.n	8004780 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004750:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004752:	b672      	cpsid	i
}
 8004754:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004756:	2300      	movs	r3, #0
 8004758:	61bb      	str	r3, [r7, #24]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	61bb      	str	r3, [r7, #24]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	61bb      	str	r3, [r7, #24]
 800476a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800477a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800477c:	b662      	cpsie	i
}
 800477e:	e035      	b.n	80047ec <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004784:	2b02      	cmp	r3, #2
 8004786:	d11e      	bne.n	80047c6 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004796:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004798:	b672      	cpsid	i
}
 800479a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800479c:	2300      	movs	r3, #0
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	617b      	str	r3, [r7, #20]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	699b      	ldr	r3, [r3, #24]
 80047ae:	617b      	str	r3, [r7, #20]
 80047b0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80047c2:	b662      	cpsie	i
}
 80047c4:	e012      	b.n	80047ec <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047d6:	2300      	movs	r3, #0
 80047d8:	613b      	str	r3, [r7, #16]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	695b      	ldr	r3, [r3, #20]
 80047e0:	613b      	str	r3, [r7, #16]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	613b      	str	r3, [r7, #16]
 80047ea:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80047ec:	e172      	b.n	8004ad4 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047f2:	2b03      	cmp	r3, #3
 80047f4:	f200 811f 	bhi.w	8004a36 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d123      	bne.n	8004848 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004802:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004804:	68f8      	ldr	r0, [r7, #12]
 8004806:	f000 fc7d 	bl	8005104 <I2C_WaitOnRXNEFlagUntilTimeout>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d001      	beq.n	8004814 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e173      	b.n	8004afc <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	691a      	ldr	r2, [r3, #16]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800481e:	b2d2      	uxtb	r2, r2
 8004820:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004826:	1c5a      	adds	r2, r3, #1
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004830:	3b01      	subs	r3, #1
 8004832:	b29a      	uxth	r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800483c:	b29b      	uxth	r3, r3
 800483e:	3b01      	subs	r3, #1
 8004840:	b29a      	uxth	r2, r3
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004846:	e145      	b.n	8004ad4 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800484c:	2b02      	cmp	r3, #2
 800484e:	d152      	bne.n	80048f6 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004852:	9300      	str	r3, [sp, #0]
 8004854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004856:	2200      	movs	r2, #0
 8004858:	4906      	ldr	r1, [pc, #24]	@ (8004874 <HAL_I2C_Master_Receive+0x23c>)
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f000 faa8 	bl	8004db0 <I2C_WaitOnFlagUntilTimeout>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d008      	beq.n	8004878 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e148      	b.n	8004afc <HAL_I2C_Master_Receive+0x4c4>
 800486a:	bf00      	nop
 800486c:	00100002 	.word	0x00100002
 8004870:	ffff0000 	.word	0xffff0000
 8004874:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004878:	b672      	cpsid	i
}
 800487a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800488a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	691a      	ldr	r2, [r3, #16]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004896:	b2d2      	uxtb	r2, r2
 8004898:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489e:	1c5a      	adds	r2, r3, #1
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048a8:	3b01      	subs	r3, #1
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	3b01      	subs	r3, #1
 80048b8:	b29a      	uxth	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80048be:	b662      	cpsie	i
}
 80048c0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	691a      	ldr	r2, [r3, #16]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048cc:	b2d2      	uxtb	r2, r2
 80048ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d4:	1c5a      	adds	r2, r3, #1
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048de:	3b01      	subs	r3, #1
 80048e0:	b29a      	uxth	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	3b01      	subs	r3, #1
 80048ee:	b29a      	uxth	r2, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80048f4:	e0ee      	b.n	8004ad4 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f8:	9300      	str	r3, [sp, #0]
 80048fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048fc:	2200      	movs	r2, #0
 80048fe:	4981      	ldr	r1, [pc, #516]	@ (8004b04 <HAL_I2C_Master_Receive+0x4cc>)
 8004900:	68f8      	ldr	r0, [r7, #12]
 8004902:	f000 fa55 	bl	8004db0 <I2C_WaitOnFlagUntilTimeout>
 8004906:	4603      	mov	r3, r0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d001      	beq.n	8004910 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e0f5      	b.n	8004afc <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800491e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004920:	b672      	cpsid	i
}
 8004922:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	691a      	ldr	r2, [r3, #16]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492e:	b2d2      	uxtb	r2, r2
 8004930:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004936:	1c5a      	adds	r2, r3, #1
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004940:	3b01      	subs	r3, #1
 8004942:	b29a      	uxth	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800494c:	b29b      	uxth	r3, r3
 800494e:	3b01      	subs	r3, #1
 8004950:	b29a      	uxth	r2, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004956:	4b6c      	ldr	r3, [pc, #432]	@ (8004b08 <HAL_I2C_Master_Receive+0x4d0>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	08db      	lsrs	r3, r3, #3
 800495c:	4a6b      	ldr	r2, [pc, #428]	@ (8004b0c <HAL_I2C_Master_Receive+0x4d4>)
 800495e:	fba2 2303 	umull	r2, r3, r2, r3
 8004962:	0a1a      	lsrs	r2, r3, #8
 8004964:	4613      	mov	r3, r2
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	4413      	add	r3, r2
 800496a:	00da      	lsls	r2, r3, #3
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004970:	6a3b      	ldr	r3, [r7, #32]
 8004972:	3b01      	subs	r3, #1
 8004974:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004976:	6a3b      	ldr	r3, [r7, #32]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d118      	bne.n	80049ae <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2220      	movs	r2, #32
 8004986:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004996:	f043 0220 	orr.w	r2, r3, #32
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800499e:	b662      	cpsie	i
}
 80049a0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e0a6      	b.n	8004afc <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	695b      	ldr	r3, [r3, #20]
 80049b4:	f003 0304 	and.w	r3, r3, #4
 80049b8:	2b04      	cmp	r3, #4
 80049ba:	d1d9      	bne.n	8004970 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	691a      	ldr	r2, [r3, #16]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d6:	b2d2      	uxtb	r2, r2
 80049d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049de:	1c5a      	adds	r2, r3, #1
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049e8:	3b01      	subs	r3, #1
 80049ea:	b29a      	uxth	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	3b01      	subs	r3, #1
 80049f8:	b29a      	uxth	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80049fe:	b662      	cpsie	i
}
 8004a00:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	691a      	ldr	r2, [r3, #16]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0c:	b2d2      	uxtb	r2, r2
 8004a0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a14:	1c5a      	adds	r2, r3, #1
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	b29a      	uxth	r2, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	3b01      	subs	r3, #1
 8004a2e:	b29a      	uxth	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a34:	e04e      	b.n	8004ad4 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a38:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a3a:	68f8      	ldr	r0, [r7, #12]
 8004a3c:	f000 fb62 	bl	8005104 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d001      	beq.n	8004a4a <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e058      	b.n	8004afc <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	691a      	ldr	r2, [r3, #16]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a54:	b2d2      	uxtb	r2, r2
 8004a56:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5c:	1c5a      	adds	r2, r3, #1
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a66:	3b01      	subs	r3, #1
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	3b01      	subs	r3, #1
 8004a76:	b29a      	uxth	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	f003 0304 	and.w	r3, r3, #4
 8004a86:	2b04      	cmp	r3, #4
 8004a88:	d124      	bne.n	8004ad4 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a8e:	2b03      	cmp	r3, #3
 8004a90:	d107      	bne.n	8004aa2 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004aa0:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	691a      	ldr	r2, [r3, #16]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aac:	b2d2      	uxtb	r2, r2
 8004aae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab4:	1c5a      	adds	r2, r3, #1
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004abe:	3b01      	subs	r3, #1
 8004ac0:	b29a      	uxth	r2, r3
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	3b01      	subs	r3, #1
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	f47f ae88 	bne.w	80047ee <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2220      	movs	r2, #32
 8004ae2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004af6:	2300      	movs	r3, #0
 8004af8:	e000      	b.n	8004afc <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8004afa:	2302      	movs	r3, #2
  }
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3728      	adds	r7, #40	@ 0x28
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	00010004 	.word	0x00010004
 8004b08:	20000018 	.word	0x20000018
 8004b0c:	14f8b589 	.word	0x14f8b589

08004b10 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b088      	sub	sp, #32
 8004b14:	af02      	add	r7, sp, #8
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	607a      	str	r2, [r7, #4]
 8004b1a:	603b      	str	r3, [r7, #0]
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b24:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	2b08      	cmp	r3, #8
 8004b2a:	d006      	beq.n	8004b3a <I2C_MasterRequestWrite+0x2a>
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d003      	beq.n	8004b3a <I2C_MasterRequestWrite+0x2a>
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b38:	d108      	bne.n	8004b4c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b48:	601a      	str	r2, [r3, #0]
 8004b4a:	e00b      	b.n	8004b64 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b50:	2b12      	cmp	r3, #18
 8004b52:	d107      	bne.n	8004b64 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b62:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	9300      	str	r3, [sp, #0]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b70:	68f8      	ldr	r0, [r7, #12]
 8004b72:	f000 f91d 	bl	8004db0 <I2C_WaitOnFlagUntilTimeout>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00d      	beq.n	8004b98 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b8a:	d103      	bne.n	8004b94 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b92:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e035      	b.n	8004c04 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ba0:	d108      	bne.n	8004bb4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ba2:	897b      	ldrh	r3, [r7, #10]
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	461a      	mov	r2, r3
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004bb0:	611a      	str	r2, [r3, #16]
 8004bb2:	e01b      	b.n	8004bec <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004bb4:	897b      	ldrh	r3, [r7, #10]
 8004bb6:	11db      	asrs	r3, r3, #7
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	f003 0306 	and.w	r3, r3, #6
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	f063 030f 	orn	r3, r3, #15
 8004bc4:	b2da      	uxtb	r2, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	490e      	ldr	r1, [pc, #56]	@ (8004c0c <I2C_MasterRequestWrite+0xfc>)
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f000 f966 	bl	8004ea4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d001      	beq.n	8004be2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e010      	b.n	8004c04 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004be2:	897b      	ldrh	r3, [r7, #10]
 8004be4:	b2da      	uxtb	r2, r3
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	4907      	ldr	r1, [pc, #28]	@ (8004c10 <I2C_MasterRequestWrite+0x100>)
 8004bf2:	68f8      	ldr	r0, [r7, #12]
 8004bf4:	f000 f956 	bl	8004ea4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e000      	b.n	8004c04 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3718      	adds	r7, #24
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	00010008 	.word	0x00010008
 8004c10:	00010002 	.word	0x00010002

08004c14 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b088      	sub	sp, #32
 8004c18:	af02      	add	r7, sp, #8
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	607a      	str	r2, [r7, #4]
 8004c1e:	603b      	str	r3, [r7, #0]
 8004c20:	460b      	mov	r3, r1
 8004c22:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c28:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c38:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d006      	beq.n	8004c4e <I2C_MasterRequestRead+0x3a>
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d003      	beq.n	8004c4e <I2C_MasterRequestRead+0x3a>
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004c4c:	d108      	bne.n	8004c60 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c5c:	601a      	str	r2, [r3, #0]
 8004c5e:	e00b      	b.n	8004c78 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c64:	2b11      	cmp	r3, #17
 8004c66:	d107      	bne.n	8004c78 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c76:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	9300      	str	r3, [sp, #0]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f000 f893 	bl	8004db0 <I2C_WaitOnFlagUntilTimeout>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00d      	beq.n	8004cac <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c9e:	d103      	bne.n	8004ca8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ca6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	e079      	b.n	8004da0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	691b      	ldr	r3, [r3, #16]
 8004cb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004cb4:	d108      	bne.n	8004cc8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004cb6:	897b      	ldrh	r3, [r7, #10]
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	f043 0301 	orr.w	r3, r3, #1
 8004cbe:	b2da      	uxtb	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	611a      	str	r2, [r3, #16]
 8004cc6:	e05f      	b.n	8004d88 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004cc8:	897b      	ldrh	r3, [r7, #10]
 8004cca:	11db      	asrs	r3, r3, #7
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	f003 0306 	and.w	r3, r3, #6
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	f063 030f 	orn	r3, r3, #15
 8004cd8:	b2da      	uxtb	r2, r3
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	4930      	ldr	r1, [pc, #192]	@ (8004da8 <I2C_MasterRequestRead+0x194>)
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	f000 f8dc 	bl	8004ea4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d001      	beq.n	8004cf6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e054      	b.n	8004da0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004cf6:	897b      	ldrh	r3, [r7, #10]
 8004cf8:	b2da      	uxtb	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	4929      	ldr	r1, [pc, #164]	@ (8004dac <I2C_MasterRequestRead+0x198>)
 8004d06:	68f8      	ldr	r0, [r7, #12]
 8004d08:	f000 f8cc 	bl	8004ea4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e044      	b.n	8004da0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d16:	2300      	movs	r3, #0
 8004d18:	613b      	str	r3, [r7, #16]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	695b      	ldr	r3, [r3, #20]
 8004d20:	613b      	str	r3, [r7, #16]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	699b      	ldr	r3, [r3, #24]
 8004d28:	613b      	str	r3, [r7, #16]
 8004d2a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d3a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	9300      	str	r3, [sp, #0]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f000 f831 	bl	8004db0 <I2C_WaitOnFlagUntilTimeout>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d00d      	beq.n	8004d70 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d62:	d103      	bne.n	8004d6c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d6a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e017      	b.n	8004da0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004d70:	897b      	ldrh	r3, [r7, #10]
 8004d72:	11db      	asrs	r3, r3, #7
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	f003 0306 	and.w	r3, r3, #6
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	f063 030e 	orn	r3, r3, #14
 8004d80:	b2da      	uxtb	r2, r3
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	4907      	ldr	r1, [pc, #28]	@ (8004dac <I2C_MasterRequestRead+0x198>)
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f000 f888 	bl	8004ea4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e000      	b.n	8004da0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3718      	adds	r7, #24
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	00010008 	.word	0x00010008
 8004dac:	00010002 	.word	0x00010002

08004db0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	603b      	str	r3, [r7, #0]
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004dc0:	e048      	b.n	8004e54 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dc8:	d044      	beq.n	8004e54 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dca:	f7fe fdaf 	bl	800392c <HAL_GetTick>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	1ad3      	subs	r3, r2, r3
 8004dd4:	683a      	ldr	r2, [r7, #0]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d302      	bcc.n	8004de0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d139      	bne.n	8004e54 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	0c1b      	lsrs	r3, r3, #16
 8004de4:	b2db      	uxtb	r3, r3
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d10d      	bne.n	8004e06 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	695b      	ldr	r3, [r3, #20]
 8004df0:	43da      	mvns	r2, r3
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	4013      	ands	r3, r2
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	bf0c      	ite	eq
 8004dfc:	2301      	moveq	r3, #1
 8004dfe:	2300      	movne	r3, #0
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	461a      	mov	r2, r3
 8004e04:	e00c      	b.n	8004e20 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	43da      	mvns	r2, r3
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	4013      	ands	r3, r2
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	bf0c      	ite	eq
 8004e18:	2301      	moveq	r3, #1
 8004e1a:	2300      	movne	r3, #0
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	461a      	mov	r2, r3
 8004e20:	79fb      	ldrb	r3, [r7, #7]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d116      	bne.n	8004e54 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2220      	movs	r2, #32
 8004e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2200      	movs	r2, #0
 8004e38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e40:	f043 0220 	orr.w	r2, r3, #32
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	e023      	b.n	8004e9c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	0c1b      	lsrs	r3, r3, #16
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d10d      	bne.n	8004e7a <I2C_WaitOnFlagUntilTimeout+0xca>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	695b      	ldr	r3, [r3, #20]
 8004e64:	43da      	mvns	r2, r3
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	4013      	ands	r3, r2
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	bf0c      	ite	eq
 8004e70:	2301      	moveq	r3, #1
 8004e72:	2300      	movne	r3, #0
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	461a      	mov	r2, r3
 8004e78:	e00c      	b.n	8004e94 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	699b      	ldr	r3, [r3, #24]
 8004e80:	43da      	mvns	r2, r3
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	4013      	ands	r3, r2
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	bf0c      	ite	eq
 8004e8c:	2301      	moveq	r3, #1
 8004e8e:	2300      	movne	r3, #0
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	461a      	mov	r2, r3
 8004e94:	79fb      	ldrb	r3, [r7, #7]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d093      	beq.n	8004dc2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e9a:	2300      	movs	r3, #0
}
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	3710      	adds	r7, #16
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}

08004ea4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	60f8      	str	r0, [r7, #12]
 8004eac:	60b9      	str	r1, [r7, #8]
 8004eae:	607a      	str	r2, [r7, #4]
 8004eb0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004eb2:	e071      	b.n	8004f98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ebe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ec2:	d123      	bne.n	8004f0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ed2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004edc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2220      	movs	r2, #32
 8004ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef8:	f043 0204 	orr.w	r2, r3, #4
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e067      	b.n	8004fdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f12:	d041      	beq.n	8004f98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f14:	f7fe fd0a 	bl	800392c <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d302      	bcc.n	8004f2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d136      	bne.n	8004f98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	0c1b      	lsrs	r3, r3, #16
 8004f2e:	b2db      	uxtb	r3, r3
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d10c      	bne.n	8004f4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	43da      	mvns	r2, r3
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	4013      	ands	r3, r2
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	bf14      	ite	ne
 8004f46:	2301      	movne	r3, #1
 8004f48:	2300      	moveq	r3, #0
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	e00b      	b.n	8004f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	699b      	ldr	r3, [r3, #24]
 8004f54:	43da      	mvns	r2, r3
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	4013      	ands	r3, r2
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	bf14      	ite	ne
 8004f60:	2301      	movne	r3, #1
 8004f62:	2300      	moveq	r3, #0
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d016      	beq.n	8004f98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2220      	movs	r2, #32
 8004f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f84:	f043 0220 	orr.w	r2, r3, #32
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e021      	b.n	8004fdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	0c1b      	lsrs	r3, r3, #16
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d10c      	bne.n	8004fbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	695b      	ldr	r3, [r3, #20]
 8004fa8:	43da      	mvns	r2, r3
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	4013      	ands	r3, r2
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	bf14      	ite	ne
 8004fb4:	2301      	movne	r3, #1
 8004fb6:	2300      	moveq	r3, #0
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	e00b      	b.n	8004fd4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	43da      	mvns	r2, r3
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	bf14      	ite	ne
 8004fce:	2301      	movne	r3, #1
 8004fd0:	2300      	moveq	r3, #0
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	f47f af6d 	bne.w	8004eb4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004fda:	2300      	movs	r3, #0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3710      	adds	r7, #16
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ff0:	e034      	b.n	800505c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 f8e3 	bl	80051be <I2C_IsAcknowledgeFailed>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d001      	beq.n	8005002 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e034      	b.n	800506c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005008:	d028      	beq.n	800505c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800500a:	f7fe fc8f 	bl	800392c <HAL_GetTick>
 800500e:	4602      	mov	r2, r0
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	68ba      	ldr	r2, [r7, #8]
 8005016:	429a      	cmp	r2, r3
 8005018:	d302      	bcc.n	8005020 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d11d      	bne.n	800505c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	695b      	ldr	r3, [r3, #20]
 8005026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800502a:	2b80      	cmp	r3, #128	@ 0x80
 800502c:	d016      	beq.n	800505c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2220      	movs	r2, #32
 8005038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005048:	f043 0220 	orr.w	r2, r3, #32
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2200      	movs	r2, #0
 8005054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e007      	b.n	800506c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005066:	2b80      	cmp	r3, #128	@ 0x80
 8005068:	d1c3      	bne.n	8004ff2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3710      	adds	r7, #16
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005080:	e034      	b.n	80050ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005082:	68f8      	ldr	r0, [r7, #12]
 8005084:	f000 f89b 	bl	80051be <I2C_IsAcknowledgeFailed>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e034      	b.n	80050fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005098:	d028      	beq.n	80050ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800509a:	f7fe fc47 	bl	800392c <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d302      	bcc.n	80050b0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d11d      	bne.n	80050ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	695b      	ldr	r3, [r3, #20]
 80050b6:	f003 0304 	and.w	r3, r3, #4
 80050ba:	2b04      	cmp	r3, #4
 80050bc:	d016      	beq.n	80050ec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2200      	movs	r2, #0
 80050c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2220      	movs	r2, #32
 80050c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d8:	f043 0220 	orr.w	r2, r3, #32
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e007      	b.n	80050fc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	695b      	ldr	r3, [r3, #20]
 80050f2:	f003 0304 	and.w	r3, r3, #4
 80050f6:	2b04      	cmp	r3, #4
 80050f8:	d1c3      	bne.n	8005082 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80050fa:	2300      	movs	r3, #0
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3710      	adds	r7, #16
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}

08005104 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	60b9      	str	r1, [r7, #8]
 800510e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005110:	e049      	b.n	80051a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	695b      	ldr	r3, [r3, #20]
 8005118:	f003 0310 	and.w	r3, r3, #16
 800511c:	2b10      	cmp	r3, #16
 800511e:	d119      	bne.n	8005154 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f06f 0210 	mvn.w	r2, #16
 8005128:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2200      	movs	r2, #0
 800512e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2220      	movs	r2, #32
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e030      	b.n	80051b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005154:	f7fe fbea 	bl	800392c <HAL_GetTick>
 8005158:	4602      	mov	r2, r0
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	1ad3      	subs	r3, r2, r3
 800515e:	68ba      	ldr	r2, [r7, #8]
 8005160:	429a      	cmp	r2, r3
 8005162:	d302      	bcc.n	800516a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d11d      	bne.n	80051a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	695b      	ldr	r3, [r3, #20]
 8005170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005174:	2b40      	cmp	r3, #64	@ 0x40
 8005176:	d016      	beq.n	80051a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2200      	movs	r2, #0
 800517c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2220      	movs	r2, #32
 8005182:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005192:	f043 0220 	orr.w	r2, r3, #32
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2200      	movs	r2, #0
 800519e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e007      	b.n	80051b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	695b      	ldr	r3, [r3, #20]
 80051ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051b0:	2b40      	cmp	r3, #64	@ 0x40
 80051b2:	d1ae      	bne.n	8005112 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3710      	adds	r7, #16
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}

080051be <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80051be:	b480      	push	{r7}
 80051c0:	b083      	sub	sp, #12
 80051c2:	af00      	add	r7, sp, #0
 80051c4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	695b      	ldr	r3, [r3, #20]
 80051cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051d4:	d11b      	bne.n	800520e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80051de:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2220      	movs	r2, #32
 80051ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051fa:	f043 0204 	orr.w	r2, r3, #4
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e000      	b.n	8005210 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800520e:	2300      	movs	r3, #0
}
 8005210:	4618      	mov	r0, r3
 8005212:	370c      	adds	r7, #12
 8005214:	46bd      	mov	sp, r7
 8005216:	bc80      	pop	{r7}
 8005218:	4770      	bx	lr
	...

0800521c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b086      	sub	sp, #24
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d101      	bne.n	800522e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e272      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0301 	and.w	r3, r3, #1
 8005236:	2b00      	cmp	r3, #0
 8005238:	f000 8087 	beq.w	800534a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800523c:	4b92      	ldr	r3, [pc, #584]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	f003 030c 	and.w	r3, r3, #12
 8005244:	2b04      	cmp	r3, #4
 8005246:	d00c      	beq.n	8005262 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005248:	4b8f      	ldr	r3, [pc, #572]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	f003 030c 	and.w	r3, r3, #12
 8005250:	2b08      	cmp	r3, #8
 8005252:	d112      	bne.n	800527a <HAL_RCC_OscConfig+0x5e>
 8005254:	4b8c      	ldr	r3, [pc, #560]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800525c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005260:	d10b      	bne.n	800527a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005262:	4b89      	ldr	r3, [pc, #548]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800526a:	2b00      	cmp	r3, #0
 800526c:	d06c      	beq.n	8005348 <HAL_RCC_OscConfig+0x12c>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d168      	bne.n	8005348 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e24c      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005282:	d106      	bne.n	8005292 <HAL_RCC_OscConfig+0x76>
 8005284:	4b80      	ldr	r3, [pc, #512]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a7f      	ldr	r2, [pc, #508]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 800528a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800528e:	6013      	str	r3, [r2, #0]
 8005290:	e02e      	b.n	80052f0 <HAL_RCC_OscConfig+0xd4>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d10c      	bne.n	80052b4 <HAL_RCC_OscConfig+0x98>
 800529a:	4b7b      	ldr	r3, [pc, #492]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a7a      	ldr	r2, [pc, #488]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80052a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052a4:	6013      	str	r3, [r2, #0]
 80052a6:	4b78      	ldr	r3, [pc, #480]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a77      	ldr	r2, [pc, #476]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80052ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80052b0:	6013      	str	r3, [r2, #0]
 80052b2:	e01d      	b.n	80052f0 <HAL_RCC_OscConfig+0xd4>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052bc:	d10c      	bne.n	80052d8 <HAL_RCC_OscConfig+0xbc>
 80052be:	4b72      	ldr	r3, [pc, #456]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a71      	ldr	r2, [pc, #452]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80052c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80052c8:	6013      	str	r3, [r2, #0]
 80052ca:	4b6f      	ldr	r3, [pc, #444]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a6e      	ldr	r2, [pc, #440]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80052d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052d4:	6013      	str	r3, [r2, #0]
 80052d6:	e00b      	b.n	80052f0 <HAL_RCC_OscConfig+0xd4>
 80052d8:	4b6b      	ldr	r3, [pc, #428]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a6a      	ldr	r2, [pc, #424]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80052de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052e2:	6013      	str	r3, [r2, #0]
 80052e4:	4b68      	ldr	r3, [pc, #416]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a67      	ldr	r2, [pc, #412]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80052ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80052ee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d013      	beq.n	8005320 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f8:	f7fe fb18 	bl	800392c <HAL_GetTick>
 80052fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052fe:	e008      	b.n	8005312 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005300:	f7fe fb14 	bl	800392c <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	2b64      	cmp	r3, #100	@ 0x64
 800530c:	d901      	bls.n	8005312 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	e200      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005312:	4b5d      	ldr	r3, [pc, #372]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d0f0      	beq.n	8005300 <HAL_RCC_OscConfig+0xe4>
 800531e:	e014      	b.n	800534a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005320:	f7fe fb04 	bl	800392c <HAL_GetTick>
 8005324:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005326:	e008      	b.n	800533a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005328:	f7fe fb00 	bl	800392c <HAL_GetTick>
 800532c:	4602      	mov	r2, r0
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	2b64      	cmp	r3, #100	@ 0x64
 8005334:	d901      	bls.n	800533a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005336:	2303      	movs	r3, #3
 8005338:	e1ec      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800533a:	4b53      	ldr	r3, [pc, #332]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d1f0      	bne.n	8005328 <HAL_RCC_OscConfig+0x10c>
 8005346:	e000      	b.n	800534a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005348:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f003 0302 	and.w	r3, r3, #2
 8005352:	2b00      	cmp	r3, #0
 8005354:	d063      	beq.n	800541e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005356:	4b4c      	ldr	r3, [pc, #304]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	f003 030c 	and.w	r3, r3, #12
 800535e:	2b00      	cmp	r3, #0
 8005360:	d00b      	beq.n	800537a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005362:	4b49      	ldr	r3, [pc, #292]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	f003 030c 	and.w	r3, r3, #12
 800536a:	2b08      	cmp	r3, #8
 800536c:	d11c      	bne.n	80053a8 <HAL_RCC_OscConfig+0x18c>
 800536e:	4b46      	ldr	r3, [pc, #280]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005376:	2b00      	cmp	r3, #0
 8005378:	d116      	bne.n	80053a8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800537a:	4b43      	ldr	r3, [pc, #268]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 0302 	and.w	r3, r3, #2
 8005382:	2b00      	cmp	r3, #0
 8005384:	d005      	beq.n	8005392 <HAL_RCC_OscConfig+0x176>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	691b      	ldr	r3, [r3, #16]
 800538a:	2b01      	cmp	r3, #1
 800538c:	d001      	beq.n	8005392 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e1c0      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005392:	4b3d      	ldr	r3, [pc, #244]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	00db      	lsls	r3, r3, #3
 80053a0:	4939      	ldr	r1, [pc, #228]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80053a2:	4313      	orrs	r3, r2
 80053a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053a6:	e03a      	b.n	800541e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	691b      	ldr	r3, [r3, #16]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d020      	beq.n	80053f2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053b0:	4b36      	ldr	r3, [pc, #216]	@ (800548c <HAL_RCC_OscConfig+0x270>)
 80053b2:	2201      	movs	r2, #1
 80053b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053b6:	f7fe fab9 	bl	800392c <HAL_GetTick>
 80053ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053bc:	e008      	b.n	80053d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053be:	f7fe fab5 	bl	800392c <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d901      	bls.n	80053d0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e1a1      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053d0:	4b2d      	ldr	r3, [pc, #180]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 0302 	and.w	r3, r3, #2
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d0f0      	beq.n	80053be <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053dc:	4b2a      	ldr	r3, [pc, #168]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	695b      	ldr	r3, [r3, #20]
 80053e8:	00db      	lsls	r3, r3, #3
 80053ea:	4927      	ldr	r1, [pc, #156]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	600b      	str	r3, [r1, #0]
 80053f0:	e015      	b.n	800541e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053f2:	4b26      	ldr	r3, [pc, #152]	@ (800548c <HAL_RCC_OscConfig+0x270>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053f8:	f7fe fa98 	bl	800392c <HAL_GetTick>
 80053fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053fe:	e008      	b.n	8005412 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005400:	f7fe fa94 	bl	800392c <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	2b02      	cmp	r3, #2
 800540c:	d901      	bls.n	8005412 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e180      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005412:	4b1d      	ldr	r3, [pc, #116]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 0302 	and.w	r3, r3, #2
 800541a:	2b00      	cmp	r3, #0
 800541c:	d1f0      	bne.n	8005400 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0308 	and.w	r3, r3, #8
 8005426:	2b00      	cmp	r3, #0
 8005428:	d03a      	beq.n	80054a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	699b      	ldr	r3, [r3, #24]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d019      	beq.n	8005466 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005432:	4b17      	ldr	r3, [pc, #92]	@ (8005490 <HAL_RCC_OscConfig+0x274>)
 8005434:	2201      	movs	r2, #1
 8005436:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005438:	f7fe fa78 	bl	800392c <HAL_GetTick>
 800543c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800543e:	e008      	b.n	8005452 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005440:	f7fe fa74 	bl	800392c <HAL_GetTick>
 8005444:	4602      	mov	r2, r0
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	2b02      	cmp	r3, #2
 800544c:	d901      	bls.n	8005452 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e160      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005452:	4b0d      	ldr	r3, [pc, #52]	@ (8005488 <HAL_RCC_OscConfig+0x26c>)
 8005454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005456:	f003 0302 	and.w	r3, r3, #2
 800545a:	2b00      	cmp	r3, #0
 800545c:	d0f0      	beq.n	8005440 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800545e:	2001      	movs	r0, #1
 8005460:	f000 face 	bl	8005a00 <RCC_Delay>
 8005464:	e01c      	b.n	80054a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005466:	4b0a      	ldr	r3, [pc, #40]	@ (8005490 <HAL_RCC_OscConfig+0x274>)
 8005468:	2200      	movs	r2, #0
 800546a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800546c:	f7fe fa5e 	bl	800392c <HAL_GetTick>
 8005470:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005472:	e00f      	b.n	8005494 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005474:	f7fe fa5a 	bl	800392c <HAL_GetTick>
 8005478:	4602      	mov	r2, r0
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	2b02      	cmp	r3, #2
 8005480:	d908      	bls.n	8005494 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e146      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
 8005486:	bf00      	nop
 8005488:	40021000 	.word	0x40021000
 800548c:	42420000 	.word	0x42420000
 8005490:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005494:	4b92      	ldr	r3, [pc, #584]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005498:	f003 0302 	and.w	r3, r3, #2
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1e9      	bne.n	8005474 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f003 0304 	and.w	r3, r3, #4
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	f000 80a6 	beq.w	80055fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054ae:	2300      	movs	r3, #0
 80054b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054b2:	4b8b      	ldr	r3, [pc, #556]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 80054b4:	69db      	ldr	r3, [r3, #28]
 80054b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d10d      	bne.n	80054da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054be:	4b88      	ldr	r3, [pc, #544]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 80054c0:	69db      	ldr	r3, [r3, #28]
 80054c2:	4a87      	ldr	r2, [pc, #540]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 80054c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054c8:	61d3      	str	r3, [r2, #28]
 80054ca:	4b85      	ldr	r3, [pc, #532]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 80054cc:	69db      	ldr	r3, [r3, #28]
 80054ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054d2:	60bb      	str	r3, [r7, #8]
 80054d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054d6:	2301      	movs	r3, #1
 80054d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054da:	4b82      	ldr	r3, [pc, #520]	@ (80056e4 <HAL_RCC_OscConfig+0x4c8>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d118      	bne.n	8005518 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054e6:	4b7f      	ldr	r3, [pc, #508]	@ (80056e4 <HAL_RCC_OscConfig+0x4c8>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a7e      	ldr	r2, [pc, #504]	@ (80056e4 <HAL_RCC_OscConfig+0x4c8>)
 80054ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054f2:	f7fe fa1b 	bl	800392c <HAL_GetTick>
 80054f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054f8:	e008      	b.n	800550c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054fa:	f7fe fa17 	bl	800392c <HAL_GetTick>
 80054fe:	4602      	mov	r2, r0
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	1ad3      	subs	r3, r2, r3
 8005504:	2b64      	cmp	r3, #100	@ 0x64
 8005506:	d901      	bls.n	800550c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005508:	2303      	movs	r3, #3
 800550a:	e103      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800550c:	4b75      	ldr	r3, [pc, #468]	@ (80056e4 <HAL_RCC_OscConfig+0x4c8>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005514:	2b00      	cmp	r3, #0
 8005516:	d0f0      	beq.n	80054fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	2b01      	cmp	r3, #1
 800551e:	d106      	bne.n	800552e <HAL_RCC_OscConfig+0x312>
 8005520:	4b6f      	ldr	r3, [pc, #444]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005522:	6a1b      	ldr	r3, [r3, #32]
 8005524:	4a6e      	ldr	r2, [pc, #440]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005526:	f043 0301 	orr.w	r3, r3, #1
 800552a:	6213      	str	r3, [r2, #32]
 800552c:	e02d      	b.n	800558a <HAL_RCC_OscConfig+0x36e>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10c      	bne.n	8005550 <HAL_RCC_OscConfig+0x334>
 8005536:	4b6a      	ldr	r3, [pc, #424]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005538:	6a1b      	ldr	r3, [r3, #32]
 800553a:	4a69      	ldr	r2, [pc, #420]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 800553c:	f023 0301 	bic.w	r3, r3, #1
 8005540:	6213      	str	r3, [r2, #32]
 8005542:	4b67      	ldr	r3, [pc, #412]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005544:	6a1b      	ldr	r3, [r3, #32]
 8005546:	4a66      	ldr	r2, [pc, #408]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005548:	f023 0304 	bic.w	r3, r3, #4
 800554c:	6213      	str	r3, [r2, #32]
 800554e:	e01c      	b.n	800558a <HAL_RCC_OscConfig+0x36e>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	2b05      	cmp	r3, #5
 8005556:	d10c      	bne.n	8005572 <HAL_RCC_OscConfig+0x356>
 8005558:	4b61      	ldr	r3, [pc, #388]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 800555a:	6a1b      	ldr	r3, [r3, #32]
 800555c:	4a60      	ldr	r2, [pc, #384]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 800555e:	f043 0304 	orr.w	r3, r3, #4
 8005562:	6213      	str	r3, [r2, #32]
 8005564:	4b5e      	ldr	r3, [pc, #376]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005566:	6a1b      	ldr	r3, [r3, #32]
 8005568:	4a5d      	ldr	r2, [pc, #372]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 800556a:	f043 0301 	orr.w	r3, r3, #1
 800556e:	6213      	str	r3, [r2, #32]
 8005570:	e00b      	b.n	800558a <HAL_RCC_OscConfig+0x36e>
 8005572:	4b5b      	ldr	r3, [pc, #364]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005574:	6a1b      	ldr	r3, [r3, #32]
 8005576:	4a5a      	ldr	r2, [pc, #360]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005578:	f023 0301 	bic.w	r3, r3, #1
 800557c:	6213      	str	r3, [r2, #32]
 800557e:	4b58      	ldr	r3, [pc, #352]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005580:	6a1b      	ldr	r3, [r3, #32]
 8005582:	4a57      	ldr	r2, [pc, #348]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005584:	f023 0304 	bic.w	r3, r3, #4
 8005588:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d015      	beq.n	80055be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005592:	f7fe f9cb 	bl	800392c <HAL_GetTick>
 8005596:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005598:	e00a      	b.n	80055b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800559a:	f7fe f9c7 	bl	800392c <HAL_GetTick>
 800559e:	4602      	mov	r2, r0
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d901      	bls.n	80055b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80055ac:	2303      	movs	r3, #3
 80055ae:	e0b1      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055b0:	4b4b      	ldr	r3, [pc, #300]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 80055b2:	6a1b      	ldr	r3, [r3, #32]
 80055b4:	f003 0302 	and.w	r3, r3, #2
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d0ee      	beq.n	800559a <HAL_RCC_OscConfig+0x37e>
 80055bc:	e014      	b.n	80055e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055be:	f7fe f9b5 	bl	800392c <HAL_GetTick>
 80055c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055c4:	e00a      	b.n	80055dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055c6:	f7fe f9b1 	bl	800392c <HAL_GetTick>
 80055ca:	4602      	mov	r2, r0
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d901      	bls.n	80055dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80055d8:	2303      	movs	r3, #3
 80055da:	e09b      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055dc:	4b40      	ldr	r3, [pc, #256]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	f003 0302 	and.w	r3, r3, #2
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d1ee      	bne.n	80055c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80055e8:	7dfb      	ldrb	r3, [r7, #23]
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d105      	bne.n	80055fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055ee:	4b3c      	ldr	r3, [pc, #240]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 80055f0:	69db      	ldr	r3, [r3, #28]
 80055f2:	4a3b      	ldr	r2, [pc, #236]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 80055f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	69db      	ldr	r3, [r3, #28]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	f000 8087 	beq.w	8005712 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005604:	4b36      	ldr	r3, [pc, #216]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	f003 030c 	and.w	r3, r3, #12
 800560c:	2b08      	cmp	r3, #8
 800560e:	d061      	beq.n	80056d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	69db      	ldr	r3, [r3, #28]
 8005614:	2b02      	cmp	r3, #2
 8005616:	d146      	bne.n	80056a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005618:	4b33      	ldr	r3, [pc, #204]	@ (80056e8 <HAL_RCC_OscConfig+0x4cc>)
 800561a:	2200      	movs	r2, #0
 800561c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800561e:	f7fe f985 	bl	800392c <HAL_GetTick>
 8005622:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005624:	e008      	b.n	8005638 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005626:	f7fe f981 	bl	800392c <HAL_GetTick>
 800562a:	4602      	mov	r2, r0
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	2b02      	cmp	r3, #2
 8005632:	d901      	bls.n	8005638 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e06d      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005638:	4b29      	ldr	r3, [pc, #164]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005640:	2b00      	cmp	r3, #0
 8005642:	d1f0      	bne.n	8005626 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6a1b      	ldr	r3, [r3, #32]
 8005648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800564c:	d108      	bne.n	8005660 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800564e:	4b24      	ldr	r3, [pc, #144]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	4921      	ldr	r1, [pc, #132]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 800565c:	4313      	orrs	r3, r2
 800565e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005660:	4b1f      	ldr	r3, [pc, #124]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a19      	ldr	r1, [r3, #32]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005670:	430b      	orrs	r3, r1
 8005672:	491b      	ldr	r1, [pc, #108]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 8005674:	4313      	orrs	r3, r2
 8005676:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005678:	4b1b      	ldr	r3, [pc, #108]	@ (80056e8 <HAL_RCC_OscConfig+0x4cc>)
 800567a:	2201      	movs	r2, #1
 800567c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800567e:	f7fe f955 	bl	800392c <HAL_GetTick>
 8005682:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005684:	e008      	b.n	8005698 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005686:	f7fe f951 	bl	800392c <HAL_GetTick>
 800568a:	4602      	mov	r2, r0
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	1ad3      	subs	r3, r2, r3
 8005690:	2b02      	cmp	r3, #2
 8005692:	d901      	bls.n	8005698 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005694:	2303      	movs	r3, #3
 8005696:	e03d      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005698:	4b11      	ldr	r3, [pc, #68]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d0f0      	beq.n	8005686 <HAL_RCC_OscConfig+0x46a>
 80056a4:	e035      	b.n	8005712 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056a6:	4b10      	ldr	r3, [pc, #64]	@ (80056e8 <HAL_RCC_OscConfig+0x4cc>)
 80056a8:	2200      	movs	r2, #0
 80056aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ac:	f7fe f93e 	bl	800392c <HAL_GetTick>
 80056b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056b2:	e008      	b.n	80056c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056b4:	f7fe f93a 	bl	800392c <HAL_GetTick>
 80056b8:	4602      	mov	r2, r0
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	2b02      	cmp	r3, #2
 80056c0:	d901      	bls.n	80056c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80056c2:	2303      	movs	r3, #3
 80056c4:	e026      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056c6:	4b06      	ldr	r3, [pc, #24]	@ (80056e0 <HAL_RCC_OscConfig+0x4c4>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d1f0      	bne.n	80056b4 <HAL_RCC_OscConfig+0x498>
 80056d2:	e01e      	b.n	8005712 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	69db      	ldr	r3, [r3, #28]
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d107      	bne.n	80056ec <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	e019      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
 80056e0:	40021000 	.word	0x40021000
 80056e4:	40007000 	.word	0x40007000
 80056e8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80056ec:	4b0b      	ldr	r3, [pc, #44]	@ (800571c <HAL_RCC_OscConfig+0x500>)
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6a1b      	ldr	r3, [r3, #32]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d106      	bne.n	800570e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800570a:	429a      	cmp	r2, r3
 800570c:	d001      	beq.n	8005712 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e000      	b.n	8005714 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3718      	adds	r7, #24
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	40021000 	.word	0x40021000

08005720 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d101      	bne.n	8005734 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e0d0      	b.n	80058d6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005734:	4b6a      	ldr	r3, [pc, #424]	@ (80058e0 <HAL_RCC_ClockConfig+0x1c0>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0307 	and.w	r3, r3, #7
 800573c:	683a      	ldr	r2, [r7, #0]
 800573e:	429a      	cmp	r2, r3
 8005740:	d910      	bls.n	8005764 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005742:	4b67      	ldr	r3, [pc, #412]	@ (80058e0 <HAL_RCC_ClockConfig+0x1c0>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f023 0207 	bic.w	r2, r3, #7
 800574a:	4965      	ldr	r1, [pc, #404]	@ (80058e0 <HAL_RCC_ClockConfig+0x1c0>)
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	4313      	orrs	r3, r2
 8005750:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005752:	4b63      	ldr	r3, [pc, #396]	@ (80058e0 <HAL_RCC_ClockConfig+0x1c0>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0307 	and.w	r3, r3, #7
 800575a:	683a      	ldr	r2, [r7, #0]
 800575c:	429a      	cmp	r2, r3
 800575e:	d001      	beq.n	8005764 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e0b8      	b.n	80058d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0302 	and.w	r3, r3, #2
 800576c:	2b00      	cmp	r3, #0
 800576e:	d020      	beq.n	80057b2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 0304 	and.w	r3, r3, #4
 8005778:	2b00      	cmp	r3, #0
 800577a:	d005      	beq.n	8005788 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800577c:	4b59      	ldr	r3, [pc, #356]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	4a58      	ldr	r2, [pc, #352]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005782:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005786:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 0308 	and.w	r3, r3, #8
 8005790:	2b00      	cmp	r3, #0
 8005792:	d005      	beq.n	80057a0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005794:	4b53      	ldr	r3, [pc, #332]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	4a52      	ldr	r2, [pc, #328]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 800579a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800579e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057a0:	4b50      	ldr	r3, [pc, #320]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	494d      	ldr	r1, [pc, #308]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 80057ae:	4313      	orrs	r3, r2
 80057b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d040      	beq.n	8005840 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d107      	bne.n	80057d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057c6:	4b47      	ldr	r3, [pc, #284]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d115      	bne.n	80057fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e07f      	b.n	80058d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d107      	bne.n	80057ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057de:	4b41      	ldr	r3, [pc, #260]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d109      	bne.n	80057fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e073      	b.n	80058d6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057ee:	4b3d      	ldr	r3, [pc, #244]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0302 	and.w	r3, r3, #2
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d101      	bne.n	80057fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e06b      	b.n	80058d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057fe:	4b39      	ldr	r3, [pc, #228]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	f023 0203 	bic.w	r2, r3, #3
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	4936      	ldr	r1, [pc, #216]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 800580c:	4313      	orrs	r3, r2
 800580e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005810:	f7fe f88c 	bl	800392c <HAL_GetTick>
 8005814:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005816:	e00a      	b.n	800582e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005818:	f7fe f888 	bl	800392c <HAL_GetTick>
 800581c:	4602      	mov	r2, r0
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	1ad3      	subs	r3, r2, r3
 8005822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005826:	4293      	cmp	r3, r2
 8005828:	d901      	bls.n	800582e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	e053      	b.n	80058d6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800582e:	4b2d      	ldr	r3, [pc, #180]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	f003 020c 	and.w	r2, r3, #12
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	429a      	cmp	r2, r3
 800583e:	d1eb      	bne.n	8005818 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005840:	4b27      	ldr	r3, [pc, #156]	@ (80058e0 <HAL_RCC_ClockConfig+0x1c0>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f003 0307 	and.w	r3, r3, #7
 8005848:	683a      	ldr	r2, [r7, #0]
 800584a:	429a      	cmp	r2, r3
 800584c:	d210      	bcs.n	8005870 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800584e:	4b24      	ldr	r3, [pc, #144]	@ (80058e0 <HAL_RCC_ClockConfig+0x1c0>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f023 0207 	bic.w	r2, r3, #7
 8005856:	4922      	ldr	r1, [pc, #136]	@ (80058e0 <HAL_RCC_ClockConfig+0x1c0>)
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	4313      	orrs	r3, r2
 800585c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800585e:	4b20      	ldr	r3, [pc, #128]	@ (80058e0 <HAL_RCC_ClockConfig+0x1c0>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 0307 	and.w	r3, r3, #7
 8005866:	683a      	ldr	r2, [r7, #0]
 8005868:	429a      	cmp	r2, r3
 800586a:	d001      	beq.n	8005870 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800586c:	2301      	movs	r3, #1
 800586e:	e032      	b.n	80058d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0304 	and.w	r3, r3, #4
 8005878:	2b00      	cmp	r3, #0
 800587a:	d008      	beq.n	800588e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800587c:	4b19      	ldr	r3, [pc, #100]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	68db      	ldr	r3, [r3, #12]
 8005888:	4916      	ldr	r1, [pc, #88]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 800588a:	4313      	orrs	r3, r2
 800588c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0308 	and.w	r3, r3, #8
 8005896:	2b00      	cmp	r3, #0
 8005898:	d009      	beq.n	80058ae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800589a:	4b12      	ldr	r3, [pc, #72]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	00db      	lsls	r3, r3, #3
 80058a8:	490e      	ldr	r1, [pc, #56]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 80058aa:	4313      	orrs	r3, r2
 80058ac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80058ae:	f000 f821 	bl	80058f4 <HAL_RCC_GetSysClockFreq>
 80058b2:	4602      	mov	r2, r0
 80058b4:	4b0b      	ldr	r3, [pc, #44]	@ (80058e4 <HAL_RCC_ClockConfig+0x1c4>)
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	091b      	lsrs	r3, r3, #4
 80058ba:	f003 030f 	and.w	r3, r3, #15
 80058be:	490a      	ldr	r1, [pc, #40]	@ (80058e8 <HAL_RCC_ClockConfig+0x1c8>)
 80058c0:	5ccb      	ldrb	r3, [r1, r3]
 80058c2:	fa22 f303 	lsr.w	r3, r2, r3
 80058c6:	4a09      	ldr	r2, [pc, #36]	@ (80058ec <HAL_RCC_ClockConfig+0x1cc>)
 80058c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80058ca:	4b09      	ldr	r3, [pc, #36]	@ (80058f0 <HAL_RCC_ClockConfig+0x1d0>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4618      	mov	r0, r3
 80058d0:	f7fd ffea 	bl	80038a8 <HAL_InitTick>

  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3710      	adds	r7, #16
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	40022000 	.word	0x40022000
 80058e4:	40021000 	.word	0x40021000
 80058e8:	0800dfe0 	.word	0x0800dfe0
 80058ec:	20000018 	.word	0x20000018
 80058f0:	20000020 	.word	0x20000020

080058f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b087      	sub	sp, #28
 80058f8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80058fa:	2300      	movs	r3, #0
 80058fc:	60fb      	str	r3, [r7, #12]
 80058fe:	2300      	movs	r3, #0
 8005900:	60bb      	str	r3, [r7, #8]
 8005902:	2300      	movs	r3, #0
 8005904:	617b      	str	r3, [r7, #20]
 8005906:	2300      	movs	r3, #0
 8005908:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800590a:	2300      	movs	r3, #0
 800590c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800590e:	4b1e      	ldr	r3, [pc, #120]	@ (8005988 <HAL_RCC_GetSysClockFreq+0x94>)
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f003 030c 	and.w	r3, r3, #12
 800591a:	2b04      	cmp	r3, #4
 800591c:	d002      	beq.n	8005924 <HAL_RCC_GetSysClockFreq+0x30>
 800591e:	2b08      	cmp	r3, #8
 8005920:	d003      	beq.n	800592a <HAL_RCC_GetSysClockFreq+0x36>
 8005922:	e027      	b.n	8005974 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005924:	4b19      	ldr	r3, [pc, #100]	@ (800598c <HAL_RCC_GetSysClockFreq+0x98>)
 8005926:	613b      	str	r3, [r7, #16]
      break;
 8005928:	e027      	b.n	800597a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	0c9b      	lsrs	r3, r3, #18
 800592e:	f003 030f 	and.w	r3, r3, #15
 8005932:	4a17      	ldr	r2, [pc, #92]	@ (8005990 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005934:	5cd3      	ldrb	r3, [r2, r3]
 8005936:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800593e:	2b00      	cmp	r3, #0
 8005940:	d010      	beq.n	8005964 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005942:	4b11      	ldr	r3, [pc, #68]	@ (8005988 <HAL_RCC_GetSysClockFreq+0x94>)
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	0c5b      	lsrs	r3, r3, #17
 8005948:	f003 0301 	and.w	r3, r3, #1
 800594c:	4a11      	ldr	r2, [pc, #68]	@ (8005994 <HAL_RCC_GetSysClockFreq+0xa0>)
 800594e:	5cd3      	ldrb	r3, [r2, r3]
 8005950:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a0d      	ldr	r2, [pc, #52]	@ (800598c <HAL_RCC_GetSysClockFreq+0x98>)
 8005956:	fb03 f202 	mul.w	r2, r3, r2
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005960:	617b      	str	r3, [r7, #20]
 8005962:	e004      	b.n	800596e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	4a0c      	ldr	r2, [pc, #48]	@ (8005998 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005968:	fb02 f303 	mul.w	r3, r2, r3
 800596c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	613b      	str	r3, [r7, #16]
      break;
 8005972:	e002      	b.n	800597a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005974:	4b05      	ldr	r3, [pc, #20]	@ (800598c <HAL_RCC_GetSysClockFreq+0x98>)
 8005976:	613b      	str	r3, [r7, #16]
      break;
 8005978:	bf00      	nop
    }
  }
  return sysclockfreq;
 800597a:	693b      	ldr	r3, [r7, #16]
}
 800597c:	4618      	mov	r0, r3
 800597e:	371c      	adds	r7, #28
 8005980:	46bd      	mov	sp, r7
 8005982:	bc80      	pop	{r7}
 8005984:	4770      	bx	lr
 8005986:	bf00      	nop
 8005988:	40021000 	.word	0x40021000
 800598c:	007a1200 	.word	0x007a1200
 8005990:	0800dff8 	.word	0x0800dff8
 8005994:	0800e008 	.word	0x0800e008
 8005998:	003d0900 	.word	0x003d0900

0800599c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800599c:	b480      	push	{r7}
 800599e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059a0:	4b02      	ldr	r3, [pc, #8]	@ (80059ac <HAL_RCC_GetHCLKFreq+0x10>)
 80059a2:	681b      	ldr	r3, [r3, #0]
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bc80      	pop	{r7}
 80059aa:	4770      	bx	lr
 80059ac:	20000018 	.word	0x20000018

080059b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80059b4:	f7ff fff2 	bl	800599c <HAL_RCC_GetHCLKFreq>
 80059b8:	4602      	mov	r2, r0
 80059ba:	4b05      	ldr	r3, [pc, #20]	@ (80059d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	0a1b      	lsrs	r3, r3, #8
 80059c0:	f003 0307 	and.w	r3, r3, #7
 80059c4:	4903      	ldr	r1, [pc, #12]	@ (80059d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80059c6:	5ccb      	ldrb	r3, [r1, r3]
 80059c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	40021000 	.word	0x40021000
 80059d4:	0800dff0 	.word	0x0800dff0

080059d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80059dc:	f7ff ffde 	bl	800599c <HAL_RCC_GetHCLKFreq>
 80059e0:	4602      	mov	r2, r0
 80059e2:	4b05      	ldr	r3, [pc, #20]	@ (80059f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	0adb      	lsrs	r3, r3, #11
 80059e8:	f003 0307 	and.w	r3, r3, #7
 80059ec:	4903      	ldr	r1, [pc, #12]	@ (80059fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80059ee:	5ccb      	ldrb	r3, [r1, r3]
 80059f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059f4:	4618      	mov	r0, r3
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	40021000 	.word	0x40021000
 80059fc:	0800dff0 	.word	0x0800dff0

08005a00 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b085      	sub	sp, #20
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005a08:	4b0a      	ldr	r3, [pc, #40]	@ (8005a34 <RCC_Delay+0x34>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a0a      	ldr	r2, [pc, #40]	@ (8005a38 <RCC_Delay+0x38>)
 8005a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a12:	0a5b      	lsrs	r3, r3, #9
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	fb02 f303 	mul.w	r3, r2, r3
 8005a1a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005a1c:	bf00      	nop
  }
  while (Delay --);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	1e5a      	subs	r2, r3, #1
 8005a22:	60fa      	str	r2, [r7, #12]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d1f9      	bne.n	8005a1c <RCC_Delay+0x1c>
}
 8005a28:	bf00      	nop
 8005a2a:	bf00      	nop
 8005a2c:	3714      	adds	r7, #20
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bc80      	pop	{r7}
 8005a32:	4770      	bx	lr
 8005a34:	20000018 	.word	0x20000018
 8005a38:	10624dd3 	.word	0x10624dd3

08005a3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b082      	sub	sp, #8
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d101      	bne.n	8005a4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e076      	b.n	8005b3c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d108      	bne.n	8005a68 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a5e:	d009      	beq.n	8005a74 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	61da      	str	r2, [r3, #28]
 8005a66:	e005      	b.n	8005a74 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d106      	bne.n	8005a94 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f7fd f966 	bl	8002d60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2202      	movs	r2, #2
 8005a98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005aaa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005abc:	431a      	orrs	r2, r3
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ac6:	431a      	orrs	r2, r3
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	691b      	ldr	r3, [r3, #16]
 8005acc:	f003 0302 	and.w	r3, r3, #2
 8005ad0:	431a      	orrs	r2, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	431a      	orrs	r2, r3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	699b      	ldr	r3, [r3, #24]
 8005ae0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ae4:	431a      	orrs	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	69db      	ldr	r3, [r3, #28]
 8005aea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005aee:	431a      	orrs	r2, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6a1b      	ldr	r3, [r3, #32]
 8005af4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af8:	ea42 0103 	orr.w	r1, r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b00:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	430a      	orrs	r2, r1
 8005b0a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	0c1a      	lsrs	r2, r3, #16
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f002 0204 	and.w	r2, r2, #4
 8005b1a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	69da      	ldr	r2, [r3, #28]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b2a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3708      	adds	r7, #8
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b088      	sub	sp, #32
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	60b9      	str	r1, [r7, #8]
 8005b4e:	603b      	str	r3, [r7, #0]
 8005b50:	4613      	mov	r3, r2
 8005b52:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b54:	f7fd feea 	bl	800392c <HAL_GetTick>
 8005b58:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005b5a:	88fb      	ldrh	r3, [r7, #6]
 8005b5c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d001      	beq.n	8005b6e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005b6a:	2302      	movs	r3, #2
 8005b6c:	e12a      	b.n	8005dc4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d002      	beq.n	8005b7a <HAL_SPI_Transmit+0x36>
 8005b74:	88fb      	ldrh	r3, [r7, #6]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d101      	bne.n	8005b7e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e122      	b.n	8005dc4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d101      	bne.n	8005b8c <HAL_SPI_Transmit+0x48>
 8005b88:	2302      	movs	r3, #2
 8005b8a:	e11b      	b.n	8005dc4 <HAL_SPI_Transmit+0x280>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2203      	movs	r2, #3
 8005b98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	68ba      	ldr	r2, [r7, #8]
 8005ba6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	88fa      	ldrh	r2, [r7, #6]
 8005bac:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	88fa      	ldrh	r2, [r7, #6]
 8005bb2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bda:	d10f      	bne.n	8005bfc <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bea:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bfa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c06:	2b40      	cmp	r3, #64	@ 0x40
 8005c08:	d007      	beq.n	8005c1a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c18:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c22:	d152      	bne.n	8005cca <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d002      	beq.n	8005c32 <HAL_SPI_Transmit+0xee>
 8005c2c:	8b7b      	ldrh	r3, [r7, #26]
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d145      	bne.n	8005cbe <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c36:	881a      	ldrh	r2, [r3, #0]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c42:	1c9a      	adds	r2, r3, #2
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c4c:	b29b      	uxth	r3, r3
 8005c4e:	3b01      	subs	r3, #1
 8005c50:	b29a      	uxth	r2, r3
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005c56:	e032      	b.n	8005cbe <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	f003 0302 	and.w	r3, r3, #2
 8005c62:	2b02      	cmp	r3, #2
 8005c64:	d112      	bne.n	8005c8c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c6a:	881a      	ldrh	r2, [r3, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c76:	1c9a      	adds	r2, r3, #2
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	3b01      	subs	r3, #1
 8005c84:	b29a      	uxth	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005c8a:	e018      	b.n	8005cbe <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c8c:	f7fd fe4e 	bl	800392c <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	683a      	ldr	r2, [r7, #0]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d803      	bhi.n	8005ca4 <HAL_SPI_Transmit+0x160>
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca2:	d102      	bne.n	8005caa <HAL_SPI_Transmit+0x166>
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d109      	bne.n	8005cbe <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2201      	movs	r2, #1
 8005cae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e082      	b.n	8005dc4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1c7      	bne.n	8005c58 <HAL_SPI_Transmit+0x114>
 8005cc8:	e053      	b.n	8005d72 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d002      	beq.n	8005cd8 <HAL_SPI_Transmit+0x194>
 8005cd2:	8b7b      	ldrh	r3, [r7, #26]
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d147      	bne.n	8005d68 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	330c      	adds	r3, #12
 8005ce2:	7812      	ldrb	r2, [r2, #0]
 8005ce4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cea:	1c5a      	adds	r2, r3, #1
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	b29a      	uxth	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005cfe:	e033      	b.n	8005d68 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	f003 0302 	and.w	r3, r3, #2
 8005d0a:	2b02      	cmp	r3, #2
 8005d0c:	d113      	bne.n	8005d36 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	330c      	adds	r3, #12
 8005d18:	7812      	ldrb	r2, [r2, #0]
 8005d1a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d20:	1c5a      	adds	r2, r3, #1
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	b29a      	uxth	r2, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005d34:	e018      	b.n	8005d68 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d36:	f7fd fdf9 	bl	800392c <HAL_GetTick>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	69fb      	ldr	r3, [r7, #28]
 8005d3e:	1ad3      	subs	r3, r2, r3
 8005d40:	683a      	ldr	r2, [r7, #0]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d803      	bhi.n	8005d4e <HAL_SPI_Transmit+0x20a>
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d4c:	d102      	bne.n	8005d54 <HAL_SPI_Transmit+0x210>
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d109      	bne.n	8005d68 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e02d      	b.n	8005dc4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1c6      	bne.n	8005d00 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d72:	69fa      	ldr	r2, [r7, #28]
 8005d74:	6839      	ldr	r1, [r7, #0]
 8005d76:	68f8      	ldr	r0, [r7, #12]
 8005d78:	f000 f8b0 	bl	8005edc <SPI_EndRxTxTransaction>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d002      	beq.n	8005d88 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2220      	movs	r2, #32
 8005d86:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d10a      	bne.n	8005da6 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d90:	2300      	movs	r3, #0
 8005d92:	617b      	str	r3, [r7, #20]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	617b      	str	r3, [r7, #20]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	617b      	str	r3, [r7, #20]
 8005da4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2200      	movs	r2, #0
 8005db2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d001      	beq.n	8005dc2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e000      	b.n	8005dc4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005dc2:	2300      	movs	r3, #0
  }
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3720      	adds	r7, #32
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	bd80      	pop	{r7, pc}

08005dcc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b088      	sub	sp, #32
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	603b      	str	r3, [r7, #0]
 8005dd8:	4613      	mov	r3, r2
 8005dda:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ddc:	f7fd fda6 	bl	800392c <HAL_GetTick>
 8005de0:	4602      	mov	r2, r0
 8005de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de4:	1a9b      	subs	r3, r3, r2
 8005de6:	683a      	ldr	r2, [r7, #0]
 8005de8:	4413      	add	r3, r2
 8005dea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005dec:	f7fd fd9e 	bl	800392c <HAL_GetTick>
 8005df0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005df2:	4b39      	ldr	r3, [pc, #228]	@ (8005ed8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	015b      	lsls	r3, r3, #5
 8005df8:	0d1b      	lsrs	r3, r3, #20
 8005dfa:	69fa      	ldr	r2, [r7, #28]
 8005dfc:	fb02 f303 	mul.w	r3, r2, r3
 8005e00:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e02:	e054      	b.n	8005eae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e0a:	d050      	beq.n	8005eae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e0c:	f7fd fd8e 	bl	800392c <HAL_GetTick>
 8005e10:	4602      	mov	r2, r0
 8005e12:	69bb      	ldr	r3, [r7, #24]
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	69fa      	ldr	r2, [r7, #28]
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d902      	bls.n	8005e22 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d13d      	bne.n	8005e9e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	685a      	ldr	r2, [r3, #4]
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005e30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e3a:	d111      	bne.n	8005e60 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e44:	d004      	beq.n	8005e50 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e4e:	d107      	bne.n	8005e60 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e68:	d10f      	bne.n	8005e8a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e78:	601a      	str	r2, [r3, #0]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	e017      	b.n	8005ece <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e9e:	697b      	ldr	r3, [r7, #20]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d101      	bne.n	8005ea8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	689a      	ldr	r2, [r3, #8]
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	4013      	ands	r3, r2
 8005eb8:	68ba      	ldr	r2, [r7, #8]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	bf0c      	ite	eq
 8005ebe:	2301      	moveq	r3, #1
 8005ec0:	2300      	movne	r3, #0
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	79fb      	ldrb	r3, [r7, #7]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d19b      	bne.n	8005e04 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005ecc:	2300      	movs	r3, #0
}
 8005ece:	4618      	mov	r0, r3
 8005ed0:	3720      	adds	r7, #32
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}
 8005ed6:	bf00      	nop
 8005ed8:	20000018 	.word	0x20000018

08005edc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b086      	sub	sp, #24
 8005ee0:	af02      	add	r7, sp, #8
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	9300      	str	r3, [sp, #0]
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	2102      	movs	r1, #2
 8005ef2:	68f8      	ldr	r0, [r7, #12]
 8005ef4:	f7ff ff6a 	bl	8005dcc <SPI_WaitFlagStateUntilTimeout>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d007      	beq.n	8005f0e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f02:	f043 0220 	orr.w	r2, r3, #32
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	e013      	b.n	8005f36 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	2200      	movs	r2, #0
 8005f16:	2180      	movs	r1, #128	@ 0x80
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f7ff ff57 	bl	8005dcc <SPI_WaitFlagStateUntilTimeout>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d007      	beq.n	8005f34 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f28:	f043 0220 	orr.w	r2, r3, #32
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005f30:	2303      	movs	r3, #3
 8005f32:	e000      	b.n	8005f36 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3710      	adds	r7, #16
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}

08005f3e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f3e:	b580      	push	{r7, lr}
 8005f40:	b082      	sub	sp, #8
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d101      	bne.n	8005f50 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e041      	b.n	8005fd4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d106      	bne.n	8005f6a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f7fd fa19 	bl	800339c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2202      	movs	r2, #2
 8005f6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	3304      	adds	r3, #4
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	4610      	mov	r0, r2
 8005f7e:	f000 fd69 	bl	8006a54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2201      	movs	r2, #1
 8005f86:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2201      	movs	r2, #1
 8005f96:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2201      	movs	r2, #1
 8005fae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2201      	movs	r2, #1
 8005fb6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	3708      	adds	r7, #8
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	bd80      	pop	{r7, pc}

08005fdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b085      	sub	sp, #20
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	d001      	beq.n	8005ff4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e044      	b.n	800607e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2202      	movs	r2, #2
 8005ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	68da      	ldr	r2, [r3, #12]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f042 0201 	orr.w	r2, r2, #1
 800600a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a1d      	ldr	r2, [pc, #116]	@ (8006088 <HAL_TIM_Base_Start_IT+0xac>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d018      	beq.n	8006048 <HAL_TIM_Base_Start_IT+0x6c>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a1c      	ldr	r2, [pc, #112]	@ (800608c <HAL_TIM_Base_Start_IT+0xb0>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d013      	beq.n	8006048 <HAL_TIM_Base_Start_IT+0x6c>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006028:	d00e      	beq.n	8006048 <HAL_TIM_Base_Start_IT+0x6c>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4a18      	ldr	r2, [pc, #96]	@ (8006090 <HAL_TIM_Base_Start_IT+0xb4>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d009      	beq.n	8006048 <HAL_TIM_Base_Start_IT+0x6c>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a16      	ldr	r2, [pc, #88]	@ (8006094 <HAL_TIM_Base_Start_IT+0xb8>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d004      	beq.n	8006048 <HAL_TIM_Base_Start_IT+0x6c>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a15      	ldr	r2, [pc, #84]	@ (8006098 <HAL_TIM_Base_Start_IT+0xbc>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d111      	bne.n	800606c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	f003 0307 	and.w	r3, r3, #7
 8006052:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2b06      	cmp	r3, #6
 8006058:	d010      	beq.n	800607c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f042 0201 	orr.w	r2, r2, #1
 8006068:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800606a:	e007      	b.n	800607c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f042 0201 	orr.w	r2, r2, #1
 800607a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	3714      	adds	r7, #20
 8006082:	46bd      	mov	sp, r7
 8006084:	bc80      	pop	{r7}
 8006086:	4770      	bx	lr
 8006088:	40012c00 	.word	0x40012c00
 800608c:	40013400 	.word	0x40013400
 8006090:	40000400 	.word	0x40000400
 8006094:	40000800 	.word	0x40000800
 8006098:	40000c00 	.word	0x40000c00

0800609c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800609c:	b480      	push	{r7}
 800609e:	b083      	sub	sp, #12
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68da      	ldr	r2, [r3, #12]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f022 0201 	bic.w	r2, r2, #1
 80060b2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	6a1a      	ldr	r2, [r3, #32]
 80060ba:	f241 1311 	movw	r3, #4369	@ 0x1111
 80060be:	4013      	ands	r3, r2
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d10f      	bne.n	80060e4 <HAL_TIM_Base_Stop_IT+0x48>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6a1a      	ldr	r2, [r3, #32]
 80060ca:	f240 4344 	movw	r3, #1092	@ 0x444
 80060ce:	4013      	ands	r3, r2
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d107      	bne.n	80060e4 <HAL_TIM_Base_Stop_IT+0x48>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f022 0201 	bic.w	r2, r2, #1
 80060e2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2201      	movs	r2, #1
 80060e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80060ec:	2300      	movs	r3, #0
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	370c      	adds	r7, #12
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bc80      	pop	{r7}
 80060f6:	4770      	bx	lr

080060f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b082      	sub	sp, #8
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d101      	bne.n	800610a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e041      	b.n	800618e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006110:	b2db      	uxtb	r3, r3
 8006112:	2b00      	cmp	r3, #0
 8006114:	d106      	bne.n	8006124 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 f839 	bl	8006196 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2202      	movs	r2, #2
 8006128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	3304      	adds	r3, #4
 8006134:	4619      	mov	r1, r3
 8006136:	4610      	mov	r0, r2
 8006138:	f000 fc8c 	bl	8006a54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2201      	movs	r2, #1
 8006188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	3708      	adds	r7, #8
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}

08006196 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006196:	b480      	push	{r7}
 8006198:	b083      	sub	sp, #12
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800619e:	bf00      	nop
 80061a0:	370c      	adds	r7, #12
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bc80      	pop	{r7}
 80061a6:	4770      	bx	lr

080061a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b084      	sub	sp, #16
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d109      	bne.n	80061cc <HAL_TIM_PWM_Start+0x24>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	bf14      	ite	ne
 80061c4:	2301      	movne	r3, #1
 80061c6:	2300      	moveq	r3, #0
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	e022      	b.n	8006212 <HAL_TIM_PWM_Start+0x6a>
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	2b04      	cmp	r3, #4
 80061d0:	d109      	bne.n	80061e6 <HAL_TIM_PWM_Start+0x3e>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80061d8:	b2db      	uxtb	r3, r3
 80061da:	2b01      	cmp	r3, #1
 80061dc:	bf14      	ite	ne
 80061de:	2301      	movne	r3, #1
 80061e0:	2300      	moveq	r3, #0
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	e015      	b.n	8006212 <HAL_TIM_PWM_Start+0x6a>
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	2b08      	cmp	r3, #8
 80061ea:	d109      	bne.n	8006200 <HAL_TIM_PWM_Start+0x58>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80061f2:	b2db      	uxtb	r3, r3
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	bf14      	ite	ne
 80061f8:	2301      	movne	r3, #1
 80061fa:	2300      	moveq	r3, #0
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	e008      	b.n	8006212 <HAL_TIM_PWM_Start+0x6a>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006206:	b2db      	uxtb	r3, r3
 8006208:	2b01      	cmp	r3, #1
 800620a:	bf14      	ite	ne
 800620c:	2301      	movne	r3, #1
 800620e:	2300      	moveq	r3, #0
 8006210:	b2db      	uxtb	r3, r3
 8006212:	2b00      	cmp	r3, #0
 8006214:	d001      	beq.n	800621a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e072      	b.n	8006300 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d104      	bne.n	800622a <HAL_TIM_PWM_Start+0x82>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2202      	movs	r2, #2
 8006224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006228:	e013      	b.n	8006252 <HAL_TIM_PWM_Start+0xaa>
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	2b04      	cmp	r3, #4
 800622e:	d104      	bne.n	800623a <HAL_TIM_PWM_Start+0x92>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2202      	movs	r2, #2
 8006234:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006238:	e00b      	b.n	8006252 <HAL_TIM_PWM_Start+0xaa>
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	2b08      	cmp	r3, #8
 800623e:	d104      	bne.n	800624a <HAL_TIM_PWM_Start+0xa2>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2202      	movs	r2, #2
 8006244:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006248:	e003      	b.n	8006252 <HAL_TIM_PWM_Start+0xaa>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2202      	movs	r2, #2
 800624e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	2201      	movs	r2, #1
 8006258:	6839      	ldr	r1, [r7, #0]
 800625a:	4618      	mov	r0, r3
 800625c:	f000 fec2 	bl	8006fe4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a28      	ldr	r2, [pc, #160]	@ (8006308 <HAL_TIM_PWM_Start+0x160>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d004      	beq.n	8006274 <HAL_TIM_PWM_Start+0xcc>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a27      	ldr	r2, [pc, #156]	@ (800630c <HAL_TIM_PWM_Start+0x164>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d101      	bne.n	8006278 <HAL_TIM_PWM_Start+0xd0>
 8006274:	2301      	movs	r3, #1
 8006276:	e000      	b.n	800627a <HAL_TIM_PWM_Start+0xd2>
 8006278:	2300      	movs	r3, #0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d007      	beq.n	800628e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800628c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a1d      	ldr	r2, [pc, #116]	@ (8006308 <HAL_TIM_PWM_Start+0x160>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d018      	beq.n	80062ca <HAL_TIM_PWM_Start+0x122>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a1b      	ldr	r2, [pc, #108]	@ (800630c <HAL_TIM_PWM_Start+0x164>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d013      	beq.n	80062ca <HAL_TIM_PWM_Start+0x122>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062aa:	d00e      	beq.n	80062ca <HAL_TIM_PWM_Start+0x122>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a17      	ldr	r2, [pc, #92]	@ (8006310 <HAL_TIM_PWM_Start+0x168>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d009      	beq.n	80062ca <HAL_TIM_PWM_Start+0x122>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4a16      	ldr	r2, [pc, #88]	@ (8006314 <HAL_TIM_PWM_Start+0x16c>)
 80062bc:	4293      	cmp	r3, r2
 80062be:	d004      	beq.n	80062ca <HAL_TIM_PWM_Start+0x122>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a14      	ldr	r2, [pc, #80]	@ (8006318 <HAL_TIM_PWM_Start+0x170>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d111      	bne.n	80062ee <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	f003 0307 	and.w	r3, r3, #7
 80062d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2b06      	cmp	r3, #6
 80062da:	d010      	beq.n	80062fe <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f042 0201 	orr.w	r2, r2, #1
 80062ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ec:	e007      	b.n	80062fe <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f042 0201 	orr.w	r2, r2, #1
 80062fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}
 8006308:	40012c00 	.word	0x40012c00
 800630c:	40013400 	.word	0x40013400
 8006310:	40000400 	.word	0x40000400
 8006314:	40000800 	.word	0x40000800
 8006318:	40000c00 	.word	0x40000c00

0800631c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b084      	sub	sp, #16
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006326:	2300      	movs	r3, #0
 8006328:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d109      	bne.n	8006344 <HAL_TIM_PWM_Start_IT+0x28>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006336:	b2db      	uxtb	r3, r3
 8006338:	2b01      	cmp	r3, #1
 800633a:	bf14      	ite	ne
 800633c:	2301      	movne	r3, #1
 800633e:	2300      	moveq	r3, #0
 8006340:	b2db      	uxtb	r3, r3
 8006342:	e022      	b.n	800638a <HAL_TIM_PWM_Start_IT+0x6e>
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	2b04      	cmp	r3, #4
 8006348:	d109      	bne.n	800635e <HAL_TIM_PWM_Start_IT+0x42>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006350:	b2db      	uxtb	r3, r3
 8006352:	2b01      	cmp	r3, #1
 8006354:	bf14      	ite	ne
 8006356:	2301      	movne	r3, #1
 8006358:	2300      	moveq	r3, #0
 800635a:	b2db      	uxtb	r3, r3
 800635c:	e015      	b.n	800638a <HAL_TIM_PWM_Start_IT+0x6e>
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	2b08      	cmp	r3, #8
 8006362:	d109      	bne.n	8006378 <HAL_TIM_PWM_Start_IT+0x5c>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800636a:	b2db      	uxtb	r3, r3
 800636c:	2b01      	cmp	r3, #1
 800636e:	bf14      	ite	ne
 8006370:	2301      	movne	r3, #1
 8006372:	2300      	moveq	r3, #0
 8006374:	b2db      	uxtb	r3, r3
 8006376:	e008      	b.n	800638a <HAL_TIM_PWM_Start_IT+0x6e>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800637e:	b2db      	uxtb	r3, r3
 8006380:	2b01      	cmp	r3, #1
 8006382:	bf14      	ite	ne
 8006384:	2301      	movne	r3, #1
 8006386:	2300      	moveq	r3, #0
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b00      	cmp	r3, #0
 800638c:	d001      	beq.n	8006392 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e0bd      	b.n	800650e <HAL_TIM_PWM_Start_IT+0x1f2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d104      	bne.n	80063a2 <HAL_TIM_PWM_Start_IT+0x86>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2202      	movs	r2, #2
 800639c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063a0:	e013      	b.n	80063ca <HAL_TIM_PWM_Start_IT+0xae>
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	2b04      	cmp	r3, #4
 80063a6:	d104      	bne.n	80063b2 <HAL_TIM_PWM_Start_IT+0x96>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2202      	movs	r2, #2
 80063ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80063b0:	e00b      	b.n	80063ca <HAL_TIM_PWM_Start_IT+0xae>
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	2b08      	cmp	r3, #8
 80063b6:	d104      	bne.n	80063c2 <HAL_TIM_PWM_Start_IT+0xa6>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2202      	movs	r2, #2
 80063bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80063c0:	e003      	b.n	80063ca <HAL_TIM_PWM_Start_IT+0xae>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2202      	movs	r2, #2
 80063c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	2b0c      	cmp	r3, #12
 80063ce:	d841      	bhi.n	8006454 <HAL_TIM_PWM_Start_IT+0x138>
 80063d0:	a201      	add	r2, pc, #4	@ (adr r2, 80063d8 <HAL_TIM_PWM_Start_IT+0xbc>)
 80063d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063d6:	bf00      	nop
 80063d8:	0800640d 	.word	0x0800640d
 80063dc:	08006455 	.word	0x08006455
 80063e0:	08006455 	.word	0x08006455
 80063e4:	08006455 	.word	0x08006455
 80063e8:	0800641f 	.word	0x0800641f
 80063ec:	08006455 	.word	0x08006455
 80063f0:	08006455 	.word	0x08006455
 80063f4:	08006455 	.word	0x08006455
 80063f8:	08006431 	.word	0x08006431
 80063fc:	08006455 	.word	0x08006455
 8006400:	08006455 	.word	0x08006455
 8006404:	08006455 	.word	0x08006455
 8006408:	08006443 	.word	0x08006443
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68da      	ldr	r2, [r3, #12]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f042 0202 	orr.w	r2, r2, #2
 800641a:	60da      	str	r2, [r3, #12]
      break;
 800641c:	e01d      	b.n	800645a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	68da      	ldr	r2, [r3, #12]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f042 0204 	orr.w	r2, r2, #4
 800642c:	60da      	str	r2, [r3, #12]
      break;
 800642e:	e014      	b.n	800645a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68da      	ldr	r2, [r3, #12]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f042 0208 	orr.w	r2, r2, #8
 800643e:	60da      	str	r2, [r3, #12]
      break;
 8006440:	e00b      	b.n	800645a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	68da      	ldr	r2, [r3, #12]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f042 0210 	orr.w	r2, r2, #16
 8006450:	60da      	str	r2, [r3, #12]
      break;
 8006452:	e002      	b.n	800645a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	73fb      	strb	r3, [r7, #15]
      break;
 8006458:	bf00      	nop
  }

  if (status == HAL_OK)
 800645a:	7bfb      	ldrb	r3, [r7, #15]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d155      	bne.n	800650c <HAL_TIM_PWM_Start_IT+0x1f0>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	2201      	movs	r2, #1
 8006466:	6839      	ldr	r1, [r7, #0]
 8006468:	4618      	mov	r0, r3
 800646a:	f000 fdbb 	bl	8006fe4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a29      	ldr	r2, [pc, #164]	@ (8006518 <HAL_TIM_PWM_Start_IT+0x1fc>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d004      	beq.n	8006482 <HAL_TIM_PWM_Start_IT+0x166>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a27      	ldr	r2, [pc, #156]	@ (800651c <HAL_TIM_PWM_Start_IT+0x200>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d101      	bne.n	8006486 <HAL_TIM_PWM_Start_IT+0x16a>
 8006482:	2301      	movs	r3, #1
 8006484:	e000      	b.n	8006488 <HAL_TIM_PWM_Start_IT+0x16c>
 8006486:	2300      	movs	r3, #0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d007      	beq.n	800649c <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800649a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a1d      	ldr	r2, [pc, #116]	@ (8006518 <HAL_TIM_PWM_Start_IT+0x1fc>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d018      	beq.n	80064d8 <HAL_TIM_PWM_Start_IT+0x1bc>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a1c      	ldr	r2, [pc, #112]	@ (800651c <HAL_TIM_PWM_Start_IT+0x200>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d013      	beq.n	80064d8 <HAL_TIM_PWM_Start_IT+0x1bc>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064b8:	d00e      	beq.n	80064d8 <HAL_TIM_PWM_Start_IT+0x1bc>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a18      	ldr	r2, [pc, #96]	@ (8006520 <HAL_TIM_PWM_Start_IT+0x204>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d009      	beq.n	80064d8 <HAL_TIM_PWM_Start_IT+0x1bc>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a16      	ldr	r2, [pc, #88]	@ (8006524 <HAL_TIM_PWM_Start_IT+0x208>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d004      	beq.n	80064d8 <HAL_TIM_PWM_Start_IT+0x1bc>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a15      	ldr	r2, [pc, #84]	@ (8006528 <HAL_TIM_PWM_Start_IT+0x20c>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d111      	bne.n	80064fc <HAL_TIM_PWM_Start_IT+0x1e0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f003 0307 	and.w	r3, r3, #7
 80064e2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	2b06      	cmp	r3, #6
 80064e8:	d010      	beq.n	800650c <HAL_TIM_PWM_Start_IT+0x1f0>
      {
        __HAL_TIM_ENABLE(htim);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f042 0201 	orr.w	r2, r2, #1
 80064f8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064fa:	e007      	b.n	800650c <HAL_TIM_PWM_Start_IT+0x1f0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f042 0201 	orr.w	r2, r2, #1
 800650a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800650c:	7bfb      	ldrb	r3, [r7, #15]
}
 800650e:	4618      	mov	r0, r3
 8006510:	3710      	adds	r7, #16
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
 8006516:	bf00      	nop
 8006518:	40012c00 	.word	0x40012c00
 800651c:	40013400 	.word	0x40013400
 8006520:	40000400 	.word	0x40000400
 8006524:	40000800 	.word	0x40000800
 8006528:	40000c00 	.word	0x40000c00

0800652c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b084      	sub	sp, #16
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	691b      	ldr	r3, [r3, #16]
 8006542:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	f003 0302 	and.w	r3, r3, #2
 800654a:	2b00      	cmp	r3, #0
 800654c:	d020      	beq.n	8006590 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f003 0302 	and.w	r3, r3, #2
 8006554:	2b00      	cmp	r3, #0
 8006556:	d01b      	beq.n	8006590 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f06f 0202 	mvn.w	r2, #2
 8006560:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2201      	movs	r2, #1
 8006566:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	f003 0303 	and.w	r3, r3, #3
 8006572:	2b00      	cmp	r3, #0
 8006574:	d003      	beq.n	800657e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	f000 fa5a 	bl	8006a30 <HAL_TIM_IC_CaptureCallback>
 800657c:	e005      	b.n	800658a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 fa4d 	bl	8006a1e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f7fc ffa5 	bl	80034d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	f003 0304 	and.w	r3, r3, #4
 8006596:	2b00      	cmp	r3, #0
 8006598:	d020      	beq.n	80065dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f003 0304 	and.w	r3, r3, #4
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d01b      	beq.n	80065dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f06f 0204 	mvn.w	r2, #4
 80065ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2202      	movs	r2, #2
 80065b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	699b      	ldr	r3, [r3, #24]
 80065ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d003      	beq.n	80065ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 fa34 	bl	8006a30 <HAL_TIM_IC_CaptureCallback>
 80065c8:	e005      	b.n	80065d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 fa27 	bl	8006a1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f7fc ff7f 	bl	80034d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	f003 0308 	and.w	r3, r3, #8
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d020      	beq.n	8006628 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	f003 0308 	and.w	r3, r3, #8
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d01b      	beq.n	8006628 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f06f 0208 	mvn.w	r2, #8
 80065f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2204      	movs	r2, #4
 80065fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	69db      	ldr	r3, [r3, #28]
 8006606:	f003 0303 	and.w	r3, r3, #3
 800660a:	2b00      	cmp	r3, #0
 800660c:	d003      	beq.n	8006616 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 fa0e 	bl	8006a30 <HAL_TIM_IC_CaptureCallback>
 8006614:	e005      	b.n	8006622 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f000 fa01 	bl	8006a1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f7fc ff59 	bl	80034d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	f003 0310 	and.w	r3, r3, #16
 800662e:	2b00      	cmp	r3, #0
 8006630:	d020      	beq.n	8006674 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	f003 0310 	and.w	r3, r3, #16
 8006638:	2b00      	cmp	r3, #0
 800663a:	d01b      	beq.n	8006674 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f06f 0210 	mvn.w	r2, #16
 8006644:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2208      	movs	r2, #8
 800664a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	69db      	ldr	r3, [r3, #28]
 8006652:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006656:	2b00      	cmp	r3, #0
 8006658:	d003      	beq.n	8006662 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 f9e8 	bl	8006a30 <HAL_TIM_IC_CaptureCallback>
 8006660:	e005      	b.n	800666e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 f9db 	bl	8006a1e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f7fc ff33 	bl	80034d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	f003 0301 	and.w	r3, r3, #1
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00c      	beq.n	8006698 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f003 0301 	and.w	r3, r3, #1
 8006684:	2b00      	cmp	r3, #0
 8006686:	d007      	beq.n	8006698 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f06f 0201 	mvn.w	r2, #1
 8006690:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f7fc ff68 	bl	8003568 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d00c      	beq.n	80066bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d007      	beq.n	80066bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80066b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 fd2d 	bl	8007116 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d00c      	beq.n	80066e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d007      	beq.n	80066e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80066d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 f9b1 	bl	8006a42 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	f003 0320 	and.w	r3, r3, #32
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d00c      	beq.n	8006704 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	f003 0320 	and.w	r3, r3, #32
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d007      	beq.n	8006704 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f06f 0220 	mvn.w	r2, #32
 80066fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f000 fd00 	bl	8007104 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006704:	bf00      	nop
 8006706:	3710      	adds	r7, #16
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}

0800670c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b086      	sub	sp, #24
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006718:	2300      	movs	r3, #0
 800671a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006722:	2b01      	cmp	r3, #1
 8006724:	d101      	bne.n	800672a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006726:	2302      	movs	r3, #2
 8006728:	e0ae      	b.n	8006888 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2201      	movs	r2, #1
 800672e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2b0c      	cmp	r3, #12
 8006736:	f200 809f 	bhi.w	8006878 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800673a:	a201      	add	r2, pc, #4	@ (adr r2, 8006740 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800673c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006740:	08006775 	.word	0x08006775
 8006744:	08006879 	.word	0x08006879
 8006748:	08006879 	.word	0x08006879
 800674c:	08006879 	.word	0x08006879
 8006750:	080067b5 	.word	0x080067b5
 8006754:	08006879 	.word	0x08006879
 8006758:	08006879 	.word	0x08006879
 800675c:	08006879 	.word	0x08006879
 8006760:	080067f7 	.word	0x080067f7
 8006764:	08006879 	.word	0x08006879
 8006768:	08006879 	.word	0x08006879
 800676c:	08006879 	.word	0x08006879
 8006770:	08006837 	.word	0x08006837
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68b9      	ldr	r1, [r7, #8]
 800677a:	4618      	mov	r0, r3
 800677c:	f000 f9f0 	bl	8006b60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	699a      	ldr	r2, [r3, #24]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f042 0208 	orr.w	r2, r2, #8
 800678e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	699a      	ldr	r2, [r3, #24]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f022 0204 	bic.w	r2, r2, #4
 800679e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	6999      	ldr	r1, [r3, #24]
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	691a      	ldr	r2, [r3, #16]
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	430a      	orrs	r2, r1
 80067b0:	619a      	str	r2, [r3, #24]
      break;
 80067b2:	e064      	b.n	800687e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	68b9      	ldr	r1, [r7, #8]
 80067ba:	4618      	mov	r0, r3
 80067bc:	f000 fa40 	bl	8006c40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	699a      	ldr	r2, [r3, #24]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80067ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	699a      	ldr	r2, [r3, #24]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	6999      	ldr	r1, [r3, #24]
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	021a      	lsls	r2, r3, #8
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	430a      	orrs	r2, r1
 80067f2:	619a      	str	r2, [r3, #24]
      break;
 80067f4:	e043      	b.n	800687e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	68b9      	ldr	r1, [r7, #8]
 80067fc:	4618      	mov	r0, r3
 80067fe:	f000 fa93 	bl	8006d28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	69da      	ldr	r2, [r3, #28]
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f042 0208 	orr.w	r2, r2, #8
 8006810:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	69da      	ldr	r2, [r3, #28]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f022 0204 	bic.w	r2, r2, #4
 8006820:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	69d9      	ldr	r1, [r3, #28]
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	691a      	ldr	r2, [r3, #16]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	430a      	orrs	r2, r1
 8006832:	61da      	str	r2, [r3, #28]
      break;
 8006834:	e023      	b.n	800687e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68b9      	ldr	r1, [r7, #8]
 800683c:	4618      	mov	r0, r3
 800683e:	f000 fae7 	bl	8006e10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	69da      	ldr	r2, [r3, #28]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006850:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	69da      	ldr	r2, [r3, #28]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006860:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	69d9      	ldr	r1, [r3, #28]
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	691b      	ldr	r3, [r3, #16]
 800686c:	021a      	lsls	r2, r3, #8
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	430a      	orrs	r2, r1
 8006874:	61da      	str	r2, [r3, #28]
      break;
 8006876:	e002      	b.n	800687e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	75fb      	strb	r3, [r7, #23]
      break;
 800687c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006886:	7dfb      	ldrb	r3, [r7, #23]
}
 8006888:	4618      	mov	r0, r3
 800688a:	3718      	adds	r7, #24
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}

08006890 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b084      	sub	sp, #16
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
 8006898:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800689a:	2300      	movs	r3, #0
 800689c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d101      	bne.n	80068ac <HAL_TIM_ConfigClockSource+0x1c>
 80068a8:	2302      	movs	r3, #2
 80068aa:	e0b4      	b.n	8006a16 <HAL_TIM_ConfigClockSource+0x186>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2202      	movs	r2, #2
 80068b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80068ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80068d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68ba      	ldr	r2, [r7, #8]
 80068da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068e4:	d03e      	beq.n	8006964 <HAL_TIM_ConfigClockSource+0xd4>
 80068e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068ea:	f200 8087 	bhi.w	80069fc <HAL_TIM_ConfigClockSource+0x16c>
 80068ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068f2:	f000 8086 	beq.w	8006a02 <HAL_TIM_ConfigClockSource+0x172>
 80068f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068fa:	d87f      	bhi.n	80069fc <HAL_TIM_ConfigClockSource+0x16c>
 80068fc:	2b70      	cmp	r3, #112	@ 0x70
 80068fe:	d01a      	beq.n	8006936 <HAL_TIM_ConfigClockSource+0xa6>
 8006900:	2b70      	cmp	r3, #112	@ 0x70
 8006902:	d87b      	bhi.n	80069fc <HAL_TIM_ConfigClockSource+0x16c>
 8006904:	2b60      	cmp	r3, #96	@ 0x60
 8006906:	d050      	beq.n	80069aa <HAL_TIM_ConfigClockSource+0x11a>
 8006908:	2b60      	cmp	r3, #96	@ 0x60
 800690a:	d877      	bhi.n	80069fc <HAL_TIM_ConfigClockSource+0x16c>
 800690c:	2b50      	cmp	r3, #80	@ 0x50
 800690e:	d03c      	beq.n	800698a <HAL_TIM_ConfigClockSource+0xfa>
 8006910:	2b50      	cmp	r3, #80	@ 0x50
 8006912:	d873      	bhi.n	80069fc <HAL_TIM_ConfigClockSource+0x16c>
 8006914:	2b40      	cmp	r3, #64	@ 0x40
 8006916:	d058      	beq.n	80069ca <HAL_TIM_ConfigClockSource+0x13a>
 8006918:	2b40      	cmp	r3, #64	@ 0x40
 800691a:	d86f      	bhi.n	80069fc <HAL_TIM_ConfigClockSource+0x16c>
 800691c:	2b30      	cmp	r3, #48	@ 0x30
 800691e:	d064      	beq.n	80069ea <HAL_TIM_ConfigClockSource+0x15a>
 8006920:	2b30      	cmp	r3, #48	@ 0x30
 8006922:	d86b      	bhi.n	80069fc <HAL_TIM_ConfigClockSource+0x16c>
 8006924:	2b20      	cmp	r3, #32
 8006926:	d060      	beq.n	80069ea <HAL_TIM_ConfigClockSource+0x15a>
 8006928:	2b20      	cmp	r3, #32
 800692a:	d867      	bhi.n	80069fc <HAL_TIM_ConfigClockSource+0x16c>
 800692c:	2b00      	cmp	r3, #0
 800692e:	d05c      	beq.n	80069ea <HAL_TIM_ConfigClockSource+0x15a>
 8006930:	2b10      	cmp	r3, #16
 8006932:	d05a      	beq.n	80069ea <HAL_TIM_ConfigClockSource+0x15a>
 8006934:	e062      	b.n	80069fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006946:	f000 fb2e 	bl	8006fa6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006958:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	68ba      	ldr	r2, [r7, #8]
 8006960:	609a      	str	r2, [r3, #8]
      break;
 8006962:	e04f      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006974:	f000 fb17 	bl	8006fa6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	689a      	ldr	r2, [r3, #8]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006986:	609a      	str	r2, [r3, #8]
      break;
 8006988:	e03c      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006996:	461a      	mov	r2, r3
 8006998:	f000 fa8e 	bl	8006eb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	2150      	movs	r1, #80	@ 0x50
 80069a2:	4618      	mov	r0, r3
 80069a4:	f000 fae5 	bl	8006f72 <TIM_ITRx_SetConfig>
      break;
 80069a8:	e02c      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80069b6:	461a      	mov	r2, r3
 80069b8:	f000 faac 	bl	8006f14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	2160      	movs	r1, #96	@ 0x60
 80069c2:	4618      	mov	r0, r3
 80069c4:	f000 fad5 	bl	8006f72 <TIM_ITRx_SetConfig>
      break;
 80069c8:	e01c      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80069d6:	461a      	mov	r2, r3
 80069d8:	f000 fa6e 	bl	8006eb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2140      	movs	r1, #64	@ 0x40
 80069e2:	4618      	mov	r0, r3
 80069e4:	f000 fac5 	bl	8006f72 <TIM_ITRx_SetConfig>
      break;
 80069e8:	e00c      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681a      	ldr	r2, [r3, #0]
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4619      	mov	r1, r3
 80069f4:	4610      	mov	r0, r2
 80069f6:	f000 fabc 	bl	8006f72 <TIM_ITRx_SetConfig>
      break;
 80069fa:	e003      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006a00:	e000      	b.n	8006a04 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006a02:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3710      	adds	r7, #16
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}

08006a1e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a1e:	b480      	push	{r7}
 8006a20:	b083      	sub	sp, #12
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a26:	bf00      	nop
 8006a28:	370c      	adds	r7, #12
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bc80      	pop	{r7}
 8006a2e:	4770      	bx	lr

08006a30 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a38:	bf00      	nop
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bc80      	pop	{r7}
 8006a40:	4770      	bx	lr

08006a42 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a42:	b480      	push	{r7}
 8006a44:	b083      	sub	sp, #12
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a4a:	bf00      	nop
 8006a4c:	370c      	adds	r7, #12
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bc80      	pop	{r7}
 8006a52:	4770      	bx	lr

08006a54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b085      	sub	sp, #20
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
 8006a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	4a39      	ldr	r2, [pc, #228]	@ (8006b4c <TIM_Base_SetConfig+0xf8>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d013      	beq.n	8006a94 <TIM_Base_SetConfig+0x40>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	4a38      	ldr	r2, [pc, #224]	@ (8006b50 <TIM_Base_SetConfig+0xfc>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d00f      	beq.n	8006a94 <TIM_Base_SetConfig+0x40>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a7a:	d00b      	beq.n	8006a94 <TIM_Base_SetConfig+0x40>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	4a35      	ldr	r2, [pc, #212]	@ (8006b54 <TIM_Base_SetConfig+0x100>)
 8006a80:	4293      	cmp	r3, r2
 8006a82:	d007      	beq.n	8006a94 <TIM_Base_SetConfig+0x40>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	4a34      	ldr	r2, [pc, #208]	@ (8006b58 <TIM_Base_SetConfig+0x104>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d003      	beq.n	8006a94 <TIM_Base_SetConfig+0x40>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	4a33      	ldr	r2, [pc, #204]	@ (8006b5c <TIM_Base_SetConfig+0x108>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d108      	bne.n	8006aa6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	68fa      	ldr	r2, [r7, #12]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	4a28      	ldr	r2, [pc, #160]	@ (8006b4c <TIM_Base_SetConfig+0xf8>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d013      	beq.n	8006ad6 <TIM_Base_SetConfig+0x82>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	4a27      	ldr	r2, [pc, #156]	@ (8006b50 <TIM_Base_SetConfig+0xfc>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d00f      	beq.n	8006ad6 <TIM_Base_SetConfig+0x82>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006abc:	d00b      	beq.n	8006ad6 <TIM_Base_SetConfig+0x82>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	4a24      	ldr	r2, [pc, #144]	@ (8006b54 <TIM_Base_SetConfig+0x100>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d007      	beq.n	8006ad6 <TIM_Base_SetConfig+0x82>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a23      	ldr	r2, [pc, #140]	@ (8006b58 <TIM_Base_SetConfig+0x104>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d003      	beq.n	8006ad6 <TIM_Base_SetConfig+0x82>
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4a22      	ldr	r2, [pc, #136]	@ (8006b5c <TIM_Base_SetConfig+0x108>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d108      	bne.n	8006ae8 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006adc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	695b      	ldr	r3, [r3, #20]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	68fa      	ldr	r2, [r7, #12]
 8006afa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	689a      	ldr	r2, [r3, #8]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8006b4c <TIM_Base_SetConfig+0xf8>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d003      	beq.n	8006b1c <TIM_Base_SetConfig+0xc8>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a0e      	ldr	r2, [pc, #56]	@ (8006b50 <TIM_Base_SetConfig+0xfc>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d103      	bne.n	8006b24 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	691a      	ldr	r2, [r3, #16]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2201      	movs	r2, #1
 8006b28:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	691b      	ldr	r3, [r3, #16]
 8006b2e:	f003 0301 	and.w	r3, r3, #1
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d005      	beq.n	8006b42 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	691b      	ldr	r3, [r3, #16]
 8006b3a:	f023 0201 	bic.w	r2, r3, #1
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	611a      	str	r2, [r3, #16]
  }
}
 8006b42:	bf00      	nop
 8006b44:	3714      	adds	r7, #20
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bc80      	pop	{r7}
 8006b4a:	4770      	bx	lr
 8006b4c:	40012c00 	.word	0x40012c00
 8006b50:	40013400 	.word	0x40013400
 8006b54:	40000400 	.word	0x40000400
 8006b58:	40000800 	.word	0x40000800
 8006b5c:	40000c00 	.word	0x40000c00

08006b60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b087      	sub	sp, #28
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6a1b      	ldr	r3, [r3, #32]
 8006b6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a1b      	ldr	r3, [r3, #32]
 8006b74:	f023 0201 	bic.w	r2, r3, #1
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	699b      	ldr	r3, [r3, #24]
 8006b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f023 0303 	bic.w	r3, r3, #3
 8006b96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	68fa      	ldr	r2, [r7, #12]
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	f023 0302 	bic.w	r3, r3, #2
 8006ba8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	697a      	ldr	r2, [r7, #20]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	4a20      	ldr	r2, [pc, #128]	@ (8006c38 <TIM_OC1_SetConfig+0xd8>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d003      	beq.n	8006bc4 <TIM_OC1_SetConfig+0x64>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	4a1f      	ldr	r2, [pc, #124]	@ (8006c3c <TIM_OC1_SetConfig+0xdc>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d10c      	bne.n	8006bde <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	f023 0308 	bic.w	r3, r3, #8
 8006bca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	697a      	ldr	r2, [r7, #20]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	f023 0304 	bic.w	r3, r3, #4
 8006bdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4a15      	ldr	r2, [pc, #84]	@ (8006c38 <TIM_OC1_SetConfig+0xd8>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d003      	beq.n	8006bee <TIM_OC1_SetConfig+0x8e>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a14      	ldr	r2, [pc, #80]	@ (8006c3c <TIM_OC1_SetConfig+0xdc>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d111      	bne.n	8006c12 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bf4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006bfc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	695b      	ldr	r3, [r3, #20]
 8006c02:	693a      	ldr	r2, [r7, #16]
 8006c04:	4313      	orrs	r3, r2
 8006c06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	699b      	ldr	r3, [r3, #24]
 8006c0c:	693a      	ldr	r2, [r7, #16]
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	68fa      	ldr	r2, [r7, #12]
 8006c1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	685a      	ldr	r2, [r3, #4]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	697a      	ldr	r2, [r7, #20]
 8006c2a:	621a      	str	r2, [r3, #32]
}
 8006c2c:	bf00      	nop
 8006c2e:	371c      	adds	r7, #28
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bc80      	pop	{r7}
 8006c34:	4770      	bx	lr
 8006c36:	bf00      	nop
 8006c38:	40012c00 	.word	0x40012c00
 8006c3c:	40013400 	.word	0x40013400

08006c40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b087      	sub	sp, #28
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a1b      	ldr	r3, [r3, #32]
 8006c4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6a1b      	ldr	r3, [r3, #32]
 8006c54:	f023 0210 	bic.w	r2, r3, #16
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	021b      	lsls	r3, r3, #8
 8006c7e:	68fa      	ldr	r2, [r7, #12]
 8006c80:	4313      	orrs	r3, r2
 8006c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	f023 0320 	bic.w	r3, r3, #32
 8006c8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	011b      	lsls	r3, r3, #4
 8006c92:	697a      	ldr	r2, [r7, #20]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a21      	ldr	r2, [pc, #132]	@ (8006d20 <TIM_OC2_SetConfig+0xe0>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d003      	beq.n	8006ca8 <TIM_OC2_SetConfig+0x68>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a20      	ldr	r2, [pc, #128]	@ (8006d24 <TIM_OC2_SetConfig+0xe4>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d10d      	bne.n	8006cc4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	011b      	lsls	r3, r3, #4
 8006cb6:	697a      	ldr	r2, [r7, #20]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cc2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a16      	ldr	r2, [pc, #88]	@ (8006d20 <TIM_OC2_SetConfig+0xe0>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d003      	beq.n	8006cd4 <TIM_OC2_SetConfig+0x94>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4a15      	ldr	r2, [pc, #84]	@ (8006d24 <TIM_OC2_SetConfig+0xe4>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d113      	bne.n	8006cfc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006cda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ce2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	695b      	ldr	r3, [r3, #20]
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	693a      	ldr	r2, [r7, #16]
 8006cec:	4313      	orrs	r3, r2
 8006cee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	699b      	ldr	r3, [r3, #24]
 8006cf4:	009b      	lsls	r3, r3, #2
 8006cf6:	693a      	ldr	r2, [r7, #16]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	693a      	ldr	r2, [r7, #16]
 8006d00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	68fa      	ldr	r2, [r7, #12]
 8006d06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	697a      	ldr	r2, [r7, #20]
 8006d14:	621a      	str	r2, [r3, #32]
}
 8006d16:	bf00      	nop
 8006d18:	371c      	adds	r7, #28
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bc80      	pop	{r7}
 8006d1e:	4770      	bx	lr
 8006d20:	40012c00 	.word	0x40012c00
 8006d24:	40013400 	.word	0x40013400

08006d28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b087      	sub	sp, #28
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6a1b      	ldr	r3, [r3, #32]
 8006d36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6a1b      	ldr	r3, [r3, #32]
 8006d3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	69db      	ldr	r3, [r3, #28]
 8006d4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f023 0303 	bic.w	r3, r3, #3
 8006d5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	68fa      	ldr	r2, [r7, #12]
 8006d66:	4313      	orrs	r3, r2
 8006d68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	689b      	ldr	r3, [r3, #8]
 8006d76:	021b      	lsls	r3, r3, #8
 8006d78:	697a      	ldr	r2, [r7, #20]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	4a21      	ldr	r2, [pc, #132]	@ (8006e08 <TIM_OC3_SetConfig+0xe0>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d003      	beq.n	8006d8e <TIM_OC3_SetConfig+0x66>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	4a20      	ldr	r2, [pc, #128]	@ (8006e0c <TIM_OC3_SetConfig+0xe4>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d10d      	bne.n	8006daa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006d94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	68db      	ldr	r3, [r3, #12]
 8006d9a:	021b      	lsls	r3, r3, #8
 8006d9c:	697a      	ldr	r2, [r7, #20]
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006da8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4a16      	ldr	r2, [pc, #88]	@ (8006e08 <TIM_OC3_SetConfig+0xe0>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d003      	beq.n	8006dba <TIM_OC3_SetConfig+0x92>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	4a15      	ldr	r2, [pc, #84]	@ (8006e0c <TIM_OC3_SetConfig+0xe4>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d113      	bne.n	8006de2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006dc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006dc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	695b      	ldr	r3, [r3, #20]
 8006dce:	011b      	lsls	r3, r3, #4
 8006dd0:	693a      	ldr	r2, [r7, #16]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	699b      	ldr	r3, [r3, #24]
 8006dda:	011b      	lsls	r3, r3, #4
 8006ddc:	693a      	ldr	r2, [r7, #16]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	693a      	ldr	r2, [r7, #16]
 8006de6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	68fa      	ldr	r2, [r7, #12]
 8006dec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	685a      	ldr	r2, [r3, #4]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	697a      	ldr	r2, [r7, #20]
 8006dfa:	621a      	str	r2, [r3, #32]
}
 8006dfc:	bf00      	nop
 8006dfe:	371c      	adds	r7, #28
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bc80      	pop	{r7}
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop
 8006e08:	40012c00 	.word	0x40012c00
 8006e0c:	40013400 	.word	0x40013400

08006e10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b087      	sub	sp, #28
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6a1b      	ldr	r3, [r3, #32]
 8006e1e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6a1b      	ldr	r3, [r3, #32]
 8006e24:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	69db      	ldr	r3, [r3, #28]
 8006e36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	021b      	lsls	r3, r3, #8
 8006e4e:	68fa      	ldr	r2, [r7, #12]
 8006e50:	4313      	orrs	r3, r2
 8006e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e54:	693b      	ldr	r3, [r7, #16]
 8006e56:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006e5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	031b      	lsls	r3, r3, #12
 8006e62:	693a      	ldr	r2, [r7, #16]
 8006e64:	4313      	orrs	r3, r2
 8006e66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	4a11      	ldr	r2, [pc, #68]	@ (8006eb0 <TIM_OC4_SetConfig+0xa0>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d003      	beq.n	8006e78 <TIM_OC4_SetConfig+0x68>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4a10      	ldr	r2, [pc, #64]	@ (8006eb4 <TIM_OC4_SetConfig+0xa4>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d109      	bne.n	8006e8c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	695b      	ldr	r3, [r3, #20]
 8006e84:	019b      	lsls	r3, r3, #6
 8006e86:	697a      	ldr	r2, [r7, #20]
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	697a      	ldr	r2, [r7, #20]
 8006e90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	685a      	ldr	r2, [r3, #4]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	693a      	ldr	r2, [r7, #16]
 8006ea4:	621a      	str	r2, [r3, #32]
}
 8006ea6:	bf00      	nop
 8006ea8:	371c      	adds	r7, #28
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bc80      	pop	{r7}
 8006eae:	4770      	bx	lr
 8006eb0:	40012c00 	.word	0x40012c00
 8006eb4:	40013400 	.word	0x40013400

08006eb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b087      	sub	sp, #28
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6a1b      	ldr	r3, [r3, #32]
 8006ec8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	6a1b      	ldr	r3, [r3, #32]
 8006ece:	f023 0201 	bic.w	r2, r3, #1
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	699b      	ldr	r3, [r3, #24]
 8006eda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ee2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	011b      	lsls	r3, r3, #4
 8006ee8:	693a      	ldr	r2, [r7, #16]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	f023 030a 	bic.w	r3, r3, #10
 8006ef4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ef6:	697a      	ldr	r2, [r7, #20]
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	693a      	ldr	r2, [r7, #16]
 8006f02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	697a      	ldr	r2, [r7, #20]
 8006f08:	621a      	str	r2, [r3, #32]
}
 8006f0a:	bf00      	nop
 8006f0c:	371c      	adds	r7, #28
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bc80      	pop	{r7}
 8006f12:	4770      	bx	lr

08006f14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b087      	sub	sp, #28
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	60f8      	str	r0, [r7, #12]
 8006f1c:	60b9      	str	r1, [r7, #8]
 8006f1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6a1b      	ldr	r3, [r3, #32]
 8006f24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6a1b      	ldr	r3, [r3, #32]
 8006f2a:	f023 0210 	bic.w	r2, r3, #16
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	699b      	ldr	r3, [r3, #24]
 8006f36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	031b      	lsls	r3, r3, #12
 8006f44:	693a      	ldr	r2, [r7, #16]
 8006f46:	4313      	orrs	r3, r2
 8006f48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006f50:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	011b      	lsls	r3, r3, #4
 8006f56:	697a      	ldr	r2, [r7, #20]
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	693a      	ldr	r2, [r7, #16]
 8006f60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	697a      	ldr	r2, [r7, #20]
 8006f66:	621a      	str	r2, [r3, #32]
}
 8006f68:	bf00      	nop
 8006f6a:	371c      	adds	r7, #28
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bc80      	pop	{r7}
 8006f70:	4770      	bx	lr

08006f72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f72:	b480      	push	{r7}
 8006f74:	b085      	sub	sp, #20
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	6078      	str	r0, [r7, #4]
 8006f7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f8a:	683a      	ldr	r2, [r7, #0]
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	f043 0307 	orr.w	r3, r3, #7
 8006f94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	68fa      	ldr	r2, [r7, #12]
 8006f9a:	609a      	str	r2, [r3, #8]
}
 8006f9c:	bf00      	nop
 8006f9e:	3714      	adds	r7, #20
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bc80      	pop	{r7}
 8006fa4:	4770      	bx	lr

08006fa6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006fa6:	b480      	push	{r7}
 8006fa8:	b087      	sub	sp, #28
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	60f8      	str	r0, [r7, #12]
 8006fae:	60b9      	str	r1, [r7, #8]
 8006fb0:	607a      	str	r2, [r7, #4]
 8006fb2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006fc0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	021a      	lsls	r2, r3, #8
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	431a      	orrs	r2, r3
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	697a      	ldr	r2, [r7, #20]
 8006fd0:	4313      	orrs	r3, r2
 8006fd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	697a      	ldr	r2, [r7, #20]
 8006fd8:	609a      	str	r2, [r3, #8]
}
 8006fda:	bf00      	nop
 8006fdc:	371c      	adds	r7, #28
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bc80      	pop	{r7}
 8006fe2:	4770      	bx	lr

08006fe4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b087      	sub	sp, #28
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	60f8      	str	r0, [r7, #12]
 8006fec:	60b9      	str	r1, [r7, #8]
 8006fee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	f003 031f 	and.w	r3, r3, #31
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8006ffc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6a1a      	ldr	r2, [r3, #32]
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	43db      	mvns	r3, r3
 8007006:	401a      	ands	r2, r3
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	6a1a      	ldr	r2, [r3, #32]
 8007010:	68bb      	ldr	r3, [r7, #8]
 8007012:	f003 031f 	and.w	r3, r3, #31
 8007016:	6879      	ldr	r1, [r7, #4]
 8007018:	fa01 f303 	lsl.w	r3, r1, r3
 800701c:	431a      	orrs	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	621a      	str	r2, [r3, #32]
}
 8007022:	bf00      	nop
 8007024:	371c      	adds	r7, #28
 8007026:	46bd      	mov	sp, r7
 8007028:	bc80      	pop	{r7}
 800702a:	4770      	bx	lr

0800702c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800702c:	b480      	push	{r7}
 800702e:	b085      	sub	sp, #20
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800703c:	2b01      	cmp	r3, #1
 800703e:	d101      	bne.n	8007044 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007040:	2302      	movs	r3, #2
 8007042:	e050      	b.n	80070e6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2201      	movs	r2, #1
 8007048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2202      	movs	r2, #2
 8007050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800706a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	68fa      	ldr	r2, [r7, #12]
 8007072:	4313      	orrs	r3, r2
 8007074:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	68fa      	ldr	r2, [r7, #12]
 800707c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a1b      	ldr	r2, [pc, #108]	@ (80070f0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d018      	beq.n	80070ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a19      	ldr	r2, [pc, #100]	@ (80070f4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d013      	beq.n	80070ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800709a:	d00e      	beq.n	80070ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a15      	ldr	r2, [pc, #84]	@ (80070f8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d009      	beq.n	80070ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a14      	ldr	r2, [pc, #80]	@ (80070fc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d004      	beq.n	80070ba <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a12      	ldr	r2, [pc, #72]	@ (8007100 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d10c      	bne.n	80070d4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80070c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	68ba      	ldr	r2, [r7, #8]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	68ba      	ldr	r2, [r7, #8]
 80070d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2200      	movs	r2, #0
 80070e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3714      	adds	r7, #20
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bc80      	pop	{r7}
 80070ee:	4770      	bx	lr
 80070f0:	40012c00 	.word	0x40012c00
 80070f4:	40013400 	.word	0x40013400
 80070f8:	40000400 	.word	0x40000400
 80070fc:	40000800 	.word	0x40000800
 8007100:	40000c00 	.word	0x40000c00

08007104 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800710c:	bf00      	nop
 800710e:	370c      	adds	r7, #12
 8007110:	46bd      	mov	sp, r7
 8007112:	bc80      	pop	{r7}
 8007114:	4770      	bx	lr

08007116 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007116:	b480      	push	{r7}
 8007118:	b083      	sub	sp, #12
 800711a:	af00      	add	r7, sp, #0
 800711c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800711e:	bf00      	nop
 8007120:	370c      	adds	r7, #12
 8007122:	46bd      	mov	sp, r7
 8007124:	bc80      	pop	{r7}
 8007126:	4770      	bx	lr

08007128 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b082      	sub	sp, #8
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d101      	bne.n	800713a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	e042      	b.n	80071c0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007140:	b2db      	uxtb	r3, r3
 8007142:	2b00      	cmp	r3, #0
 8007144:	d106      	bne.n	8007154 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f7fc fae2 	bl	8003718 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2224      	movs	r2, #36	@ 0x24
 8007158:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	68da      	ldr	r2, [r3, #12]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800716a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f000 fd0b 	bl	8007b88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	691a      	ldr	r2, [r3, #16]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007180:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	695a      	ldr	r2, [r3, #20]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007190:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	68da      	ldr	r2, [r3, #12]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80071a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2200      	movs	r2, #0
 80071a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2220      	movs	r2, #32
 80071ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2220      	movs	r2, #32
 80071b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3708      	adds	r7, #8
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b08c      	sub	sp, #48	@ 0x30
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	4613      	mov	r3, r2
 80071d4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80071dc:	b2db      	uxtb	r3, r3
 80071de:	2b20      	cmp	r3, #32
 80071e0:	d14a      	bne.n	8007278 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d002      	beq.n	80071ee <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80071e8:	88fb      	ldrh	r3, [r7, #6]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d101      	bne.n	80071f2 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e043      	b.n	800727a <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2201      	movs	r2, #1
 80071f6:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2200      	movs	r2, #0
 80071fc:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80071fe:	88fb      	ldrh	r3, [r7, #6]
 8007200:	461a      	mov	r2, r3
 8007202:	68b9      	ldr	r1, [r7, #8]
 8007204:	68f8      	ldr	r0, [r7, #12]
 8007206:	f000 faea 	bl	80077de <UART_Start_Receive_IT>
 800720a:	4603      	mov	r3, r0
 800720c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007210:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007214:	2b00      	cmp	r3, #0
 8007216:	d12c      	bne.n	8007272 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800721c:	2b01      	cmp	r3, #1
 800721e:	d125      	bne.n	800726c <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007220:	2300      	movs	r3, #0
 8007222:	613b      	str	r3, [r7, #16]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	613b      	str	r3, [r7, #16]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	613b      	str	r3, [r7, #16]
 8007234:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	330c      	adds	r3, #12
 800723c:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800723e:	69bb      	ldr	r3, [r7, #24]
 8007240:	e853 3f00 	ldrex	r3, [r3]
 8007244:	617b      	str	r3, [r7, #20]
   return(result);
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	f043 0310 	orr.w	r3, r3, #16
 800724c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	330c      	adds	r3, #12
 8007254:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007256:	627a      	str	r2, [r7, #36]	@ 0x24
 8007258:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725a:	6a39      	ldr	r1, [r7, #32]
 800725c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800725e:	e841 2300 	strex	r3, r2, [r1]
 8007262:	61fb      	str	r3, [r7, #28]
   return(result);
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d1e5      	bne.n	8007236 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800726a:	e002      	b.n	8007272 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800726c:	2301      	movs	r3, #1
 800726e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007272:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007276:	e000      	b.n	800727a <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8007278:	2302      	movs	r3, #2
  }
}
 800727a:	4618      	mov	r0, r3
 800727c:	3730      	adds	r7, #48	@ 0x30
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
	...

08007284 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b0ba      	sub	sp, #232	@ 0xe8
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	68db      	ldr	r3, [r3, #12]
 800729c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	695b      	ldr	r3, [r3, #20]
 80072a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80072aa:	2300      	movs	r3, #0
 80072ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80072b0:	2300      	movs	r3, #0
 80072b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80072b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ba:	f003 030f 	and.w	r3, r3, #15
 80072be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80072c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d10f      	bne.n	80072ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ce:	f003 0320 	and.w	r3, r3, #32
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d009      	beq.n	80072ea <HAL_UART_IRQHandler+0x66>
 80072d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072da:	f003 0320 	and.w	r3, r3, #32
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d003      	beq.n	80072ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f000 fb91 	bl	8007a0a <UART_Receive_IT>
      return;
 80072e8:	e25b      	b.n	80077a2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80072ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	f000 80de 	beq.w	80074b0 <HAL_UART_IRQHandler+0x22c>
 80072f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072f8:	f003 0301 	and.w	r3, r3, #1
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d106      	bne.n	800730e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007304:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007308:	2b00      	cmp	r3, #0
 800730a:	f000 80d1 	beq.w	80074b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800730e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007312:	f003 0301 	and.w	r3, r3, #1
 8007316:	2b00      	cmp	r3, #0
 8007318:	d00b      	beq.n	8007332 <HAL_UART_IRQHandler+0xae>
 800731a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800731e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007322:	2b00      	cmp	r3, #0
 8007324:	d005      	beq.n	8007332 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800732a:	f043 0201 	orr.w	r2, r3, #1
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007336:	f003 0304 	and.w	r3, r3, #4
 800733a:	2b00      	cmp	r3, #0
 800733c:	d00b      	beq.n	8007356 <HAL_UART_IRQHandler+0xd2>
 800733e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007342:	f003 0301 	and.w	r3, r3, #1
 8007346:	2b00      	cmp	r3, #0
 8007348:	d005      	beq.n	8007356 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800734e:	f043 0202 	orr.w	r2, r3, #2
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800735a:	f003 0302 	and.w	r3, r3, #2
 800735e:	2b00      	cmp	r3, #0
 8007360:	d00b      	beq.n	800737a <HAL_UART_IRQHandler+0xf6>
 8007362:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007366:	f003 0301 	and.w	r3, r3, #1
 800736a:	2b00      	cmp	r3, #0
 800736c:	d005      	beq.n	800737a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007372:	f043 0204 	orr.w	r2, r3, #4
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800737a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800737e:	f003 0308 	and.w	r3, r3, #8
 8007382:	2b00      	cmp	r3, #0
 8007384:	d011      	beq.n	80073aa <HAL_UART_IRQHandler+0x126>
 8007386:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800738a:	f003 0320 	and.w	r3, r3, #32
 800738e:	2b00      	cmp	r3, #0
 8007390:	d105      	bne.n	800739e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007392:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007396:	f003 0301 	and.w	r3, r3, #1
 800739a:	2b00      	cmp	r3, #0
 800739c:	d005      	beq.n	80073aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073a2:	f043 0208 	orr.w	r2, r3, #8
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	f000 81f2 	beq.w	8007798 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80073b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073b8:	f003 0320 	and.w	r3, r3, #32
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d008      	beq.n	80073d2 <HAL_UART_IRQHandler+0x14e>
 80073c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073c4:	f003 0320 	and.w	r3, r3, #32
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d002      	beq.n	80073d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f000 fb1c 	bl	8007a0a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	695b      	ldr	r3, [r3, #20]
 80073d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073dc:	2b00      	cmp	r3, #0
 80073de:	bf14      	ite	ne
 80073e0:	2301      	movne	r3, #1
 80073e2:	2300      	moveq	r3, #0
 80073e4:	b2db      	uxtb	r3, r3
 80073e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073ee:	f003 0308 	and.w	r3, r3, #8
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d103      	bne.n	80073fe <HAL_UART_IRQHandler+0x17a>
 80073f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d04f      	beq.n	800749e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 fa26 	bl	8007850 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	695b      	ldr	r3, [r3, #20]
 800740a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800740e:	2b00      	cmp	r3, #0
 8007410:	d041      	beq.n	8007496 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	3314      	adds	r3, #20
 8007418:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800741c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007420:	e853 3f00 	ldrex	r3, [r3]
 8007424:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007428:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800742c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007430:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	3314      	adds	r3, #20
 800743a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800743e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007442:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007446:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800744a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800744e:	e841 2300 	strex	r3, r2, [r1]
 8007452:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007456:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d1d9      	bne.n	8007412 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007462:	2b00      	cmp	r3, #0
 8007464:	d013      	beq.n	800748e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800746a:	4a7e      	ldr	r2, [pc, #504]	@ (8007664 <HAL_UART_IRQHandler+0x3e0>)
 800746c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007472:	4618      	mov	r0, r3
 8007474:	f7fc fbd0 	bl	8003c18 <HAL_DMA_Abort_IT>
 8007478:	4603      	mov	r3, r0
 800747a:	2b00      	cmp	r3, #0
 800747c:	d016      	beq.n	80074ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007482:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007488:	4610      	mov	r0, r2
 800748a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800748c:	e00e      	b.n	80074ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f000 f99c 	bl	80077cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007494:	e00a      	b.n	80074ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f000 f998 	bl	80077cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800749c:	e006      	b.n	80074ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f000 f994 	bl	80077cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80074aa:	e175      	b.n	8007798 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ac:	bf00      	nop
    return;
 80074ae:	e173      	b.n	8007798 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	f040 814f 	bne.w	8007758 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80074ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074be:	f003 0310 	and.w	r3, r3, #16
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f000 8148 	beq.w	8007758 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80074c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074cc:	f003 0310 	and.w	r3, r3, #16
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	f000 8141 	beq.w	8007758 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80074d6:	2300      	movs	r3, #0
 80074d8:	60bb      	str	r3, [r7, #8]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	60bb      	str	r3, [r7, #8]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	60bb      	str	r3, [r7, #8]
 80074ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	695b      	ldr	r3, [r3, #20]
 80074f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	f000 80b6 	beq.w	8007668 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007508:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800750c:	2b00      	cmp	r3, #0
 800750e:	f000 8145 	beq.w	800779c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007516:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800751a:	429a      	cmp	r2, r3
 800751c:	f080 813e 	bcs.w	800779c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007526:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800752c:	699b      	ldr	r3, [r3, #24]
 800752e:	2b20      	cmp	r3, #32
 8007530:	f000 8088 	beq.w	8007644 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	330c      	adds	r3, #12
 800753a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007542:	e853 3f00 	ldrex	r3, [r3]
 8007546:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800754a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800754e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007552:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	330c      	adds	r3, #12
 800755c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007560:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007564:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007568:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800756c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007570:	e841 2300 	strex	r3, r2, [r1]
 8007574:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007578:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800757c:	2b00      	cmp	r3, #0
 800757e:	d1d9      	bne.n	8007534 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	3314      	adds	r3, #20
 8007586:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007588:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800758a:	e853 3f00 	ldrex	r3, [r3]
 800758e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007590:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007592:	f023 0301 	bic.w	r3, r3, #1
 8007596:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	3314      	adds	r3, #20
 80075a0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80075a4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80075a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075aa:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80075ac:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80075b0:	e841 2300 	strex	r3, r2, [r1]
 80075b4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80075b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d1e1      	bne.n	8007580 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	3314      	adds	r3, #20
 80075c2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075c6:	e853 3f00 	ldrex	r3, [r3]
 80075ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80075cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	3314      	adds	r3, #20
 80075dc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80075e0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80075e2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80075e6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80075e8:	e841 2300 	strex	r3, r2, [r1]
 80075ec:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80075ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d1e3      	bne.n	80075bc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2220      	movs	r2, #32
 80075f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2200      	movs	r2, #0
 8007600:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	330c      	adds	r3, #12
 8007608:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800760a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800760c:	e853 3f00 	ldrex	r3, [r3]
 8007610:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007612:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007614:	f023 0310 	bic.w	r3, r3, #16
 8007618:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	330c      	adds	r3, #12
 8007622:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007626:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007628:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800762c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800762e:	e841 2300 	strex	r3, r2, [r1]
 8007632:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007634:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007636:	2b00      	cmp	r3, #0
 8007638:	d1e3      	bne.n	8007602 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800763e:	4618      	mov	r0, r3
 8007640:	f7fc faaf 	bl	8003ba2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2202      	movs	r2, #2
 8007648:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007652:	b29b      	uxth	r3, r3
 8007654:	1ad3      	subs	r3, r2, r3
 8007656:	b29b      	uxth	r3, r3
 8007658:	4619      	mov	r1, r3
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f7fb ffd6 	bl	800360c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007660:	e09c      	b.n	800779c <HAL_UART_IRQHandler+0x518>
 8007662:	bf00      	nop
 8007664:	08007915 	.word	0x08007915
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007670:	b29b      	uxth	r3, r3
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800767c:	b29b      	uxth	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	f000 808e 	beq.w	80077a0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007684:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007688:	2b00      	cmp	r3, #0
 800768a:	f000 8089 	beq.w	80077a0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	330c      	adds	r3, #12
 8007694:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007698:	e853 3f00 	ldrex	r3, [r3]
 800769c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800769e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	330c      	adds	r3, #12
 80076ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80076b2:	647a      	str	r2, [r7, #68]	@ 0x44
 80076b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076ba:	e841 2300 	strex	r3, r2, [r1]
 80076be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1e3      	bne.n	800768e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	3314      	adds	r3, #20
 80076cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d0:	e853 3f00 	ldrex	r3, [r3]
 80076d4:	623b      	str	r3, [r7, #32]
   return(result);
 80076d6:	6a3b      	ldr	r3, [r7, #32]
 80076d8:	f023 0301 	bic.w	r3, r3, #1
 80076dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	3314      	adds	r3, #20
 80076e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80076ea:	633a      	str	r2, [r7, #48]	@ 0x30
 80076ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076f2:	e841 2300 	strex	r3, r2, [r1]
 80076f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d1e3      	bne.n	80076c6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2220      	movs	r2, #32
 8007702:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2200      	movs	r2, #0
 800770a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	330c      	adds	r3, #12
 8007712:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	e853 3f00 	ldrex	r3, [r3]
 800771a:	60fb      	str	r3, [r7, #12]
   return(result);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	f023 0310 	bic.w	r3, r3, #16
 8007722:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	330c      	adds	r3, #12
 800772c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007730:	61fa      	str	r2, [r7, #28]
 8007732:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007734:	69b9      	ldr	r1, [r7, #24]
 8007736:	69fa      	ldr	r2, [r7, #28]
 8007738:	e841 2300 	strex	r3, r2, [r1]
 800773c:	617b      	str	r3, [r7, #20]
   return(result);
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d1e3      	bne.n	800770c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2202      	movs	r2, #2
 8007748:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800774a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800774e:	4619      	mov	r1, r3
 8007750:	6878      	ldr	r0, [r7, #4]
 8007752:	f7fb ff5b 	bl	800360c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007756:	e023      	b.n	80077a0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800775c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007760:	2b00      	cmp	r3, #0
 8007762:	d009      	beq.n	8007778 <HAL_UART_IRQHandler+0x4f4>
 8007764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007768:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800776c:	2b00      	cmp	r3, #0
 800776e:	d003      	beq.n	8007778 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f000 f8e3 	bl	800793c <UART_Transmit_IT>
    return;
 8007776:	e014      	b.n	80077a2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800777c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007780:	2b00      	cmp	r3, #0
 8007782:	d00e      	beq.n	80077a2 <HAL_UART_IRQHandler+0x51e>
 8007784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800778c:	2b00      	cmp	r3, #0
 800778e:	d008      	beq.n	80077a2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f000 f922 	bl	80079da <UART_EndTransmit_IT>
    return;
 8007796:	e004      	b.n	80077a2 <HAL_UART_IRQHandler+0x51e>
    return;
 8007798:	bf00      	nop
 800779a:	e002      	b.n	80077a2 <HAL_UART_IRQHandler+0x51e>
      return;
 800779c:	bf00      	nop
 800779e:	e000      	b.n	80077a2 <HAL_UART_IRQHandler+0x51e>
      return;
 80077a0:	bf00      	nop
  }
}
 80077a2:	37e8      	adds	r7, #232	@ 0xe8
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b083      	sub	sp, #12
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80077b0:	bf00      	nop
 80077b2:	370c      	adds	r7, #12
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bc80      	pop	{r7}
 80077b8:	4770      	bx	lr

080077ba <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80077ba:	b480      	push	{r7}
 80077bc:	b083      	sub	sp, #12
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80077c2:	bf00      	nop
 80077c4:	370c      	adds	r7, #12
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bc80      	pop	{r7}
 80077ca:	4770      	bx	lr

080077cc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80077d4:	bf00      	nop
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	bc80      	pop	{r7}
 80077dc:	4770      	bx	lr

080077de <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077de:	b480      	push	{r7}
 80077e0:	b085      	sub	sp, #20
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	60f8      	str	r0, [r7, #12]
 80077e6:	60b9      	str	r1, [r7, #8]
 80077e8:	4613      	mov	r3, r2
 80077ea:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	68ba      	ldr	r2, [r7, #8]
 80077f0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	88fa      	ldrh	r2, [r7, #6]
 80077f6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	88fa      	ldrh	r2, [r7, #6]
 80077fc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2200      	movs	r2, #0
 8007802:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2222      	movs	r2, #34	@ 0x22
 8007808:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	691b      	ldr	r3, [r3, #16]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d007      	beq.n	8007824 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	68da      	ldr	r2, [r3, #12]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007822:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	695a      	ldr	r2, [r3, #20]
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f042 0201 	orr.w	r2, r2, #1
 8007832:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68da      	ldr	r2, [r3, #12]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f042 0220 	orr.w	r2, r2, #32
 8007842:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007844:	2300      	movs	r3, #0
}
 8007846:	4618      	mov	r0, r3
 8007848:	3714      	adds	r7, #20
 800784a:	46bd      	mov	sp, r7
 800784c:	bc80      	pop	{r7}
 800784e:	4770      	bx	lr

08007850 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007850:	b480      	push	{r7}
 8007852:	b095      	sub	sp, #84	@ 0x54
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	330c      	adds	r3, #12
 800785e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007862:	e853 3f00 	ldrex	r3, [r3]
 8007866:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800786a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800786e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	330c      	adds	r3, #12
 8007876:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007878:	643a      	str	r2, [r7, #64]	@ 0x40
 800787a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800787c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800787e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007880:	e841 2300 	strex	r3, r2, [r1]
 8007884:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1e5      	bne.n	8007858 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	3314      	adds	r3, #20
 8007892:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007894:	6a3b      	ldr	r3, [r7, #32]
 8007896:	e853 3f00 	ldrex	r3, [r3]
 800789a:	61fb      	str	r3, [r7, #28]
   return(result);
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	f023 0301 	bic.w	r3, r3, #1
 80078a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	3314      	adds	r3, #20
 80078aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078b4:	e841 2300 	strex	r3, r2, [r1]
 80078b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80078ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d1e5      	bne.n	800788c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d119      	bne.n	80078fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	330c      	adds	r3, #12
 80078ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	e853 3f00 	ldrex	r3, [r3]
 80078d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	f023 0310 	bic.w	r3, r3, #16
 80078de:	647b      	str	r3, [r7, #68]	@ 0x44
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	330c      	adds	r3, #12
 80078e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078e8:	61ba      	str	r2, [r7, #24]
 80078ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ec:	6979      	ldr	r1, [r7, #20]
 80078ee:	69ba      	ldr	r2, [r7, #24]
 80078f0:	e841 2300 	strex	r3, r2, [r1]
 80078f4:	613b      	str	r3, [r7, #16]
   return(result);
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d1e5      	bne.n	80078c8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2220      	movs	r2, #32
 8007900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800790a:	bf00      	nop
 800790c:	3754      	adds	r7, #84	@ 0x54
 800790e:	46bd      	mov	sp, r7
 8007910:	bc80      	pop	{r7}
 8007912:	4770      	bx	lr

08007914 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007920:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2200      	movs	r2, #0
 800792c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800792e:	68f8      	ldr	r0, [r7, #12]
 8007930:	f7ff ff4c 	bl	80077cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007934:	bf00      	nop
 8007936:	3710      	adds	r7, #16
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}

0800793c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800793c:	b480      	push	{r7}
 800793e:	b085      	sub	sp, #20
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800794a:	b2db      	uxtb	r3, r3
 800794c:	2b21      	cmp	r3, #33	@ 0x21
 800794e:	d13e      	bne.n	80079ce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007958:	d114      	bne.n	8007984 <UART_Transmit_IT+0x48>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	691b      	ldr	r3, [r3, #16]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d110      	bne.n	8007984 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6a1b      	ldr	r3, [r3, #32]
 8007966:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	881b      	ldrh	r3, [r3, #0]
 800796c:	461a      	mov	r2, r3
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007976:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6a1b      	ldr	r3, [r3, #32]
 800797c:	1c9a      	adds	r2, r3, #2
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	621a      	str	r2, [r3, #32]
 8007982:	e008      	b.n	8007996 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6a1b      	ldr	r3, [r3, #32]
 8007988:	1c59      	adds	r1, r3, #1
 800798a:	687a      	ldr	r2, [r7, #4]
 800798c:	6211      	str	r1, [r2, #32]
 800798e:	781a      	ldrb	r2, [r3, #0]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800799a:	b29b      	uxth	r3, r3
 800799c:	3b01      	subs	r3, #1
 800799e:	b29b      	uxth	r3, r3
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	4619      	mov	r1, r3
 80079a4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d10f      	bne.n	80079ca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	68da      	ldr	r2, [r3, #12]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80079b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	68da      	ldr	r2, [r3, #12]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80079ca:	2300      	movs	r3, #0
 80079cc:	e000      	b.n	80079d0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80079ce:	2302      	movs	r3, #2
  }
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3714      	adds	r7, #20
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bc80      	pop	{r7}
 80079d8:	4770      	bx	lr

080079da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80079da:	b580      	push	{r7, lr}
 80079dc:	b082      	sub	sp, #8
 80079de:	af00      	add	r7, sp, #0
 80079e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	68da      	ldr	r2, [r3, #12]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2220      	movs	r2, #32
 80079f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f7ff fed4 	bl	80077a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3708      	adds	r7, #8
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}

08007a0a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a0a:	b580      	push	{r7, lr}
 8007a0c:	b08c      	sub	sp, #48	@ 0x30
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	2b22      	cmp	r3, #34	@ 0x22
 8007a1c:	f040 80ae 	bne.w	8007b7c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a28:	d117      	bne.n	8007a5a <UART_Receive_IT+0x50>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	691b      	ldr	r3, [r3, #16]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d113      	bne.n	8007a5a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007a32:	2300      	movs	r3, #0
 8007a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a3a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a48:	b29a      	uxth	r2, r3
 8007a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a4c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a52:	1c9a      	adds	r2, r3, #2
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a58:	e026      	b.n	8007aa8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007a60:	2300      	movs	r3, #0
 8007a62:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a6c:	d007      	beq.n	8007a7e <UART_Receive_IT+0x74>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d10a      	bne.n	8007a8c <UART_Receive_IT+0x82>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	691b      	ldr	r3, [r3, #16]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d106      	bne.n	8007a8c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	b2da      	uxtb	r2, r3
 8007a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a88:	701a      	strb	r2, [r3, #0]
 8007a8a:	e008      	b.n	8007a9e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	b2db      	uxtb	r3, r3
 8007a94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a98:	b2da      	uxtb	r2, r3
 8007a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a9c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aa2:	1c5a      	adds	r2, r3, #1
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	3b01      	subs	r3, #1
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	4619      	mov	r1, r3
 8007ab6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d15d      	bne.n	8007b78 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	68da      	ldr	r2, [r3, #12]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f022 0220 	bic.w	r2, r2, #32
 8007aca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	68da      	ldr	r2, [r3, #12]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ada:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	695a      	ldr	r2, [r3, #20]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f022 0201 	bic.w	r2, r2, #1
 8007aea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2220      	movs	r2, #32
 8007af0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	d135      	bne.n	8007b6e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2200      	movs	r2, #0
 8007b06:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	330c      	adds	r3, #12
 8007b0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b10:	697b      	ldr	r3, [r7, #20]
 8007b12:	e853 3f00 	ldrex	r3, [r3]
 8007b16:	613b      	str	r3, [r7, #16]
   return(result);
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	f023 0310 	bic.w	r3, r3, #16
 8007b1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	330c      	adds	r3, #12
 8007b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b28:	623a      	str	r2, [r7, #32]
 8007b2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2c:	69f9      	ldr	r1, [r7, #28]
 8007b2e:	6a3a      	ldr	r2, [r7, #32]
 8007b30:	e841 2300 	strex	r3, r2, [r1]
 8007b34:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b36:	69bb      	ldr	r3, [r7, #24]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d1e5      	bne.n	8007b08 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f003 0310 	and.w	r3, r3, #16
 8007b46:	2b10      	cmp	r3, #16
 8007b48:	d10a      	bne.n	8007b60 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	60fb      	str	r3, [r7, #12]
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	60fb      	str	r3, [r7, #12]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	60fb      	str	r3, [r7, #12]
 8007b5e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b64:	4619      	mov	r1, r3
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f7fb fd50 	bl	800360c <HAL_UARTEx_RxEventCallback>
 8007b6c:	e002      	b.n	8007b74 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f7ff fe23 	bl	80077ba <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b74:	2300      	movs	r3, #0
 8007b76:	e002      	b.n	8007b7e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	e000      	b.n	8007b7e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007b7c:	2302      	movs	r3, #2
  }
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3730      	adds	r7, #48	@ 0x30
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
	...

08007b88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b084      	sub	sp, #16
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	68da      	ldr	r2, [r3, #12]
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	430a      	orrs	r2, r1
 8007ba4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	689a      	ldr	r2, [r3, #8]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	691b      	ldr	r3, [r3, #16]
 8007bae:	431a      	orrs	r2, r3
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	695b      	ldr	r3, [r3, #20]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	68db      	ldr	r3, [r3, #12]
 8007bbe:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007bc2:	f023 030c 	bic.w	r3, r3, #12
 8007bc6:	687a      	ldr	r2, [r7, #4]
 8007bc8:	6812      	ldr	r2, [r2, #0]
 8007bca:	68b9      	ldr	r1, [r7, #8]
 8007bcc:	430b      	orrs	r3, r1
 8007bce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	695b      	ldr	r3, [r3, #20]
 8007bd6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	699a      	ldr	r2, [r3, #24]
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	430a      	orrs	r2, r1
 8007be4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a2c      	ldr	r2, [pc, #176]	@ (8007c9c <UART_SetConfig+0x114>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d103      	bne.n	8007bf8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007bf0:	f7fd fef2 	bl	80059d8 <HAL_RCC_GetPCLK2Freq>
 8007bf4:	60f8      	str	r0, [r7, #12]
 8007bf6:	e002      	b.n	8007bfe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007bf8:	f7fd feda 	bl	80059b0 <HAL_RCC_GetPCLK1Freq>
 8007bfc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007bfe:	68fa      	ldr	r2, [r7, #12]
 8007c00:	4613      	mov	r3, r2
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	4413      	add	r3, r2
 8007c06:	009a      	lsls	r2, r3, #2
 8007c08:	441a      	add	r2, r3
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	009b      	lsls	r3, r3, #2
 8007c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c14:	4a22      	ldr	r2, [pc, #136]	@ (8007ca0 <UART_SetConfig+0x118>)
 8007c16:	fba2 2303 	umull	r2, r3, r2, r3
 8007c1a:	095b      	lsrs	r3, r3, #5
 8007c1c:	0119      	lsls	r1, r3, #4
 8007c1e:	68fa      	ldr	r2, [r7, #12]
 8007c20:	4613      	mov	r3, r2
 8007c22:	009b      	lsls	r3, r3, #2
 8007c24:	4413      	add	r3, r2
 8007c26:	009a      	lsls	r2, r3, #2
 8007c28:	441a      	add	r2, r3
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c34:	4b1a      	ldr	r3, [pc, #104]	@ (8007ca0 <UART_SetConfig+0x118>)
 8007c36:	fba3 0302 	umull	r0, r3, r3, r2
 8007c3a:	095b      	lsrs	r3, r3, #5
 8007c3c:	2064      	movs	r0, #100	@ 0x64
 8007c3e:	fb00 f303 	mul.w	r3, r0, r3
 8007c42:	1ad3      	subs	r3, r2, r3
 8007c44:	011b      	lsls	r3, r3, #4
 8007c46:	3332      	adds	r3, #50	@ 0x32
 8007c48:	4a15      	ldr	r2, [pc, #84]	@ (8007ca0 <UART_SetConfig+0x118>)
 8007c4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c4e:	095b      	lsrs	r3, r3, #5
 8007c50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007c54:	4419      	add	r1, r3
 8007c56:	68fa      	ldr	r2, [r7, #12]
 8007c58:	4613      	mov	r3, r2
 8007c5a:	009b      	lsls	r3, r3, #2
 8007c5c:	4413      	add	r3, r2
 8007c5e:	009a      	lsls	r2, r3, #2
 8007c60:	441a      	add	r2, r3
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8007ca0 <UART_SetConfig+0x118>)
 8007c6e:	fba3 0302 	umull	r0, r3, r3, r2
 8007c72:	095b      	lsrs	r3, r3, #5
 8007c74:	2064      	movs	r0, #100	@ 0x64
 8007c76:	fb00 f303 	mul.w	r3, r0, r3
 8007c7a:	1ad3      	subs	r3, r2, r3
 8007c7c:	011b      	lsls	r3, r3, #4
 8007c7e:	3332      	adds	r3, #50	@ 0x32
 8007c80:	4a07      	ldr	r2, [pc, #28]	@ (8007ca0 <UART_SetConfig+0x118>)
 8007c82:	fba2 2303 	umull	r2, r3, r2, r3
 8007c86:	095b      	lsrs	r3, r3, #5
 8007c88:	f003 020f 	and.w	r2, r3, #15
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	440a      	add	r2, r1
 8007c92:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007c94:	bf00      	nop
 8007c96:	3710      	adds	r7, #16
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}
 8007c9c:	40013800 	.word	0x40013800
 8007ca0:	51eb851f 	.word	0x51eb851f

08007ca4 <__cvt>:
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007caa:	461d      	mov	r5, r3
 8007cac:	bfbb      	ittet	lt
 8007cae:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8007cb2:	461d      	movlt	r5, r3
 8007cb4:	2300      	movge	r3, #0
 8007cb6:	232d      	movlt	r3, #45	@ 0x2d
 8007cb8:	b088      	sub	sp, #32
 8007cba:	4614      	mov	r4, r2
 8007cbc:	bfb8      	it	lt
 8007cbe:	4614      	movlt	r4, r2
 8007cc0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007cc2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8007cc4:	7013      	strb	r3, [r2, #0]
 8007cc6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007cc8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8007ccc:	f023 0820 	bic.w	r8, r3, #32
 8007cd0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007cd4:	d005      	beq.n	8007ce2 <__cvt+0x3e>
 8007cd6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007cda:	d100      	bne.n	8007cde <__cvt+0x3a>
 8007cdc:	3601      	adds	r6, #1
 8007cde:	2302      	movs	r3, #2
 8007ce0:	e000      	b.n	8007ce4 <__cvt+0x40>
 8007ce2:	2303      	movs	r3, #3
 8007ce4:	aa07      	add	r2, sp, #28
 8007ce6:	9204      	str	r2, [sp, #16]
 8007ce8:	aa06      	add	r2, sp, #24
 8007cea:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007cee:	e9cd 3600 	strd	r3, r6, [sp]
 8007cf2:	4622      	mov	r2, r4
 8007cf4:	462b      	mov	r3, r5
 8007cf6:	f000 ff7f 	bl	8008bf8 <_dtoa_r>
 8007cfa:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007cfe:	4607      	mov	r7, r0
 8007d00:	d119      	bne.n	8007d36 <__cvt+0x92>
 8007d02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007d04:	07db      	lsls	r3, r3, #31
 8007d06:	d50e      	bpl.n	8007d26 <__cvt+0x82>
 8007d08:	eb00 0906 	add.w	r9, r0, r6
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	2300      	movs	r3, #0
 8007d10:	4620      	mov	r0, r4
 8007d12:	4629      	mov	r1, r5
 8007d14:	f7f8 feb4 	bl	8000a80 <__aeabi_dcmpeq>
 8007d18:	b108      	cbz	r0, 8007d1e <__cvt+0x7a>
 8007d1a:	f8cd 901c 	str.w	r9, [sp, #28]
 8007d1e:	2230      	movs	r2, #48	@ 0x30
 8007d20:	9b07      	ldr	r3, [sp, #28]
 8007d22:	454b      	cmp	r3, r9
 8007d24:	d31e      	bcc.n	8007d64 <__cvt+0xc0>
 8007d26:	4638      	mov	r0, r7
 8007d28:	9b07      	ldr	r3, [sp, #28]
 8007d2a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007d2c:	1bdb      	subs	r3, r3, r7
 8007d2e:	6013      	str	r3, [r2, #0]
 8007d30:	b008      	add	sp, #32
 8007d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d36:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d3a:	eb00 0906 	add.w	r9, r0, r6
 8007d3e:	d1e5      	bne.n	8007d0c <__cvt+0x68>
 8007d40:	7803      	ldrb	r3, [r0, #0]
 8007d42:	2b30      	cmp	r3, #48	@ 0x30
 8007d44:	d10a      	bne.n	8007d5c <__cvt+0xb8>
 8007d46:	2200      	movs	r2, #0
 8007d48:	2300      	movs	r3, #0
 8007d4a:	4620      	mov	r0, r4
 8007d4c:	4629      	mov	r1, r5
 8007d4e:	f7f8 fe97 	bl	8000a80 <__aeabi_dcmpeq>
 8007d52:	b918      	cbnz	r0, 8007d5c <__cvt+0xb8>
 8007d54:	f1c6 0601 	rsb	r6, r6, #1
 8007d58:	f8ca 6000 	str.w	r6, [sl]
 8007d5c:	f8da 3000 	ldr.w	r3, [sl]
 8007d60:	4499      	add	r9, r3
 8007d62:	e7d3      	b.n	8007d0c <__cvt+0x68>
 8007d64:	1c59      	adds	r1, r3, #1
 8007d66:	9107      	str	r1, [sp, #28]
 8007d68:	701a      	strb	r2, [r3, #0]
 8007d6a:	e7d9      	b.n	8007d20 <__cvt+0x7c>

08007d6c <__exponent>:
 8007d6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d6e:	2900      	cmp	r1, #0
 8007d70:	bfb6      	itet	lt
 8007d72:	232d      	movlt	r3, #45	@ 0x2d
 8007d74:	232b      	movge	r3, #43	@ 0x2b
 8007d76:	4249      	neglt	r1, r1
 8007d78:	2909      	cmp	r1, #9
 8007d7a:	7002      	strb	r2, [r0, #0]
 8007d7c:	7043      	strb	r3, [r0, #1]
 8007d7e:	dd29      	ble.n	8007dd4 <__exponent+0x68>
 8007d80:	f10d 0307 	add.w	r3, sp, #7
 8007d84:	461d      	mov	r5, r3
 8007d86:	270a      	movs	r7, #10
 8007d88:	fbb1 f6f7 	udiv	r6, r1, r7
 8007d8c:	461a      	mov	r2, r3
 8007d8e:	fb07 1416 	mls	r4, r7, r6, r1
 8007d92:	3430      	adds	r4, #48	@ 0x30
 8007d94:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007d98:	460c      	mov	r4, r1
 8007d9a:	2c63      	cmp	r4, #99	@ 0x63
 8007d9c:	4631      	mov	r1, r6
 8007d9e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007da2:	dcf1      	bgt.n	8007d88 <__exponent+0x1c>
 8007da4:	3130      	adds	r1, #48	@ 0x30
 8007da6:	1e94      	subs	r4, r2, #2
 8007da8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007dac:	4623      	mov	r3, r4
 8007dae:	1c41      	adds	r1, r0, #1
 8007db0:	42ab      	cmp	r3, r5
 8007db2:	d30a      	bcc.n	8007dca <__exponent+0x5e>
 8007db4:	f10d 0309 	add.w	r3, sp, #9
 8007db8:	1a9b      	subs	r3, r3, r2
 8007dba:	42ac      	cmp	r4, r5
 8007dbc:	bf88      	it	hi
 8007dbe:	2300      	movhi	r3, #0
 8007dc0:	3302      	adds	r3, #2
 8007dc2:	4403      	add	r3, r0
 8007dc4:	1a18      	subs	r0, r3, r0
 8007dc6:	b003      	add	sp, #12
 8007dc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dca:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007dce:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007dd2:	e7ed      	b.n	8007db0 <__exponent+0x44>
 8007dd4:	2330      	movs	r3, #48	@ 0x30
 8007dd6:	3130      	adds	r1, #48	@ 0x30
 8007dd8:	7083      	strb	r3, [r0, #2]
 8007dda:	70c1      	strb	r1, [r0, #3]
 8007ddc:	1d03      	adds	r3, r0, #4
 8007dde:	e7f1      	b.n	8007dc4 <__exponent+0x58>

08007de0 <_printf_float>:
 8007de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007de4:	b091      	sub	sp, #68	@ 0x44
 8007de6:	460c      	mov	r4, r1
 8007de8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8007dec:	4616      	mov	r6, r2
 8007dee:	461f      	mov	r7, r3
 8007df0:	4605      	mov	r5, r0
 8007df2:	f000 fde5 	bl	80089c0 <_localeconv_r>
 8007df6:	6803      	ldr	r3, [r0, #0]
 8007df8:	4618      	mov	r0, r3
 8007dfa:	9308      	str	r3, [sp, #32]
 8007dfc:	f7f8 fa14 	bl	8000228 <strlen>
 8007e00:	2300      	movs	r3, #0
 8007e02:	930e      	str	r3, [sp, #56]	@ 0x38
 8007e04:	f8d8 3000 	ldr.w	r3, [r8]
 8007e08:	9009      	str	r0, [sp, #36]	@ 0x24
 8007e0a:	3307      	adds	r3, #7
 8007e0c:	f023 0307 	bic.w	r3, r3, #7
 8007e10:	f103 0208 	add.w	r2, r3, #8
 8007e14:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007e18:	f8d4 b000 	ldr.w	fp, [r4]
 8007e1c:	f8c8 2000 	str.w	r2, [r8]
 8007e20:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e24:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007e28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007e2a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007e2e:	f04f 32ff 	mov.w	r2, #4294967295
 8007e32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e36:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007e3a:	4b9c      	ldr	r3, [pc, #624]	@ (80080ac <_printf_float+0x2cc>)
 8007e3c:	f7f8 fe52 	bl	8000ae4 <__aeabi_dcmpun>
 8007e40:	bb70      	cbnz	r0, 8007ea0 <_printf_float+0xc0>
 8007e42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e46:	f04f 32ff 	mov.w	r2, #4294967295
 8007e4a:	4b98      	ldr	r3, [pc, #608]	@ (80080ac <_printf_float+0x2cc>)
 8007e4c:	f7f8 fe2c 	bl	8000aa8 <__aeabi_dcmple>
 8007e50:	bb30      	cbnz	r0, 8007ea0 <_printf_float+0xc0>
 8007e52:	2200      	movs	r2, #0
 8007e54:	2300      	movs	r3, #0
 8007e56:	4640      	mov	r0, r8
 8007e58:	4649      	mov	r1, r9
 8007e5a:	f7f8 fe1b 	bl	8000a94 <__aeabi_dcmplt>
 8007e5e:	b110      	cbz	r0, 8007e66 <_printf_float+0x86>
 8007e60:	232d      	movs	r3, #45	@ 0x2d
 8007e62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e66:	4a92      	ldr	r2, [pc, #584]	@ (80080b0 <_printf_float+0x2d0>)
 8007e68:	4b92      	ldr	r3, [pc, #584]	@ (80080b4 <_printf_float+0x2d4>)
 8007e6a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007e6e:	bf8c      	ite	hi
 8007e70:	4690      	movhi	r8, r2
 8007e72:	4698      	movls	r8, r3
 8007e74:	2303      	movs	r3, #3
 8007e76:	f04f 0900 	mov.w	r9, #0
 8007e7a:	6123      	str	r3, [r4, #16]
 8007e7c:	f02b 0304 	bic.w	r3, fp, #4
 8007e80:	6023      	str	r3, [r4, #0]
 8007e82:	4633      	mov	r3, r6
 8007e84:	4621      	mov	r1, r4
 8007e86:	4628      	mov	r0, r5
 8007e88:	9700      	str	r7, [sp, #0]
 8007e8a:	aa0f      	add	r2, sp, #60	@ 0x3c
 8007e8c:	f000 f9d4 	bl	8008238 <_printf_common>
 8007e90:	3001      	adds	r0, #1
 8007e92:	f040 8090 	bne.w	8007fb6 <_printf_float+0x1d6>
 8007e96:	f04f 30ff 	mov.w	r0, #4294967295
 8007e9a:	b011      	add	sp, #68	@ 0x44
 8007e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ea0:	4642      	mov	r2, r8
 8007ea2:	464b      	mov	r3, r9
 8007ea4:	4640      	mov	r0, r8
 8007ea6:	4649      	mov	r1, r9
 8007ea8:	f7f8 fe1c 	bl	8000ae4 <__aeabi_dcmpun>
 8007eac:	b148      	cbz	r0, 8007ec2 <_printf_float+0xe2>
 8007eae:	464b      	mov	r3, r9
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	bfb8      	it	lt
 8007eb4:	232d      	movlt	r3, #45	@ 0x2d
 8007eb6:	4a80      	ldr	r2, [pc, #512]	@ (80080b8 <_printf_float+0x2d8>)
 8007eb8:	bfb8      	it	lt
 8007eba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007ebe:	4b7f      	ldr	r3, [pc, #508]	@ (80080bc <_printf_float+0x2dc>)
 8007ec0:	e7d3      	b.n	8007e6a <_printf_float+0x8a>
 8007ec2:	6863      	ldr	r3, [r4, #4]
 8007ec4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8007ec8:	1c5a      	adds	r2, r3, #1
 8007eca:	d13f      	bne.n	8007f4c <_printf_float+0x16c>
 8007ecc:	2306      	movs	r3, #6
 8007ece:	6063      	str	r3, [r4, #4]
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8007ed6:	6023      	str	r3, [r4, #0]
 8007ed8:	9206      	str	r2, [sp, #24]
 8007eda:	aa0e      	add	r2, sp, #56	@ 0x38
 8007edc:	e9cd a204 	strd	sl, r2, [sp, #16]
 8007ee0:	aa0d      	add	r2, sp, #52	@ 0x34
 8007ee2:	9203      	str	r2, [sp, #12]
 8007ee4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8007ee8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007eec:	6863      	ldr	r3, [r4, #4]
 8007eee:	4642      	mov	r2, r8
 8007ef0:	9300      	str	r3, [sp, #0]
 8007ef2:	4628      	mov	r0, r5
 8007ef4:	464b      	mov	r3, r9
 8007ef6:	910a      	str	r1, [sp, #40]	@ 0x28
 8007ef8:	f7ff fed4 	bl	8007ca4 <__cvt>
 8007efc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007efe:	4680      	mov	r8, r0
 8007f00:	2947      	cmp	r1, #71	@ 0x47
 8007f02:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8007f04:	d128      	bne.n	8007f58 <_printf_float+0x178>
 8007f06:	1cc8      	adds	r0, r1, #3
 8007f08:	db02      	blt.n	8007f10 <_printf_float+0x130>
 8007f0a:	6863      	ldr	r3, [r4, #4]
 8007f0c:	4299      	cmp	r1, r3
 8007f0e:	dd40      	ble.n	8007f92 <_printf_float+0x1b2>
 8007f10:	f1aa 0a02 	sub.w	sl, sl, #2
 8007f14:	fa5f fa8a 	uxtb.w	sl, sl
 8007f18:	4652      	mov	r2, sl
 8007f1a:	3901      	subs	r1, #1
 8007f1c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007f20:	910d      	str	r1, [sp, #52]	@ 0x34
 8007f22:	f7ff ff23 	bl	8007d6c <__exponent>
 8007f26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f28:	4681      	mov	r9, r0
 8007f2a:	1813      	adds	r3, r2, r0
 8007f2c:	2a01      	cmp	r2, #1
 8007f2e:	6123      	str	r3, [r4, #16]
 8007f30:	dc02      	bgt.n	8007f38 <_printf_float+0x158>
 8007f32:	6822      	ldr	r2, [r4, #0]
 8007f34:	07d2      	lsls	r2, r2, #31
 8007f36:	d501      	bpl.n	8007f3c <_printf_float+0x15c>
 8007f38:	3301      	adds	r3, #1
 8007f3a:	6123      	str	r3, [r4, #16]
 8007f3c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d09e      	beq.n	8007e82 <_printf_float+0xa2>
 8007f44:	232d      	movs	r3, #45	@ 0x2d
 8007f46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f4a:	e79a      	b.n	8007e82 <_printf_float+0xa2>
 8007f4c:	2947      	cmp	r1, #71	@ 0x47
 8007f4e:	d1bf      	bne.n	8007ed0 <_printf_float+0xf0>
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d1bd      	bne.n	8007ed0 <_printf_float+0xf0>
 8007f54:	2301      	movs	r3, #1
 8007f56:	e7ba      	b.n	8007ece <_printf_float+0xee>
 8007f58:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f5c:	d9dc      	bls.n	8007f18 <_printf_float+0x138>
 8007f5e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007f62:	d118      	bne.n	8007f96 <_printf_float+0x1b6>
 8007f64:	2900      	cmp	r1, #0
 8007f66:	6863      	ldr	r3, [r4, #4]
 8007f68:	dd0b      	ble.n	8007f82 <_printf_float+0x1a2>
 8007f6a:	6121      	str	r1, [r4, #16]
 8007f6c:	b913      	cbnz	r3, 8007f74 <_printf_float+0x194>
 8007f6e:	6822      	ldr	r2, [r4, #0]
 8007f70:	07d0      	lsls	r0, r2, #31
 8007f72:	d502      	bpl.n	8007f7a <_printf_float+0x19a>
 8007f74:	3301      	adds	r3, #1
 8007f76:	440b      	add	r3, r1
 8007f78:	6123      	str	r3, [r4, #16]
 8007f7a:	f04f 0900 	mov.w	r9, #0
 8007f7e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007f80:	e7dc      	b.n	8007f3c <_printf_float+0x15c>
 8007f82:	b913      	cbnz	r3, 8007f8a <_printf_float+0x1aa>
 8007f84:	6822      	ldr	r2, [r4, #0]
 8007f86:	07d2      	lsls	r2, r2, #31
 8007f88:	d501      	bpl.n	8007f8e <_printf_float+0x1ae>
 8007f8a:	3302      	adds	r3, #2
 8007f8c:	e7f4      	b.n	8007f78 <_printf_float+0x198>
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e7f2      	b.n	8007f78 <_printf_float+0x198>
 8007f92:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007f96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f98:	4299      	cmp	r1, r3
 8007f9a:	db05      	blt.n	8007fa8 <_printf_float+0x1c8>
 8007f9c:	6823      	ldr	r3, [r4, #0]
 8007f9e:	6121      	str	r1, [r4, #16]
 8007fa0:	07d8      	lsls	r0, r3, #31
 8007fa2:	d5ea      	bpl.n	8007f7a <_printf_float+0x19a>
 8007fa4:	1c4b      	adds	r3, r1, #1
 8007fa6:	e7e7      	b.n	8007f78 <_printf_float+0x198>
 8007fa8:	2900      	cmp	r1, #0
 8007faa:	bfcc      	ite	gt
 8007fac:	2201      	movgt	r2, #1
 8007fae:	f1c1 0202 	rsble	r2, r1, #2
 8007fb2:	4413      	add	r3, r2
 8007fb4:	e7e0      	b.n	8007f78 <_printf_float+0x198>
 8007fb6:	6823      	ldr	r3, [r4, #0]
 8007fb8:	055a      	lsls	r2, r3, #21
 8007fba:	d407      	bmi.n	8007fcc <_printf_float+0x1ec>
 8007fbc:	6923      	ldr	r3, [r4, #16]
 8007fbe:	4642      	mov	r2, r8
 8007fc0:	4631      	mov	r1, r6
 8007fc2:	4628      	mov	r0, r5
 8007fc4:	47b8      	blx	r7
 8007fc6:	3001      	adds	r0, #1
 8007fc8:	d12b      	bne.n	8008022 <_printf_float+0x242>
 8007fca:	e764      	b.n	8007e96 <_printf_float+0xb6>
 8007fcc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007fd0:	f240 80dc 	bls.w	800818c <_printf_float+0x3ac>
 8007fd4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007fd8:	2200      	movs	r2, #0
 8007fda:	2300      	movs	r3, #0
 8007fdc:	f7f8 fd50 	bl	8000a80 <__aeabi_dcmpeq>
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	d033      	beq.n	800804c <_printf_float+0x26c>
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	4631      	mov	r1, r6
 8007fe8:	4628      	mov	r0, r5
 8007fea:	4a35      	ldr	r2, [pc, #212]	@ (80080c0 <_printf_float+0x2e0>)
 8007fec:	47b8      	blx	r7
 8007fee:	3001      	adds	r0, #1
 8007ff0:	f43f af51 	beq.w	8007e96 <_printf_float+0xb6>
 8007ff4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8007ff8:	4543      	cmp	r3, r8
 8007ffa:	db02      	blt.n	8008002 <_printf_float+0x222>
 8007ffc:	6823      	ldr	r3, [r4, #0]
 8007ffe:	07d8      	lsls	r0, r3, #31
 8008000:	d50f      	bpl.n	8008022 <_printf_float+0x242>
 8008002:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008006:	4631      	mov	r1, r6
 8008008:	4628      	mov	r0, r5
 800800a:	47b8      	blx	r7
 800800c:	3001      	adds	r0, #1
 800800e:	f43f af42 	beq.w	8007e96 <_printf_float+0xb6>
 8008012:	f04f 0900 	mov.w	r9, #0
 8008016:	f108 38ff 	add.w	r8, r8, #4294967295
 800801a:	f104 0a1a 	add.w	sl, r4, #26
 800801e:	45c8      	cmp	r8, r9
 8008020:	dc09      	bgt.n	8008036 <_printf_float+0x256>
 8008022:	6823      	ldr	r3, [r4, #0]
 8008024:	079b      	lsls	r3, r3, #30
 8008026:	f100 8102 	bmi.w	800822e <_printf_float+0x44e>
 800802a:	68e0      	ldr	r0, [r4, #12]
 800802c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800802e:	4298      	cmp	r0, r3
 8008030:	bfb8      	it	lt
 8008032:	4618      	movlt	r0, r3
 8008034:	e731      	b.n	8007e9a <_printf_float+0xba>
 8008036:	2301      	movs	r3, #1
 8008038:	4652      	mov	r2, sl
 800803a:	4631      	mov	r1, r6
 800803c:	4628      	mov	r0, r5
 800803e:	47b8      	blx	r7
 8008040:	3001      	adds	r0, #1
 8008042:	f43f af28 	beq.w	8007e96 <_printf_float+0xb6>
 8008046:	f109 0901 	add.w	r9, r9, #1
 800804a:	e7e8      	b.n	800801e <_printf_float+0x23e>
 800804c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800804e:	2b00      	cmp	r3, #0
 8008050:	dc38      	bgt.n	80080c4 <_printf_float+0x2e4>
 8008052:	2301      	movs	r3, #1
 8008054:	4631      	mov	r1, r6
 8008056:	4628      	mov	r0, r5
 8008058:	4a19      	ldr	r2, [pc, #100]	@ (80080c0 <_printf_float+0x2e0>)
 800805a:	47b8      	blx	r7
 800805c:	3001      	adds	r0, #1
 800805e:	f43f af1a 	beq.w	8007e96 <_printf_float+0xb6>
 8008062:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8008066:	ea59 0303 	orrs.w	r3, r9, r3
 800806a:	d102      	bne.n	8008072 <_printf_float+0x292>
 800806c:	6823      	ldr	r3, [r4, #0]
 800806e:	07d9      	lsls	r1, r3, #31
 8008070:	d5d7      	bpl.n	8008022 <_printf_float+0x242>
 8008072:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008076:	4631      	mov	r1, r6
 8008078:	4628      	mov	r0, r5
 800807a:	47b8      	blx	r7
 800807c:	3001      	adds	r0, #1
 800807e:	f43f af0a 	beq.w	8007e96 <_printf_float+0xb6>
 8008082:	f04f 0a00 	mov.w	sl, #0
 8008086:	f104 0b1a 	add.w	fp, r4, #26
 800808a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800808c:	425b      	negs	r3, r3
 800808e:	4553      	cmp	r3, sl
 8008090:	dc01      	bgt.n	8008096 <_printf_float+0x2b6>
 8008092:	464b      	mov	r3, r9
 8008094:	e793      	b.n	8007fbe <_printf_float+0x1de>
 8008096:	2301      	movs	r3, #1
 8008098:	465a      	mov	r2, fp
 800809a:	4631      	mov	r1, r6
 800809c:	4628      	mov	r0, r5
 800809e:	47b8      	blx	r7
 80080a0:	3001      	adds	r0, #1
 80080a2:	f43f aef8 	beq.w	8007e96 <_printf_float+0xb6>
 80080a6:	f10a 0a01 	add.w	sl, sl, #1
 80080aa:	e7ee      	b.n	800808a <_printf_float+0x2aa>
 80080ac:	7fefffff 	.word	0x7fefffff
 80080b0:	0800e00e 	.word	0x0800e00e
 80080b4:	0800e00a 	.word	0x0800e00a
 80080b8:	0800e016 	.word	0x0800e016
 80080bc:	0800e012 	.word	0x0800e012
 80080c0:	0800e01a 	.word	0x0800e01a
 80080c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080c6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80080ca:	4553      	cmp	r3, sl
 80080cc:	bfa8      	it	ge
 80080ce:	4653      	movge	r3, sl
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	4699      	mov	r9, r3
 80080d4:	dc36      	bgt.n	8008144 <_printf_float+0x364>
 80080d6:	f04f 0b00 	mov.w	fp, #0
 80080da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80080de:	f104 021a 	add.w	r2, r4, #26
 80080e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80080e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80080e6:	eba3 0309 	sub.w	r3, r3, r9
 80080ea:	455b      	cmp	r3, fp
 80080ec:	dc31      	bgt.n	8008152 <_printf_float+0x372>
 80080ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80080f0:	459a      	cmp	sl, r3
 80080f2:	dc3a      	bgt.n	800816a <_printf_float+0x38a>
 80080f4:	6823      	ldr	r3, [r4, #0]
 80080f6:	07da      	lsls	r2, r3, #31
 80080f8:	d437      	bmi.n	800816a <_printf_float+0x38a>
 80080fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80080fc:	ebaa 0903 	sub.w	r9, sl, r3
 8008100:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008102:	ebaa 0303 	sub.w	r3, sl, r3
 8008106:	4599      	cmp	r9, r3
 8008108:	bfa8      	it	ge
 800810a:	4699      	movge	r9, r3
 800810c:	f1b9 0f00 	cmp.w	r9, #0
 8008110:	dc33      	bgt.n	800817a <_printf_float+0x39a>
 8008112:	f04f 0800 	mov.w	r8, #0
 8008116:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800811a:	f104 0b1a 	add.w	fp, r4, #26
 800811e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008120:	ebaa 0303 	sub.w	r3, sl, r3
 8008124:	eba3 0309 	sub.w	r3, r3, r9
 8008128:	4543      	cmp	r3, r8
 800812a:	f77f af7a 	ble.w	8008022 <_printf_float+0x242>
 800812e:	2301      	movs	r3, #1
 8008130:	465a      	mov	r2, fp
 8008132:	4631      	mov	r1, r6
 8008134:	4628      	mov	r0, r5
 8008136:	47b8      	blx	r7
 8008138:	3001      	adds	r0, #1
 800813a:	f43f aeac 	beq.w	8007e96 <_printf_float+0xb6>
 800813e:	f108 0801 	add.w	r8, r8, #1
 8008142:	e7ec      	b.n	800811e <_printf_float+0x33e>
 8008144:	4642      	mov	r2, r8
 8008146:	4631      	mov	r1, r6
 8008148:	4628      	mov	r0, r5
 800814a:	47b8      	blx	r7
 800814c:	3001      	adds	r0, #1
 800814e:	d1c2      	bne.n	80080d6 <_printf_float+0x2f6>
 8008150:	e6a1      	b.n	8007e96 <_printf_float+0xb6>
 8008152:	2301      	movs	r3, #1
 8008154:	4631      	mov	r1, r6
 8008156:	4628      	mov	r0, r5
 8008158:	920a      	str	r2, [sp, #40]	@ 0x28
 800815a:	47b8      	blx	r7
 800815c:	3001      	adds	r0, #1
 800815e:	f43f ae9a 	beq.w	8007e96 <_printf_float+0xb6>
 8008162:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008164:	f10b 0b01 	add.w	fp, fp, #1
 8008168:	e7bb      	b.n	80080e2 <_printf_float+0x302>
 800816a:	4631      	mov	r1, r6
 800816c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008170:	4628      	mov	r0, r5
 8008172:	47b8      	blx	r7
 8008174:	3001      	adds	r0, #1
 8008176:	d1c0      	bne.n	80080fa <_printf_float+0x31a>
 8008178:	e68d      	b.n	8007e96 <_printf_float+0xb6>
 800817a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800817c:	464b      	mov	r3, r9
 800817e:	4631      	mov	r1, r6
 8008180:	4628      	mov	r0, r5
 8008182:	4442      	add	r2, r8
 8008184:	47b8      	blx	r7
 8008186:	3001      	adds	r0, #1
 8008188:	d1c3      	bne.n	8008112 <_printf_float+0x332>
 800818a:	e684      	b.n	8007e96 <_printf_float+0xb6>
 800818c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8008190:	f1ba 0f01 	cmp.w	sl, #1
 8008194:	dc01      	bgt.n	800819a <_printf_float+0x3ba>
 8008196:	07db      	lsls	r3, r3, #31
 8008198:	d536      	bpl.n	8008208 <_printf_float+0x428>
 800819a:	2301      	movs	r3, #1
 800819c:	4642      	mov	r2, r8
 800819e:	4631      	mov	r1, r6
 80081a0:	4628      	mov	r0, r5
 80081a2:	47b8      	blx	r7
 80081a4:	3001      	adds	r0, #1
 80081a6:	f43f ae76 	beq.w	8007e96 <_printf_float+0xb6>
 80081aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80081ae:	4631      	mov	r1, r6
 80081b0:	4628      	mov	r0, r5
 80081b2:	47b8      	blx	r7
 80081b4:	3001      	adds	r0, #1
 80081b6:	f43f ae6e 	beq.w	8007e96 <_printf_float+0xb6>
 80081ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80081be:	2200      	movs	r2, #0
 80081c0:	2300      	movs	r3, #0
 80081c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80081c6:	f7f8 fc5b 	bl	8000a80 <__aeabi_dcmpeq>
 80081ca:	b9c0      	cbnz	r0, 80081fe <_printf_float+0x41e>
 80081cc:	4653      	mov	r3, sl
 80081ce:	f108 0201 	add.w	r2, r8, #1
 80081d2:	4631      	mov	r1, r6
 80081d4:	4628      	mov	r0, r5
 80081d6:	47b8      	blx	r7
 80081d8:	3001      	adds	r0, #1
 80081da:	d10c      	bne.n	80081f6 <_printf_float+0x416>
 80081dc:	e65b      	b.n	8007e96 <_printf_float+0xb6>
 80081de:	2301      	movs	r3, #1
 80081e0:	465a      	mov	r2, fp
 80081e2:	4631      	mov	r1, r6
 80081e4:	4628      	mov	r0, r5
 80081e6:	47b8      	blx	r7
 80081e8:	3001      	adds	r0, #1
 80081ea:	f43f ae54 	beq.w	8007e96 <_printf_float+0xb6>
 80081ee:	f108 0801 	add.w	r8, r8, #1
 80081f2:	45d0      	cmp	r8, sl
 80081f4:	dbf3      	blt.n	80081de <_printf_float+0x3fe>
 80081f6:	464b      	mov	r3, r9
 80081f8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80081fc:	e6e0      	b.n	8007fc0 <_printf_float+0x1e0>
 80081fe:	f04f 0800 	mov.w	r8, #0
 8008202:	f104 0b1a 	add.w	fp, r4, #26
 8008206:	e7f4      	b.n	80081f2 <_printf_float+0x412>
 8008208:	2301      	movs	r3, #1
 800820a:	4642      	mov	r2, r8
 800820c:	e7e1      	b.n	80081d2 <_printf_float+0x3f2>
 800820e:	2301      	movs	r3, #1
 8008210:	464a      	mov	r2, r9
 8008212:	4631      	mov	r1, r6
 8008214:	4628      	mov	r0, r5
 8008216:	47b8      	blx	r7
 8008218:	3001      	adds	r0, #1
 800821a:	f43f ae3c 	beq.w	8007e96 <_printf_float+0xb6>
 800821e:	f108 0801 	add.w	r8, r8, #1
 8008222:	68e3      	ldr	r3, [r4, #12]
 8008224:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008226:	1a5b      	subs	r3, r3, r1
 8008228:	4543      	cmp	r3, r8
 800822a:	dcf0      	bgt.n	800820e <_printf_float+0x42e>
 800822c:	e6fd      	b.n	800802a <_printf_float+0x24a>
 800822e:	f04f 0800 	mov.w	r8, #0
 8008232:	f104 0919 	add.w	r9, r4, #25
 8008236:	e7f4      	b.n	8008222 <_printf_float+0x442>

08008238 <_printf_common>:
 8008238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800823c:	4616      	mov	r6, r2
 800823e:	4698      	mov	r8, r3
 8008240:	688a      	ldr	r2, [r1, #8]
 8008242:	690b      	ldr	r3, [r1, #16]
 8008244:	4607      	mov	r7, r0
 8008246:	4293      	cmp	r3, r2
 8008248:	bfb8      	it	lt
 800824a:	4613      	movlt	r3, r2
 800824c:	6033      	str	r3, [r6, #0]
 800824e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008252:	460c      	mov	r4, r1
 8008254:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008258:	b10a      	cbz	r2, 800825e <_printf_common+0x26>
 800825a:	3301      	adds	r3, #1
 800825c:	6033      	str	r3, [r6, #0]
 800825e:	6823      	ldr	r3, [r4, #0]
 8008260:	0699      	lsls	r1, r3, #26
 8008262:	bf42      	ittt	mi
 8008264:	6833      	ldrmi	r3, [r6, #0]
 8008266:	3302      	addmi	r3, #2
 8008268:	6033      	strmi	r3, [r6, #0]
 800826a:	6825      	ldr	r5, [r4, #0]
 800826c:	f015 0506 	ands.w	r5, r5, #6
 8008270:	d106      	bne.n	8008280 <_printf_common+0x48>
 8008272:	f104 0a19 	add.w	sl, r4, #25
 8008276:	68e3      	ldr	r3, [r4, #12]
 8008278:	6832      	ldr	r2, [r6, #0]
 800827a:	1a9b      	subs	r3, r3, r2
 800827c:	42ab      	cmp	r3, r5
 800827e:	dc2b      	bgt.n	80082d8 <_printf_common+0xa0>
 8008280:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008284:	6822      	ldr	r2, [r4, #0]
 8008286:	3b00      	subs	r3, #0
 8008288:	bf18      	it	ne
 800828a:	2301      	movne	r3, #1
 800828c:	0692      	lsls	r2, r2, #26
 800828e:	d430      	bmi.n	80082f2 <_printf_common+0xba>
 8008290:	4641      	mov	r1, r8
 8008292:	4638      	mov	r0, r7
 8008294:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008298:	47c8      	blx	r9
 800829a:	3001      	adds	r0, #1
 800829c:	d023      	beq.n	80082e6 <_printf_common+0xae>
 800829e:	6823      	ldr	r3, [r4, #0]
 80082a0:	6922      	ldr	r2, [r4, #16]
 80082a2:	f003 0306 	and.w	r3, r3, #6
 80082a6:	2b04      	cmp	r3, #4
 80082a8:	bf14      	ite	ne
 80082aa:	2500      	movne	r5, #0
 80082ac:	6833      	ldreq	r3, [r6, #0]
 80082ae:	f04f 0600 	mov.w	r6, #0
 80082b2:	bf08      	it	eq
 80082b4:	68e5      	ldreq	r5, [r4, #12]
 80082b6:	f104 041a 	add.w	r4, r4, #26
 80082ba:	bf08      	it	eq
 80082bc:	1aed      	subeq	r5, r5, r3
 80082be:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80082c2:	bf08      	it	eq
 80082c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082c8:	4293      	cmp	r3, r2
 80082ca:	bfc4      	itt	gt
 80082cc:	1a9b      	subgt	r3, r3, r2
 80082ce:	18ed      	addgt	r5, r5, r3
 80082d0:	42b5      	cmp	r5, r6
 80082d2:	d11a      	bne.n	800830a <_printf_common+0xd2>
 80082d4:	2000      	movs	r0, #0
 80082d6:	e008      	b.n	80082ea <_printf_common+0xb2>
 80082d8:	2301      	movs	r3, #1
 80082da:	4652      	mov	r2, sl
 80082dc:	4641      	mov	r1, r8
 80082de:	4638      	mov	r0, r7
 80082e0:	47c8      	blx	r9
 80082e2:	3001      	adds	r0, #1
 80082e4:	d103      	bne.n	80082ee <_printf_common+0xb6>
 80082e6:	f04f 30ff 	mov.w	r0, #4294967295
 80082ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ee:	3501      	adds	r5, #1
 80082f0:	e7c1      	b.n	8008276 <_printf_common+0x3e>
 80082f2:	2030      	movs	r0, #48	@ 0x30
 80082f4:	18e1      	adds	r1, r4, r3
 80082f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80082fa:	1c5a      	adds	r2, r3, #1
 80082fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008300:	4422      	add	r2, r4
 8008302:	3302      	adds	r3, #2
 8008304:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008308:	e7c2      	b.n	8008290 <_printf_common+0x58>
 800830a:	2301      	movs	r3, #1
 800830c:	4622      	mov	r2, r4
 800830e:	4641      	mov	r1, r8
 8008310:	4638      	mov	r0, r7
 8008312:	47c8      	blx	r9
 8008314:	3001      	adds	r0, #1
 8008316:	d0e6      	beq.n	80082e6 <_printf_common+0xae>
 8008318:	3601      	adds	r6, #1
 800831a:	e7d9      	b.n	80082d0 <_printf_common+0x98>

0800831c <_printf_i>:
 800831c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008320:	7e0f      	ldrb	r7, [r1, #24]
 8008322:	4691      	mov	r9, r2
 8008324:	2f78      	cmp	r7, #120	@ 0x78
 8008326:	4680      	mov	r8, r0
 8008328:	460c      	mov	r4, r1
 800832a:	469a      	mov	sl, r3
 800832c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800832e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008332:	d807      	bhi.n	8008344 <_printf_i+0x28>
 8008334:	2f62      	cmp	r7, #98	@ 0x62
 8008336:	d80a      	bhi.n	800834e <_printf_i+0x32>
 8008338:	2f00      	cmp	r7, #0
 800833a:	f000 80d1 	beq.w	80084e0 <_printf_i+0x1c4>
 800833e:	2f58      	cmp	r7, #88	@ 0x58
 8008340:	f000 80b8 	beq.w	80084b4 <_printf_i+0x198>
 8008344:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008348:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800834c:	e03a      	b.n	80083c4 <_printf_i+0xa8>
 800834e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008352:	2b15      	cmp	r3, #21
 8008354:	d8f6      	bhi.n	8008344 <_printf_i+0x28>
 8008356:	a101      	add	r1, pc, #4	@ (adr r1, 800835c <_printf_i+0x40>)
 8008358:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800835c:	080083b5 	.word	0x080083b5
 8008360:	080083c9 	.word	0x080083c9
 8008364:	08008345 	.word	0x08008345
 8008368:	08008345 	.word	0x08008345
 800836c:	08008345 	.word	0x08008345
 8008370:	08008345 	.word	0x08008345
 8008374:	080083c9 	.word	0x080083c9
 8008378:	08008345 	.word	0x08008345
 800837c:	08008345 	.word	0x08008345
 8008380:	08008345 	.word	0x08008345
 8008384:	08008345 	.word	0x08008345
 8008388:	080084c7 	.word	0x080084c7
 800838c:	080083f3 	.word	0x080083f3
 8008390:	08008481 	.word	0x08008481
 8008394:	08008345 	.word	0x08008345
 8008398:	08008345 	.word	0x08008345
 800839c:	080084e9 	.word	0x080084e9
 80083a0:	08008345 	.word	0x08008345
 80083a4:	080083f3 	.word	0x080083f3
 80083a8:	08008345 	.word	0x08008345
 80083ac:	08008345 	.word	0x08008345
 80083b0:	08008489 	.word	0x08008489
 80083b4:	6833      	ldr	r3, [r6, #0]
 80083b6:	1d1a      	adds	r2, r3, #4
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	6032      	str	r2, [r6, #0]
 80083bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083c4:	2301      	movs	r3, #1
 80083c6:	e09c      	b.n	8008502 <_printf_i+0x1e6>
 80083c8:	6833      	ldr	r3, [r6, #0]
 80083ca:	6820      	ldr	r0, [r4, #0]
 80083cc:	1d19      	adds	r1, r3, #4
 80083ce:	6031      	str	r1, [r6, #0]
 80083d0:	0606      	lsls	r6, r0, #24
 80083d2:	d501      	bpl.n	80083d8 <_printf_i+0xbc>
 80083d4:	681d      	ldr	r5, [r3, #0]
 80083d6:	e003      	b.n	80083e0 <_printf_i+0xc4>
 80083d8:	0645      	lsls	r5, r0, #25
 80083da:	d5fb      	bpl.n	80083d4 <_printf_i+0xb8>
 80083dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80083e0:	2d00      	cmp	r5, #0
 80083e2:	da03      	bge.n	80083ec <_printf_i+0xd0>
 80083e4:	232d      	movs	r3, #45	@ 0x2d
 80083e6:	426d      	negs	r5, r5
 80083e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083ec:	230a      	movs	r3, #10
 80083ee:	4858      	ldr	r0, [pc, #352]	@ (8008550 <_printf_i+0x234>)
 80083f0:	e011      	b.n	8008416 <_printf_i+0xfa>
 80083f2:	6821      	ldr	r1, [r4, #0]
 80083f4:	6833      	ldr	r3, [r6, #0]
 80083f6:	0608      	lsls	r0, r1, #24
 80083f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80083fc:	d402      	bmi.n	8008404 <_printf_i+0xe8>
 80083fe:	0649      	lsls	r1, r1, #25
 8008400:	bf48      	it	mi
 8008402:	b2ad      	uxthmi	r5, r5
 8008404:	2f6f      	cmp	r7, #111	@ 0x6f
 8008406:	6033      	str	r3, [r6, #0]
 8008408:	bf14      	ite	ne
 800840a:	230a      	movne	r3, #10
 800840c:	2308      	moveq	r3, #8
 800840e:	4850      	ldr	r0, [pc, #320]	@ (8008550 <_printf_i+0x234>)
 8008410:	2100      	movs	r1, #0
 8008412:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008416:	6866      	ldr	r6, [r4, #4]
 8008418:	2e00      	cmp	r6, #0
 800841a:	60a6      	str	r6, [r4, #8]
 800841c:	db05      	blt.n	800842a <_printf_i+0x10e>
 800841e:	6821      	ldr	r1, [r4, #0]
 8008420:	432e      	orrs	r6, r5
 8008422:	f021 0104 	bic.w	r1, r1, #4
 8008426:	6021      	str	r1, [r4, #0]
 8008428:	d04b      	beq.n	80084c2 <_printf_i+0x1a6>
 800842a:	4616      	mov	r6, r2
 800842c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008430:	fb03 5711 	mls	r7, r3, r1, r5
 8008434:	5dc7      	ldrb	r7, [r0, r7]
 8008436:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800843a:	462f      	mov	r7, r5
 800843c:	42bb      	cmp	r3, r7
 800843e:	460d      	mov	r5, r1
 8008440:	d9f4      	bls.n	800842c <_printf_i+0x110>
 8008442:	2b08      	cmp	r3, #8
 8008444:	d10b      	bne.n	800845e <_printf_i+0x142>
 8008446:	6823      	ldr	r3, [r4, #0]
 8008448:	07df      	lsls	r7, r3, #31
 800844a:	d508      	bpl.n	800845e <_printf_i+0x142>
 800844c:	6923      	ldr	r3, [r4, #16]
 800844e:	6861      	ldr	r1, [r4, #4]
 8008450:	4299      	cmp	r1, r3
 8008452:	bfde      	ittt	le
 8008454:	2330      	movle	r3, #48	@ 0x30
 8008456:	f806 3c01 	strble.w	r3, [r6, #-1]
 800845a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800845e:	1b92      	subs	r2, r2, r6
 8008460:	6122      	str	r2, [r4, #16]
 8008462:	464b      	mov	r3, r9
 8008464:	4621      	mov	r1, r4
 8008466:	4640      	mov	r0, r8
 8008468:	f8cd a000 	str.w	sl, [sp]
 800846c:	aa03      	add	r2, sp, #12
 800846e:	f7ff fee3 	bl	8008238 <_printf_common>
 8008472:	3001      	adds	r0, #1
 8008474:	d14a      	bne.n	800850c <_printf_i+0x1f0>
 8008476:	f04f 30ff 	mov.w	r0, #4294967295
 800847a:	b004      	add	sp, #16
 800847c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008480:	6823      	ldr	r3, [r4, #0]
 8008482:	f043 0320 	orr.w	r3, r3, #32
 8008486:	6023      	str	r3, [r4, #0]
 8008488:	2778      	movs	r7, #120	@ 0x78
 800848a:	4832      	ldr	r0, [pc, #200]	@ (8008554 <_printf_i+0x238>)
 800848c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008490:	6823      	ldr	r3, [r4, #0]
 8008492:	6831      	ldr	r1, [r6, #0]
 8008494:	061f      	lsls	r7, r3, #24
 8008496:	f851 5b04 	ldr.w	r5, [r1], #4
 800849a:	d402      	bmi.n	80084a2 <_printf_i+0x186>
 800849c:	065f      	lsls	r7, r3, #25
 800849e:	bf48      	it	mi
 80084a0:	b2ad      	uxthmi	r5, r5
 80084a2:	6031      	str	r1, [r6, #0]
 80084a4:	07d9      	lsls	r1, r3, #31
 80084a6:	bf44      	itt	mi
 80084a8:	f043 0320 	orrmi.w	r3, r3, #32
 80084ac:	6023      	strmi	r3, [r4, #0]
 80084ae:	b11d      	cbz	r5, 80084b8 <_printf_i+0x19c>
 80084b0:	2310      	movs	r3, #16
 80084b2:	e7ad      	b.n	8008410 <_printf_i+0xf4>
 80084b4:	4826      	ldr	r0, [pc, #152]	@ (8008550 <_printf_i+0x234>)
 80084b6:	e7e9      	b.n	800848c <_printf_i+0x170>
 80084b8:	6823      	ldr	r3, [r4, #0]
 80084ba:	f023 0320 	bic.w	r3, r3, #32
 80084be:	6023      	str	r3, [r4, #0]
 80084c0:	e7f6      	b.n	80084b0 <_printf_i+0x194>
 80084c2:	4616      	mov	r6, r2
 80084c4:	e7bd      	b.n	8008442 <_printf_i+0x126>
 80084c6:	6833      	ldr	r3, [r6, #0]
 80084c8:	6825      	ldr	r5, [r4, #0]
 80084ca:	1d18      	adds	r0, r3, #4
 80084cc:	6961      	ldr	r1, [r4, #20]
 80084ce:	6030      	str	r0, [r6, #0]
 80084d0:	062e      	lsls	r6, r5, #24
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	d501      	bpl.n	80084da <_printf_i+0x1be>
 80084d6:	6019      	str	r1, [r3, #0]
 80084d8:	e002      	b.n	80084e0 <_printf_i+0x1c4>
 80084da:	0668      	lsls	r0, r5, #25
 80084dc:	d5fb      	bpl.n	80084d6 <_printf_i+0x1ba>
 80084de:	8019      	strh	r1, [r3, #0]
 80084e0:	2300      	movs	r3, #0
 80084e2:	4616      	mov	r6, r2
 80084e4:	6123      	str	r3, [r4, #16]
 80084e6:	e7bc      	b.n	8008462 <_printf_i+0x146>
 80084e8:	6833      	ldr	r3, [r6, #0]
 80084ea:	2100      	movs	r1, #0
 80084ec:	1d1a      	adds	r2, r3, #4
 80084ee:	6032      	str	r2, [r6, #0]
 80084f0:	681e      	ldr	r6, [r3, #0]
 80084f2:	6862      	ldr	r2, [r4, #4]
 80084f4:	4630      	mov	r0, r6
 80084f6:	f000 fada 	bl	8008aae <memchr>
 80084fa:	b108      	cbz	r0, 8008500 <_printf_i+0x1e4>
 80084fc:	1b80      	subs	r0, r0, r6
 80084fe:	6060      	str	r0, [r4, #4]
 8008500:	6863      	ldr	r3, [r4, #4]
 8008502:	6123      	str	r3, [r4, #16]
 8008504:	2300      	movs	r3, #0
 8008506:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800850a:	e7aa      	b.n	8008462 <_printf_i+0x146>
 800850c:	4632      	mov	r2, r6
 800850e:	4649      	mov	r1, r9
 8008510:	4640      	mov	r0, r8
 8008512:	6923      	ldr	r3, [r4, #16]
 8008514:	47d0      	blx	sl
 8008516:	3001      	adds	r0, #1
 8008518:	d0ad      	beq.n	8008476 <_printf_i+0x15a>
 800851a:	6823      	ldr	r3, [r4, #0]
 800851c:	079b      	lsls	r3, r3, #30
 800851e:	d413      	bmi.n	8008548 <_printf_i+0x22c>
 8008520:	68e0      	ldr	r0, [r4, #12]
 8008522:	9b03      	ldr	r3, [sp, #12]
 8008524:	4298      	cmp	r0, r3
 8008526:	bfb8      	it	lt
 8008528:	4618      	movlt	r0, r3
 800852a:	e7a6      	b.n	800847a <_printf_i+0x15e>
 800852c:	2301      	movs	r3, #1
 800852e:	4632      	mov	r2, r6
 8008530:	4649      	mov	r1, r9
 8008532:	4640      	mov	r0, r8
 8008534:	47d0      	blx	sl
 8008536:	3001      	adds	r0, #1
 8008538:	d09d      	beq.n	8008476 <_printf_i+0x15a>
 800853a:	3501      	adds	r5, #1
 800853c:	68e3      	ldr	r3, [r4, #12]
 800853e:	9903      	ldr	r1, [sp, #12]
 8008540:	1a5b      	subs	r3, r3, r1
 8008542:	42ab      	cmp	r3, r5
 8008544:	dcf2      	bgt.n	800852c <_printf_i+0x210>
 8008546:	e7eb      	b.n	8008520 <_printf_i+0x204>
 8008548:	2500      	movs	r5, #0
 800854a:	f104 0619 	add.w	r6, r4, #25
 800854e:	e7f5      	b.n	800853c <_printf_i+0x220>
 8008550:	0800e01c 	.word	0x0800e01c
 8008554:	0800e02d 	.word	0x0800e02d

08008558 <std>:
 8008558:	2300      	movs	r3, #0
 800855a:	b510      	push	{r4, lr}
 800855c:	4604      	mov	r4, r0
 800855e:	e9c0 3300 	strd	r3, r3, [r0]
 8008562:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008566:	6083      	str	r3, [r0, #8]
 8008568:	8181      	strh	r1, [r0, #12]
 800856a:	6643      	str	r3, [r0, #100]	@ 0x64
 800856c:	81c2      	strh	r2, [r0, #14]
 800856e:	6183      	str	r3, [r0, #24]
 8008570:	4619      	mov	r1, r3
 8008572:	2208      	movs	r2, #8
 8008574:	305c      	adds	r0, #92	@ 0x5c
 8008576:	f000 fa1b 	bl	80089b0 <memset>
 800857a:	4b0d      	ldr	r3, [pc, #52]	@ (80085b0 <std+0x58>)
 800857c:	6224      	str	r4, [r4, #32]
 800857e:	6263      	str	r3, [r4, #36]	@ 0x24
 8008580:	4b0c      	ldr	r3, [pc, #48]	@ (80085b4 <std+0x5c>)
 8008582:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008584:	4b0c      	ldr	r3, [pc, #48]	@ (80085b8 <std+0x60>)
 8008586:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008588:	4b0c      	ldr	r3, [pc, #48]	@ (80085bc <std+0x64>)
 800858a:	6323      	str	r3, [r4, #48]	@ 0x30
 800858c:	4b0c      	ldr	r3, [pc, #48]	@ (80085c0 <std+0x68>)
 800858e:	429c      	cmp	r4, r3
 8008590:	d006      	beq.n	80085a0 <std+0x48>
 8008592:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008596:	4294      	cmp	r4, r2
 8008598:	d002      	beq.n	80085a0 <std+0x48>
 800859a:	33d0      	adds	r3, #208	@ 0xd0
 800859c:	429c      	cmp	r4, r3
 800859e:	d105      	bne.n	80085ac <std+0x54>
 80085a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80085a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085a8:	f000 ba7e 	b.w	8008aa8 <__retarget_lock_init_recursive>
 80085ac:	bd10      	pop	{r4, pc}
 80085ae:	bf00      	nop
 80085b0:	08008801 	.word	0x08008801
 80085b4:	08008823 	.word	0x08008823
 80085b8:	0800885b 	.word	0x0800885b
 80085bc:	0800887f 	.word	0x0800887f
 80085c0:	2000095c 	.word	0x2000095c

080085c4 <stdio_exit_handler>:
 80085c4:	4a02      	ldr	r2, [pc, #8]	@ (80085d0 <stdio_exit_handler+0xc>)
 80085c6:	4903      	ldr	r1, [pc, #12]	@ (80085d4 <stdio_exit_handler+0x10>)
 80085c8:	4803      	ldr	r0, [pc, #12]	@ (80085d8 <stdio_exit_handler+0x14>)
 80085ca:	f000 b869 	b.w	80086a0 <_fwalk_sglue>
 80085ce:	bf00      	nop
 80085d0:	20000028 	.word	0x20000028
 80085d4:	0800a6c1 	.word	0x0800a6c1
 80085d8:	20000038 	.word	0x20000038

080085dc <cleanup_stdio>:
 80085dc:	6841      	ldr	r1, [r0, #4]
 80085de:	4b0c      	ldr	r3, [pc, #48]	@ (8008610 <cleanup_stdio+0x34>)
 80085e0:	b510      	push	{r4, lr}
 80085e2:	4299      	cmp	r1, r3
 80085e4:	4604      	mov	r4, r0
 80085e6:	d001      	beq.n	80085ec <cleanup_stdio+0x10>
 80085e8:	f002 f86a 	bl	800a6c0 <_fflush_r>
 80085ec:	68a1      	ldr	r1, [r4, #8]
 80085ee:	4b09      	ldr	r3, [pc, #36]	@ (8008614 <cleanup_stdio+0x38>)
 80085f0:	4299      	cmp	r1, r3
 80085f2:	d002      	beq.n	80085fa <cleanup_stdio+0x1e>
 80085f4:	4620      	mov	r0, r4
 80085f6:	f002 f863 	bl	800a6c0 <_fflush_r>
 80085fa:	68e1      	ldr	r1, [r4, #12]
 80085fc:	4b06      	ldr	r3, [pc, #24]	@ (8008618 <cleanup_stdio+0x3c>)
 80085fe:	4299      	cmp	r1, r3
 8008600:	d004      	beq.n	800860c <cleanup_stdio+0x30>
 8008602:	4620      	mov	r0, r4
 8008604:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008608:	f002 b85a 	b.w	800a6c0 <_fflush_r>
 800860c:	bd10      	pop	{r4, pc}
 800860e:	bf00      	nop
 8008610:	2000095c 	.word	0x2000095c
 8008614:	200009c4 	.word	0x200009c4
 8008618:	20000a2c 	.word	0x20000a2c

0800861c <global_stdio_init.part.0>:
 800861c:	b510      	push	{r4, lr}
 800861e:	4b0b      	ldr	r3, [pc, #44]	@ (800864c <global_stdio_init.part.0+0x30>)
 8008620:	4c0b      	ldr	r4, [pc, #44]	@ (8008650 <global_stdio_init.part.0+0x34>)
 8008622:	4a0c      	ldr	r2, [pc, #48]	@ (8008654 <global_stdio_init.part.0+0x38>)
 8008624:	4620      	mov	r0, r4
 8008626:	601a      	str	r2, [r3, #0]
 8008628:	2104      	movs	r1, #4
 800862a:	2200      	movs	r2, #0
 800862c:	f7ff ff94 	bl	8008558 <std>
 8008630:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008634:	2201      	movs	r2, #1
 8008636:	2109      	movs	r1, #9
 8008638:	f7ff ff8e 	bl	8008558 <std>
 800863c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008640:	2202      	movs	r2, #2
 8008642:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008646:	2112      	movs	r1, #18
 8008648:	f7ff bf86 	b.w	8008558 <std>
 800864c:	20000a94 	.word	0x20000a94
 8008650:	2000095c 	.word	0x2000095c
 8008654:	080085c5 	.word	0x080085c5

08008658 <__sfp_lock_acquire>:
 8008658:	4801      	ldr	r0, [pc, #4]	@ (8008660 <__sfp_lock_acquire+0x8>)
 800865a:	f000 ba26 	b.w	8008aaa <__retarget_lock_acquire_recursive>
 800865e:	bf00      	nop
 8008660:	20000a9d 	.word	0x20000a9d

08008664 <__sfp_lock_release>:
 8008664:	4801      	ldr	r0, [pc, #4]	@ (800866c <__sfp_lock_release+0x8>)
 8008666:	f000 ba21 	b.w	8008aac <__retarget_lock_release_recursive>
 800866a:	bf00      	nop
 800866c:	20000a9d 	.word	0x20000a9d

08008670 <__sinit>:
 8008670:	b510      	push	{r4, lr}
 8008672:	4604      	mov	r4, r0
 8008674:	f7ff fff0 	bl	8008658 <__sfp_lock_acquire>
 8008678:	6a23      	ldr	r3, [r4, #32]
 800867a:	b11b      	cbz	r3, 8008684 <__sinit+0x14>
 800867c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008680:	f7ff bff0 	b.w	8008664 <__sfp_lock_release>
 8008684:	4b04      	ldr	r3, [pc, #16]	@ (8008698 <__sinit+0x28>)
 8008686:	6223      	str	r3, [r4, #32]
 8008688:	4b04      	ldr	r3, [pc, #16]	@ (800869c <__sinit+0x2c>)
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d1f5      	bne.n	800867c <__sinit+0xc>
 8008690:	f7ff ffc4 	bl	800861c <global_stdio_init.part.0>
 8008694:	e7f2      	b.n	800867c <__sinit+0xc>
 8008696:	bf00      	nop
 8008698:	080085dd 	.word	0x080085dd
 800869c:	20000a94 	.word	0x20000a94

080086a0 <_fwalk_sglue>:
 80086a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086a4:	4607      	mov	r7, r0
 80086a6:	4688      	mov	r8, r1
 80086a8:	4614      	mov	r4, r2
 80086aa:	2600      	movs	r6, #0
 80086ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80086b0:	f1b9 0901 	subs.w	r9, r9, #1
 80086b4:	d505      	bpl.n	80086c2 <_fwalk_sglue+0x22>
 80086b6:	6824      	ldr	r4, [r4, #0]
 80086b8:	2c00      	cmp	r4, #0
 80086ba:	d1f7      	bne.n	80086ac <_fwalk_sglue+0xc>
 80086bc:	4630      	mov	r0, r6
 80086be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086c2:	89ab      	ldrh	r3, [r5, #12]
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	d907      	bls.n	80086d8 <_fwalk_sglue+0x38>
 80086c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086cc:	3301      	adds	r3, #1
 80086ce:	d003      	beq.n	80086d8 <_fwalk_sglue+0x38>
 80086d0:	4629      	mov	r1, r5
 80086d2:	4638      	mov	r0, r7
 80086d4:	47c0      	blx	r8
 80086d6:	4306      	orrs	r6, r0
 80086d8:	3568      	adds	r5, #104	@ 0x68
 80086da:	e7e9      	b.n	80086b0 <_fwalk_sglue+0x10>

080086dc <iprintf>:
 80086dc:	b40f      	push	{r0, r1, r2, r3}
 80086de:	b507      	push	{r0, r1, r2, lr}
 80086e0:	4906      	ldr	r1, [pc, #24]	@ (80086fc <iprintf+0x20>)
 80086e2:	ab04      	add	r3, sp, #16
 80086e4:	6808      	ldr	r0, [r1, #0]
 80086e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80086ea:	6881      	ldr	r1, [r0, #8]
 80086ec:	9301      	str	r3, [sp, #4]
 80086ee:	f001 fe4f 	bl	800a390 <_vfiprintf_r>
 80086f2:	b003      	add	sp, #12
 80086f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80086f8:	b004      	add	sp, #16
 80086fa:	4770      	bx	lr
 80086fc:	20000034 	.word	0x20000034

08008700 <_puts_r>:
 8008700:	6a03      	ldr	r3, [r0, #32]
 8008702:	b570      	push	{r4, r5, r6, lr}
 8008704:	4605      	mov	r5, r0
 8008706:	460e      	mov	r6, r1
 8008708:	6884      	ldr	r4, [r0, #8]
 800870a:	b90b      	cbnz	r3, 8008710 <_puts_r+0x10>
 800870c:	f7ff ffb0 	bl	8008670 <__sinit>
 8008710:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008712:	07db      	lsls	r3, r3, #31
 8008714:	d405      	bmi.n	8008722 <_puts_r+0x22>
 8008716:	89a3      	ldrh	r3, [r4, #12]
 8008718:	0598      	lsls	r0, r3, #22
 800871a:	d402      	bmi.n	8008722 <_puts_r+0x22>
 800871c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800871e:	f000 f9c4 	bl	8008aaa <__retarget_lock_acquire_recursive>
 8008722:	89a3      	ldrh	r3, [r4, #12]
 8008724:	0719      	lsls	r1, r3, #28
 8008726:	d502      	bpl.n	800872e <_puts_r+0x2e>
 8008728:	6923      	ldr	r3, [r4, #16]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d135      	bne.n	800879a <_puts_r+0x9a>
 800872e:	4621      	mov	r1, r4
 8008730:	4628      	mov	r0, r5
 8008732:	f000 f8e7 	bl	8008904 <__swsetup_r>
 8008736:	b380      	cbz	r0, 800879a <_puts_r+0x9a>
 8008738:	f04f 35ff 	mov.w	r5, #4294967295
 800873c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800873e:	07da      	lsls	r2, r3, #31
 8008740:	d405      	bmi.n	800874e <_puts_r+0x4e>
 8008742:	89a3      	ldrh	r3, [r4, #12]
 8008744:	059b      	lsls	r3, r3, #22
 8008746:	d402      	bmi.n	800874e <_puts_r+0x4e>
 8008748:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800874a:	f000 f9af 	bl	8008aac <__retarget_lock_release_recursive>
 800874e:	4628      	mov	r0, r5
 8008750:	bd70      	pop	{r4, r5, r6, pc}
 8008752:	2b00      	cmp	r3, #0
 8008754:	da04      	bge.n	8008760 <_puts_r+0x60>
 8008756:	69a2      	ldr	r2, [r4, #24]
 8008758:	429a      	cmp	r2, r3
 800875a:	dc17      	bgt.n	800878c <_puts_r+0x8c>
 800875c:	290a      	cmp	r1, #10
 800875e:	d015      	beq.n	800878c <_puts_r+0x8c>
 8008760:	6823      	ldr	r3, [r4, #0]
 8008762:	1c5a      	adds	r2, r3, #1
 8008764:	6022      	str	r2, [r4, #0]
 8008766:	7019      	strb	r1, [r3, #0]
 8008768:	68a3      	ldr	r3, [r4, #8]
 800876a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800876e:	3b01      	subs	r3, #1
 8008770:	60a3      	str	r3, [r4, #8]
 8008772:	2900      	cmp	r1, #0
 8008774:	d1ed      	bne.n	8008752 <_puts_r+0x52>
 8008776:	2b00      	cmp	r3, #0
 8008778:	da11      	bge.n	800879e <_puts_r+0x9e>
 800877a:	4622      	mov	r2, r4
 800877c:	210a      	movs	r1, #10
 800877e:	4628      	mov	r0, r5
 8008780:	f000 f881 	bl	8008886 <__swbuf_r>
 8008784:	3001      	adds	r0, #1
 8008786:	d0d7      	beq.n	8008738 <_puts_r+0x38>
 8008788:	250a      	movs	r5, #10
 800878a:	e7d7      	b.n	800873c <_puts_r+0x3c>
 800878c:	4622      	mov	r2, r4
 800878e:	4628      	mov	r0, r5
 8008790:	f000 f879 	bl	8008886 <__swbuf_r>
 8008794:	3001      	adds	r0, #1
 8008796:	d1e7      	bne.n	8008768 <_puts_r+0x68>
 8008798:	e7ce      	b.n	8008738 <_puts_r+0x38>
 800879a:	3e01      	subs	r6, #1
 800879c:	e7e4      	b.n	8008768 <_puts_r+0x68>
 800879e:	6823      	ldr	r3, [r4, #0]
 80087a0:	1c5a      	adds	r2, r3, #1
 80087a2:	6022      	str	r2, [r4, #0]
 80087a4:	220a      	movs	r2, #10
 80087a6:	701a      	strb	r2, [r3, #0]
 80087a8:	e7ee      	b.n	8008788 <_puts_r+0x88>
	...

080087ac <puts>:
 80087ac:	4b02      	ldr	r3, [pc, #8]	@ (80087b8 <puts+0xc>)
 80087ae:	4601      	mov	r1, r0
 80087b0:	6818      	ldr	r0, [r3, #0]
 80087b2:	f7ff bfa5 	b.w	8008700 <_puts_r>
 80087b6:	bf00      	nop
 80087b8:	20000034 	.word	0x20000034

080087bc <siprintf>:
 80087bc:	b40e      	push	{r1, r2, r3}
 80087be:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80087c2:	b510      	push	{r4, lr}
 80087c4:	2400      	movs	r4, #0
 80087c6:	b09d      	sub	sp, #116	@ 0x74
 80087c8:	ab1f      	add	r3, sp, #124	@ 0x7c
 80087ca:	9002      	str	r0, [sp, #8]
 80087cc:	9006      	str	r0, [sp, #24]
 80087ce:	9107      	str	r1, [sp, #28]
 80087d0:	9104      	str	r1, [sp, #16]
 80087d2:	4809      	ldr	r0, [pc, #36]	@ (80087f8 <siprintf+0x3c>)
 80087d4:	4909      	ldr	r1, [pc, #36]	@ (80087fc <siprintf+0x40>)
 80087d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80087da:	9105      	str	r1, [sp, #20]
 80087dc:	6800      	ldr	r0, [r0, #0]
 80087de:	a902      	add	r1, sp, #8
 80087e0:	9301      	str	r3, [sp, #4]
 80087e2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80087e4:	f001 fcb0 	bl	800a148 <_svfiprintf_r>
 80087e8:	9b02      	ldr	r3, [sp, #8]
 80087ea:	701c      	strb	r4, [r3, #0]
 80087ec:	b01d      	add	sp, #116	@ 0x74
 80087ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087f2:	b003      	add	sp, #12
 80087f4:	4770      	bx	lr
 80087f6:	bf00      	nop
 80087f8:	20000034 	.word	0x20000034
 80087fc:	ffff0208 	.word	0xffff0208

08008800 <__sread>:
 8008800:	b510      	push	{r4, lr}
 8008802:	460c      	mov	r4, r1
 8008804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008808:	f000 f900 	bl	8008a0c <_read_r>
 800880c:	2800      	cmp	r0, #0
 800880e:	bfab      	itete	ge
 8008810:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008812:	89a3      	ldrhlt	r3, [r4, #12]
 8008814:	181b      	addge	r3, r3, r0
 8008816:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800881a:	bfac      	ite	ge
 800881c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800881e:	81a3      	strhlt	r3, [r4, #12]
 8008820:	bd10      	pop	{r4, pc}

08008822 <__swrite>:
 8008822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008826:	461f      	mov	r7, r3
 8008828:	898b      	ldrh	r3, [r1, #12]
 800882a:	4605      	mov	r5, r0
 800882c:	05db      	lsls	r3, r3, #23
 800882e:	460c      	mov	r4, r1
 8008830:	4616      	mov	r6, r2
 8008832:	d505      	bpl.n	8008840 <__swrite+0x1e>
 8008834:	2302      	movs	r3, #2
 8008836:	2200      	movs	r2, #0
 8008838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800883c:	f000 f8d4 	bl	80089e8 <_lseek_r>
 8008840:	89a3      	ldrh	r3, [r4, #12]
 8008842:	4632      	mov	r2, r6
 8008844:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008848:	81a3      	strh	r3, [r4, #12]
 800884a:	4628      	mov	r0, r5
 800884c:	463b      	mov	r3, r7
 800884e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008856:	f000 b8eb 	b.w	8008a30 <_write_r>

0800885a <__sseek>:
 800885a:	b510      	push	{r4, lr}
 800885c:	460c      	mov	r4, r1
 800885e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008862:	f000 f8c1 	bl	80089e8 <_lseek_r>
 8008866:	1c43      	adds	r3, r0, #1
 8008868:	89a3      	ldrh	r3, [r4, #12]
 800886a:	bf15      	itete	ne
 800886c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800886e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008872:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008876:	81a3      	strheq	r3, [r4, #12]
 8008878:	bf18      	it	ne
 800887a:	81a3      	strhne	r3, [r4, #12]
 800887c:	bd10      	pop	{r4, pc}

0800887e <__sclose>:
 800887e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008882:	f000 b8a1 	b.w	80089c8 <_close_r>

08008886 <__swbuf_r>:
 8008886:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008888:	460e      	mov	r6, r1
 800888a:	4614      	mov	r4, r2
 800888c:	4605      	mov	r5, r0
 800888e:	b118      	cbz	r0, 8008898 <__swbuf_r+0x12>
 8008890:	6a03      	ldr	r3, [r0, #32]
 8008892:	b90b      	cbnz	r3, 8008898 <__swbuf_r+0x12>
 8008894:	f7ff feec 	bl	8008670 <__sinit>
 8008898:	69a3      	ldr	r3, [r4, #24]
 800889a:	60a3      	str	r3, [r4, #8]
 800889c:	89a3      	ldrh	r3, [r4, #12]
 800889e:	071a      	lsls	r2, r3, #28
 80088a0:	d501      	bpl.n	80088a6 <__swbuf_r+0x20>
 80088a2:	6923      	ldr	r3, [r4, #16]
 80088a4:	b943      	cbnz	r3, 80088b8 <__swbuf_r+0x32>
 80088a6:	4621      	mov	r1, r4
 80088a8:	4628      	mov	r0, r5
 80088aa:	f000 f82b 	bl	8008904 <__swsetup_r>
 80088ae:	b118      	cbz	r0, 80088b8 <__swbuf_r+0x32>
 80088b0:	f04f 37ff 	mov.w	r7, #4294967295
 80088b4:	4638      	mov	r0, r7
 80088b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088b8:	6823      	ldr	r3, [r4, #0]
 80088ba:	6922      	ldr	r2, [r4, #16]
 80088bc:	b2f6      	uxtb	r6, r6
 80088be:	1a98      	subs	r0, r3, r2
 80088c0:	6963      	ldr	r3, [r4, #20]
 80088c2:	4637      	mov	r7, r6
 80088c4:	4283      	cmp	r3, r0
 80088c6:	dc05      	bgt.n	80088d4 <__swbuf_r+0x4e>
 80088c8:	4621      	mov	r1, r4
 80088ca:	4628      	mov	r0, r5
 80088cc:	f001 fef8 	bl	800a6c0 <_fflush_r>
 80088d0:	2800      	cmp	r0, #0
 80088d2:	d1ed      	bne.n	80088b0 <__swbuf_r+0x2a>
 80088d4:	68a3      	ldr	r3, [r4, #8]
 80088d6:	3b01      	subs	r3, #1
 80088d8:	60a3      	str	r3, [r4, #8]
 80088da:	6823      	ldr	r3, [r4, #0]
 80088dc:	1c5a      	adds	r2, r3, #1
 80088de:	6022      	str	r2, [r4, #0]
 80088e0:	701e      	strb	r6, [r3, #0]
 80088e2:	6962      	ldr	r2, [r4, #20]
 80088e4:	1c43      	adds	r3, r0, #1
 80088e6:	429a      	cmp	r2, r3
 80088e8:	d004      	beq.n	80088f4 <__swbuf_r+0x6e>
 80088ea:	89a3      	ldrh	r3, [r4, #12]
 80088ec:	07db      	lsls	r3, r3, #31
 80088ee:	d5e1      	bpl.n	80088b4 <__swbuf_r+0x2e>
 80088f0:	2e0a      	cmp	r6, #10
 80088f2:	d1df      	bne.n	80088b4 <__swbuf_r+0x2e>
 80088f4:	4621      	mov	r1, r4
 80088f6:	4628      	mov	r0, r5
 80088f8:	f001 fee2 	bl	800a6c0 <_fflush_r>
 80088fc:	2800      	cmp	r0, #0
 80088fe:	d0d9      	beq.n	80088b4 <__swbuf_r+0x2e>
 8008900:	e7d6      	b.n	80088b0 <__swbuf_r+0x2a>
	...

08008904 <__swsetup_r>:
 8008904:	b538      	push	{r3, r4, r5, lr}
 8008906:	4b29      	ldr	r3, [pc, #164]	@ (80089ac <__swsetup_r+0xa8>)
 8008908:	4605      	mov	r5, r0
 800890a:	6818      	ldr	r0, [r3, #0]
 800890c:	460c      	mov	r4, r1
 800890e:	b118      	cbz	r0, 8008918 <__swsetup_r+0x14>
 8008910:	6a03      	ldr	r3, [r0, #32]
 8008912:	b90b      	cbnz	r3, 8008918 <__swsetup_r+0x14>
 8008914:	f7ff feac 	bl	8008670 <__sinit>
 8008918:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800891c:	0719      	lsls	r1, r3, #28
 800891e:	d422      	bmi.n	8008966 <__swsetup_r+0x62>
 8008920:	06da      	lsls	r2, r3, #27
 8008922:	d407      	bmi.n	8008934 <__swsetup_r+0x30>
 8008924:	2209      	movs	r2, #9
 8008926:	602a      	str	r2, [r5, #0]
 8008928:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800892c:	f04f 30ff 	mov.w	r0, #4294967295
 8008930:	81a3      	strh	r3, [r4, #12]
 8008932:	e033      	b.n	800899c <__swsetup_r+0x98>
 8008934:	0758      	lsls	r0, r3, #29
 8008936:	d512      	bpl.n	800895e <__swsetup_r+0x5a>
 8008938:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800893a:	b141      	cbz	r1, 800894e <__swsetup_r+0x4a>
 800893c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008940:	4299      	cmp	r1, r3
 8008942:	d002      	beq.n	800894a <__swsetup_r+0x46>
 8008944:	4628      	mov	r0, r5
 8008946:	f000 ff2b 	bl	80097a0 <_free_r>
 800894a:	2300      	movs	r3, #0
 800894c:	6363      	str	r3, [r4, #52]	@ 0x34
 800894e:	89a3      	ldrh	r3, [r4, #12]
 8008950:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008954:	81a3      	strh	r3, [r4, #12]
 8008956:	2300      	movs	r3, #0
 8008958:	6063      	str	r3, [r4, #4]
 800895a:	6923      	ldr	r3, [r4, #16]
 800895c:	6023      	str	r3, [r4, #0]
 800895e:	89a3      	ldrh	r3, [r4, #12]
 8008960:	f043 0308 	orr.w	r3, r3, #8
 8008964:	81a3      	strh	r3, [r4, #12]
 8008966:	6923      	ldr	r3, [r4, #16]
 8008968:	b94b      	cbnz	r3, 800897e <__swsetup_r+0x7a>
 800896a:	89a3      	ldrh	r3, [r4, #12]
 800896c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008970:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008974:	d003      	beq.n	800897e <__swsetup_r+0x7a>
 8008976:	4621      	mov	r1, r4
 8008978:	4628      	mov	r0, r5
 800897a:	f001 feee 	bl	800a75a <__smakebuf_r>
 800897e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008982:	f013 0201 	ands.w	r2, r3, #1
 8008986:	d00a      	beq.n	800899e <__swsetup_r+0x9a>
 8008988:	2200      	movs	r2, #0
 800898a:	60a2      	str	r2, [r4, #8]
 800898c:	6962      	ldr	r2, [r4, #20]
 800898e:	4252      	negs	r2, r2
 8008990:	61a2      	str	r2, [r4, #24]
 8008992:	6922      	ldr	r2, [r4, #16]
 8008994:	b942      	cbnz	r2, 80089a8 <__swsetup_r+0xa4>
 8008996:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800899a:	d1c5      	bne.n	8008928 <__swsetup_r+0x24>
 800899c:	bd38      	pop	{r3, r4, r5, pc}
 800899e:	0799      	lsls	r1, r3, #30
 80089a0:	bf58      	it	pl
 80089a2:	6962      	ldrpl	r2, [r4, #20]
 80089a4:	60a2      	str	r2, [r4, #8]
 80089a6:	e7f4      	b.n	8008992 <__swsetup_r+0x8e>
 80089a8:	2000      	movs	r0, #0
 80089aa:	e7f7      	b.n	800899c <__swsetup_r+0x98>
 80089ac:	20000034 	.word	0x20000034

080089b0 <memset>:
 80089b0:	4603      	mov	r3, r0
 80089b2:	4402      	add	r2, r0
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d100      	bne.n	80089ba <memset+0xa>
 80089b8:	4770      	bx	lr
 80089ba:	f803 1b01 	strb.w	r1, [r3], #1
 80089be:	e7f9      	b.n	80089b4 <memset+0x4>

080089c0 <_localeconv_r>:
 80089c0:	4800      	ldr	r0, [pc, #0]	@ (80089c4 <_localeconv_r+0x4>)
 80089c2:	4770      	bx	lr
 80089c4:	20000174 	.word	0x20000174

080089c8 <_close_r>:
 80089c8:	b538      	push	{r3, r4, r5, lr}
 80089ca:	2300      	movs	r3, #0
 80089cc:	4d05      	ldr	r5, [pc, #20]	@ (80089e4 <_close_r+0x1c>)
 80089ce:	4604      	mov	r4, r0
 80089d0:	4608      	mov	r0, r1
 80089d2:	602b      	str	r3, [r5, #0]
 80089d4:	f7fa fae7 	bl	8002fa6 <_close>
 80089d8:	1c43      	adds	r3, r0, #1
 80089da:	d102      	bne.n	80089e2 <_close_r+0x1a>
 80089dc:	682b      	ldr	r3, [r5, #0]
 80089de:	b103      	cbz	r3, 80089e2 <_close_r+0x1a>
 80089e0:	6023      	str	r3, [r4, #0]
 80089e2:	bd38      	pop	{r3, r4, r5, pc}
 80089e4:	20000a98 	.word	0x20000a98

080089e8 <_lseek_r>:
 80089e8:	b538      	push	{r3, r4, r5, lr}
 80089ea:	4604      	mov	r4, r0
 80089ec:	4608      	mov	r0, r1
 80089ee:	4611      	mov	r1, r2
 80089f0:	2200      	movs	r2, #0
 80089f2:	4d05      	ldr	r5, [pc, #20]	@ (8008a08 <_lseek_r+0x20>)
 80089f4:	602a      	str	r2, [r5, #0]
 80089f6:	461a      	mov	r2, r3
 80089f8:	f7fa faf9 	bl	8002fee <_lseek>
 80089fc:	1c43      	adds	r3, r0, #1
 80089fe:	d102      	bne.n	8008a06 <_lseek_r+0x1e>
 8008a00:	682b      	ldr	r3, [r5, #0]
 8008a02:	b103      	cbz	r3, 8008a06 <_lseek_r+0x1e>
 8008a04:	6023      	str	r3, [r4, #0]
 8008a06:	bd38      	pop	{r3, r4, r5, pc}
 8008a08:	20000a98 	.word	0x20000a98

08008a0c <_read_r>:
 8008a0c:	b538      	push	{r3, r4, r5, lr}
 8008a0e:	4604      	mov	r4, r0
 8008a10:	4608      	mov	r0, r1
 8008a12:	4611      	mov	r1, r2
 8008a14:	2200      	movs	r2, #0
 8008a16:	4d05      	ldr	r5, [pc, #20]	@ (8008a2c <_read_r+0x20>)
 8008a18:	602a      	str	r2, [r5, #0]
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	f7fa fa8a 	bl	8002f34 <_read>
 8008a20:	1c43      	adds	r3, r0, #1
 8008a22:	d102      	bne.n	8008a2a <_read_r+0x1e>
 8008a24:	682b      	ldr	r3, [r5, #0]
 8008a26:	b103      	cbz	r3, 8008a2a <_read_r+0x1e>
 8008a28:	6023      	str	r3, [r4, #0]
 8008a2a:	bd38      	pop	{r3, r4, r5, pc}
 8008a2c:	20000a98 	.word	0x20000a98

08008a30 <_write_r>:
 8008a30:	b538      	push	{r3, r4, r5, lr}
 8008a32:	4604      	mov	r4, r0
 8008a34:	4608      	mov	r0, r1
 8008a36:	4611      	mov	r1, r2
 8008a38:	2200      	movs	r2, #0
 8008a3a:	4d05      	ldr	r5, [pc, #20]	@ (8008a50 <_write_r+0x20>)
 8008a3c:	602a      	str	r2, [r5, #0]
 8008a3e:	461a      	mov	r2, r3
 8008a40:	f7fa fa95 	bl	8002f6e <_write>
 8008a44:	1c43      	adds	r3, r0, #1
 8008a46:	d102      	bne.n	8008a4e <_write_r+0x1e>
 8008a48:	682b      	ldr	r3, [r5, #0]
 8008a4a:	b103      	cbz	r3, 8008a4e <_write_r+0x1e>
 8008a4c:	6023      	str	r3, [r4, #0]
 8008a4e:	bd38      	pop	{r3, r4, r5, pc}
 8008a50:	20000a98 	.word	0x20000a98

08008a54 <__errno>:
 8008a54:	4b01      	ldr	r3, [pc, #4]	@ (8008a5c <__errno+0x8>)
 8008a56:	6818      	ldr	r0, [r3, #0]
 8008a58:	4770      	bx	lr
 8008a5a:	bf00      	nop
 8008a5c:	20000034 	.word	0x20000034

08008a60 <__libc_init_array>:
 8008a60:	b570      	push	{r4, r5, r6, lr}
 8008a62:	2600      	movs	r6, #0
 8008a64:	4d0c      	ldr	r5, [pc, #48]	@ (8008a98 <__libc_init_array+0x38>)
 8008a66:	4c0d      	ldr	r4, [pc, #52]	@ (8008a9c <__libc_init_array+0x3c>)
 8008a68:	1b64      	subs	r4, r4, r5
 8008a6a:	10a4      	asrs	r4, r4, #2
 8008a6c:	42a6      	cmp	r6, r4
 8008a6e:	d109      	bne.n	8008a84 <__libc_init_array+0x24>
 8008a70:	f002 f828 	bl	800aac4 <_init>
 8008a74:	2600      	movs	r6, #0
 8008a76:	4d0a      	ldr	r5, [pc, #40]	@ (8008aa0 <__libc_init_array+0x40>)
 8008a78:	4c0a      	ldr	r4, [pc, #40]	@ (8008aa4 <__libc_init_array+0x44>)
 8008a7a:	1b64      	subs	r4, r4, r5
 8008a7c:	10a4      	asrs	r4, r4, #2
 8008a7e:	42a6      	cmp	r6, r4
 8008a80:	d105      	bne.n	8008a8e <__libc_init_array+0x2e>
 8008a82:	bd70      	pop	{r4, r5, r6, pc}
 8008a84:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a88:	4798      	blx	r3
 8008a8a:	3601      	adds	r6, #1
 8008a8c:	e7ee      	b.n	8008a6c <__libc_init_array+0xc>
 8008a8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a92:	4798      	blx	r3
 8008a94:	3601      	adds	r6, #1
 8008a96:	e7f2      	b.n	8008a7e <__libc_init_array+0x1e>
 8008a98:	0800e384 	.word	0x0800e384
 8008a9c:	0800e384 	.word	0x0800e384
 8008aa0:	0800e384 	.word	0x0800e384
 8008aa4:	0800e388 	.word	0x0800e388

08008aa8 <__retarget_lock_init_recursive>:
 8008aa8:	4770      	bx	lr

08008aaa <__retarget_lock_acquire_recursive>:
 8008aaa:	4770      	bx	lr

08008aac <__retarget_lock_release_recursive>:
 8008aac:	4770      	bx	lr

08008aae <memchr>:
 8008aae:	4603      	mov	r3, r0
 8008ab0:	b510      	push	{r4, lr}
 8008ab2:	b2c9      	uxtb	r1, r1
 8008ab4:	4402      	add	r2, r0
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	4618      	mov	r0, r3
 8008aba:	d101      	bne.n	8008ac0 <memchr+0x12>
 8008abc:	2000      	movs	r0, #0
 8008abe:	e003      	b.n	8008ac8 <memchr+0x1a>
 8008ac0:	7804      	ldrb	r4, [r0, #0]
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	428c      	cmp	r4, r1
 8008ac6:	d1f6      	bne.n	8008ab6 <memchr+0x8>
 8008ac8:	bd10      	pop	{r4, pc}

08008aca <memcpy>:
 8008aca:	440a      	add	r2, r1
 8008acc:	4291      	cmp	r1, r2
 8008ace:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ad2:	d100      	bne.n	8008ad6 <memcpy+0xc>
 8008ad4:	4770      	bx	lr
 8008ad6:	b510      	push	{r4, lr}
 8008ad8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008adc:	4291      	cmp	r1, r2
 8008ade:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ae2:	d1f9      	bne.n	8008ad8 <memcpy+0xe>
 8008ae4:	bd10      	pop	{r4, pc}

08008ae6 <quorem>:
 8008ae6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aea:	6903      	ldr	r3, [r0, #16]
 8008aec:	690c      	ldr	r4, [r1, #16]
 8008aee:	4607      	mov	r7, r0
 8008af0:	42a3      	cmp	r3, r4
 8008af2:	db7e      	blt.n	8008bf2 <quorem+0x10c>
 8008af4:	3c01      	subs	r4, #1
 8008af6:	00a3      	lsls	r3, r4, #2
 8008af8:	f100 0514 	add.w	r5, r0, #20
 8008afc:	f101 0814 	add.w	r8, r1, #20
 8008b00:	9300      	str	r3, [sp, #0]
 8008b02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b06:	9301      	str	r3, [sp, #4]
 8008b08:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008b0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b10:	3301      	adds	r3, #1
 8008b12:	429a      	cmp	r2, r3
 8008b14:	fbb2 f6f3 	udiv	r6, r2, r3
 8008b18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008b1c:	d32e      	bcc.n	8008b7c <quorem+0x96>
 8008b1e:	f04f 0a00 	mov.w	sl, #0
 8008b22:	46c4      	mov	ip, r8
 8008b24:	46ae      	mov	lr, r5
 8008b26:	46d3      	mov	fp, sl
 8008b28:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008b2c:	b298      	uxth	r0, r3
 8008b2e:	fb06 a000 	mla	r0, r6, r0, sl
 8008b32:	0c1b      	lsrs	r3, r3, #16
 8008b34:	0c02      	lsrs	r2, r0, #16
 8008b36:	fb06 2303 	mla	r3, r6, r3, r2
 8008b3a:	f8de 2000 	ldr.w	r2, [lr]
 8008b3e:	b280      	uxth	r0, r0
 8008b40:	b292      	uxth	r2, r2
 8008b42:	1a12      	subs	r2, r2, r0
 8008b44:	445a      	add	r2, fp
 8008b46:	f8de 0000 	ldr.w	r0, [lr]
 8008b4a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b4e:	b29b      	uxth	r3, r3
 8008b50:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008b54:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008b58:	b292      	uxth	r2, r2
 8008b5a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008b5e:	45e1      	cmp	r9, ip
 8008b60:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008b64:	f84e 2b04 	str.w	r2, [lr], #4
 8008b68:	d2de      	bcs.n	8008b28 <quorem+0x42>
 8008b6a:	9b00      	ldr	r3, [sp, #0]
 8008b6c:	58eb      	ldr	r3, [r5, r3]
 8008b6e:	b92b      	cbnz	r3, 8008b7c <quorem+0x96>
 8008b70:	9b01      	ldr	r3, [sp, #4]
 8008b72:	3b04      	subs	r3, #4
 8008b74:	429d      	cmp	r5, r3
 8008b76:	461a      	mov	r2, r3
 8008b78:	d32f      	bcc.n	8008bda <quorem+0xf4>
 8008b7a:	613c      	str	r4, [r7, #16]
 8008b7c:	4638      	mov	r0, r7
 8008b7e:	f001 f97f 	bl	8009e80 <__mcmp>
 8008b82:	2800      	cmp	r0, #0
 8008b84:	db25      	blt.n	8008bd2 <quorem+0xec>
 8008b86:	4629      	mov	r1, r5
 8008b88:	2000      	movs	r0, #0
 8008b8a:	f858 2b04 	ldr.w	r2, [r8], #4
 8008b8e:	f8d1 c000 	ldr.w	ip, [r1]
 8008b92:	fa1f fe82 	uxth.w	lr, r2
 8008b96:	fa1f f38c 	uxth.w	r3, ip
 8008b9a:	eba3 030e 	sub.w	r3, r3, lr
 8008b9e:	4403      	add	r3, r0
 8008ba0:	0c12      	lsrs	r2, r2, #16
 8008ba2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008ba6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008baa:	b29b      	uxth	r3, r3
 8008bac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bb0:	45c1      	cmp	r9, r8
 8008bb2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008bb6:	f841 3b04 	str.w	r3, [r1], #4
 8008bba:	d2e6      	bcs.n	8008b8a <quorem+0xa4>
 8008bbc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008bc0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008bc4:	b922      	cbnz	r2, 8008bd0 <quorem+0xea>
 8008bc6:	3b04      	subs	r3, #4
 8008bc8:	429d      	cmp	r5, r3
 8008bca:	461a      	mov	r2, r3
 8008bcc:	d30b      	bcc.n	8008be6 <quorem+0x100>
 8008bce:	613c      	str	r4, [r7, #16]
 8008bd0:	3601      	adds	r6, #1
 8008bd2:	4630      	mov	r0, r6
 8008bd4:	b003      	add	sp, #12
 8008bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bda:	6812      	ldr	r2, [r2, #0]
 8008bdc:	3b04      	subs	r3, #4
 8008bde:	2a00      	cmp	r2, #0
 8008be0:	d1cb      	bne.n	8008b7a <quorem+0x94>
 8008be2:	3c01      	subs	r4, #1
 8008be4:	e7c6      	b.n	8008b74 <quorem+0x8e>
 8008be6:	6812      	ldr	r2, [r2, #0]
 8008be8:	3b04      	subs	r3, #4
 8008bea:	2a00      	cmp	r2, #0
 8008bec:	d1ef      	bne.n	8008bce <quorem+0xe8>
 8008bee:	3c01      	subs	r4, #1
 8008bf0:	e7ea      	b.n	8008bc8 <quorem+0xe2>
 8008bf2:	2000      	movs	r0, #0
 8008bf4:	e7ee      	b.n	8008bd4 <quorem+0xee>
	...

08008bf8 <_dtoa_r>:
 8008bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bfc:	4614      	mov	r4, r2
 8008bfe:	461d      	mov	r5, r3
 8008c00:	69c7      	ldr	r7, [r0, #28]
 8008c02:	b097      	sub	sp, #92	@ 0x5c
 8008c04:	4681      	mov	r9, r0
 8008c06:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008c0a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8008c0c:	b97f      	cbnz	r7, 8008c2e <_dtoa_r+0x36>
 8008c0e:	2010      	movs	r0, #16
 8008c10:	f000 fe0e 	bl	8009830 <malloc>
 8008c14:	4602      	mov	r2, r0
 8008c16:	f8c9 001c 	str.w	r0, [r9, #28]
 8008c1a:	b920      	cbnz	r0, 8008c26 <_dtoa_r+0x2e>
 8008c1c:	21ef      	movs	r1, #239	@ 0xef
 8008c1e:	4bac      	ldr	r3, [pc, #688]	@ (8008ed0 <_dtoa_r+0x2d8>)
 8008c20:	48ac      	ldr	r0, [pc, #688]	@ (8008ed4 <_dtoa_r+0x2dc>)
 8008c22:	f001 fe23 	bl	800a86c <__assert_func>
 8008c26:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008c2a:	6007      	str	r7, [r0, #0]
 8008c2c:	60c7      	str	r7, [r0, #12]
 8008c2e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008c32:	6819      	ldr	r1, [r3, #0]
 8008c34:	b159      	cbz	r1, 8008c4e <_dtoa_r+0x56>
 8008c36:	685a      	ldr	r2, [r3, #4]
 8008c38:	2301      	movs	r3, #1
 8008c3a:	4093      	lsls	r3, r2
 8008c3c:	604a      	str	r2, [r1, #4]
 8008c3e:	608b      	str	r3, [r1, #8]
 8008c40:	4648      	mov	r0, r9
 8008c42:	f000 feeb 	bl	8009a1c <_Bfree>
 8008c46:	2200      	movs	r2, #0
 8008c48:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008c4c:	601a      	str	r2, [r3, #0]
 8008c4e:	1e2b      	subs	r3, r5, #0
 8008c50:	bfaf      	iteee	ge
 8008c52:	2300      	movge	r3, #0
 8008c54:	2201      	movlt	r2, #1
 8008c56:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008c5a:	9307      	strlt	r3, [sp, #28]
 8008c5c:	bfa8      	it	ge
 8008c5e:	6033      	strge	r3, [r6, #0]
 8008c60:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8008c64:	4b9c      	ldr	r3, [pc, #624]	@ (8008ed8 <_dtoa_r+0x2e0>)
 8008c66:	bfb8      	it	lt
 8008c68:	6032      	strlt	r2, [r6, #0]
 8008c6a:	ea33 0308 	bics.w	r3, r3, r8
 8008c6e:	d112      	bne.n	8008c96 <_dtoa_r+0x9e>
 8008c70:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008c74:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008c76:	6013      	str	r3, [r2, #0]
 8008c78:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008c7c:	4323      	orrs	r3, r4
 8008c7e:	f000 855e 	beq.w	800973e <_dtoa_r+0xb46>
 8008c82:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008c84:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008edc <_dtoa_r+0x2e4>
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	f000 8560 	beq.w	800974e <_dtoa_r+0xb56>
 8008c8e:	f10a 0303 	add.w	r3, sl, #3
 8008c92:	f000 bd5a 	b.w	800974a <_dtoa_r+0xb52>
 8008c96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008c9a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008c9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	f7f7 feeb 	bl	8000a80 <__aeabi_dcmpeq>
 8008caa:	4607      	mov	r7, r0
 8008cac:	b158      	cbz	r0, 8008cc6 <_dtoa_r+0xce>
 8008cae:	2301      	movs	r3, #1
 8008cb0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008cb2:	6013      	str	r3, [r2, #0]
 8008cb4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008cb6:	b113      	cbz	r3, 8008cbe <_dtoa_r+0xc6>
 8008cb8:	4b89      	ldr	r3, [pc, #548]	@ (8008ee0 <_dtoa_r+0x2e8>)
 8008cba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008cbc:	6013      	str	r3, [r2, #0]
 8008cbe:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8008ee4 <_dtoa_r+0x2ec>
 8008cc2:	f000 bd44 	b.w	800974e <_dtoa_r+0xb56>
 8008cc6:	ab14      	add	r3, sp, #80	@ 0x50
 8008cc8:	9301      	str	r3, [sp, #4]
 8008cca:	ab15      	add	r3, sp, #84	@ 0x54
 8008ccc:	9300      	str	r3, [sp, #0]
 8008cce:	4648      	mov	r0, r9
 8008cd0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008cd4:	f001 f984 	bl	8009fe0 <__d2b>
 8008cd8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8008cdc:	9003      	str	r0, [sp, #12]
 8008cde:	2e00      	cmp	r6, #0
 8008ce0:	d078      	beq.n	8008dd4 <_dtoa_r+0x1dc>
 8008ce2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ce6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ce8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008cec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008cf0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008cf4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008cf8:	9712      	str	r7, [sp, #72]	@ 0x48
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	4b7a      	ldr	r3, [pc, #488]	@ (8008ee8 <_dtoa_r+0x2f0>)
 8008d00:	f7f7 fa9e 	bl	8000240 <__aeabi_dsub>
 8008d04:	a36c      	add	r3, pc, #432	@ (adr r3, 8008eb8 <_dtoa_r+0x2c0>)
 8008d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0a:	f7f7 fc51 	bl	80005b0 <__aeabi_dmul>
 8008d0e:	a36c      	add	r3, pc, #432	@ (adr r3, 8008ec0 <_dtoa_r+0x2c8>)
 8008d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d14:	f7f7 fa96 	bl	8000244 <__adddf3>
 8008d18:	4604      	mov	r4, r0
 8008d1a:	4630      	mov	r0, r6
 8008d1c:	460d      	mov	r5, r1
 8008d1e:	f7f7 fbdd 	bl	80004dc <__aeabi_i2d>
 8008d22:	a369      	add	r3, pc, #420	@ (adr r3, 8008ec8 <_dtoa_r+0x2d0>)
 8008d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d28:	f7f7 fc42 	bl	80005b0 <__aeabi_dmul>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	460b      	mov	r3, r1
 8008d30:	4620      	mov	r0, r4
 8008d32:	4629      	mov	r1, r5
 8008d34:	f7f7 fa86 	bl	8000244 <__adddf3>
 8008d38:	4604      	mov	r4, r0
 8008d3a:	460d      	mov	r5, r1
 8008d3c:	f7f7 fee8 	bl	8000b10 <__aeabi_d2iz>
 8008d40:	2200      	movs	r2, #0
 8008d42:	4607      	mov	r7, r0
 8008d44:	2300      	movs	r3, #0
 8008d46:	4620      	mov	r0, r4
 8008d48:	4629      	mov	r1, r5
 8008d4a:	f7f7 fea3 	bl	8000a94 <__aeabi_dcmplt>
 8008d4e:	b140      	cbz	r0, 8008d62 <_dtoa_r+0x16a>
 8008d50:	4638      	mov	r0, r7
 8008d52:	f7f7 fbc3 	bl	80004dc <__aeabi_i2d>
 8008d56:	4622      	mov	r2, r4
 8008d58:	462b      	mov	r3, r5
 8008d5a:	f7f7 fe91 	bl	8000a80 <__aeabi_dcmpeq>
 8008d5e:	b900      	cbnz	r0, 8008d62 <_dtoa_r+0x16a>
 8008d60:	3f01      	subs	r7, #1
 8008d62:	2f16      	cmp	r7, #22
 8008d64:	d854      	bhi.n	8008e10 <_dtoa_r+0x218>
 8008d66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d6a:	4b60      	ldr	r3, [pc, #384]	@ (8008eec <_dtoa_r+0x2f4>)
 8008d6c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d74:	f7f7 fe8e 	bl	8000a94 <__aeabi_dcmplt>
 8008d78:	2800      	cmp	r0, #0
 8008d7a:	d04b      	beq.n	8008e14 <_dtoa_r+0x21c>
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	3f01      	subs	r7, #1
 8008d80:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d82:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008d84:	1b9b      	subs	r3, r3, r6
 8008d86:	1e5a      	subs	r2, r3, #1
 8008d88:	bf49      	itett	mi
 8008d8a:	f1c3 0301 	rsbmi	r3, r3, #1
 8008d8e:	2300      	movpl	r3, #0
 8008d90:	9304      	strmi	r3, [sp, #16]
 8008d92:	2300      	movmi	r3, #0
 8008d94:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d96:	bf54      	ite	pl
 8008d98:	9304      	strpl	r3, [sp, #16]
 8008d9a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8008d9c:	2f00      	cmp	r7, #0
 8008d9e:	db3b      	blt.n	8008e18 <_dtoa_r+0x220>
 8008da0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008da2:	970e      	str	r7, [sp, #56]	@ 0x38
 8008da4:	443b      	add	r3, r7
 8008da6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008da8:	2300      	movs	r3, #0
 8008daa:	930a      	str	r3, [sp, #40]	@ 0x28
 8008dac:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008dae:	2b09      	cmp	r3, #9
 8008db0:	d865      	bhi.n	8008e7e <_dtoa_r+0x286>
 8008db2:	2b05      	cmp	r3, #5
 8008db4:	bfc4      	itt	gt
 8008db6:	3b04      	subgt	r3, #4
 8008db8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8008dba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008dbc:	bfc8      	it	gt
 8008dbe:	2400      	movgt	r4, #0
 8008dc0:	f1a3 0302 	sub.w	r3, r3, #2
 8008dc4:	bfd8      	it	le
 8008dc6:	2401      	movle	r4, #1
 8008dc8:	2b03      	cmp	r3, #3
 8008dca:	d864      	bhi.n	8008e96 <_dtoa_r+0x29e>
 8008dcc:	e8df f003 	tbb	[pc, r3]
 8008dd0:	2c385553 	.word	0x2c385553
 8008dd4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008dd8:	441e      	add	r6, r3
 8008dda:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008dde:	2b20      	cmp	r3, #32
 8008de0:	bfc1      	itttt	gt
 8008de2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008de6:	fa08 f803 	lslgt.w	r8, r8, r3
 8008dea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008dee:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008df2:	bfd6      	itet	le
 8008df4:	f1c3 0320 	rsble	r3, r3, #32
 8008df8:	ea48 0003 	orrgt.w	r0, r8, r3
 8008dfc:	fa04 f003 	lslle.w	r0, r4, r3
 8008e00:	f7f7 fb5c 	bl	80004bc <__aeabi_ui2d>
 8008e04:	2201      	movs	r2, #1
 8008e06:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008e0a:	3e01      	subs	r6, #1
 8008e0c:	9212      	str	r2, [sp, #72]	@ 0x48
 8008e0e:	e774      	b.n	8008cfa <_dtoa_r+0x102>
 8008e10:	2301      	movs	r3, #1
 8008e12:	e7b5      	b.n	8008d80 <_dtoa_r+0x188>
 8008e14:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008e16:	e7b4      	b.n	8008d82 <_dtoa_r+0x18a>
 8008e18:	9b04      	ldr	r3, [sp, #16]
 8008e1a:	1bdb      	subs	r3, r3, r7
 8008e1c:	9304      	str	r3, [sp, #16]
 8008e1e:	427b      	negs	r3, r7
 8008e20:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e22:	2300      	movs	r3, #0
 8008e24:	930e      	str	r3, [sp, #56]	@ 0x38
 8008e26:	e7c1      	b.n	8008dac <_dtoa_r+0x1b4>
 8008e28:	2301      	movs	r3, #1
 8008e2a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e2c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008e2e:	eb07 0b03 	add.w	fp, r7, r3
 8008e32:	f10b 0301 	add.w	r3, fp, #1
 8008e36:	2b01      	cmp	r3, #1
 8008e38:	9308      	str	r3, [sp, #32]
 8008e3a:	bfb8      	it	lt
 8008e3c:	2301      	movlt	r3, #1
 8008e3e:	e006      	b.n	8008e4e <_dtoa_r+0x256>
 8008e40:	2301      	movs	r3, #1
 8008e42:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e44:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	dd28      	ble.n	8008e9c <_dtoa_r+0x2a4>
 8008e4a:	469b      	mov	fp, r3
 8008e4c:	9308      	str	r3, [sp, #32]
 8008e4e:	2100      	movs	r1, #0
 8008e50:	2204      	movs	r2, #4
 8008e52:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008e56:	f102 0514 	add.w	r5, r2, #20
 8008e5a:	429d      	cmp	r5, r3
 8008e5c:	d926      	bls.n	8008eac <_dtoa_r+0x2b4>
 8008e5e:	6041      	str	r1, [r0, #4]
 8008e60:	4648      	mov	r0, r9
 8008e62:	f000 fd9b 	bl	800999c <_Balloc>
 8008e66:	4682      	mov	sl, r0
 8008e68:	2800      	cmp	r0, #0
 8008e6a:	d143      	bne.n	8008ef4 <_dtoa_r+0x2fc>
 8008e6c:	4602      	mov	r2, r0
 8008e6e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008e72:	4b1f      	ldr	r3, [pc, #124]	@ (8008ef0 <_dtoa_r+0x2f8>)
 8008e74:	e6d4      	b.n	8008c20 <_dtoa_r+0x28>
 8008e76:	2300      	movs	r3, #0
 8008e78:	e7e3      	b.n	8008e42 <_dtoa_r+0x24a>
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	e7d5      	b.n	8008e2a <_dtoa_r+0x232>
 8008e7e:	2401      	movs	r4, #1
 8008e80:	2300      	movs	r3, #0
 8008e82:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008e84:	9320      	str	r3, [sp, #128]	@ 0x80
 8008e86:	f04f 3bff 	mov.w	fp, #4294967295
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	2312      	movs	r3, #18
 8008e8e:	f8cd b020 	str.w	fp, [sp, #32]
 8008e92:	9221      	str	r2, [sp, #132]	@ 0x84
 8008e94:	e7db      	b.n	8008e4e <_dtoa_r+0x256>
 8008e96:	2301      	movs	r3, #1
 8008e98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e9a:	e7f4      	b.n	8008e86 <_dtoa_r+0x28e>
 8008e9c:	f04f 0b01 	mov.w	fp, #1
 8008ea0:	465b      	mov	r3, fp
 8008ea2:	f8cd b020 	str.w	fp, [sp, #32]
 8008ea6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8008eaa:	e7d0      	b.n	8008e4e <_dtoa_r+0x256>
 8008eac:	3101      	adds	r1, #1
 8008eae:	0052      	lsls	r2, r2, #1
 8008eb0:	e7d1      	b.n	8008e56 <_dtoa_r+0x25e>
 8008eb2:	bf00      	nop
 8008eb4:	f3af 8000 	nop.w
 8008eb8:	636f4361 	.word	0x636f4361
 8008ebc:	3fd287a7 	.word	0x3fd287a7
 8008ec0:	8b60c8b3 	.word	0x8b60c8b3
 8008ec4:	3fc68a28 	.word	0x3fc68a28
 8008ec8:	509f79fb 	.word	0x509f79fb
 8008ecc:	3fd34413 	.word	0x3fd34413
 8008ed0:	0800e04b 	.word	0x0800e04b
 8008ed4:	0800e062 	.word	0x0800e062
 8008ed8:	7ff00000 	.word	0x7ff00000
 8008edc:	0800e047 	.word	0x0800e047
 8008ee0:	0800e01b 	.word	0x0800e01b
 8008ee4:	0800e01a 	.word	0x0800e01a
 8008ee8:	3ff80000 	.word	0x3ff80000
 8008eec:	0800e1b0 	.word	0x0800e1b0
 8008ef0:	0800e0ba 	.word	0x0800e0ba
 8008ef4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008ef8:	6018      	str	r0, [r3, #0]
 8008efa:	9b08      	ldr	r3, [sp, #32]
 8008efc:	2b0e      	cmp	r3, #14
 8008efe:	f200 80a1 	bhi.w	8009044 <_dtoa_r+0x44c>
 8008f02:	2c00      	cmp	r4, #0
 8008f04:	f000 809e 	beq.w	8009044 <_dtoa_r+0x44c>
 8008f08:	2f00      	cmp	r7, #0
 8008f0a:	dd33      	ble.n	8008f74 <_dtoa_r+0x37c>
 8008f0c:	4b9c      	ldr	r3, [pc, #624]	@ (8009180 <_dtoa_r+0x588>)
 8008f0e:	f007 020f 	and.w	r2, r7, #15
 8008f12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f16:	05f8      	lsls	r0, r7, #23
 8008f18:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008f1c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8008f20:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008f24:	d516      	bpl.n	8008f54 <_dtoa_r+0x35c>
 8008f26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f2a:	4b96      	ldr	r3, [pc, #600]	@ (8009184 <_dtoa_r+0x58c>)
 8008f2c:	2603      	movs	r6, #3
 8008f2e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008f32:	f7f7 fc67 	bl	8000804 <__aeabi_ddiv>
 8008f36:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008f3a:	f004 040f 	and.w	r4, r4, #15
 8008f3e:	4d91      	ldr	r5, [pc, #580]	@ (8009184 <_dtoa_r+0x58c>)
 8008f40:	b954      	cbnz	r4, 8008f58 <_dtoa_r+0x360>
 8008f42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008f46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f4a:	f7f7 fc5b 	bl	8000804 <__aeabi_ddiv>
 8008f4e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008f52:	e028      	b.n	8008fa6 <_dtoa_r+0x3ae>
 8008f54:	2602      	movs	r6, #2
 8008f56:	e7f2      	b.n	8008f3e <_dtoa_r+0x346>
 8008f58:	07e1      	lsls	r1, r4, #31
 8008f5a:	d508      	bpl.n	8008f6e <_dtoa_r+0x376>
 8008f5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008f60:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008f64:	f7f7 fb24 	bl	80005b0 <__aeabi_dmul>
 8008f68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008f6c:	3601      	adds	r6, #1
 8008f6e:	1064      	asrs	r4, r4, #1
 8008f70:	3508      	adds	r5, #8
 8008f72:	e7e5      	b.n	8008f40 <_dtoa_r+0x348>
 8008f74:	f000 80af 	beq.w	80090d6 <_dtoa_r+0x4de>
 8008f78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f7c:	427c      	negs	r4, r7
 8008f7e:	4b80      	ldr	r3, [pc, #512]	@ (8009180 <_dtoa_r+0x588>)
 8008f80:	f004 020f 	and.w	r2, r4, #15
 8008f84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f8c:	f7f7 fb10 	bl	80005b0 <__aeabi_dmul>
 8008f90:	2602      	movs	r6, #2
 8008f92:	2300      	movs	r3, #0
 8008f94:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008f98:	4d7a      	ldr	r5, [pc, #488]	@ (8009184 <_dtoa_r+0x58c>)
 8008f9a:	1124      	asrs	r4, r4, #4
 8008f9c:	2c00      	cmp	r4, #0
 8008f9e:	f040 808f 	bne.w	80090c0 <_dtoa_r+0x4c8>
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d1d3      	bne.n	8008f4e <_dtoa_r+0x356>
 8008fa6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8008faa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	f000 8094 	beq.w	80090da <_dtoa_r+0x4e2>
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	4620      	mov	r0, r4
 8008fb6:	4629      	mov	r1, r5
 8008fb8:	4b73      	ldr	r3, [pc, #460]	@ (8009188 <_dtoa_r+0x590>)
 8008fba:	f7f7 fd6b 	bl	8000a94 <__aeabi_dcmplt>
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	f000 808b 	beq.w	80090da <_dtoa_r+0x4e2>
 8008fc4:	9b08      	ldr	r3, [sp, #32]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	f000 8087 	beq.w	80090da <_dtoa_r+0x4e2>
 8008fcc:	f1bb 0f00 	cmp.w	fp, #0
 8008fd0:	dd34      	ble.n	800903c <_dtoa_r+0x444>
 8008fd2:	4620      	mov	r0, r4
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	4629      	mov	r1, r5
 8008fd8:	4b6c      	ldr	r3, [pc, #432]	@ (800918c <_dtoa_r+0x594>)
 8008fda:	f7f7 fae9 	bl	80005b0 <__aeabi_dmul>
 8008fde:	465c      	mov	r4, fp
 8008fe0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008fe4:	f107 38ff 	add.w	r8, r7, #4294967295
 8008fe8:	3601      	adds	r6, #1
 8008fea:	4630      	mov	r0, r6
 8008fec:	f7f7 fa76 	bl	80004dc <__aeabi_i2d>
 8008ff0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008ff4:	f7f7 fadc 	bl	80005b0 <__aeabi_dmul>
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	4b65      	ldr	r3, [pc, #404]	@ (8009190 <_dtoa_r+0x598>)
 8008ffc:	f7f7 f922 	bl	8000244 <__adddf3>
 8009000:	4605      	mov	r5, r0
 8009002:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009006:	2c00      	cmp	r4, #0
 8009008:	d16a      	bne.n	80090e0 <_dtoa_r+0x4e8>
 800900a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800900e:	2200      	movs	r2, #0
 8009010:	4b60      	ldr	r3, [pc, #384]	@ (8009194 <_dtoa_r+0x59c>)
 8009012:	f7f7 f915 	bl	8000240 <__aeabi_dsub>
 8009016:	4602      	mov	r2, r0
 8009018:	460b      	mov	r3, r1
 800901a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800901e:	462a      	mov	r2, r5
 8009020:	4633      	mov	r3, r6
 8009022:	f7f7 fd55 	bl	8000ad0 <__aeabi_dcmpgt>
 8009026:	2800      	cmp	r0, #0
 8009028:	f040 8298 	bne.w	800955c <_dtoa_r+0x964>
 800902c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009030:	462a      	mov	r2, r5
 8009032:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009036:	f7f7 fd2d 	bl	8000a94 <__aeabi_dcmplt>
 800903a:	bb38      	cbnz	r0, 800908c <_dtoa_r+0x494>
 800903c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009040:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8009044:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009046:	2b00      	cmp	r3, #0
 8009048:	f2c0 8157 	blt.w	80092fa <_dtoa_r+0x702>
 800904c:	2f0e      	cmp	r7, #14
 800904e:	f300 8154 	bgt.w	80092fa <_dtoa_r+0x702>
 8009052:	4b4b      	ldr	r3, [pc, #300]	@ (8009180 <_dtoa_r+0x588>)
 8009054:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009058:	e9d3 3400 	ldrd	r3, r4, [r3]
 800905c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009060:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009062:	2b00      	cmp	r3, #0
 8009064:	f280 80e5 	bge.w	8009232 <_dtoa_r+0x63a>
 8009068:	9b08      	ldr	r3, [sp, #32]
 800906a:	2b00      	cmp	r3, #0
 800906c:	f300 80e1 	bgt.w	8009232 <_dtoa_r+0x63a>
 8009070:	d10c      	bne.n	800908c <_dtoa_r+0x494>
 8009072:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009076:	2200      	movs	r2, #0
 8009078:	4b46      	ldr	r3, [pc, #280]	@ (8009194 <_dtoa_r+0x59c>)
 800907a:	f7f7 fa99 	bl	80005b0 <__aeabi_dmul>
 800907e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009082:	f7f7 fd1b 	bl	8000abc <__aeabi_dcmpge>
 8009086:	2800      	cmp	r0, #0
 8009088:	f000 8266 	beq.w	8009558 <_dtoa_r+0x960>
 800908c:	2400      	movs	r4, #0
 800908e:	4625      	mov	r5, r4
 8009090:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009092:	4656      	mov	r6, sl
 8009094:	ea6f 0803 	mvn.w	r8, r3
 8009098:	2700      	movs	r7, #0
 800909a:	4621      	mov	r1, r4
 800909c:	4648      	mov	r0, r9
 800909e:	f000 fcbd 	bl	8009a1c <_Bfree>
 80090a2:	2d00      	cmp	r5, #0
 80090a4:	f000 80bd 	beq.w	8009222 <_dtoa_r+0x62a>
 80090a8:	b12f      	cbz	r7, 80090b6 <_dtoa_r+0x4be>
 80090aa:	42af      	cmp	r7, r5
 80090ac:	d003      	beq.n	80090b6 <_dtoa_r+0x4be>
 80090ae:	4639      	mov	r1, r7
 80090b0:	4648      	mov	r0, r9
 80090b2:	f000 fcb3 	bl	8009a1c <_Bfree>
 80090b6:	4629      	mov	r1, r5
 80090b8:	4648      	mov	r0, r9
 80090ba:	f000 fcaf 	bl	8009a1c <_Bfree>
 80090be:	e0b0      	b.n	8009222 <_dtoa_r+0x62a>
 80090c0:	07e2      	lsls	r2, r4, #31
 80090c2:	d505      	bpl.n	80090d0 <_dtoa_r+0x4d8>
 80090c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80090c8:	f7f7 fa72 	bl	80005b0 <__aeabi_dmul>
 80090cc:	2301      	movs	r3, #1
 80090ce:	3601      	adds	r6, #1
 80090d0:	1064      	asrs	r4, r4, #1
 80090d2:	3508      	adds	r5, #8
 80090d4:	e762      	b.n	8008f9c <_dtoa_r+0x3a4>
 80090d6:	2602      	movs	r6, #2
 80090d8:	e765      	b.n	8008fa6 <_dtoa_r+0x3ae>
 80090da:	46b8      	mov	r8, r7
 80090dc:	9c08      	ldr	r4, [sp, #32]
 80090de:	e784      	b.n	8008fea <_dtoa_r+0x3f2>
 80090e0:	4b27      	ldr	r3, [pc, #156]	@ (8009180 <_dtoa_r+0x588>)
 80090e2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80090e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80090e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80090ec:	4454      	add	r4, sl
 80090ee:	2900      	cmp	r1, #0
 80090f0:	d054      	beq.n	800919c <_dtoa_r+0x5a4>
 80090f2:	2000      	movs	r0, #0
 80090f4:	4928      	ldr	r1, [pc, #160]	@ (8009198 <_dtoa_r+0x5a0>)
 80090f6:	f7f7 fb85 	bl	8000804 <__aeabi_ddiv>
 80090fa:	4633      	mov	r3, r6
 80090fc:	462a      	mov	r2, r5
 80090fe:	f7f7 f89f 	bl	8000240 <__aeabi_dsub>
 8009102:	4656      	mov	r6, sl
 8009104:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009108:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800910c:	f7f7 fd00 	bl	8000b10 <__aeabi_d2iz>
 8009110:	4605      	mov	r5, r0
 8009112:	f7f7 f9e3 	bl	80004dc <__aeabi_i2d>
 8009116:	4602      	mov	r2, r0
 8009118:	460b      	mov	r3, r1
 800911a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800911e:	f7f7 f88f 	bl	8000240 <__aeabi_dsub>
 8009122:	4602      	mov	r2, r0
 8009124:	460b      	mov	r3, r1
 8009126:	3530      	adds	r5, #48	@ 0x30
 8009128:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800912c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009130:	f806 5b01 	strb.w	r5, [r6], #1
 8009134:	f7f7 fcae 	bl	8000a94 <__aeabi_dcmplt>
 8009138:	2800      	cmp	r0, #0
 800913a:	d172      	bne.n	8009222 <_dtoa_r+0x62a>
 800913c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009140:	2000      	movs	r0, #0
 8009142:	4911      	ldr	r1, [pc, #68]	@ (8009188 <_dtoa_r+0x590>)
 8009144:	f7f7 f87c 	bl	8000240 <__aeabi_dsub>
 8009148:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800914c:	f7f7 fca2 	bl	8000a94 <__aeabi_dcmplt>
 8009150:	2800      	cmp	r0, #0
 8009152:	f040 80b4 	bne.w	80092be <_dtoa_r+0x6c6>
 8009156:	42a6      	cmp	r6, r4
 8009158:	f43f af70 	beq.w	800903c <_dtoa_r+0x444>
 800915c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009160:	2200      	movs	r2, #0
 8009162:	4b0a      	ldr	r3, [pc, #40]	@ (800918c <_dtoa_r+0x594>)
 8009164:	f7f7 fa24 	bl	80005b0 <__aeabi_dmul>
 8009168:	2200      	movs	r2, #0
 800916a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800916e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009172:	4b06      	ldr	r3, [pc, #24]	@ (800918c <_dtoa_r+0x594>)
 8009174:	f7f7 fa1c 	bl	80005b0 <__aeabi_dmul>
 8009178:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800917c:	e7c4      	b.n	8009108 <_dtoa_r+0x510>
 800917e:	bf00      	nop
 8009180:	0800e1b0 	.word	0x0800e1b0
 8009184:	0800e188 	.word	0x0800e188
 8009188:	3ff00000 	.word	0x3ff00000
 800918c:	40240000 	.word	0x40240000
 8009190:	401c0000 	.word	0x401c0000
 8009194:	40140000 	.word	0x40140000
 8009198:	3fe00000 	.word	0x3fe00000
 800919c:	4631      	mov	r1, r6
 800919e:	4628      	mov	r0, r5
 80091a0:	f7f7 fa06 	bl	80005b0 <__aeabi_dmul>
 80091a4:	4656      	mov	r6, sl
 80091a6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80091aa:	9413      	str	r4, [sp, #76]	@ 0x4c
 80091ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091b0:	f7f7 fcae 	bl	8000b10 <__aeabi_d2iz>
 80091b4:	4605      	mov	r5, r0
 80091b6:	f7f7 f991 	bl	80004dc <__aeabi_i2d>
 80091ba:	4602      	mov	r2, r0
 80091bc:	460b      	mov	r3, r1
 80091be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091c2:	f7f7 f83d 	bl	8000240 <__aeabi_dsub>
 80091c6:	4602      	mov	r2, r0
 80091c8:	460b      	mov	r3, r1
 80091ca:	3530      	adds	r5, #48	@ 0x30
 80091cc:	f806 5b01 	strb.w	r5, [r6], #1
 80091d0:	42a6      	cmp	r6, r4
 80091d2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80091d6:	f04f 0200 	mov.w	r2, #0
 80091da:	d124      	bne.n	8009226 <_dtoa_r+0x62e>
 80091dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80091e0:	4bae      	ldr	r3, [pc, #696]	@ (800949c <_dtoa_r+0x8a4>)
 80091e2:	f7f7 f82f 	bl	8000244 <__adddf3>
 80091e6:	4602      	mov	r2, r0
 80091e8:	460b      	mov	r3, r1
 80091ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091ee:	f7f7 fc6f 	bl	8000ad0 <__aeabi_dcmpgt>
 80091f2:	2800      	cmp	r0, #0
 80091f4:	d163      	bne.n	80092be <_dtoa_r+0x6c6>
 80091f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80091fa:	2000      	movs	r0, #0
 80091fc:	49a7      	ldr	r1, [pc, #668]	@ (800949c <_dtoa_r+0x8a4>)
 80091fe:	f7f7 f81f 	bl	8000240 <__aeabi_dsub>
 8009202:	4602      	mov	r2, r0
 8009204:	460b      	mov	r3, r1
 8009206:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800920a:	f7f7 fc43 	bl	8000a94 <__aeabi_dcmplt>
 800920e:	2800      	cmp	r0, #0
 8009210:	f43f af14 	beq.w	800903c <_dtoa_r+0x444>
 8009214:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009216:	1e73      	subs	r3, r6, #1
 8009218:	9313      	str	r3, [sp, #76]	@ 0x4c
 800921a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800921e:	2b30      	cmp	r3, #48	@ 0x30
 8009220:	d0f8      	beq.n	8009214 <_dtoa_r+0x61c>
 8009222:	4647      	mov	r7, r8
 8009224:	e03b      	b.n	800929e <_dtoa_r+0x6a6>
 8009226:	4b9e      	ldr	r3, [pc, #632]	@ (80094a0 <_dtoa_r+0x8a8>)
 8009228:	f7f7 f9c2 	bl	80005b0 <__aeabi_dmul>
 800922c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009230:	e7bc      	b.n	80091ac <_dtoa_r+0x5b4>
 8009232:	4656      	mov	r6, sl
 8009234:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8009238:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800923c:	4620      	mov	r0, r4
 800923e:	4629      	mov	r1, r5
 8009240:	f7f7 fae0 	bl	8000804 <__aeabi_ddiv>
 8009244:	f7f7 fc64 	bl	8000b10 <__aeabi_d2iz>
 8009248:	4680      	mov	r8, r0
 800924a:	f7f7 f947 	bl	80004dc <__aeabi_i2d>
 800924e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009252:	f7f7 f9ad 	bl	80005b0 <__aeabi_dmul>
 8009256:	4602      	mov	r2, r0
 8009258:	460b      	mov	r3, r1
 800925a:	4620      	mov	r0, r4
 800925c:	4629      	mov	r1, r5
 800925e:	f7f6 ffef 	bl	8000240 <__aeabi_dsub>
 8009262:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009266:	9d08      	ldr	r5, [sp, #32]
 8009268:	f806 4b01 	strb.w	r4, [r6], #1
 800926c:	eba6 040a 	sub.w	r4, r6, sl
 8009270:	42a5      	cmp	r5, r4
 8009272:	4602      	mov	r2, r0
 8009274:	460b      	mov	r3, r1
 8009276:	d133      	bne.n	80092e0 <_dtoa_r+0x6e8>
 8009278:	f7f6 ffe4 	bl	8000244 <__adddf3>
 800927c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009280:	4604      	mov	r4, r0
 8009282:	460d      	mov	r5, r1
 8009284:	f7f7 fc24 	bl	8000ad0 <__aeabi_dcmpgt>
 8009288:	b9c0      	cbnz	r0, 80092bc <_dtoa_r+0x6c4>
 800928a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800928e:	4620      	mov	r0, r4
 8009290:	4629      	mov	r1, r5
 8009292:	f7f7 fbf5 	bl	8000a80 <__aeabi_dcmpeq>
 8009296:	b110      	cbz	r0, 800929e <_dtoa_r+0x6a6>
 8009298:	f018 0f01 	tst.w	r8, #1
 800929c:	d10e      	bne.n	80092bc <_dtoa_r+0x6c4>
 800929e:	4648      	mov	r0, r9
 80092a0:	9903      	ldr	r1, [sp, #12]
 80092a2:	f000 fbbb 	bl	8009a1c <_Bfree>
 80092a6:	2300      	movs	r3, #0
 80092a8:	7033      	strb	r3, [r6, #0]
 80092aa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80092ac:	3701      	adds	r7, #1
 80092ae:	601f      	str	r7, [r3, #0]
 80092b0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	f000 824b 	beq.w	800974e <_dtoa_r+0xb56>
 80092b8:	601e      	str	r6, [r3, #0]
 80092ba:	e248      	b.n	800974e <_dtoa_r+0xb56>
 80092bc:	46b8      	mov	r8, r7
 80092be:	4633      	mov	r3, r6
 80092c0:	461e      	mov	r6, r3
 80092c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80092c6:	2a39      	cmp	r2, #57	@ 0x39
 80092c8:	d106      	bne.n	80092d8 <_dtoa_r+0x6e0>
 80092ca:	459a      	cmp	sl, r3
 80092cc:	d1f8      	bne.n	80092c0 <_dtoa_r+0x6c8>
 80092ce:	2230      	movs	r2, #48	@ 0x30
 80092d0:	f108 0801 	add.w	r8, r8, #1
 80092d4:	f88a 2000 	strb.w	r2, [sl]
 80092d8:	781a      	ldrb	r2, [r3, #0]
 80092da:	3201      	adds	r2, #1
 80092dc:	701a      	strb	r2, [r3, #0]
 80092de:	e7a0      	b.n	8009222 <_dtoa_r+0x62a>
 80092e0:	2200      	movs	r2, #0
 80092e2:	4b6f      	ldr	r3, [pc, #444]	@ (80094a0 <_dtoa_r+0x8a8>)
 80092e4:	f7f7 f964 	bl	80005b0 <__aeabi_dmul>
 80092e8:	2200      	movs	r2, #0
 80092ea:	2300      	movs	r3, #0
 80092ec:	4604      	mov	r4, r0
 80092ee:	460d      	mov	r5, r1
 80092f0:	f7f7 fbc6 	bl	8000a80 <__aeabi_dcmpeq>
 80092f4:	2800      	cmp	r0, #0
 80092f6:	d09f      	beq.n	8009238 <_dtoa_r+0x640>
 80092f8:	e7d1      	b.n	800929e <_dtoa_r+0x6a6>
 80092fa:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80092fc:	2a00      	cmp	r2, #0
 80092fe:	f000 80ea 	beq.w	80094d6 <_dtoa_r+0x8de>
 8009302:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009304:	2a01      	cmp	r2, #1
 8009306:	f300 80cd 	bgt.w	80094a4 <_dtoa_r+0x8ac>
 800930a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800930c:	2a00      	cmp	r2, #0
 800930e:	f000 80c1 	beq.w	8009494 <_dtoa_r+0x89c>
 8009312:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009316:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009318:	9e04      	ldr	r6, [sp, #16]
 800931a:	9a04      	ldr	r2, [sp, #16]
 800931c:	2101      	movs	r1, #1
 800931e:	441a      	add	r2, r3
 8009320:	9204      	str	r2, [sp, #16]
 8009322:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009324:	4648      	mov	r0, r9
 8009326:	441a      	add	r2, r3
 8009328:	9209      	str	r2, [sp, #36]	@ 0x24
 800932a:	f000 fc2b 	bl	8009b84 <__i2b>
 800932e:	4605      	mov	r5, r0
 8009330:	b166      	cbz	r6, 800934c <_dtoa_r+0x754>
 8009332:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009334:	2b00      	cmp	r3, #0
 8009336:	dd09      	ble.n	800934c <_dtoa_r+0x754>
 8009338:	42b3      	cmp	r3, r6
 800933a:	bfa8      	it	ge
 800933c:	4633      	movge	r3, r6
 800933e:	9a04      	ldr	r2, [sp, #16]
 8009340:	1af6      	subs	r6, r6, r3
 8009342:	1ad2      	subs	r2, r2, r3
 8009344:	9204      	str	r2, [sp, #16]
 8009346:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009348:	1ad3      	subs	r3, r2, r3
 800934a:	9309      	str	r3, [sp, #36]	@ 0x24
 800934c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800934e:	b30b      	cbz	r3, 8009394 <_dtoa_r+0x79c>
 8009350:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009352:	2b00      	cmp	r3, #0
 8009354:	f000 80c6 	beq.w	80094e4 <_dtoa_r+0x8ec>
 8009358:	2c00      	cmp	r4, #0
 800935a:	f000 80c0 	beq.w	80094de <_dtoa_r+0x8e6>
 800935e:	4629      	mov	r1, r5
 8009360:	4622      	mov	r2, r4
 8009362:	4648      	mov	r0, r9
 8009364:	f000 fcc6 	bl	8009cf4 <__pow5mult>
 8009368:	9a03      	ldr	r2, [sp, #12]
 800936a:	4601      	mov	r1, r0
 800936c:	4605      	mov	r5, r0
 800936e:	4648      	mov	r0, r9
 8009370:	f000 fc1e 	bl	8009bb0 <__multiply>
 8009374:	9903      	ldr	r1, [sp, #12]
 8009376:	4680      	mov	r8, r0
 8009378:	4648      	mov	r0, r9
 800937a:	f000 fb4f 	bl	8009a1c <_Bfree>
 800937e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009380:	1b1b      	subs	r3, r3, r4
 8009382:	930a      	str	r3, [sp, #40]	@ 0x28
 8009384:	f000 80b1 	beq.w	80094ea <_dtoa_r+0x8f2>
 8009388:	4641      	mov	r1, r8
 800938a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800938c:	4648      	mov	r0, r9
 800938e:	f000 fcb1 	bl	8009cf4 <__pow5mult>
 8009392:	9003      	str	r0, [sp, #12]
 8009394:	2101      	movs	r1, #1
 8009396:	4648      	mov	r0, r9
 8009398:	f000 fbf4 	bl	8009b84 <__i2b>
 800939c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800939e:	4604      	mov	r4, r0
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	f000 81d8 	beq.w	8009756 <_dtoa_r+0xb5e>
 80093a6:	461a      	mov	r2, r3
 80093a8:	4601      	mov	r1, r0
 80093aa:	4648      	mov	r0, r9
 80093ac:	f000 fca2 	bl	8009cf4 <__pow5mult>
 80093b0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80093b2:	4604      	mov	r4, r0
 80093b4:	2b01      	cmp	r3, #1
 80093b6:	f300 809f 	bgt.w	80094f8 <_dtoa_r+0x900>
 80093ba:	9b06      	ldr	r3, [sp, #24]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f040 8097 	bne.w	80094f0 <_dtoa_r+0x8f8>
 80093c2:	9b07      	ldr	r3, [sp, #28]
 80093c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	f040 8093 	bne.w	80094f4 <_dtoa_r+0x8fc>
 80093ce:	9b07      	ldr	r3, [sp, #28]
 80093d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80093d4:	0d1b      	lsrs	r3, r3, #20
 80093d6:	051b      	lsls	r3, r3, #20
 80093d8:	b133      	cbz	r3, 80093e8 <_dtoa_r+0x7f0>
 80093da:	9b04      	ldr	r3, [sp, #16]
 80093dc:	3301      	adds	r3, #1
 80093de:	9304      	str	r3, [sp, #16]
 80093e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093e2:	3301      	adds	r3, #1
 80093e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80093e6:	2301      	movs	r3, #1
 80093e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80093ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	f000 81b8 	beq.w	8009762 <_dtoa_r+0xb6a>
 80093f2:	6923      	ldr	r3, [r4, #16]
 80093f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80093f8:	6918      	ldr	r0, [r3, #16]
 80093fa:	f000 fb77 	bl	8009aec <__hi0bits>
 80093fe:	f1c0 0020 	rsb	r0, r0, #32
 8009402:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009404:	4418      	add	r0, r3
 8009406:	f010 001f 	ands.w	r0, r0, #31
 800940a:	f000 8082 	beq.w	8009512 <_dtoa_r+0x91a>
 800940e:	f1c0 0320 	rsb	r3, r0, #32
 8009412:	2b04      	cmp	r3, #4
 8009414:	dd73      	ble.n	80094fe <_dtoa_r+0x906>
 8009416:	9b04      	ldr	r3, [sp, #16]
 8009418:	f1c0 001c 	rsb	r0, r0, #28
 800941c:	4403      	add	r3, r0
 800941e:	9304      	str	r3, [sp, #16]
 8009420:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009422:	4406      	add	r6, r0
 8009424:	4403      	add	r3, r0
 8009426:	9309      	str	r3, [sp, #36]	@ 0x24
 8009428:	9b04      	ldr	r3, [sp, #16]
 800942a:	2b00      	cmp	r3, #0
 800942c:	dd05      	ble.n	800943a <_dtoa_r+0x842>
 800942e:	461a      	mov	r2, r3
 8009430:	4648      	mov	r0, r9
 8009432:	9903      	ldr	r1, [sp, #12]
 8009434:	f000 fcb8 	bl	8009da8 <__lshift>
 8009438:	9003      	str	r0, [sp, #12]
 800943a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800943c:	2b00      	cmp	r3, #0
 800943e:	dd05      	ble.n	800944c <_dtoa_r+0x854>
 8009440:	4621      	mov	r1, r4
 8009442:	461a      	mov	r2, r3
 8009444:	4648      	mov	r0, r9
 8009446:	f000 fcaf 	bl	8009da8 <__lshift>
 800944a:	4604      	mov	r4, r0
 800944c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800944e:	2b00      	cmp	r3, #0
 8009450:	d061      	beq.n	8009516 <_dtoa_r+0x91e>
 8009452:	4621      	mov	r1, r4
 8009454:	9803      	ldr	r0, [sp, #12]
 8009456:	f000 fd13 	bl	8009e80 <__mcmp>
 800945a:	2800      	cmp	r0, #0
 800945c:	da5b      	bge.n	8009516 <_dtoa_r+0x91e>
 800945e:	2300      	movs	r3, #0
 8009460:	220a      	movs	r2, #10
 8009462:	4648      	mov	r0, r9
 8009464:	9903      	ldr	r1, [sp, #12]
 8009466:	f000 fafb 	bl	8009a60 <__multadd>
 800946a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800946c:	f107 38ff 	add.w	r8, r7, #4294967295
 8009470:	9003      	str	r0, [sp, #12]
 8009472:	2b00      	cmp	r3, #0
 8009474:	f000 8177 	beq.w	8009766 <_dtoa_r+0xb6e>
 8009478:	4629      	mov	r1, r5
 800947a:	2300      	movs	r3, #0
 800947c:	220a      	movs	r2, #10
 800947e:	4648      	mov	r0, r9
 8009480:	f000 faee 	bl	8009a60 <__multadd>
 8009484:	f1bb 0f00 	cmp.w	fp, #0
 8009488:	4605      	mov	r5, r0
 800948a:	dc6f      	bgt.n	800956c <_dtoa_r+0x974>
 800948c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800948e:	2b02      	cmp	r3, #2
 8009490:	dc49      	bgt.n	8009526 <_dtoa_r+0x92e>
 8009492:	e06b      	b.n	800956c <_dtoa_r+0x974>
 8009494:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009496:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800949a:	e73c      	b.n	8009316 <_dtoa_r+0x71e>
 800949c:	3fe00000 	.word	0x3fe00000
 80094a0:	40240000 	.word	0x40240000
 80094a4:	9b08      	ldr	r3, [sp, #32]
 80094a6:	1e5c      	subs	r4, r3, #1
 80094a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094aa:	42a3      	cmp	r3, r4
 80094ac:	db09      	blt.n	80094c2 <_dtoa_r+0x8ca>
 80094ae:	1b1c      	subs	r4, r3, r4
 80094b0:	9b08      	ldr	r3, [sp, #32]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	f6bf af30 	bge.w	8009318 <_dtoa_r+0x720>
 80094b8:	9b04      	ldr	r3, [sp, #16]
 80094ba:	9a08      	ldr	r2, [sp, #32]
 80094bc:	1a9e      	subs	r6, r3, r2
 80094be:	2300      	movs	r3, #0
 80094c0:	e72b      	b.n	800931a <_dtoa_r+0x722>
 80094c2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80094c6:	1ae3      	subs	r3, r4, r3
 80094c8:	441a      	add	r2, r3
 80094ca:	940a      	str	r4, [sp, #40]	@ 0x28
 80094cc:	9e04      	ldr	r6, [sp, #16]
 80094ce:	2400      	movs	r4, #0
 80094d0:	9b08      	ldr	r3, [sp, #32]
 80094d2:	920e      	str	r2, [sp, #56]	@ 0x38
 80094d4:	e721      	b.n	800931a <_dtoa_r+0x722>
 80094d6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80094d8:	9e04      	ldr	r6, [sp, #16]
 80094da:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80094dc:	e728      	b.n	8009330 <_dtoa_r+0x738>
 80094de:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80094e2:	e751      	b.n	8009388 <_dtoa_r+0x790>
 80094e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80094e6:	9903      	ldr	r1, [sp, #12]
 80094e8:	e750      	b.n	800938c <_dtoa_r+0x794>
 80094ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80094ee:	e751      	b.n	8009394 <_dtoa_r+0x79c>
 80094f0:	2300      	movs	r3, #0
 80094f2:	e779      	b.n	80093e8 <_dtoa_r+0x7f0>
 80094f4:	9b06      	ldr	r3, [sp, #24]
 80094f6:	e777      	b.n	80093e8 <_dtoa_r+0x7f0>
 80094f8:	2300      	movs	r3, #0
 80094fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80094fc:	e779      	b.n	80093f2 <_dtoa_r+0x7fa>
 80094fe:	d093      	beq.n	8009428 <_dtoa_r+0x830>
 8009500:	9a04      	ldr	r2, [sp, #16]
 8009502:	331c      	adds	r3, #28
 8009504:	441a      	add	r2, r3
 8009506:	9204      	str	r2, [sp, #16]
 8009508:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800950a:	441e      	add	r6, r3
 800950c:	441a      	add	r2, r3
 800950e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009510:	e78a      	b.n	8009428 <_dtoa_r+0x830>
 8009512:	4603      	mov	r3, r0
 8009514:	e7f4      	b.n	8009500 <_dtoa_r+0x908>
 8009516:	9b08      	ldr	r3, [sp, #32]
 8009518:	46b8      	mov	r8, r7
 800951a:	2b00      	cmp	r3, #0
 800951c:	dc20      	bgt.n	8009560 <_dtoa_r+0x968>
 800951e:	469b      	mov	fp, r3
 8009520:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009522:	2b02      	cmp	r3, #2
 8009524:	dd1e      	ble.n	8009564 <_dtoa_r+0x96c>
 8009526:	f1bb 0f00 	cmp.w	fp, #0
 800952a:	f47f adb1 	bne.w	8009090 <_dtoa_r+0x498>
 800952e:	4621      	mov	r1, r4
 8009530:	465b      	mov	r3, fp
 8009532:	2205      	movs	r2, #5
 8009534:	4648      	mov	r0, r9
 8009536:	f000 fa93 	bl	8009a60 <__multadd>
 800953a:	4601      	mov	r1, r0
 800953c:	4604      	mov	r4, r0
 800953e:	9803      	ldr	r0, [sp, #12]
 8009540:	f000 fc9e 	bl	8009e80 <__mcmp>
 8009544:	2800      	cmp	r0, #0
 8009546:	f77f ada3 	ble.w	8009090 <_dtoa_r+0x498>
 800954a:	4656      	mov	r6, sl
 800954c:	2331      	movs	r3, #49	@ 0x31
 800954e:	f108 0801 	add.w	r8, r8, #1
 8009552:	f806 3b01 	strb.w	r3, [r6], #1
 8009556:	e59f      	b.n	8009098 <_dtoa_r+0x4a0>
 8009558:	46b8      	mov	r8, r7
 800955a:	9c08      	ldr	r4, [sp, #32]
 800955c:	4625      	mov	r5, r4
 800955e:	e7f4      	b.n	800954a <_dtoa_r+0x952>
 8009560:	f8dd b020 	ldr.w	fp, [sp, #32]
 8009564:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009566:	2b00      	cmp	r3, #0
 8009568:	f000 8101 	beq.w	800976e <_dtoa_r+0xb76>
 800956c:	2e00      	cmp	r6, #0
 800956e:	dd05      	ble.n	800957c <_dtoa_r+0x984>
 8009570:	4629      	mov	r1, r5
 8009572:	4632      	mov	r2, r6
 8009574:	4648      	mov	r0, r9
 8009576:	f000 fc17 	bl	8009da8 <__lshift>
 800957a:	4605      	mov	r5, r0
 800957c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800957e:	2b00      	cmp	r3, #0
 8009580:	d05c      	beq.n	800963c <_dtoa_r+0xa44>
 8009582:	4648      	mov	r0, r9
 8009584:	6869      	ldr	r1, [r5, #4]
 8009586:	f000 fa09 	bl	800999c <_Balloc>
 800958a:	4606      	mov	r6, r0
 800958c:	b928      	cbnz	r0, 800959a <_dtoa_r+0x9a2>
 800958e:	4602      	mov	r2, r0
 8009590:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009594:	4b80      	ldr	r3, [pc, #512]	@ (8009798 <_dtoa_r+0xba0>)
 8009596:	f7ff bb43 	b.w	8008c20 <_dtoa_r+0x28>
 800959a:	692a      	ldr	r2, [r5, #16]
 800959c:	f105 010c 	add.w	r1, r5, #12
 80095a0:	3202      	adds	r2, #2
 80095a2:	0092      	lsls	r2, r2, #2
 80095a4:	300c      	adds	r0, #12
 80095a6:	f7ff fa90 	bl	8008aca <memcpy>
 80095aa:	2201      	movs	r2, #1
 80095ac:	4631      	mov	r1, r6
 80095ae:	4648      	mov	r0, r9
 80095b0:	f000 fbfa 	bl	8009da8 <__lshift>
 80095b4:	462f      	mov	r7, r5
 80095b6:	4605      	mov	r5, r0
 80095b8:	f10a 0301 	add.w	r3, sl, #1
 80095bc:	9304      	str	r3, [sp, #16]
 80095be:	eb0a 030b 	add.w	r3, sl, fp
 80095c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80095c4:	9b06      	ldr	r3, [sp, #24]
 80095c6:	f003 0301 	and.w	r3, r3, #1
 80095ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80095cc:	9b04      	ldr	r3, [sp, #16]
 80095ce:	4621      	mov	r1, r4
 80095d0:	9803      	ldr	r0, [sp, #12]
 80095d2:	f103 3bff 	add.w	fp, r3, #4294967295
 80095d6:	f7ff fa86 	bl	8008ae6 <quorem>
 80095da:	4603      	mov	r3, r0
 80095dc:	4639      	mov	r1, r7
 80095de:	3330      	adds	r3, #48	@ 0x30
 80095e0:	9006      	str	r0, [sp, #24]
 80095e2:	9803      	ldr	r0, [sp, #12]
 80095e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80095e6:	f000 fc4b 	bl	8009e80 <__mcmp>
 80095ea:	462a      	mov	r2, r5
 80095ec:	9008      	str	r0, [sp, #32]
 80095ee:	4621      	mov	r1, r4
 80095f0:	4648      	mov	r0, r9
 80095f2:	f000 fc61 	bl	8009eb8 <__mdiff>
 80095f6:	68c2      	ldr	r2, [r0, #12]
 80095f8:	4606      	mov	r6, r0
 80095fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095fc:	bb02      	cbnz	r2, 8009640 <_dtoa_r+0xa48>
 80095fe:	4601      	mov	r1, r0
 8009600:	9803      	ldr	r0, [sp, #12]
 8009602:	f000 fc3d 	bl	8009e80 <__mcmp>
 8009606:	4602      	mov	r2, r0
 8009608:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800960a:	4631      	mov	r1, r6
 800960c:	4648      	mov	r0, r9
 800960e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8009612:	f000 fa03 	bl	8009a1c <_Bfree>
 8009616:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009618:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800961a:	9e04      	ldr	r6, [sp, #16]
 800961c:	ea42 0103 	orr.w	r1, r2, r3
 8009620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009622:	4319      	orrs	r1, r3
 8009624:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009626:	d10d      	bne.n	8009644 <_dtoa_r+0xa4c>
 8009628:	2b39      	cmp	r3, #57	@ 0x39
 800962a:	d027      	beq.n	800967c <_dtoa_r+0xa84>
 800962c:	9a08      	ldr	r2, [sp, #32]
 800962e:	2a00      	cmp	r2, #0
 8009630:	dd01      	ble.n	8009636 <_dtoa_r+0xa3e>
 8009632:	9b06      	ldr	r3, [sp, #24]
 8009634:	3331      	adds	r3, #49	@ 0x31
 8009636:	f88b 3000 	strb.w	r3, [fp]
 800963a:	e52e      	b.n	800909a <_dtoa_r+0x4a2>
 800963c:	4628      	mov	r0, r5
 800963e:	e7b9      	b.n	80095b4 <_dtoa_r+0x9bc>
 8009640:	2201      	movs	r2, #1
 8009642:	e7e2      	b.n	800960a <_dtoa_r+0xa12>
 8009644:	9908      	ldr	r1, [sp, #32]
 8009646:	2900      	cmp	r1, #0
 8009648:	db04      	blt.n	8009654 <_dtoa_r+0xa5c>
 800964a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800964c:	4301      	orrs	r1, r0
 800964e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009650:	4301      	orrs	r1, r0
 8009652:	d120      	bne.n	8009696 <_dtoa_r+0xa9e>
 8009654:	2a00      	cmp	r2, #0
 8009656:	ddee      	ble.n	8009636 <_dtoa_r+0xa3e>
 8009658:	2201      	movs	r2, #1
 800965a:	9903      	ldr	r1, [sp, #12]
 800965c:	4648      	mov	r0, r9
 800965e:	9304      	str	r3, [sp, #16]
 8009660:	f000 fba2 	bl	8009da8 <__lshift>
 8009664:	4621      	mov	r1, r4
 8009666:	9003      	str	r0, [sp, #12]
 8009668:	f000 fc0a 	bl	8009e80 <__mcmp>
 800966c:	2800      	cmp	r0, #0
 800966e:	9b04      	ldr	r3, [sp, #16]
 8009670:	dc02      	bgt.n	8009678 <_dtoa_r+0xa80>
 8009672:	d1e0      	bne.n	8009636 <_dtoa_r+0xa3e>
 8009674:	07da      	lsls	r2, r3, #31
 8009676:	d5de      	bpl.n	8009636 <_dtoa_r+0xa3e>
 8009678:	2b39      	cmp	r3, #57	@ 0x39
 800967a:	d1da      	bne.n	8009632 <_dtoa_r+0xa3a>
 800967c:	2339      	movs	r3, #57	@ 0x39
 800967e:	f88b 3000 	strb.w	r3, [fp]
 8009682:	4633      	mov	r3, r6
 8009684:	461e      	mov	r6, r3
 8009686:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800968a:	3b01      	subs	r3, #1
 800968c:	2a39      	cmp	r2, #57	@ 0x39
 800968e:	d04e      	beq.n	800972e <_dtoa_r+0xb36>
 8009690:	3201      	adds	r2, #1
 8009692:	701a      	strb	r2, [r3, #0]
 8009694:	e501      	b.n	800909a <_dtoa_r+0x4a2>
 8009696:	2a00      	cmp	r2, #0
 8009698:	dd03      	ble.n	80096a2 <_dtoa_r+0xaaa>
 800969a:	2b39      	cmp	r3, #57	@ 0x39
 800969c:	d0ee      	beq.n	800967c <_dtoa_r+0xa84>
 800969e:	3301      	adds	r3, #1
 80096a0:	e7c9      	b.n	8009636 <_dtoa_r+0xa3e>
 80096a2:	9a04      	ldr	r2, [sp, #16]
 80096a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80096a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80096aa:	428a      	cmp	r2, r1
 80096ac:	d028      	beq.n	8009700 <_dtoa_r+0xb08>
 80096ae:	2300      	movs	r3, #0
 80096b0:	220a      	movs	r2, #10
 80096b2:	9903      	ldr	r1, [sp, #12]
 80096b4:	4648      	mov	r0, r9
 80096b6:	f000 f9d3 	bl	8009a60 <__multadd>
 80096ba:	42af      	cmp	r7, r5
 80096bc:	9003      	str	r0, [sp, #12]
 80096be:	f04f 0300 	mov.w	r3, #0
 80096c2:	f04f 020a 	mov.w	r2, #10
 80096c6:	4639      	mov	r1, r7
 80096c8:	4648      	mov	r0, r9
 80096ca:	d107      	bne.n	80096dc <_dtoa_r+0xae4>
 80096cc:	f000 f9c8 	bl	8009a60 <__multadd>
 80096d0:	4607      	mov	r7, r0
 80096d2:	4605      	mov	r5, r0
 80096d4:	9b04      	ldr	r3, [sp, #16]
 80096d6:	3301      	adds	r3, #1
 80096d8:	9304      	str	r3, [sp, #16]
 80096da:	e777      	b.n	80095cc <_dtoa_r+0x9d4>
 80096dc:	f000 f9c0 	bl	8009a60 <__multadd>
 80096e0:	4629      	mov	r1, r5
 80096e2:	4607      	mov	r7, r0
 80096e4:	2300      	movs	r3, #0
 80096e6:	220a      	movs	r2, #10
 80096e8:	4648      	mov	r0, r9
 80096ea:	f000 f9b9 	bl	8009a60 <__multadd>
 80096ee:	4605      	mov	r5, r0
 80096f0:	e7f0      	b.n	80096d4 <_dtoa_r+0xadc>
 80096f2:	f1bb 0f00 	cmp.w	fp, #0
 80096f6:	bfcc      	ite	gt
 80096f8:	465e      	movgt	r6, fp
 80096fa:	2601      	movle	r6, #1
 80096fc:	2700      	movs	r7, #0
 80096fe:	4456      	add	r6, sl
 8009700:	2201      	movs	r2, #1
 8009702:	9903      	ldr	r1, [sp, #12]
 8009704:	4648      	mov	r0, r9
 8009706:	9304      	str	r3, [sp, #16]
 8009708:	f000 fb4e 	bl	8009da8 <__lshift>
 800970c:	4621      	mov	r1, r4
 800970e:	9003      	str	r0, [sp, #12]
 8009710:	f000 fbb6 	bl	8009e80 <__mcmp>
 8009714:	2800      	cmp	r0, #0
 8009716:	dcb4      	bgt.n	8009682 <_dtoa_r+0xa8a>
 8009718:	d102      	bne.n	8009720 <_dtoa_r+0xb28>
 800971a:	9b04      	ldr	r3, [sp, #16]
 800971c:	07db      	lsls	r3, r3, #31
 800971e:	d4b0      	bmi.n	8009682 <_dtoa_r+0xa8a>
 8009720:	4633      	mov	r3, r6
 8009722:	461e      	mov	r6, r3
 8009724:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009728:	2a30      	cmp	r2, #48	@ 0x30
 800972a:	d0fa      	beq.n	8009722 <_dtoa_r+0xb2a>
 800972c:	e4b5      	b.n	800909a <_dtoa_r+0x4a2>
 800972e:	459a      	cmp	sl, r3
 8009730:	d1a8      	bne.n	8009684 <_dtoa_r+0xa8c>
 8009732:	2331      	movs	r3, #49	@ 0x31
 8009734:	f108 0801 	add.w	r8, r8, #1
 8009738:	f88a 3000 	strb.w	r3, [sl]
 800973c:	e4ad      	b.n	800909a <_dtoa_r+0x4a2>
 800973e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8009740:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800979c <_dtoa_r+0xba4>
 8009744:	b11b      	cbz	r3, 800974e <_dtoa_r+0xb56>
 8009746:	f10a 0308 	add.w	r3, sl, #8
 800974a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800974c:	6013      	str	r3, [r2, #0]
 800974e:	4650      	mov	r0, sl
 8009750:	b017      	add	sp, #92	@ 0x5c
 8009752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009756:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8009758:	2b01      	cmp	r3, #1
 800975a:	f77f ae2e 	ble.w	80093ba <_dtoa_r+0x7c2>
 800975e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009760:	930a      	str	r3, [sp, #40]	@ 0x28
 8009762:	2001      	movs	r0, #1
 8009764:	e64d      	b.n	8009402 <_dtoa_r+0x80a>
 8009766:	f1bb 0f00 	cmp.w	fp, #0
 800976a:	f77f aed9 	ble.w	8009520 <_dtoa_r+0x928>
 800976e:	4656      	mov	r6, sl
 8009770:	4621      	mov	r1, r4
 8009772:	9803      	ldr	r0, [sp, #12]
 8009774:	f7ff f9b7 	bl	8008ae6 <quorem>
 8009778:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800977c:	f806 3b01 	strb.w	r3, [r6], #1
 8009780:	eba6 020a 	sub.w	r2, r6, sl
 8009784:	4593      	cmp	fp, r2
 8009786:	ddb4      	ble.n	80096f2 <_dtoa_r+0xafa>
 8009788:	2300      	movs	r3, #0
 800978a:	220a      	movs	r2, #10
 800978c:	4648      	mov	r0, r9
 800978e:	9903      	ldr	r1, [sp, #12]
 8009790:	f000 f966 	bl	8009a60 <__multadd>
 8009794:	9003      	str	r0, [sp, #12]
 8009796:	e7eb      	b.n	8009770 <_dtoa_r+0xb78>
 8009798:	0800e0ba 	.word	0x0800e0ba
 800979c:	0800e03e 	.word	0x0800e03e

080097a0 <_free_r>:
 80097a0:	b538      	push	{r3, r4, r5, lr}
 80097a2:	4605      	mov	r5, r0
 80097a4:	2900      	cmp	r1, #0
 80097a6:	d040      	beq.n	800982a <_free_r+0x8a>
 80097a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097ac:	1f0c      	subs	r4, r1, #4
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	bfb8      	it	lt
 80097b2:	18e4      	addlt	r4, r4, r3
 80097b4:	f000 f8e6 	bl	8009984 <__malloc_lock>
 80097b8:	4a1c      	ldr	r2, [pc, #112]	@ (800982c <_free_r+0x8c>)
 80097ba:	6813      	ldr	r3, [r2, #0]
 80097bc:	b933      	cbnz	r3, 80097cc <_free_r+0x2c>
 80097be:	6063      	str	r3, [r4, #4]
 80097c0:	6014      	str	r4, [r2, #0]
 80097c2:	4628      	mov	r0, r5
 80097c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097c8:	f000 b8e2 	b.w	8009990 <__malloc_unlock>
 80097cc:	42a3      	cmp	r3, r4
 80097ce:	d908      	bls.n	80097e2 <_free_r+0x42>
 80097d0:	6820      	ldr	r0, [r4, #0]
 80097d2:	1821      	adds	r1, r4, r0
 80097d4:	428b      	cmp	r3, r1
 80097d6:	bf01      	itttt	eq
 80097d8:	6819      	ldreq	r1, [r3, #0]
 80097da:	685b      	ldreq	r3, [r3, #4]
 80097dc:	1809      	addeq	r1, r1, r0
 80097de:	6021      	streq	r1, [r4, #0]
 80097e0:	e7ed      	b.n	80097be <_free_r+0x1e>
 80097e2:	461a      	mov	r2, r3
 80097e4:	685b      	ldr	r3, [r3, #4]
 80097e6:	b10b      	cbz	r3, 80097ec <_free_r+0x4c>
 80097e8:	42a3      	cmp	r3, r4
 80097ea:	d9fa      	bls.n	80097e2 <_free_r+0x42>
 80097ec:	6811      	ldr	r1, [r2, #0]
 80097ee:	1850      	adds	r0, r2, r1
 80097f0:	42a0      	cmp	r0, r4
 80097f2:	d10b      	bne.n	800980c <_free_r+0x6c>
 80097f4:	6820      	ldr	r0, [r4, #0]
 80097f6:	4401      	add	r1, r0
 80097f8:	1850      	adds	r0, r2, r1
 80097fa:	4283      	cmp	r3, r0
 80097fc:	6011      	str	r1, [r2, #0]
 80097fe:	d1e0      	bne.n	80097c2 <_free_r+0x22>
 8009800:	6818      	ldr	r0, [r3, #0]
 8009802:	685b      	ldr	r3, [r3, #4]
 8009804:	4408      	add	r0, r1
 8009806:	6010      	str	r0, [r2, #0]
 8009808:	6053      	str	r3, [r2, #4]
 800980a:	e7da      	b.n	80097c2 <_free_r+0x22>
 800980c:	d902      	bls.n	8009814 <_free_r+0x74>
 800980e:	230c      	movs	r3, #12
 8009810:	602b      	str	r3, [r5, #0]
 8009812:	e7d6      	b.n	80097c2 <_free_r+0x22>
 8009814:	6820      	ldr	r0, [r4, #0]
 8009816:	1821      	adds	r1, r4, r0
 8009818:	428b      	cmp	r3, r1
 800981a:	bf01      	itttt	eq
 800981c:	6819      	ldreq	r1, [r3, #0]
 800981e:	685b      	ldreq	r3, [r3, #4]
 8009820:	1809      	addeq	r1, r1, r0
 8009822:	6021      	streq	r1, [r4, #0]
 8009824:	6063      	str	r3, [r4, #4]
 8009826:	6054      	str	r4, [r2, #4]
 8009828:	e7cb      	b.n	80097c2 <_free_r+0x22>
 800982a:	bd38      	pop	{r3, r4, r5, pc}
 800982c:	20000aa4 	.word	0x20000aa4

08009830 <malloc>:
 8009830:	4b02      	ldr	r3, [pc, #8]	@ (800983c <malloc+0xc>)
 8009832:	4601      	mov	r1, r0
 8009834:	6818      	ldr	r0, [r3, #0]
 8009836:	f000 b825 	b.w	8009884 <_malloc_r>
 800983a:	bf00      	nop
 800983c:	20000034 	.word	0x20000034

08009840 <sbrk_aligned>:
 8009840:	b570      	push	{r4, r5, r6, lr}
 8009842:	4e0f      	ldr	r6, [pc, #60]	@ (8009880 <sbrk_aligned+0x40>)
 8009844:	460c      	mov	r4, r1
 8009846:	6831      	ldr	r1, [r6, #0]
 8009848:	4605      	mov	r5, r0
 800984a:	b911      	cbnz	r1, 8009852 <sbrk_aligned+0x12>
 800984c:	f000 fffe 	bl	800a84c <_sbrk_r>
 8009850:	6030      	str	r0, [r6, #0]
 8009852:	4621      	mov	r1, r4
 8009854:	4628      	mov	r0, r5
 8009856:	f000 fff9 	bl	800a84c <_sbrk_r>
 800985a:	1c43      	adds	r3, r0, #1
 800985c:	d103      	bne.n	8009866 <sbrk_aligned+0x26>
 800985e:	f04f 34ff 	mov.w	r4, #4294967295
 8009862:	4620      	mov	r0, r4
 8009864:	bd70      	pop	{r4, r5, r6, pc}
 8009866:	1cc4      	adds	r4, r0, #3
 8009868:	f024 0403 	bic.w	r4, r4, #3
 800986c:	42a0      	cmp	r0, r4
 800986e:	d0f8      	beq.n	8009862 <sbrk_aligned+0x22>
 8009870:	1a21      	subs	r1, r4, r0
 8009872:	4628      	mov	r0, r5
 8009874:	f000 ffea 	bl	800a84c <_sbrk_r>
 8009878:	3001      	adds	r0, #1
 800987a:	d1f2      	bne.n	8009862 <sbrk_aligned+0x22>
 800987c:	e7ef      	b.n	800985e <sbrk_aligned+0x1e>
 800987e:	bf00      	nop
 8009880:	20000aa0 	.word	0x20000aa0

08009884 <_malloc_r>:
 8009884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009888:	1ccd      	adds	r5, r1, #3
 800988a:	f025 0503 	bic.w	r5, r5, #3
 800988e:	3508      	adds	r5, #8
 8009890:	2d0c      	cmp	r5, #12
 8009892:	bf38      	it	cc
 8009894:	250c      	movcc	r5, #12
 8009896:	2d00      	cmp	r5, #0
 8009898:	4606      	mov	r6, r0
 800989a:	db01      	blt.n	80098a0 <_malloc_r+0x1c>
 800989c:	42a9      	cmp	r1, r5
 800989e:	d904      	bls.n	80098aa <_malloc_r+0x26>
 80098a0:	230c      	movs	r3, #12
 80098a2:	6033      	str	r3, [r6, #0]
 80098a4:	2000      	movs	r0, #0
 80098a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009980 <_malloc_r+0xfc>
 80098ae:	f000 f869 	bl	8009984 <__malloc_lock>
 80098b2:	f8d8 3000 	ldr.w	r3, [r8]
 80098b6:	461c      	mov	r4, r3
 80098b8:	bb44      	cbnz	r4, 800990c <_malloc_r+0x88>
 80098ba:	4629      	mov	r1, r5
 80098bc:	4630      	mov	r0, r6
 80098be:	f7ff ffbf 	bl	8009840 <sbrk_aligned>
 80098c2:	1c43      	adds	r3, r0, #1
 80098c4:	4604      	mov	r4, r0
 80098c6:	d158      	bne.n	800997a <_malloc_r+0xf6>
 80098c8:	f8d8 4000 	ldr.w	r4, [r8]
 80098cc:	4627      	mov	r7, r4
 80098ce:	2f00      	cmp	r7, #0
 80098d0:	d143      	bne.n	800995a <_malloc_r+0xd6>
 80098d2:	2c00      	cmp	r4, #0
 80098d4:	d04b      	beq.n	800996e <_malloc_r+0xea>
 80098d6:	6823      	ldr	r3, [r4, #0]
 80098d8:	4639      	mov	r1, r7
 80098da:	4630      	mov	r0, r6
 80098dc:	eb04 0903 	add.w	r9, r4, r3
 80098e0:	f000 ffb4 	bl	800a84c <_sbrk_r>
 80098e4:	4581      	cmp	r9, r0
 80098e6:	d142      	bne.n	800996e <_malloc_r+0xea>
 80098e8:	6821      	ldr	r1, [r4, #0]
 80098ea:	4630      	mov	r0, r6
 80098ec:	1a6d      	subs	r5, r5, r1
 80098ee:	4629      	mov	r1, r5
 80098f0:	f7ff ffa6 	bl	8009840 <sbrk_aligned>
 80098f4:	3001      	adds	r0, #1
 80098f6:	d03a      	beq.n	800996e <_malloc_r+0xea>
 80098f8:	6823      	ldr	r3, [r4, #0]
 80098fa:	442b      	add	r3, r5
 80098fc:	6023      	str	r3, [r4, #0]
 80098fe:	f8d8 3000 	ldr.w	r3, [r8]
 8009902:	685a      	ldr	r2, [r3, #4]
 8009904:	bb62      	cbnz	r2, 8009960 <_malloc_r+0xdc>
 8009906:	f8c8 7000 	str.w	r7, [r8]
 800990a:	e00f      	b.n	800992c <_malloc_r+0xa8>
 800990c:	6822      	ldr	r2, [r4, #0]
 800990e:	1b52      	subs	r2, r2, r5
 8009910:	d420      	bmi.n	8009954 <_malloc_r+0xd0>
 8009912:	2a0b      	cmp	r2, #11
 8009914:	d917      	bls.n	8009946 <_malloc_r+0xc2>
 8009916:	1961      	adds	r1, r4, r5
 8009918:	42a3      	cmp	r3, r4
 800991a:	6025      	str	r5, [r4, #0]
 800991c:	bf18      	it	ne
 800991e:	6059      	strne	r1, [r3, #4]
 8009920:	6863      	ldr	r3, [r4, #4]
 8009922:	bf08      	it	eq
 8009924:	f8c8 1000 	streq.w	r1, [r8]
 8009928:	5162      	str	r2, [r4, r5]
 800992a:	604b      	str	r3, [r1, #4]
 800992c:	4630      	mov	r0, r6
 800992e:	f000 f82f 	bl	8009990 <__malloc_unlock>
 8009932:	f104 000b 	add.w	r0, r4, #11
 8009936:	1d23      	adds	r3, r4, #4
 8009938:	f020 0007 	bic.w	r0, r0, #7
 800993c:	1ac2      	subs	r2, r0, r3
 800993e:	bf1c      	itt	ne
 8009940:	1a1b      	subne	r3, r3, r0
 8009942:	50a3      	strne	r3, [r4, r2]
 8009944:	e7af      	b.n	80098a6 <_malloc_r+0x22>
 8009946:	6862      	ldr	r2, [r4, #4]
 8009948:	42a3      	cmp	r3, r4
 800994a:	bf0c      	ite	eq
 800994c:	f8c8 2000 	streq.w	r2, [r8]
 8009950:	605a      	strne	r2, [r3, #4]
 8009952:	e7eb      	b.n	800992c <_malloc_r+0xa8>
 8009954:	4623      	mov	r3, r4
 8009956:	6864      	ldr	r4, [r4, #4]
 8009958:	e7ae      	b.n	80098b8 <_malloc_r+0x34>
 800995a:	463c      	mov	r4, r7
 800995c:	687f      	ldr	r7, [r7, #4]
 800995e:	e7b6      	b.n	80098ce <_malloc_r+0x4a>
 8009960:	461a      	mov	r2, r3
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	42a3      	cmp	r3, r4
 8009966:	d1fb      	bne.n	8009960 <_malloc_r+0xdc>
 8009968:	2300      	movs	r3, #0
 800996a:	6053      	str	r3, [r2, #4]
 800996c:	e7de      	b.n	800992c <_malloc_r+0xa8>
 800996e:	230c      	movs	r3, #12
 8009970:	4630      	mov	r0, r6
 8009972:	6033      	str	r3, [r6, #0]
 8009974:	f000 f80c 	bl	8009990 <__malloc_unlock>
 8009978:	e794      	b.n	80098a4 <_malloc_r+0x20>
 800997a:	6005      	str	r5, [r0, #0]
 800997c:	e7d6      	b.n	800992c <_malloc_r+0xa8>
 800997e:	bf00      	nop
 8009980:	20000aa4 	.word	0x20000aa4

08009984 <__malloc_lock>:
 8009984:	4801      	ldr	r0, [pc, #4]	@ (800998c <__malloc_lock+0x8>)
 8009986:	f7ff b890 	b.w	8008aaa <__retarget_lock_acquire_recursive>
 800998a:	bf00      	nop
 800998c:	20000a9c 	.word	0x20000a9c

08009990 <__malloc_unlock>:
 8009990:	4801      	ldr	r0, [pc, #4]	@ (8009998 <__malloc_unlock+0x8>)
 8009992:	f7ff b88b 	b.w	8008aac <__retarget_lock_release_recursive>
 8009996:	bf00      	nop
 8009998:	20000a9c 	.word	0x20000a9c

0800999c <_Balloc>:
 800999c:	b570      	push	{r4, r5, r6, lr}
 800999e:	69c6      	ldr	r6, [r0, #28]
 80099a0:	4604      	mov	r4, r0
 80099a2:	460d      	mov	r5, r1
 80099a4:	b976      	cbnz	r6, 80099c4 <_Balloc+0x28>
 80099a6:	2010      	movs	r0, #16
 80099a8:	f7ff ff42 	bl	8009830 <malloc>
 80099ac:	4602      	mov	r2, r0
 80099ae:	61e0      	str	r0, [r4, #28]
 80099b0:	b920      	cbnz	r0, 80099bc <_Balloc+0x20>
 80099b2:	216b      	movs	r1, #107	@ 0x6b
 80099b4:	4b17      	ldr	r3, [pc, #92]	@ (8009a14 <_Balloc+0x78>)
 80099b6:	4818      	ldr	r0, [pc, #96]	@ (8009a18 <_Balloc+0x7c>)
 80099b8:	f000 ff58 	bl	800a86c <__assert_func>
 80099bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099c0:	6006      	str	r6, [r0, #0]
 80099c2:	60c6      	str	r6, [r0, #12]
 80099c4:	69e6      	ldr	r6, [r4, #28]
 80099c6:	68f3      	ldr	r3, [r6, #12]
 80099c8:	b183      	cbz	r3, 80099ec <_Balloc+0x50>
 80099ca:	69e3      	ldr	r3, [r4, #28]
 80099cc:	68db      	ldr	r3, [r3, #12]
 80099ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80099d2:	b9b8      	cbnz	r0, 8009a04 <_Balloc+0x68>
 80099d4:	2101      	movs	r1, #1
 80099d6:	fa01 f605 	lsl.w	r6, r1, r5
 80099da:	1d72      	adds	r2, r6, #5
 80099dc:	4620      	mov	r0, r4
 80099de:	0092      	lsls	r2, r2, #2
 80099e0:	f000 ff62 	bl	800a8a8 <_calloc_r>
 80099e4:	b160      	cbz	r0, 8009a00 <_Balloc+0x64>
 80099e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80099ea:	e00e      	b.n	8009a0a <_Balloc+0x6e>
 80099ec:	2221      	movs	r2, #33	@ 0x21
 80099ee:	2104      	movs	r1, #4
 80099f0:	4620      	mov	r0, r4
 80099f2:	f000 ff59 	bl	800a8a8 <_calloc_r>
 80099f6:	69e3      	ldr	r3, [r4, #28]
 80099f8:	60f0      	str	r0, [r6, #12]
 80099fa:	68db      	ldr	r3, [r3, #12]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d1e4      	bne.n	80099ca <_Balloc+0x2e>
 8009a00:	2000      	movs	r0, #0
 8009a02:	bd70      	pop	{r4, r5, r6, pc}
 8009a04:	6802      	ldr	r2, [r0, #0]
 8009a06:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a10:	e7f7      	b.n	8009a02 <_Balloc+0x66>
 8009a12:	bf00      	nop
 8009a14:	0800e04b 	.word	0x0800e04b
 8009a18:	0800e0cb 	.word	0x0800e0cb

08009a1c <_Bfree>:
 8009a1c:	b570      	push	{r4, r5, r6, lr}
 8009a1e:	69c6      	ldr	r6, [r0, #28]
 8009a20:	4605      	mov	r5, r0
 8009a22:	460c      	mov	r4, r1
 8009a24:	b976      	cbnz	r6, 8009a44 <_Bfree+0x28>
 8009a26:	2010      	movs	r0, #16
 8009a28:	f7ff ff02 	bl	8009830 <malloc>
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	61e8      	str	r0, [r5, #28]
 8009a30:	b920      	cbnz	r0, 8009a3c <_Bfree+0x20>
 8009a32:	218f      	movs	r1, #143	@ 0x8f
 8009a34:	4b08      	ldr	r3, [pc, #32]	@ (8009a58 <_Bfree+0x3c>)
 8009a36:	4809      	ldr	r0, [pc, #36]	@ (8009a5c <_Bfree+0x40>)
 8009a38:	f000 ff18 	bl	800a86c <__assert_func>
 8009a3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a40:	6006      	str	r6, [r0, #0]
 8009a42:	60c6      	str	r6, [r0, #12]
 8009a44:	b13c      	cbz	r4, 8009a56 <_Bfree+0x3a>
 8009a46:	69eb      	ldr	r3, [r5, #28]
 8009a48:	6862      	ldr	r2, [r4, #4]
 8009a4a:	68db      	ldr	r3, [r3, #12]
 8009a4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a50:	6021      	str	r1, [r4, #0]
 8009a52:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009a56:	bd70      	pop	{r4, r5, r6, pc}
 8009a58:	0800e04b 	.word	0x0800e04b
 8009a5c:	0800e0cb 	.word	0x0800e0cb

08009a60 <__multadd>:
 8009a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a64:	4607      	mov	r7, r0
 8009a66:	460c      	mov	r4, r1
 8009a68:	461e      	mov	r6, r3
 8009a6a:	2000      	movs	r0, #0
 8009a6c:	690d      	ldr	r5, [r1, #16]
 8009a6e:	f101 0c14 	add.w	ip, r1, #20
 8009a72:	f8dc 3000 	ldr.w	r3, [ip]
 8009a76:	3001      	adds	r0, #1
 8009a78:	b299      	uxth	r1, r3
 8009a7a:	fb02 6101 	mla	r1, r2, r1, r6
 8009a7e:	0c1e      	lsrs	r6, r3, #16
 8009a80:	0c0b      	lsrs	r3, r1, #16
 8009a82:	fb02 3306 	mla	r3, r2, r6, r3
 8009a86:	b289      	uxth	r1, r1
 8009a88:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009a8c:	4285      	cmp	r5, r0
 8009a8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009a92:	f84c 1b04 	str.w	r1, [ip], #4
 8009a96:	dcec      	bgt.n	8009a72 <__multadd+0x12>
 8009a98:	b30e      	cbz	r6, 8009ade <__multadd+0x7e>
 8009a9a:	68a3      	ldr	r3, [r4, #8]
 8009a9c:	42ab      	cmp	r3, r5
 8009a9e:	dc19      	bgt.n	8009ad4 <__multadd+0x74>
 8009aa0:	6861      	ldr	r1, [r4, #4]
 8009aa2:	4638      	mov	r0, r7
 8009aa4:	3101      	adds	r1, #1
 8009aa6:	f7ff ff79 	bl	800999c <_Balloc>
 8009aaa:	4680      	mov	r8, r0
 8009aac:	b928      	cbnz	r0, 8009aba <__multadd+0x5a>
 8009aae:	4602      	mov	r2, r0
 8009ab0:	21ba      	movs	r1, #186	@ 0xba
 8009ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8009ae4 <__multadd+0x84>)
 8009ab4:	480c      	ldr	r0, [pc, #48]	@ (8009ae8 <__multadd+0x88>)
 8009ab6:	f000 fed9 	bl	800a86c <__assert_func>
 8009aba:	6922      	ldr	r2, [r4, #16]
 8009abc:	f104 010c 	add.w	r1, r4, #12
 8009ac0:	3202      	adds	r2, #2
 8009ac2:	0092      	lsls	r2, r2, #2
 8009ac4:	300c      	adds	r0, #12
 8009ac6:	f7ff f800 	bl	8008aca <memcpy>
 8009aca:	4621      	mov	r1, r4
 8009acc:	4638      	mov	r0, r7
 8009ace:	f7ff ffa5 	bl	8009a1c <_Bfree>
 8009ad2:	4644      	mov	r4, r8
 8009ad4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009ad8:	3501      	adds	r5, #1
 8009ada:	615e      	str	r6, [r3, #20]
 8009adc:	6125      	str	r5, [r4, #16]
 8009ade:	4620      	mov	r0, r4
 8009ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ae4:	0800e0ba 	.word	0x0800e0ba
 8009ae8:	0800e0cb 	.word	0x0800e0cb

08009aec <__hi0bits>:
 8009aec:	4603      	mov	r3, r0
 8009aee:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009af2:	bf3a      	itte	cc
 8009af4:	0403      	lslcc	r3, r0, #16
 8009af6:	2010      	movcc	r0, #16
 8009af8:	2000      	movcs	r0, #0
 8009afa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009afe:	bf3c      	itt	cc
 8009b00:	021b      	lslcc	r3, r3, #8
 8009b02:	3008      	addcc	r0, #8
 8009b04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b08:	bf3c      	itt	cc
 8009b0a:	011b      	lslcc	r3, r3, #4
 8009b0c:	3004      	addcc	r0, #4
 8009b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b12:	bf3c      	itt	cc
 8009b14:	009b      	lslcc	r3, r3, #2
 8009b16:	3002      	addcc	r0, #2
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	db05      	blt.n	8009b28 <__hi0bits+0x3c>
 8009b1c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009b20:	f100 0001 	add.w	r0, r0, #1
 8009b24:	bf08      	it	eq
 8009b26:	2020      	moveq	r0, #32
 8009b28:	4770      	bx	lr

08009b2a <__lo0bits>:
 8009b2a:	6803      	ldr	r3, [r0, #0]
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	f013 0007 	ands.w	r0, r3, #7
 8009b32:	d00b      	beq.n	8009b4c <__lo0bits+0x22>
 8009b34:	07d9      	lsls	r1, r3, #31
 8009b36:	d421      	bmi.n	8009b7c <__lo0bits+0x52>
 8009b38:	0798      	lsls	r0, r3, #30
 8009b3a:	bf49      	itett	mi
 8009b3c:	085b      	lsrmi	r3, r3, #1
 8009b3e:	089b      	lsrpl	r3, r3, #2
 8009b40:	2001      	movmi	r0, #1
 8009b42:	6013      	strmi	r3, [r2, #0]
 8009b44:	bf5c      	itt	pl
 8009b46:	2002      	movpl	r0, #2
 8009b48:	6013      	strpl	r3, [r2, #0]
 8009b4a:	4770      	bx	lr
 8009b4c:	b299      	uxth	r1, r3
 8009b4e:	b909      	cbnz	r1, 8009b54 <__lo0bits+0x2a>
 8009b50:	2010      	movs	r0, #16
 8009b52:	0c1b      	lsrs	r3, r3, #16
 8009b54:	b2d9      	uxtb	r1, r3
 8009b56:	b909      	cbnz	r1, 8009b5c <__lo0bits+0x32>
 8009b58:	3008      	adds	r0, #8
 8009b5a:	0a1b      	lsrs	r3, r3, #8
 8009b5c:	0719      	lsls	r1, r3, #28
 8009b5e:	bf04      	itt	eq
 8009b60:	091b      	lsreq	r3, r3, #4
 8009b62:	3004      	addeq	r0, #4
 8009b64:	0799      	lsls	r1, r3, #30
 8009b66:	bf04      	itt	eq
 8009b68:	089b      	lsreq	r3, r3, #2
 8009b6a:	3002      	addeq	r0, #2
 8009b6c:	07d9      	lsls	r1, r3, #31
 8009b6e:	d403      	bmi.n	8009b78 <__lo0bits+0x4e>
 8009b70:	085b      	lsrs	r3, r3, #1
 8009b72:	f100 0001 	add.w	r0, r0, #1
 8009b76:	d003      	beq.n	8009b80 <__lo0bits+0x56>
 8009b78:	6013      	str	r3, [r2, #0]
 8009b7a:	4770      	bx	lr
 8009b7c:	2000      	movs	r0, #0
 8009b7e:	4770      	bx	lr
 8009b80:	2020      	movs	r0, #32
 8009b82:	4770      	bx	lr

08009b84 <__i2b>:
 8009b84:	b510      	push	{r4, lr}
 8009b86:	460c      	mov	r4, r1
 8009b88:	2101      	movs	r1, #1
 8009b8a:	f7ff ff07 	bl	800999c <_Balloc>
 8009b8e:	4602      	mov	r2, r0
 8009b90:	b928      	cbnz	r0, 8009b9e <__i2b+0x1a>
 8009b92:	f240 1145 	movw	r1, #325	@ 0x145
 8009b96:	4b04      	ldr	r3, [pc, #16]	@ (8009ba8 <__i2b+0x24>)
 8009b98:	4804      	ldr	r0, [pc, #16]	@ (8009bac <__i2b+0x28>)
 8009b9a:	f000 fe67 	bl	800a86c <__assert_func>
 8009b9e:	2301      	movs	r3, #1
 8009ba0:	6144      	str	r4, [r0, #20]
 8009ba2:	6103      	str	r3, [r0, #16]
 8009ba4:	bd10      	pop	{r4, pc}
 8009ba6:	bf00      	nop
 8009ba8:	0800e0ba 	.word	0x0800e0ba
 8009bac:	0800e0cb 	.word	0x0800e0cb

08009bb0 <__multiply>:
 8009bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bb4:	4617      	mov	r7, r2
 8009bb6:	690a      	ldr	r2, [r1, #16]
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	4689      	mov	r9, r1
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	bfa2      	ittt	ge
 8009bc0:	463b      	movge	r3, r7
 8009bc2:	460f      	movge	r7, r1
 8009bc4:	4699      	movge	r9, r3
 8009bc6:	693d      	ldr	r5, [r7, #16]
 8009bc8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	6879      	ldr	r1, [r7, #4]
 8009bd0:	eb05 060a 	add.w	r6, r5, sl
 8009bd4:	42b3      	cmp	r3, r6
 8009bd6:	b085      	sub	sp, #20
 8009bd8:	bfb8      	it	lt
 8009bda:	3101      	addlt	r1, #1
 8009bdc:	f7ff fede 	bl	800999c <_Balloc>
 8009be0:	b930      	cbnz	r0, 8009bf0 <__multiply+0x40>
 8009be2:	4602      	mov	r2, r0
 8009be4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009be8:	4b40      	ldr	r3, [pc, #256]	@ (8009cec <__multiply+0x13c>)
 8009bea:	4841      	ldr	r0, [pc, #260]	@ (8009cf0 <__multiply+0x140>)
 8009bec:	f000 fe3e 	bl	800a86c <__assert_func>
 8009bf0:	f100 0414 	add.w	r4, r0, #20
 8009bf4:	4623      	mov	r3, r4
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009bfc:	4573      	cmp	r3, lr
 8009bfe:	d320      	bcc.n	8009c42 <__multiply+0x92>
 8009c00:	f107 0814 	add.w	r8, r7, #20
 8009c04:	f109 0114 	add.w	r1, r9, #20
 8009c08:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009c0c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009c10:	9302      	str	r3, [sp, #8]
 8009c12:	1beb      	subs	r3, r5, r7
 8009c14:	3b15      	subs	r3, #21
 8009c16:	f023 0303 	bic.w	r3, r3, #3
 8009c1a:	3304      	adds	r3, #4
 8009c1c:	3715      	adds	r7, #21
 8009c1e:	42bd      	cmp	r5, r7
 8009c20:	bf38      	it	cc
 8009c22:	2304      	movcc	r3, #4
 8009c24:	9301      	str	r3, [sp, #4]
 8009c26:	9b02      	ldr	r3, [sp, #8]
 8009c28:	9103      	str	r1, [sp, #12]
 8009c2a:	428b      	cmp	r3, r1
 8009c2c:	d80c      	bhi.n	8009c48 <__multiply+0x98>
 8009c2e:	2e00      	cmp	r6, #0
 8009c30:	dd03      	ble.n	8009c3a <__multiply+0x8a>
 8009c32:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d055      	beq.n	8009ce6 <__multiply+0x136>
 8009c3a:	6106      	str	r6, [r0, #16]
 8009c3c:	b005      	add	sp, #20
 8009c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c42:	f843 2b04 	str.w	r2, [r3], #4
 8009c46:	e7d9      	b.n	8009bfc <__multiply+0x4c>
 8009c48:	f8b1 a000 	ldrh.w	sl, [r1]
 8009c4c:	f1ba 0f00 	cmp.w	sl, #0
 8009c50:	d01f      	beq.n	8009c92 <__multiply+0xe2>
 8009c52:	46c4      	mov	ip, r8
 8009c54:	46a1      	mov	r9, r4
 8009c56:	2700      	movs	r7, #0
 8009c58:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009c5c:	f8d9 3000 	ldr.w	r3, [r9]
 8009c60:	fa1f fb82 	uxth.w	fp, r2
 8009c64:	b29b      	uxth	r3, r3
 8009c66:	fb0a 330b 	mla	r3, sl, fp, r3
 8009c6a:	443b      	add	r3, r7
 8009c6c:	f8d9 7000 	ldr.w	r7, [r9]
 8009c70:	0c12      	lsrs	r2, r2, #16
 8009c72:	0c3f      	lsrs	r7, r7, #16
 8009c74:	fb0a 7202 	mla	r2, sl, r2, r7
 8009c78:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009c7c:	b29b      	uxth	r3, r3
 8009c7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c82:	4565      	cmp	r5, ip
 8009c84:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009c88:	f849 3b04 	str.w	r3, [r9], #4
 8009c8c:	d8e4      	bhi.n	8009c58 <__multiply+0xa8>
 8009c8e:	9b01      	ldr	r3, [sp, #4]
 8009c90:	50e7      	str	r7, [r4, r3]
 8009c92:	9b03      	ldr	r3, [sp, #12]
 8009c94:	3104      	adds	r1, #4
 8009c96:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009c9a:	f1b9 0f00 	cmp.w	r9, #0
 8009c9e:	d020      	beq.n	8009ce2 <__multiply+0x132>
 8009ca0:	4647      	mov	r7, r8
 8009ca2:	46a4      	mov	ip, r4
 8009ca4:	f04f 0a00 	mov.w	sl, #0
 8009ca8:	6823      	ldr	r3, [r4, #0]
 8009caa:	f8b7 b000 	ldrh.w	fp, [r7]
 8009cae:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	fb09 220b 	mla	r2, r9, fp, r2
 8009cb8:	4452      	add	r2, sl
 8009cba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cbe:	f84c 3b04 	str.w	r3, [ip], #4
 8009cc2:	f857 3b04 	ldr.w	r3, [r7], #4
 8009cc6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009cca:	f8bc 3000 	ldrh.w	r3, [ip]
 8009cce:	42bd      	cmp	r5, r7
 8009cd0:	fb09 330a 	mla	r3, r9, sl, r3
 8009cd4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009cd8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009cdc:	d8e5      	bhi.n	8009caa <__multiply+0xfa>
 8009cde:	9a01      	ldr	r2, [sp, #4]
 8009ce0:	50a3      	str	r3, [r4, r2]
 8009ce2:	3404      	adds	r4, #4
 8009ce4:	e79f      	b.n	8009c26 <__multiply+0x76>
 8009ce6:	3e01      	subs	r6, #1
 8009ce8:	e7a1      	b.n	8009c2e <__multiply+0x7e>
 8009cea:	bf00      	nop
 8009cec:	0800e0ba 	.word	0x0800e0ba
 8009cf0:	0800e0cb 	.word	0x0800e0cb

08009cf4 <__pow5mult>:
 8009cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cf8:	4615      	mov	r5, r2
 8009cfa:	f012 0203 	ands.w	r2, r2, #3
 8009cfe:	4607      	mov	r7, r0
 8009d00:	460e      	mov	r6, r1
 8009d02:	d007      	beq.n	8009d14 <__pow5mult+0x20>
 8009d04:	4c25      	ldr	r4, [pc, #148]	@ (8009d9c <__pow5mult+0xa8>)
 8009d06:	3a01      	subs	r2, #1
 8009d08:	2300      	movs	r3, #0
 8009d0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009d0e:	f7ff fea7 	bl	8009a60 <__multadd>
 8009d12:	4606      	mov	r6, r0
 8009d14:	10ad      	asrs	r5, r5, #2
 8009d16:	d03d      	beq.n	8009d94 <__pow5mult+0xa0>
 8009d18:	69fc      	ldr	r4, [r7, #28]
 8009d1a:	b97c      	cbnz	r4, 8009d3c <__pow5mult+0x48>
 8009d1c:	2010      	movs	r0, #16
 8009d1e:	f7ff fd87 	bl	8009830 <malloc>
 8009d22:	4602      	mov	r2, r0
 8009d24:	61f8      	str	r0, [r7, #28]
 8009d26:	b928      	cbnz	r0, 8009d34 <__pow5mult+0x40>
 8009d28:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009d2c:	4b1c      	ldr	r3, [pc, #112]	@ (8009da0 <__pow5mult+0xac>)
 8009d2e:	481d      	ldr	r0, [pc, #116]	@ (8009da4 <__pow5mult+0xb0>)
 8009d30:	f000 fd9c 	bl	800a86c <__assert_func>
 8009d34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d38:	6004      	str	r4, [r0, #0]
 8009d3a:	60c4      	str	r4, [r0, #12]
 8009d3c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009d40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d44:	b94c      	cbnz	r4, 8009d5a <__pow5mult+0x66>
 8009d46:	f240 2171 	movw	r1, #625	@ 0x271
 8009d4a:	4638      	mov	r0, r7
 8009d4c:	f7ff ff1a 	bl	8009b84 <__i2b>
 8009d50:	2300      	movs	r3, #0
 8009d52:	4604      	mov	r4, r0
 8009d54:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d58:	6003      	str	r3, [r0, #0]
 8009d5a:	f04f 0900 	mov.w	r9, #0
 8009d5e:	07eb      	lsls	r3, r5, #31
 8009d60:	d50a      	bpl.n	8009d78 <__pow5mult+0x84>
 8009d62:	4631      	mov	r1, r6
 8009d64:	4622      	mov	r2, r4
 8009d66:	4638      	mov	r0, r7
 8009d68:	f7ff ff22 	bl	8009bb0 <__multiply>
 8009d6c:	4680      	mov	r8, r0
 8009d6e:	4631      	mov	r1, r6
 8009d70:	4638      	mov	r0, r7
 8009d72:	f7ff fe53 	bl	8009a1c <_Bfree>
 8009d76:	4646      	mov	r6, r8
 8009d78:	106d      	asrs	r5, r5, #1
 8009d7a:	d00b      	beq.n	8009d94 <__pow5mult+0xa0>
 8009d7c:	6820      	ldr	r0, [r4, #0]
 8009d7e:	b938      	cbnz	r0, 8009d90 <__pow5mult+0x9c>
 8009d80:	4622      	mov	r2, r4
 8009d82:	4621      	mov	r1, r4
 8009d84:	4638      	mov	r0, r7
 8009d86:	f7ff ff13 	bl	8009bb0 <__multiply>
 8009d8a:	6020      	str	r0, [r4, #0]
 8009d8c:	f8c0 9000 	str.w	r9, [r0]
 8009d90:	4604      	mov	r4, r0
 8009d92:	e7e4      	b.n	8009d5e <__pow5mult+0x6a>
 8009d94:	4630      	mov	r0, r6
 8009d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d9a:	bf00      	nop
 8009d9c:	0800e17c 	.word	0x0800e17c
 8009da0:	0800e04b 	.word	0x0800e04b
 8009da4:	0800e0cb 	.word	0x0800e0cb

08009da8 <__lshift>:
 8009da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dac:	460c      	mov	r4, r1
 8009dae:	4607      	mov	r7, r0
 8009db0:	4691      	mov	r9, r2
 8009db2:	6923      	ldr	r3, [r4, #16]
 8009db4:	6849      	ldr	r1, [r1, #4]
 8009db6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009dba:	68a3      	ldr	r3, [r4, #8]
 8009dbc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009dc0:	f108 0601 	add.w	r6, r8, #1
 8009dc4:	42b3      	cmp	r3, r6
 8009dc6:	db0b      	blt.n	8009de0 <__lshift+0x38>
 8009dc8:	4638      	mov	r0, r7
 8009dca:	f7ff fde7 	bl	800999c <_Balloc>
 8009dce:	4605      	mov	r5, r0
 8009dd0:	b948      	cbnz	r0, 8009de6 <__lshift+0x3e>
 8009dd2:	4602      	mov	r2, r0
 8009dd4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009dd8:	4b27      	ldr	r3, [pc, #156]	@ (8009e78 <__lshift+0xd0>)
 8009dda:	4828      	ldr	r0, [pc, #160]	@ (8009e7c <__lshift+0xd4>)
 8009ddc:	f000 fd46 	bl	800a86c <__assert_func>
 8009de0:	3101      	adds	r1, #1
 8009de2:	005b      	lsls	r3, r3, #1
 8009de4:	e7ee      	b.n	8009dc4 <__lshift+0x1c>
 8009de6:	2300      	movs	r3, #0
 8009de8:	f100 0114 	add.w	r1, r0, #20
 8009dec:	f100 0210 	add.w	r2, r0, #16
 8009df0:	4618      	mov	r0, r3
 8009df2:	4553      	cmp	r3, sl
 8009df4:	db33      	blt.n	8009e5e <__lshift+0xb6>
 8009df6:	6920      	ldr	r0, [r4, #16]
 8009df8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009dfc:	f104 0314 	add.w	r3, r4, #20
 8009e00:	f019 091f 	ands.w	r9, r9, #31
 8009e04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e08:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009e0c:	d02b      	beq.n	8009e66 <__lshift+0xbe>
 8009e0e:	468a      	mov	sl, r1
 8009e10:	2200      	movs	r2, #0
 8009e12:	f1c9 0e20 	rsb	lr, r9, #32
 8009e16:	6818      	ldr	r0, [r3, #0]
 8009e18:	fa00 f009 	lsl.w	r0, r0, r9
 8009e1c:	4310      	orrs	r0, r2
 8009e1e:	f84a 0b04 	str.w	r0, [sl], #4
 8009e22:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e26:	459c      	cmp	ip, r3
 8009e28:	fa22 f20e 	lsr.w	r2, r2, lr
 8009e2c:	d8f3      	bhi.n	8009e16 <__lshift+0x6e>
 8009e2e:	ebac 0304 	sub.w	r3, ip, r4
 8009e32:	3b15      	subs	r3, #21
 8009e34:	f023 0303 	bic.w	r3, r3, #3
 8009e38:	3304      	adds	r3, #4
 8009e3a:	f104 0015 	add.w	r0, r4, #21
 8009e3e:	4560      	cmp	r0, ip
 8009e40:	bf88      	it	hi
 8009e42:	2304      	movhi	r3, #4
 8009e44:	50ca      	str	r2, [r1, r3]
 8009e46:	b10a      	cbz	r2, 8009e4c <__lshift+0xa4>
 8009e48:	f108 0602 	add.w	r6, r8, #2
 8009e4c:	3e01      	subs	r6, #1
 8009e4e:	4638      	mov	r0, r7
 8009e50:	4621      	mov	r1, r4
 8009e52:	612e      	str	r6, [r5, #16]
 8009e54:	f7ff fde2 	bl	8009a1c <_Bfree>
 8009e58:	4628      	mov	r0, r5
 8009e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e5e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e62:	3301      	adds	r3, #1
 8009e64:	e7c5      	b.n	8009df2 <__lshift+0x4a>
 8009e66:	3904      	subs	r1, #4
 8009e68:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e6c:	459c      	cmp	ip, r3
 8009e6e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e72:	d8f9      	bhi.n	8009e68 <__lshift+0xc0>
 8009e74:	e7ea      	b.n	8009e4c <__lshift+0xa4>
 8009e76:	bf00      	nop
 8009e78:	0800e0ba 	.word	0x0800e0ba
 8009e7c:	0800e0cb 	.word	0x0800e0cb

08009e80 <__mcmp>:
 8009e80:	4603      	mov	r3, r0
 8009e82:	690a      	ldr	r2, [r1, #16]
 8009e84:	6900      	ldr	r0, [r0, #16]
 8009e86:	b530      	push	{r4, r5, lr}
 8009e88:	1a80      	subs	r0, r0, r2
 8009e8a:	d10e      	bne.n	8009eaa <__mcmp+0x2a>
 8009e8c:	3314      	adds	r3, #20
 8009e8e:	3114      	adds	r1, #20
 8009e90:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009e94:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009e98:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009e9c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009ea0:	4295      	cmp	r5, r2
 8009ea2:	d003      	beq.n	8009eac <__mcmp+0x2c>
 8009ea4:	d205      	bcs.n	8009eb2 <__mcmp+0x32>
 8009ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8009eaa:	bd30      	pop	{r4, r5, pc}
 8009eac:	42a3      	cmp	r3, r4
 8009eae:	d3f3      	bcc.n	8009e98 <__mcmp+0x18>
 8009eb0:	e7fb      	b.n	8009eaa <__mcmp+0x2a>
 8009eb2:	2001      	movs	r0, #1
 8009eb4:	e7f9      	b.n	8009eaa <__mcmp+0x2a>
	...

08009eb8 <__mdiff>:
 8009eb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ebc:	4689      	mov	r9, r1
 8009ebe:	4606      	mov	r6, r0
 8009ec0:	4611      	mov	r1, r2
 8009ec2:	4648      	mov	r0, r9
 8009ec4:	4614      	mov	r4, r2
 8009ec6:	f7ff ffdb 	bl	8009e80 <__mcmp>
 8009eca:	1e05      	subs	r5, r0, #0
 8009ecc:	d112      	bne.n	8009ef4 <__mdiff+0x3c>
 8009ece:	4629      	mov	r1, r5
 8009ed0:	4630      	mov	r0, r6
 8009ed2:	f7ff fd63 	bl	800999c <_Balloc>
 8009ed6:	4602      	mov	r2, r0
 8009ed8:	b928      	cbnz	r0, 8009ee6 <__mdiff+0x2e>
 8009eda:	f240 2137 	movw	r1, #567	@ 0x237
 8009ede:	4b3e      	ldr	r3, [pc, #248]	@ (8009fd8 <__mdiff+0x120>)
 8009ee0:	483e      	ldr	r0, [pc, #248]	@ (8009fdc <__mdiff+0x124>)
 8009ee2:	f000 fcc3 	bl	800a86c <__assert_func>
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009eec:	4610      	mov	r0, r2
 8009eee:	b003      	add	sp, #12
 8009ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ef4:	bfbc      	itt	lt
 8009ef6:	464b      	movlt	r3, r9
 8009ef8:	46a1      	movlt	r9, r4
 8009efa:	4630      	mov	r0, r6
 8009efc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009f00:	bfba      	itte	lt
 8009f02:	461c      	movlt	r4, r3
 8009f04:	2501      	movlt	r5, #1
 8009f06:	2500      	movge	r5, #0
 8009f08:	f7ff fd48 	bl	800999c <_Balloc>
 8009f0c:	4602      	mov	r2, r0
 8009f0e:	b918      	cbnz	r0, 8009f18 <__mdiff+0x60>
 8009f10:	f240 2145 	movw	r1, #581	@ 0x245
 8009f14:	4b30      	ldr	r3, [pc, #192]	@ (8009fd8 <__mdiff+0x120>)
 8009f16:	e7e3      	b.n	8009ee0 <__mdiff+0x28>
 8009f18:	f100 0b14 	add.w	fp, r0, #20
 8009f1c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009f20:	f109 0310 	add.w	r3, r9, #16
 8009f24:	60c5      	str	r5, [r0, #12]
 8009f26:	f04f 0c00 	mov.w	ip, #0
 8009f2a:	f109 0514 	add.w	r5, r9, #20
 8009f2e:	46d9      	mov	r9, fp
 8009f30:	6926      	ldr	r6, [r4, #16]
 8009f32:	f104 0e14 	add.w	lr, r4, #20
 8009f36:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009f3a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009f3e:	9301      	str	r3, [sp, #4]
 8009f40:	9b01      	ldr	r3, [sp, #4]
 8009f42:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009f46:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009f4a:	b281      	uxth	r1, r0
 8009f4c:	9301      	str	r3, [sp, #4]
 8009f4e:	fa1f f38a 	uxth.w	r3, sl
 8009f52:	1a5b      	subs	r3, r3, r1
 8009f54:	0c00      	lsrs	r0, r0, #16
 8009f56:	4463      	add	r3, ip
 8009f58:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009f5c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009f60:	b29b      	uxth	r3, r3
 8009f62:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009f66:	4576      	cmp	r6, lr
 8009f68:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f6c:	f849 3b04 	str.w	r3, [r9], #4
 8009f70:	d8e6      	bhi.n	8009f40 <__mdiff+0x88>
 8009f72:	1b33      	subs	r3, r6, r4
 8009f74:	3b15      	subs	r3, #21
 8009f76:	f023 0303 	bic.w	r3, r3, #3
 8009f7a:	3415      	adds	r4, #21
 8009f7c:	3304      	adds	r3, #4
 8009f7e:	42a6      	cmp	r6, r4
 8009f80:	bf38      	it	cc
 8009f82:	2304      	movcc	r3, #4
 8009f84:	441d      	add	r5, r3
 8009f86:	445b      	add	r3, fp
 8009f88:	461e      	mov	r6, r3
 8009f8a:	462c      	mov	r4, r5
 8009f8c:	4544      	cmp	r4, r8
 8009f8e:	d30e      	bcc.n	8009fae <__mdiff+0xf6>
 8009f90:	f108 0103 	add.w	r1, r8, #3
 8009f94:	1b49      	subs	r1, r1, r5
 8009f96:	f021 0103 	bic.w	r1, r1, #3
 8009f9a:	3d03      	subs	r5, #3
 8009f9c:	45a8      	cmp	r8, r5
 8009f9e:	bf38      	it	cc
 8009fa0:	2100      	movcc	r1, #0
 8009fa2:	440b      	add	r3, r1
 8009fa4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009fa8:	b199      	cbz	r1, 8009fd2 <__mdiff+0x11a>
 8009faa:	6117      	str	r7, [r2, #16]
 8009fac:	e79e      	b.n	8009eec <__mdiff+0x34>
 8009fae:	46e6      	mov	lr, ip
 8009fb0:	f854 1b04 	ldr.w	r1, [r4], #4
 8009fb4:	fa1f fc81 	uxth.w	ip, r1
 8009fb8:	44f4      	add	ip, lr
 8009fba:	0c08      	lsrs	r0, r1, #16
 8009fbc:	4471      	add	r1, lr
 8009fbe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009fc2:	b289      	uxth	r1, r1
 8009fc4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009fc8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009fcc:	f846 1b04 	str.w	r1, [r6], #4
 8009fd0:	e7dc      	b.n	8009f8c <__mdiff+0xd4>
 8009fd2:	3f01      	subs	r7, #1
 8009fd4:	e7e6      	b.n	8009fa4 <__mdiff+0xec>
 8009fd6:	bf00      	nop
 8009fd8:	0800e0ba 	.word	0x0800e0ba
 8009fdc:	0800e0cb 	.word	0x0800e0cb

08009fe0 <__d2b>:
 8009fe0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8009fe4:	2101      	movs	r1, #1
 8009fe6:	4690      	mov	r8, r2
 8009fe8:	4699      	mov	r9, r3
 8009fea:	9e08      	ldr	r6, [sp, #32]
 8009fec:	f7ff fcd6 	bl	800999c <_Balloc>
 8009ff0:	4604      	mov	r4, r0
 8009ff2:	b930      	cbnz	r0, 800a002 <__d2b+0x22>
 8009ff4:	4602      	mov	r2, r0
 8009ff6:	f240 310f 	movw	r1, #783	@ 0x30f
 8009ffa:	4b23      	ldr	r3, [pc, #140]	@ (800a088 <__d2b+0xa8>)
 8009ffc:	4823      	ldr	r0, [pc, #140]	@ (800a08c <__d2b+0xac>)
 8009ffe:	f000 fc35 	bl	800a86c <__assert_func>
 800a002:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a006:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a00a:	b10d      	cbz	r5, 800a010 <__d2b+0x30>
 800a00c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a010:	9301      	str	r3, [sp, #4]
 800a012:	f1b8 0300 	subs.w	r3, r8, #0
 800a016:	d024      	beq.n	800a062 <__d2b+0x82>
 800a018:	4668      	mov	r0, sp
 800a01a:	9300      	str	r3, [sp, #0]
 800a01c:	f7ff fd85 	bl	8009b2a <__lo0bits>
 800a020:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a024:	b1d8      	cbz	r0, 800a05e <__d2b+0x7e>
 800a026:	f1c0 0320 	rsb	r3, r0, #32
 800a02a:	fa02 f303 	lsl.w	r3, r2, r3
 800a02e:	430b      	orrs	r3, r1
 800a030:	40c2      	lsrs	r2, r0
 800a032:	6163      	str	r3, [r4, #20]
 800a034:	9201      	str	r2, [sp, #4]
 800a036:	9b01      	ldr	r3, [sp, #4]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	bf0c      	ite	eq
 800a03c:	2201      	moveq	r2, #1
 800a03e:	2202      	movne	r2, #2
 800a040:	61a3      	str	r3, [r4, #24]
 800a042:	6122      	str	r2, [r4, #16]
 800a044:	b1ad      	cbz	r5, 800a072 <__d2b+0x92>
 800a046:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a04a:	4405      	add	r5, r0
 800a04c:	6035      	str	r5, [r6, #0]
 800a04e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a052:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a054:	6018      	str	r0, [r3, #0]
 800a056:	4620      	mov	r0, r4
 800a058:	b002      	add	sp, #8
 800a05a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800a05e:	6161      	str	r1, [r4, #20]
 800a060:	e7e9      	b.n	800a036 <__d2b+0x56>
 800a062:	a801      	add	r0, sp, #4
 800a064:	f7ff fd61 	bl	8009b2a <__lo0bits>
 800a068:	9b01      	ldr	r3, [sp, #4]
 800a06a:	2201      	movs	r2, #1
 800a06c:	6163      	str	r3, [r4, #20]
 800a06e:	3020      	adds	r0, #32
 800a070:	e7e7      	b.n	800a042 <__d2b+0x62>
 800a072:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a076:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a07a:	6030      	str	r0, [r6, #0]
 800a07c:	6918      	ldr	r0, [r3, #16]
 800a07e:	f7ff fd35 	bl	8009aec <__hi0bits>
 800a082:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a086:	e7e4      	b.n	800a052 <__d2b+0x72>
 800a088:	0800e0ba 	.word	0x0800e0ba
 800a08c:	0800e0cb 	.word	0x0800e0cb

0800a090 <__ssputs_r>:
 800a090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a094:	461f      	mov	r7, r3
 800a096:	688e      	ldr	r6, [r1, #8]
 800a098:	4682      	mov	sl, r0
 800a09a:	42be      	cmp	r6, r7
 800a09c:	460c      	mov	r4, r1
 800a09e:	4690      	mov	r8, r2
 800a0a0:	680b      	ldr	r3, [r1, #0]
 800a0a2:	d82d      	bhi.n	800a100 <__ssputs_r+0x70>
 800a0a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a0ac:	d026      	beq.n	800a0fc <__ssputs_r+0x6c>
 800a0ae:	6965      	ldr	r5, [r4, #20]
 800a0b0:	6909      	ldr	r1, [r1, #16]
 800a0b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a0b6:	eba3 0901 	sub.w	r9, r3, r1
 800a0ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a0be:	1c7b      	adds	r3, r7, #1
 800a0c0:	444b      	add	r3, r9
 800a0c2:	106d      	asrs	r5, r5, #1
 800a0c4:	429d      	cmp	r5, r3
 800a0c6:	bf38      	it	cc
 800a0c8:	461d      	movcc	r5, r3
 800a0ca:	0553      	lsls	r3, r2, #21
 800a0cc:	d527      	bpl.n	800a11e <__ssputs_r+0x8e>
 800a0ce:	4629      	mov	r1, r5
 800a0d0:	f7ff fbd8 	bl	8009884 <_malloc_r>
 800a0d4:	4606      	mov	r6, r0
 800a0d6:	b360      	cbz	r0, 800a132 <__ssputs_r+0xa2>
 800a0d8:	464a      	mov	r2, r9
 800a0da:	6921      	ldr	r1, [r4, #16]
 800a0dc:	f7fe fcf5 	bl	8008aca <memcpy>
 800a0e0:	89a3      	ldrh	r3, [r4, #12]
 800a0e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a0e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0ea:	81a3      	strh	r3, [r4, #12]
 800a0ec:	6126      	str	r6, [r4, #16]
 800a0ee:	444e      	add	r6, r9
 800a0f0:	6026      	str	r6, [r4, #0]
 800a0f2:	463e      	mov	r6, r7
 800a0f4:	6165      	str	r5, [r4, #20]
 800a0f6:	eba5 0509 	sub.w	r5, r5, r9
 800a0fa:	60a5      	str	r5, [r4, #8]
 800a0fc:	42be      	cmp	r6, r7
 800a0fe:	d900      	bls.n	800a102 <__ssputs_r+0x72>
 800a100:	463e      	mov	r6, r7
 800a102:	4632      	mov	r2, r6
 800a104:	4641      	mov	r1, r8
 800a106:	6820      	ldr	r0, [r4, #0]
 800a108:	f000 fb63 	bl	800a7d2 <memmove>
 800a10c:	2000      	movs	r0, #0
 800a10e:	68a3      	ldr	r3, [r4, #8]
 800a110:	1b9b      	subs	r3, r3, r6
 800a112:	60a3      	str	r3, [r4, #8]
 800a114:	6823      	ldr	r3, [r4, #0]
 800a116:	4433      	add	r3, r6
 800a118:	6023      	str	r3, [r4, #0]
 800a11a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a11e:	462a      	mov	r2, r5
 800a120:	f000 fbe8 	bl	800a8f4 <_realloc_r>
 800a124:	4606      	mov	r6, r0
 800a126:	2800      	cmp	r0, #0
 800a128:	d1e0      	bne.n	800a0ec <__ssputs_r+0x5c>
 800a12a:	4650      	mov	r0, sl
 800a12c:	6921      	ldr	r1, [r4, #16]
 800a12e:	f7ff fb37 	bl	80097a0 <_free_r>
 800a132:	230c      	movs	r3, #12
 800a134:	f8ca 3000 	str.w	r3, [sl]
 800a138:	89a3      	ldrh	r3, [r4, #12]
 800a13a:	f04f 30ff 	mov.w	r0, #4294967295
 800a13e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a142:	81a3      	strh	r3, [r4, #12]
 800a144:	e7e9      	b.n	800a11a <__ssputs_r+0x8a>
	...

0800a148 <_svfiprintf_r>:
 800a148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a14c:	4698      	mov	r8, r3
 800a14e:	898b      	ldrh	r3, [r1, #12]
 800a150:	4607      	mov	r7, r0
 800a152:	061b      	lsls	r3, r3, #24
 800a154:	460d      	mov	r5, r1
 800a156:	4614      	mov	r4, r2
 800a158:	b09d      	sub	sp, #116	@ 0x74
 800a15a:	d510      	bpl.n	800a17e <_svfiprintf_r+0x36>
 800a15c:	690b      	ldr	r3, [r1, #16]
 800a15e:	b973      	cbnz	r3, 800a17e <_svfiprintf_r+0x36>
 800a160:	2140      	movs	r1, #64	@ 0x40
 800a162:	f7ff fb8f 	bl	8009884 <_malloc_r>
 800a166:	6028      	str	r0, [r5, #0]
 800a168:	6128      	str	r0, [r5, #16]
 800a16a:	b930      	cbnz	r0, 800a17a <_svfiprintf_r+0x32>
 800a16c:	230c      	movs	r3, #12
 800a16e:	603b      	str	r3, [r7, #0]
 800a170:	f04f 30ff 	mov.w	r0, #4294967295
 800a174:	b01d      	add	sp, #116	@ 0x74
 800a176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a17a:	2340      	movs	r3, #64	@ 0x40
 800a17c:	616b      	str	r3, [r5, #20]
 800a17e:	2300      	movs	r3, #0
 800a180:	9309      	str	r3, [sp, #36]	@ 0x24
 800a182:	2320      	movs	r3, #32
 800a184:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a188:	2330      	movs	r3, #48	@ 0x30
 800a18a:	f04f 0901 	mov.w	r9, #1
 800a18e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a192:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800a32c <_svfiprintf_r+0x1e4>
 800a196:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a19a:	4623      	mov	r3, r4
 800a19c:	469a      	mov	sl, r3
 800a19e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1a2:	b10a      	cbz	r2, 800a1a8 <_svfiprintf_r+0x60>
 800a1a4:	2a25      	cmp	r2, #37	@ 0x25
 800a1a6:	d1f9      	bne.n	800a19c <_svfiprintf_r+0x54>
 800a1a8:	ebba 0b04 	subs.w	fp, sl, r4
 800a1ac:	d00b      	beq.n	800a1c6 <_svfiprintf_r+0x7e>
 800a1ae:	465b      	mov	r3, fp
 800a1b0:	4622      	mov	r2, r4
 800a1b2:	4629      	mov	r1, r5
 800a1b4:	4638      	mov	r0, r7
 800a1b6:	f7ff ff6b 	bl	800a090 <__ssputs_r>
 800a1ba:	3001      	adds	r0, #1
 800a1bc:	f000 80a7 	beq.w	800a30e <_svfiprintf_r+0x1c6>
 800a1c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1c2:	445a      	add	r2, fp
 800a1c4:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1c6:	f89a 3000 	ldrb.w	r3, [sl]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	f000 809f 	beq.w	800a30e <_svfiprintf_r+0x1c6>
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a1d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1da:	f10a 0a01 	add.w	sl, sl, #1
 800a1de:	9304      	str	r3, [sp, #16]
 800a1e0:	9307      	str	r3, [sp, #28]
 800a1e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a1e6:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1e8:	4654      	mov	r4, sl
 800a1ea:	2205      	movs	r2, #5
 800a1ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1f0:	484e      	ldr	r0, [pc, #312]	@ (800a32c <_svfiprintf_r+0x1e4>)
 800a1f2:	f7fe fc5c 	bl	8008aae <memchr>
 800a1f6:	9a04      	ldr	r2, [sp, #16]
 800a1f8:	b9d8      	cbnz	r0, 800a232 <_svfiprintf_r+0xea>
 800a1fa:	06d0      	lsls	r0, r2, #27
 800a1fc:	bf44      	itt	mi
 800a1fe:	2320      	movmi	r3, #32
 800a200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a204:	0711      	lsls	r1, r2, #28
 800a206:	bf44      	itt	mi
 800a208:	232b      	movmi	r3, #43	@ 0x2b
 800a20a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a20e:	f89a 3000 	ldrb.w	r3, [sl]
 800a212:	2b2a      	cmp	r3, #42	@ 0x2a
 800a214:	d015      	beq.n	800a242 <_svfiprintf_r+0xfa>
 800a216:	4654      	mov	r4, sl
 800a218:	2000      	movs	r0, #0
 800a21a:	f04f 0c0a 	mov.w	ip, #10
 800a21e:	9a07      	ldr	r2, [sp, #28]
 800a220:	4621      	mov	r1, r4
 800a222:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a226:	3b30      	subs	r3, #48	@ 0x30
 800a228:	2b09      	cmp	r3, #9
 800a22a:	d94b      	bls.n	800a2c4 <_svfiprintf_r+0x17c>
 800a22c:	b1b0      	cbz	r0, 800a25c <_svfiprintf_r+0x114>
 800a22e:	9207      	str	r2, [sp, #28]
 800a230:	e014      	b.n	800a25c <_svfiprintf_r+0x114>
 800a232:	eba0 0308 	sub.w	r3, r0, r8
 800a236:	fa09 f303 	lsl.w	r3, r9, r3
 800a23a:	4313      	orrs	r3, r2
 800a23c:	46a2      	mov	sl, r4
 800a23e:	9304      	str	r3, [sp, #16]
 800a240:	e7d2      	b.n	800a1e8 <_svfiprintf_r+0xa0>
 800a242:	9b03      	ldr	r3, [sp, #12]
 800a244:	1d19      	adds	r1, r3, #4
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	9103      	str	r1, [sp, #12]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	bfbb      	ittet	lt
 800a24e:	425b      	neglt	r3, r3
 800a250:	f042 0202 	orrlt.w	r2, r2, #2
 800a254:	9307      	strge	r3, [sp, #28]
 800a256:	9307      	strlt	r3, [sp, #28]
 800a258:	bfb8      	it	lt
 800a25a:	9204      	strlt	r2, [sp, #16]
 800a25c:	7823      	ldrb	r3, [r4, #0]
 800a25e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a260:	d10a      	bne.n	800a278 <_svfiprintf_r+0x130>
 800a262:	7863      	ldrb	r3, [r4, #1]
 800a264:	2b2a      	cmp	r3, #42	@ 0x2a
 800a266:	d132      	bne.n	800a2ce <_svfiprintf_r+0x186>
 800a268:	9b03      	ldr	r3, [sp, #12]
 800a26a:	3402      	adds	r4, #2
 800a26c:	1d1a      	adds	r2, r3, #4
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	9203      	str	r2, [sp, #12]
 800a272:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a276:	9305      	str	r3, [sp, #20]
 800a278:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800a330 <_svfiprintf_r+0x1e8>
 800a27c:	2203      	movs	r2, #3
 800a27e:	4650      	mov	r0, sl
 800a280:	7821      	ldrb	r1, [r4, #0]
 800a282:	f7fe fc14 	bl	8008aae <memchr>
 800a286:	b138      	cbz	r0, 800a298 <_svfiprintf_r+0x150>
 800a288:	2240      	movs	r2, #64	@ 0x40
 800a28a:	9b04      	ldr	r3, [sp, #16]
 800a28c:	eba0 000a 	sub.w	r0, r0, sl
 800a290:	4082      	lsls	r2, r0
 800a292:	4313      	orrs	r3, r2
 800a294:	3401      	adds	r4, #1
 800a296:	9304      	str	r3, [sp, #16]
 800a298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a29c:	2206      	movs	r2, #6
 800a29e:	4825      	ldr	r0, [pc, #148]	@ (800a334 <_svfiprintf_r+0x1ec>)
 800a2a0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a2a4:	f7fe fc03 	bl	8008aae <memchr>
 800a2a8:	2800      	cmp	r0, #0
 800a2aa:	d036      	beq.n	800a31a <_svfiprintf_r+0x1d2>
 800a2ac:	4b22      	ldr	r3, [pc, #136]	@ (800a338 <_svfiprintf_r+0x1f0>)
 800a2ae:	bb1b      	cbnz	r3, 800a2f8 <_svfiprintf_r+0x1b0>
 800a2b0:	9b03      	ldr	r3, [sp, #12]
 800a2b2:	3307      	adds	r3, #7
 800a2b4:	f023 0307 	bic.w	r3, r3, #7
 800a2b8:	3308      	adds	r3, #8
 800a2ba:	9303      	str	r3, [sp, #12]
 800a2bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2be:	4433      	add	r3, r6
 800a2c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2c2:	e76a      	b.n	800a19a <_svfiprintf_r+0x52>
 800a2c4:	460c      	mov	r4, r1
 800a2c6:	2001      	movs	r0, #1
 800a2c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2cc:	e7a8      	b.n	800a220 <_svfiprintf_r+0xd8>
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	f04f 0c0a 	mov.w	ip, #10
 800a2d4:	4619      	mov	r1, r3
 800a2d6:	3401      	adds	r4, #1
 800a2d8:	9305      	str	r3, [sp, #20]
 800a2da:	4620      	mov	r0, r4
 800a2dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2e0:	3a30      	subs	r2, #48	@ 0x30
 800a2e2:	2a09      	cmp	r2, #9
 800a2e4:	d903      	bls.n	800a2ee <_svfiprintf_r+0x1a6>
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d0c6      	beq.n	800a278 <_svfiprintf_r+0x130>
 800a2ea:	9105      	str	r1, [sp, #20]
 800a2ec:	e7c4      	b.n	800a278 <_svfiprintf_r+0x130>
 800a2ee:	4604      	mov	r4, r0
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2f6:	e7f0      	b.n	800a2da <_svfiprintf_r+0x192>
 800a2f8:	ab03      	add	r3, sp, #12
 800a2fa:	9300      	str	r3, [sp, #0]
 800a2fc:	462a      	mov	r2, r5
 800a2fe:	4638      	mov	r0, r7
 800a300:	4b0e      	ldr	r3, [pc, #56]	@ (800a33c <_svfiprintf_r+0x1f4>)
 800a302:	a904      	add	r1, sp, #16
 800a304:	f7fd fd6c 	bl	8007de0 <_printf_float>
 800a308:	1c42      	adds	r2, r0, #1
 800a30a:	4606      	mov	r6, r0
 800a30c:	d1d6      	bne.n	800a2bc <_svfiprintf_r+0x174>
 800a30e:	89ab      	ldrh	r3, [r5, #12]
 800a310:	065b      	lsls	r3, r3, #25
 800a312:	f53f af2d 	bmi.w	800a170 <_svfiprintf_r+0x28>
 800a316:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a318:	e72c      	b.n	800a174 <_svfiprintf_r+0x2c>
 800a31a:	ab03      	add	r3, sp, #12
 800a31c:	9300      	str	r3, [sp, #0]
 800a31e:	462a      	mov	r2, r5
 800a320:	4638      	mov	r0, r7
 800a322:	4b06      	ldr	r3, [pc, #24]	@ (800a33c <_svfiprintf_r+0x1f4>)
 800a324:	a904      	add	r1, sp, #16
 800a326:	f7fd fff9 	bl	800831c <_printf_i>
 800a32a:	e7ed      	b.n	800a308 <_svfiprintf_r+0x1c0>
 800a32c:	0800e124 	.word	0x0800e124
 800a330:	0800e12a 	.word	0x0800e12a
 800a334:	0800e12e 	.word	0x0800e12e
 800a338:	08007de1 	.word	0x08007de1
 800a33c:	0800a091 	.word	0x0800a091

0800a340 <__sfputc_r>:
 800a340:	6893      	ldr	r3, [r2, #8]
 800a342:	b410      	push	{r4}
 800a344:	3b01      	subs	r3, #1
 800a346:	2b00      	cmp	r3, #0
 800a348:	6093      	str	r3, [r2, #8]
 800a34a:	da07      	bge.n	800a35c <__sfputc_r+0x1c>
 800a34c:	6994      	ldr	r4, [r2, #24]
 800a34e:	42a3      	cmp	r3, r4
 800a350:	db01      	blt.n	800a356 <__sfputc_r+0x16>
 800a352:	290a      	cmp	r1, #10
 800a354:	d102      	bne.n	800a35c <__sfputc_r+0x1c>
 800a356:	bc10      	pop	{r4}
 800a358:	f7fe ba95 	b.w	8008886 <__swbuf_r>
 800a35c:	6813      	ldr	r3, [r2, #0]
 800a35e:	1c58      	adds	r0, r3, #1
 800a360:	6010      	str	r0, [r2, #0]
 800a362:	7019      	strb	r1, [r3, #0]
 800a364:	4608      	mov	r0, r1
 800a366:	bc10      	pop	{r4}
 800a368:	4770      	bx	lr

0800a36a <__sfputs_r>:
 800a36a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a36c:	4606      	mov	r6, r0
 800a36e:	460f      	mov	r7, r1
 800a370:	4614      	mov	r4, r2
 800a372:	18d5      	adds	r5, r2, r3
 800a374:	42ac      	cmp	r4, r5
 800a376:	d101      	bne.n	800a37c <__sfputs_r+0x12>
 800a378:	2000      	movs	r0, #0
 800a37a:	e007      	b.n	800a38c <__sfputs_r+0x22>
 800a37c:	463a      	mov	r2, r7
 800a37e:	4630      	mov	r0, r6
 800a380:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a384:	f7ff ffdc 	bl	800a340 <__sfputc_r>
 800a388:	1c43      	adds	r3, r0, #1
 800a38a:	d1f3      	bne.n	800a374 <__sfputs_r+0xa>
 800a38c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a390 <_vfiprintf_r>:
 800a390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a394:	460d      	mov	r5, r1
 800a396:	4614      	mov	r4, r2
 800a398:	4698      	mov	r8, r3
 800a39a:	4606      	mov	r6, r0
 800a39c:	b09d      	sub	sp, #116	@ 0x74
 800a39e:	b118      	cbz	r0, 800a3a8 <_vfiprintf_r+0x18>
 800a3a0:	6a03      	ldr	r3, [r0, #32]
 800a3a2:	b90b      	cbnz	r3, 800a3a8 <_vfiprintf_r+0x18>
 800a3a4:	f7fe f964 	bl	8008670 <__sinit>
 800a3a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3aa:	07d9      	lsls	r1, r3, #31
 800a3ac:	d405      	bmi.n	800a3ba <_vfiprintf_r+0x2a>
 800a3ae:	89ab      	ldrh	r3, [r5, #12]
 800a3b0:	059a      	lsls	r2, r3, #22
 800a3b2:	d402      	bmi.n	800a3ba <_vfiprintf_r+0x2a>
 800a3b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3b6:	f7fe fb78 	bl	8008aaa <__retarget_lock_acquire_recursive>
 800a3ba:	89ab      	ldrh	r3, [r5, #12]
 800a3bc:	071b      	lsls	r3, r3, #28
 800a3be:	d501      	bpl.n	800a3c4 <_vfiprintf_r+0x34>
 800a3c0:	692b      	ldr	r3, [r5, #16]
 800a3c2:	b99b      	cbnz	r3, 800a3ec <_vfiprintf_r+0x5c>
 800a3c4:	4629      	mov	r1, r5
 800a3c6:	4630      	mov	r0, r6
 800a3c8:	f7fe fa9c 	bl	8008904 <__swsetup_r>
 800a3cc:	b170      	cbz	r0, 800a3ec <_vfiprintf_r+0x5c>
 800a3ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3d0:	07dc      	lsls	r4, r3, #31
 800a3d2:	d504      	bpl.n	800a3de <_vfiprintf_r+0x4e>
 800a3d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a3d8:	b01d      	add	sp, #116	@ 0x74
 800a3da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3de:	89ab      	ldrh	r3, [r5, #12]
 800a3e0:	0598      	lsls	r0, r3, #22
 800a3e2:	d4f7      	bmi.n	800a3d4 <_vfiprintf_r+0x44>
 800a3e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3e6:	f7fe fb61 	bl	8008aac <__retarget_lock_release_recursive>
 800a3ea:	e7f3      	b.n	800a3d4 <_vfiprintf_r+0x44>
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3f0:	2320      	movs	r3, #32
 800a3f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a3f6:	2330      	movs	r3, #48	@ 0x30
 800a3f8:	f04f 0901 	mov.w	r9, #1
 800a3fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a400:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a5ac <_vfiprintf_r+0x21c>
 800a404:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a408:	4623      	mov	r3, r4
 800a40a:	469a      	mov	sl, r3
 800a40c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a410:	b10a      	cbz	r2, 800a416 <_vfiprintf_r+0x86>
 800a412:	2a25      	cmp	r2, #37	@ 0x25
 800a414:	d1f9      	bne.n	800a40a <_vfiprintf_r+0x7a>
 800a416:	ebba 0b04 	subs.w	fp, sl, r4
 800a41a:	d00b      	beq.n	800a434 <_vfiprintf_r+0xa4>
 800a41c:	465b      	mov	r3, fp
 800a41e:	4622      	mov	r2, r4
 800a420:	4629      	mov	r1, r5
 800a422:	4630      	mov	r0, r6
 800a424:	f7ff ffa1 	bl	800a36a <__sfputs_r>
 800a428:	3001      	adds	r0, #1
 800a42a:	f000 80a7 	beq.w	800a57c <_vfiprintf_r+0x1ec>
 800a42e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a430:	445a      	add	r2, fp
 800a432:	9209      	str	r2, [sp, #36]	@ 0x24
 800a434:	f89a 3000 	ldrb.w	r3, [sl]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	f000 809f 	beq.w	800a57c <_vfiprintf_r+0x1ec>
 800a43e:	2300      	movs	r3, #0
 800a440:	f04f 32ff 	mov.w	r2, #4294967295
 800a444:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a448:	f10a 0a01 	add.w	sl, sl, #1
 800a44c:	9304      	str	r3, [sp, #16]
 800a44e:	9307      	str	r3, [sp, #28]
 800a450:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a454:	931a      	str	r3, [sp, #104]	@ 0x68
 800a456:	4654      	mov	r4, sl
 800a458:	2205      	movs	r2, #5
 800a45a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a45e:	4853      	ldr	r0, [pc, #332]	@ (800a5ac <_vfiprintf_r+0x21c>)
 800a460:	f7fe fb25 	bl	8008aae <memchr>
 800a464:	9a04      	ldr	r2, [sp, #16]
 800a466:	b9d8      	cbnz	r0, 800a4a0 <_vfiprintf_r+0x110>
 800a468:	06d1      	lsls	r1, r2, #27
 800a46a:	bf44      	itt	mi
 800a46c:	2320      	movmi	r3, #32
 800a46e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a472:	0713      	lsls	r3, r2, #28
 800a474:	bf44      	itt	mi
 800a476:	232b      	movmi	r3, #43	@ 0x2b
 800a478:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a47c:	f89a 3000 	ldrb.w	r3, [sl]
 800a480:	2b2a      	cmp	r3, #42	@ 0x2a
 800a482:	d015      	beq.n	800a4b0 <_vfiprintf_r+0x120>
 800a484:	4654      	mov	r4, sl
 800a486:	2000      	movs	r0, #0
 800a488:	f04f 0c0a 	mov.w	ip, #10
 800a48c:	9a07      	ldr	r2, [sp, #28]
 800a48e:	4621      	mov	r1, r4
 800a490:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a494:	3b30      	subs	r3, #48	@ 0x30
 800a496:	2b09      	cmp	r3, #9
 800a498:	d94b      	bls.n	800a532 <_vfiprintf_r+0x1a2>
 800a49a:	b1b0      	cbz	r0, 800a4ca <_vfiprintf_r+0x13a>
 800a49c:	9207      	str	r2, [sp, #28]
 800a49e:	e014      	b.n	800a4ca <_vfiprintf_r+0x13a>
 800a4a0:	eba0 0308 	sub.w	r3, r0, r8
 800a4a4:	fa09 f303 	lsl.w	r3, r9, r3
 800a4a8:	4313      	orrs	r3, r2
 800a4aa:	46a2      	mov	sl, r4
 800a4ac:	9304      	str	r3, [sp, #16]
 800a4ae:	e7d2      	b.n	800a456 <_vfiprintf_r+0xc6>
 800a4b0:	9b03      	ldr	r3, [sp, #12]
 800a4b2:	1d19      	adds	r1, r3, #4
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	9103      	str	r1, [sp, #12]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	bfbb      	ittet	lt
 800a4bc:	425b      	neglt	r3, r3
 800a4be:	f042 0202 	orrlt.w	r2, r2, #2
 800a4c2:	9307      	strge	r3, [sp, #28]
 800a4c4:	9307      	strlt	r3, [sp, #28]
 800a4c6:	bfb8      	it	lt
 800a4c8:	9204      	strlt	r2, [sp, #16]
 800a4ca:	7823      	ldrb	r3, [r4, #0]
 800a4cc:	2b2e      	cmp	r3, #46	@ 0x2e
 800a4ce:	d10a      	bne.n	800a4e6 <_vfiprintf_r+0x156>
 800a4d0:	7863      	ldrb	r3, [r4, #1]
 800a4d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a4d4:	d132      	bne.n	800a53c <_vfiprintf_r+0x1ac>
 800a4d6:	9b03      	ldr	r3, [sp, #12]
 800a4d8:	3402      	adds	r4, #2
 800a4da:	1d1a      	adds	r2, r3, #4
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	9203      	str	r2, [sp, #12]
 800a4e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a4e4:	9305      	str	r3, [sp, #20]
 800a4e6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a5b0 <_vfiprintf_r+0x220>
 800a4ea:	2203      	movs	r2, #3
 800a4ec:	4650      	mov	r0, sl
 800a4ee:	7821      	ldrb	r1, [r4, #0]
 800a4f0:	f7fe fadd 	bl	8008aae <memchr>
 800a4f4:	b138      	cbz	r0, 800a506 <_vfiprintf_r+0x176>
 800a4f6:	2240      	movs	r2, #64	@ 0x40
 800a4f8:	9b04      	ldr	r3, [sp, #16]
 800a4fa:	eba0 000a 	sub.w	r0, r0, sl
 800a4fe:	4082      	lsls	r2, r0
 800a500:	4313      	orrs	r3, r2
 800a502:	3401      	adds	r4, #1
 800a504:	9304      	str	r3, [sp, #16]
 800a506:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a50a:	2206      	movs	r2, #6
 800a50c:	4829      	ldr	r0, [pc, #164]	@ (800a5b4 <_vfiprintf_r+0x224>)
 800a50e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a512:	f7fe facc 	bl	8008aae <memchr>
 800a516:	2800      	cmp	r0, #0
 800a518:	d03f      	beq.n	800a59a <_vfiprintf_r+0x20a>
 800a51a:	4b27      	ldr	r3, [pc, #156]	@ (800a5b8 <_vfiprintf_r+0x228>)
 800a51c:	bb1b      	cbnz	r3, 800a566 <_vfiprintf_r+0x1d6>
 800a51e:	9b03      	ldr	r3, [sp, #12]
 800a520:	3307      	adds	r3, #7
 800a522:	f023 0307 	bic.w	r3, r3, #7
 800a526:	3308      	adds	r3, #8
 800a528:	9303      	str	r3, [sp, #12]
 800a52a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a52c:	443b      	add	r3, r7
 800a52e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a530:	e76a      	b.n	800a408 <_vfiprintf_r+0x78>
 800a532:	460c      	mov	r4, r1
 800a534:	2001      	movs	r0, #1
 800a536:	fb0c 3202 	mla	r2, ip, r2, r3
 800a53a:	e7a8      	b.n	800a48e <_vfiprintf_r+0xfe>
 800a53c:	2300      	movs	r3, #0
 800a53e:	f04f 0c0a 	mov.w	ip, #10
 800a542:	4619      	mov	r1, r3
 800a544:	3401      	adds	r4, #1
 800a546:	9305      	str	r3, [sp, #20]
 800a548:	4620      	mov	r0, r4
 800a54a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a54e:	3a30      	subs	r2, #48	@ 0x30
 800a550:	2a09      	cmp	r2, #9
 800a552:	d903      	bls.n	800a55c <_vfiprintf_r+0x1cc>
 800a554:	2b00      	cmp	r3, #0
 800a556:	d0c6      	beq.n	800a4e6 <_vfiprintf_r+0x156>
 800a558:	9105      	str	r1, [sp, #20]
 800a55a:	e7c4      	b.n	800a4e6 <_vfiprintf_r+0x156>
 800a55c:	4604      	mov	r4, r0
 800a55e:	2301      	movs	r3, #1
 800a560:	fb0c 2101 	mla	r1, ip, r1, r2
 800a564:	e7f0      	b.n	800a548 <_vfiprintf_r+0x1b8>
 800a566:	ab03      	add	r3, sp, #12
 800a568:	9300      	str	r3, [sp, #0]
 800a56a:	462a      	mov	r2, r5
 800a56c:	4630      	mov	r0, r6
 800a56e:	4b13      	ldr	r3, [pc, #76]	@ (800a5bc <_vfiprintf_r+0x22c>)
 800a570:	a904      	add	r1, sp, #16
 800a572:	f7fd fc35 	bl	8007de0 <_printf_float>
 800a576:	4607      	mov	r7, r0
 800a578:	1c78      	adds	r0, r7, #1
 800a57a:	d1d6      	bne.n	800a52a <_vfiprintf_r+0x19a>
 800a57c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a57e:	07d9      	lsls	r1, r3, #31
 800a580:	d405      	bmi.n	800a58e <_vfiprintf_r+0x1fe>
 800a582:	89ab      	ldrh	r3, [r5, #12]
 800a584:	059a      	lsls	r2, r3, #22
 800a586:	d402      	bmi.n	800a58e <_vfiprintf_r+0x1fe>
 800a588:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a58a:	f7fe fa8f 	bl	8008aac <__retarget_lock_release_recursive>
 800a58e:	89ab      	ldrh	r3, [r5, #12]
 800a590:	065b      	lsls	r3, r3, #25
 800a592:	f53f af1f 	bmi.w	800a3d4 <_vfiprintf_r+0x44>
 800a596:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a598:	e71e      	b.n	800a3d8 <_vfiprintf_r+0x48>
 800a59a:	ab03      	add	r3, sp, #12
 800a59c:	9300      	str	r3, [sp, #0]
 800a59e:	462a      	mov	r2, r5
 800a5a0:	4630      	mov	r0, r6
 800a5a2:	4b06      	ldr	r3, [pc, #24]	@ (800a5bc <_vfiprintf_r+0x22c>)
 800a5a4:	a904      	add	r1, sp, #16
 800a5a6:	f7fd feb9 	bl	800831c <_printf_i>
 800a5aa:	e7e4      	b.n	800a576 <_vfiprintf_r+0x1e6>
 800a5ac:	0800e124 	.word	0x0800e124
 800a5b0:	0800e12a 	.word	0x0800e12a
 800a5b4:	0800e12e 	.word	0x0800e12e
 800a5b8:	08007de1 	.word	0x08007de1
 800a5bc:	0800a36b 	.word	0x0800a36b

0800a5c0 <__sflush_r>:
 800a5c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5c6:	0716      	lsls	r6, r2, #28
 800a5c8:	4605      	mov	r5, r0
 800a5ca:	460c      	mov	r4, r1
 800a5cc:	d454      	bmi.n	800a678 <__sflush_r+0xb8>
 800a5ce:	684b      	ldr	r3, [r1, #4]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	dc02      	bgt.n	800a5da <__sflush_r+0x1a>
 800a5d4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	dd48      	ble.n	800a66c <__sflush_r+0xac>
 800a5da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a5dc:	2e00      	cmp	r6, #0
 800a5de:	d045      	beq.n	800a66c <__sflush_r+0xac>
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a5e6:	682f      	ldr	r7, [r5, #0]
 800a5e8:	6a21      	ldr	r1, [r4, #32]
 800a5ea:	602b      	str	r3, [r5, #0]
 800a5ec:	d030      	beq.n	800a650 <__sflush_r+0x90>
 800a5ee:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a5f0:	89a3      	ldrh	r3, [r4, #12]
 800a5f2:	0759      	lsls	r1, r3, #29
 800a5f4:	d505      	bpl.n	800a602 <__sflush_r+0x42>
 800a5f6:	6863      	ldr	r3, [r4, #4]
 800a5f8:	1ad2      	subs	r2, r2, r3
 800a5fa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a5fc:	b10b      	cbz	r3, 800a602 <__sflush_r+0x42>
 800a5fe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a600:	1ad2      	subs	r2, r2, r3
 800a602:	2300      	movs	r3, #0
 800a604:	4628      	mov	r0, r5
 800a606:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a608:	6a21      	ldr	r1, [r4, #32]
 800a60a:	47b0      	blx	r6
 800a60c:	1c43      	adds	r3, r0, #1
 800a60e:	89a3      	ldrh	r3, [r4, #12]
 800a610:	d106      	bne.n	800a620 <__sflush_r+0x60>
 800a612:	6829      	ldr	r1, [r5, #0]
 800a614:	291d      	cmp	r1, #29
 800a616:	d82b      	bhi.n	800a670 <__sflush_r+0xb0>
 800a618:	4a28      	ldr	r2, [pc, #160]	@ (800a6bc <__sflush_r+0xfc>)
 800a61a:	40ca      	lsrs	r2, r1
 800a61c:	07d6      	lsls	r6, r2, #31
 800a61e:	d527      	bpl.n	800a670 <__sflush_r+0xb0>
 800a620:	2200      	movs	r2, #0
 800a622:	6062      	str	r2, [r4, #4]
 800a624:	6922      	ldr	r2, [r4, #16]
 800a626:	04d9      	lsls	r1, r3, #19
 800a628:	6022      	str	r2, [r4, #0]
 800a62a:	d504      	bpl.n	800a636 <__sflush_r+0x76>
 800a62c:	1c42      	adds	r2, r0, #1
 800a62e:	d101      	bne.n	800a634 <__sflush_r+0x74>
 800a630:	682b      	ldr	r3, [r5, #0]
 800a632:	b903      	cbnz	r3, 800a636 <__sflush_r+0x76>
 800a634:	6560      	str	r0, [r4, #84]	@ 0x54
 800a636:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a638:	602f      	str	r7, [r5, #0]
 800a63a:	b1b9      	cbz	r1, 800a66c <__sflush_r+0xac>
 800a63c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a640:	4299      	cmp	r1, r3
 800a642:	d002      	beq.n	800a64a <__sflush_r+0x8a>
 800a644:	4628      	mov	r0, r5
 800a646:	f7ff f8ab 	bl	80097a0 <_free_r>
 800a64a:	2300      	movs	r3, #0
 800a64c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a64e:	e00d      	b.n	800a66c <__sflush_r+0xac>
 800a650:	2301      	movs	r3, #1
 800a652:	4628      	mov	r0, r5
 800a654:	47b0      	blx	r6
 800a656:	4602      	mov	r2, r0
 800a658:	1c50      	adds	r0, r2, #1
 800a65a:	d1c9      	bne.n	800a5f0 <__sflush_r+0x30>
 800a65c:	682b      	ldr	r3, [r5, #0]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d0c6      	beq.n	800a5f0 <__sflush_r+0x30>
 800a662:	2b1d      	cmp	r3, #29
 800a664:	d001      	beq.n	800a66a <__sflush_r+0xaa>
 800a666:	2b16      	cmp	r3, #22
 800a668:	d11d      	bne.n	800a6a6 <__sflush_r+0xe6>
 800a66a:	602f      	str	r7, [r5, #0]
 800a66c:	2000      	movs	r0, #0
 800a66e:	e021      	b.n	800a6b4 <__sflush_r+0xf4>
 800a670:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a674:	b21b      	sxth	r3, r3
 800a676:	e01a      	b.n	800a6ae <__sflush_r+0xee>
 800a678:	690f      	ldr	r7, [r1, #16]
 800a67a:	2f00      	cmp	r7, #0
 800a67c:	d0f6      	beq.n	800a66c <__sflush_r+0xac>
 800a67e:	0793      	lsls	r3, r2, #30
 800a680:	bf18      	it	ne
 800a682:	2300      	movne	r3, #0
 800a684:	680e      	ldr	r6, [r1, #0]
 800a686:	bf08      	it	eq
 800a688:	694b      	ldreq	r3, [r1, #20]
 800a68a:	1bf6      	subs	r6, r6, r7
 800a68c:	600f      	str	r7, [r1, #0]
 800a68e:	608b      	str	r3, [r1, #8]
 800a690:	2e00      	cmp	r6, #0
 800a692:	ddeb      	ble.n	800a66c <__sflush_r+0xac>
 800a694:	4633      	mov	r3, r6
 800a696:	463a      	mov	r2, r7
 800a698:	4628      	mov	r0, r5
 800a69a:	6a21      	ldr	r1, [r4, #32]
 800a69c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a6a0:	47e0      	blx	ip
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	dc07      	bgt.n	800a6b6 <__sflush_r+0xf6>
 800a6a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6ae:	f04f 30ff 	mov.w	r0, #4294967295
 800a6b2:	81a3      	strh	r3, [r4, #12]
 800a6b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a6b6:	4407      	add	r7, r0
 800a6b8:	1a36      	subs	r6, r6, r0
 800a6ba:	e7e9      	b.n	800a690 <__sflush_r+0xd0>
 800a6bc:	20400001 	.word	0x20400001

0800a6c0 <_fflush_r>:
 800a6c0:	b538      	push	{r3, r4, r5, lr}
 800a6c2:	690b      	ldr	r3, [r1, #16]
 800a6c4:	4605      	mov	r5, r0
 800a6c6:	460c      	mov	r4, r1
 800a6c8:	b913      	cbnz	r3, 800a6d0 <_fflush_r+0x10>
 800a6ca:	2500      	movs	r5, #0
 800a6cc:	4628      	mov	r0, r5
 800a6ce:	bd38      	pop	{r3, r4, r5, pc}
 800a6d0:	b118      	cbz	r0, 800a6da <_fflush_r+0x1a>
 800a6d2:	6a03      	ldr	r3, [r0, #32]
 800a6d4:	b90b      	cbnz	r3, 800a6da <_fflush_r+0x1a>
 800a6d6:	f7fd ffcb 	bl	8008670 <__sinit>
 800a6da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d0f3      	beq.n	800a6ca <_fflush_r+0xa>
 800a6e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a6e4:	07d0      	lsls	r0, r2, #31
 800a6e6:	d404      	bmi.n	800a6f2 <_fflush_r+0x32>
 800a6e8:	0599      	lsls	r1, r3, #22
 800a6ea:	d402      	bmi.n	800a6f2 <_fflush_r+0x32>
 800a6ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a6ee:	f7fe f9dc 	bl	8008aaa <__retarget_lock_acquire_recursive>
 800a6f2:	4628      	mov	r0, r5
 800a6f4:	4621      	mov	r1, r4
 800a6f6:	f7ff ff63 	bl	800a5c0 <__sflush_r>
 800a6fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a6fc:	4605      	mov	r5, r0
 800a6fe:	07da      	lsls	r2, r3, #31
 800a700:	d4e4      	bmi.n	800a6cc <_fflush_r+0xc>
 800a702:	89a3      	ldrh	r3, [r4, #12]
 800a704:	059b      	lsls	r3, r3, #22
 800a706:	d4e1      	bmi.n	800a6cc <_fflush_r+0xc>
 800a708:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a70a:	f7fe f9cf 	bl	8008aac <__retarget_lock_release_recursive>
 800a70e:	e7dd      	b.n	800a6cc <_fflush_r+0xc>

0800a710 <__swhatbuf_r>:
 800a710:	b570      	push	{r4, r5, r6, lr}
 800a712:	460c      	mov	r4, r1
 800a714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a718:	4615      	mov	r5, r2
 800a71a:	2900      	cmp	r1, #0
 800a71c:	461e      	mov	r6, r3
 800a71e:	b096      	sub	sp, #88	@ 0x58
 800a720:	da0c      	bge.n	800a73c <__swhatbuf_r+0x2c>
 800a722:	89a3      	ldrh	r3, [r4, #12]
 800a724:	2100      	movs	r1, #0
 800a726:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a72a:	bf14      	ite	ne
 800a72c:	2340      	movne	r3, #64	@ 0x40
 800a72e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a732:	2000      	movs	r0, #0
 800a734:	6031      	str	r1, [r6, #0]
 800a736:	602b      	str	r3, [r5, #0]
 800a738:	b016      	add	sp, #88	@ 0x58
 800a73a:	bd70      	pop	{r4, r5, r6, pc}
 800a73c:	466a      	mov	r2, sp
 800a73e:	f000 f863 	bl	800a808 <_fstat_r>
 800a742:	2800      	cmp	r0, #0
 800a744:	dbed      	blt.n	800a722 <__swhatbuf_r+0x12>
 800a746:	9901      	ldr	r1, [sp, #4]
 800a748:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a74c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a750:	4259      	negs	r1, r3
 800a752:	4159      	adcs	r1, r3
 800a754:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a758:	e7eb      	b.n	800a732 <__swhatbuf_r+0x22>

0800a75a <__smakebuf_r>:
 800a75a:	898b      	ldrh	r3, [r1, #12]
 800a75c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a75e:	079d      	lsls	r5, r3, #30
 800a760:	4606      	mov	r6, r0
 800a762:	460c      	mov	r4, r1
 800a764:	d507      	bpl.n	800a776 <__smakebuf_r+0x1c>
 800a766:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a76a:	6023      	str	r3, [r4, #0]
 800a76c:	6123      	str	r3, [r4, #16]
 800a76e:	2301      	movs	r3, #1
 800a770:	6163      	str	r3, [r4, #20]
 800a772:	b003      	add	sp, #12
 800a774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a776:	466a      	mov	r2, sp
 800a778:	ab01      	add	r3, sp, #4
 800a77a:	f7ff ffc9 	bl	800a710 <__swhatbuf_r>
 800a77e:	9f00      	ldr	r7, [sp, #0]
 800a780:	4605      	mov	r5, r0
 800a782:	4639      	mov	r1, r7
 800a784:	4630      	mov	r0, r6
 800a786:	f7ff f87d 	bl	8009884 <_malloc_r>
 800a78a:	b948      	cbnz	r0, 800a7a0 <__smakebuf_r+0x46>
 800a78c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a790:	059a      	lsls	r2, r3, #22
 800a792:	d4ee      	bmi.n	800a772 <__smakebuf_r+0x18>
 800a794:	f023 0303 	bic.w	r3, r3, #3
 800a798:	f043 0302 	orr.w	r3, r3, #2
 800a79c:	81a3      	strh	r3, [r4, #12]
 800a79e:	e7e2      	b.n	800a766 <__smakebuf_r+0xc>
 800a7a0:	89a3      	ldrh	r3, [r4, #12]
 800a7a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a7a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7aa:	81a3      	strh	r3, [r4, #12]
 800a7ac:	9b01      	ldr	r3, [sp, #4]
 800a7ae:	6020      	str	r0, [r4, #0]
 800a7b0:	b15b      	cbz	r3, 800a7ca <__smakebuf_r+0x70>
 800a7b2:	4630      	mov	r0, r6
 800a7b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7b8:	f000 f838 	bl	800a82c <_isatty_r>
 800a7bc:	b128      	cbz	r0, 800a7ca <__smakebuf_r+0x70>
 800a7be:	89a3      	ldrh	r3, [r4, #12]
 800a7c0:	f023 0303 	bic.w	r3, r3, #3
 800a7c4:	f043 0301 	orr.w	r3, r3, #1
 800a7c8:	81a3      	strh	r3, [r4, #12]
 800a7ca:	89a3      	ldrh	r3, [r4, #12]
 800a7cc:	431d      	orrs	r5, r3
 800a7ce:	81a5      	strh	r5, [r4, #12]
 800a7d0:	e7cf      	b.n	800a772 <__smakebuf_r+0x18>

0800a7d2 <memmove>:
 800a7d2:	4288      	cmp	r0, r1
 800a7d4:	b510      	push	{r4, lr}
 800a7d6:	eb01 0402 	add.w	r4, r1, r2
 800a7da:	d902      	bls.n	800a7e2 <memmove+0x10>
 800a7dc:	4284      	cmp	r4, r0
 800a7de:	4623      	mov	r3, r4
 800a7e0:	d807      	bhi.n	800a7f2 <memmove+0x20>
 800a7e2:	1e43      	subs	r3, r0, #1
 800a7e4:	42a1      	cmp	r1, r4
 800a7e6:	d008      	beq.n	800a7fa <memmove+0x28>
 800a7e8:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a7ec:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a7f0:	e7f8      	b.n	800a7e4 <memmove+0x12>
 800a7f2:	4601      	mov	r1, r0
 800a7f4:	4402      	add	r2, r0
 800a7f6:	428a      	cmp	r2, r1
 800a7f8:	d100      	bne.n	800a7fc <memmove+0x2a>
 800a7fa:	bd10      	pop	{r4, pc}
 800a7fc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a800:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a804:	e7f7      	b.n	800a7f6 <memmove+0x24>
	...

0800a808 <_fstat_r>:
 800a808:	b538      	push	{r3, r4, r5, lr}
 800a80a:	2300      	movs	r3, #0
 800a80c:	4d06      	ldr	r5, [pc, #24]	@ (800a828 <_fstat_r+0x20>)
 800a80e:	4604      	mov	r4, r0
 800a810:	4608      	mov	r0, r1
 800a812:	4611      	mov	r1, r2
 800a814:	602b      	str	r3, [r5, #0]
 800a816:	f7f8 fbd1 	bl	8002fbc <_fstat>
 800a81a:	1c43      	adds	r3, r0, #1
 800a81c:	d102      	bne.n	800a824 <_fstat_r+0x1c>
 800a81e:	682b      	ldr	r3, [r5, #0]
 800a820:	b103      	cbz	r3, 800a824 <_fstat_r+0x1c>
 800a822:	6023      	str	r3, [r4, #0]
 800a824:	bd38      	pop	{r3, r4, r5, pc}
 800a826:	bf00      	nop
 800a828:	20000a98 	.word	0x20000a98

0800a82c <_isatty_r>:
 800a82c:	b538      	push	{r3, r4, r5, lr}
 800a82e:	2300      	movs	r3, #0
 800a830:	4d05      	ldr	r5, [pc, #20]	@ (800a848 <_isatty_r+0x1c>)
 800a832:	4604      	mov	r4, r0
 800a834:	4608      	mov	r0, r1
 800a836:	602b      	str	r3, [r5, #0]
 800a838:	f7f8 fbcf 	bl	8002fda <_isatty>
 800a83c:	1c43      	adds	r3, r0, #1
 800a83e:	d102      	bne.n	800a846 <_isatty_r+0x1a>
 800a840:	682b      	ldr	r3, [r5, #0]
 800a842:	b103      	cbz	r3, 800a846 <_isatty_r+0x1a>
 800a844:	6023      	str	r3, [r4, #0]
 800a846:	bd38      	pop	{r3, r4, r5, pc}
 800a848:	20000a98 	.word	0x20000a98

0800a84c <_sbrk_r>:
 800a84c:	b538      	push	{r3, r4, r5, lr}
 800a84e:	2300      	movs	r3, #0
 800a850:	4d05      	ldr	r5, [pc, #20]	@ (800a868 <_sbrk_r+0x1c>)
 800a852:	4604      	mov	r4, r0
 800a854:	4608      	mov	r0, r1
 800a856:	602b      	str	r3, [r5, #0]
 800a858:	f7f8 fbd6 	bl	8003008 <_sbrk>
 800a85c:	1c43      	adds	r3, r0, #1
 800a85e:	d102      	bne.n	800a866 <_sbrk_r+0x1a>
 800a860:	682b      	ldr	r3, [r5, #0]
 800a862:	b103      	cbz	r3, 800a866 <_sbrk_r+0x1a>
 800a864:	6023      	str	r3, [r4, #0]
 800a866:	bd38      	pop	{r3, r4, r5, pc}
 800a868:	20000a98 	.word	0x20000a98

0800a86c <__assert_func>:
 800a86c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a86e:	4614      	mov	r4, r2
 800a870:	461a      	mov	r2, r3
 800a872:	4b09      	ldr	r3, [pc, #36]	@ (800a898 <__assert_func+0x2c>)
 800a874:	4605      	mov	r5, r0
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	68d8      	ldr	r0, [r3, #12]
 800a87a:	b14c      	cbz	r4, 800a890 <__assert_func+0x24>
 800a87c:	4b07      	ldr	r3, [pc, #28]	@ (800a89c <__assert_func+0x30>)
 800a87e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a882:	9100      	str	r1, [sp, #0]
 800a884:	462b      	mov	r3, r5
 800a886:	4906      	ldr	r1, [pc, #24]	@ (800a8a0 <__assert_func+0x34>)
 800a888:	f000 f870 	bl	800a96c <fiprintf>
 800a88c:	f000 f880 	bl	800a990 <abort>
 800a890:	4b04      	ldr	r3, [pc, #16]	@ (800a8a4 <__assert_func+0x38>)
 800a892:	461c      	mov	r4, r3
 800a894:	e7f3      	b.n	800a87e <__assert_func+0x12>
 800a896:	bf00      	nop
 800a898:	20000034 	.word	0x20000034
 800a89c:	0800e13f 	.word	0x0800e13f
 800a8a0:	0800e14c 	.word	0x0800e14c
 800a8a4:	0800e17a 	.word	0x0800e17a

0800a8a8 <_calloc_r>:
 800a8a8:	b570      	push	{r4, r5, r6, lr}
 800a8aa:	fba1 5402 	umull	r5, r4, r1, r2
 800a8ae:	b934      	cbnz	r4, 800a8be <_calloc_r+0x16>
 800a8b0:	4629      	mov	r1, r5
 800a8b2:	f7fe ffe7 	bl	8009884 <_malloc_r>
 800a8b6:	4606      	mov	r6, r0
 800a8b8:	b928      	cbnz	r0, 800a8c6 <_calloc_r+0x1e>
 800a8ba:	4630      	mov	r0, r6
 800a8bc:	bd70      	pop	{r4, r5, r6, pc}
 800a8be:	220c      	movs	r2, #12
 800a8c0:	2600      	movs	r6, #0
 800a8c2:	6002      	str	r2, [r0, #0]
 800a8c4:	e7f9      	b.n	800a8ba <_calloc_r+0x12>
 800a8c6:	462a      	mov	r2, r5
 800a8c8:	4621      	mov	r1, r4
 800a8ca:	f7fe f871 	bl	80089b0 <memset>
 800a8ce:	e7f4      	b.n	800a8ba <_calloc_r+0x12>

0800a8d0 <__ascii_mbtowc>:
 800a8d0:	b082      	sub	sp, #8
 800a8d2:	b901      	cbnz	r1, 800a8d6 <__ascii_mbtowc+0x6>
 800a8d4:	a901      	add	r1, sp, #4
 800a8d6:	b142      	cbz	r2, 800a8ea <__ascii_mbtowc+0x1a>
 800a8d8:	b14b      	cbz	r3, 800a8ee <__ascii_mbtowc+0x1e>
 800a8da:	7813      	ldrb	r3, [r2, #0]
 800a8dc:	600b      	str	r3, [r1, #0]
 800a8de:	7812      	ldrb	r2, [r2, #0]
 800a8e0:	1e10      	subs	r0, r2, #0
 800a8e2:	bf18      	it	ne
 800a8e4:	2001      	movne	r0, #1
 800a8e6:	b002      	add	sp, #8
 800a8e8:	4770      	bx	lr
 800a8ea:	4610      	mov	r0, r2
 800a8ec:	e7fb      	b.n	800a8e6 <__ascii_mbtowc+0x16>
 800a8ee:	f06f 0001 	mvn.w	r0, #1
 800a8f2:	e7f8      	b.n	800a8e6 <__ascii_mbtowc+0x16>

0800a8f4 <_realloc_r>:
 800a8f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8f8:	4607      	mov	r7, r0
 800a8fa:	4614      	mov	r4, r2
 800a8fc:	460d      	mov	r5, r1
 800a8fe:	b921      	cbnz	r1, 800a90a <_realloc_r+0x16>
 800a900:	4611      	mov	r1, r2
 800a902:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a906:	f7fe bfbd 	b.w	8009884 <_malloc_r>
 800a90a:	b92a      	cbnz	r2, 800a918 <_realloc_r+0x24>
 800a90c:	f7fe ff48 	bl	80097a0 <_free_r>
 800a910:	4625      	mov	r5, r4
 800a912:	4628      	mov	r0, r5
 800a914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a918:	f000 f841 	bl	800a99e <_malloc_usable_size_r>
 800a91c:	4284      	cmp	r4, r0
 800a91e:	4606      	mov	r6, r0
 800a920:	d802      	bhi.n	800a928 <_realloc_r+0x34>
 800a922:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a926:	d8f4      	bhi.n	800a912 <_realloc_r+0x1e>
 800a928:	4621      	mov	r1, r4
 800a92a:	4638      	mov	r0, r7
 800a92c:	f7fe ffaa 	bl	8009884 <_malloc_r>
 800a930:	4680      	mov	r8, r0
 800a932:	b908      	cbnz	r0, 800a938 <_realloc_r+0x44>
 800a934:	4645      	mov	r5, r8
 800a936:	e7ec      	b.n	800a912 <_realloc_r+0x1e>
 800a938:	42b4      	cmp	r4, r6
 800a93a:	4622      	mov	r2, r4
 800a93c:	4629      	mov	r1, r5
 800a93e:	bf28      	it	cs
 800a940:	4632      	movcs	r2, r6
 800a942:	f7fe f8c2 	bl	8008aca <memcpy>
 800a946:	4629      	mov	r1, r5
 800a948:	4638      	mov	r0, r7
 800a94a:	f7fe ff29 	bl	80097a0 <_free_r>
 800a94e:	e7f1      	b.n	800a934 <_realloc_r+0x40>

0800a950 <__ascii_wctomb>:
 800a950:	4603      	mov	r3, r0
 800a952:	4608      	mov	r0, r1
 800a954:	b141      	cbz	r1, 800a968 <__ascii_wctomb+0x18>
 800a956:	2aff      	cmp	r2, #255	@ 0xff
 800a958:	d904      	bls.n	800a964 <__ascii_wctomb+0x14>
 800a95a:	228a      	movs	r2, #138	@ 0x8a
 800a95c:	f04f 30ff 	mov.w	r0, #4294967295
 800a960:	601a      	str	r2, [r3, #0]
 800a962:	4770      	bx	lr
 800a964:	2001      	movs	r0, #1
 800a966:	700a      	strb	r2, [r1, #0]
 800a968:	4770      	bx	lr
	...

0800a96c <fiprintf>:
 800a96c:	b40e      	push	{r1, r2, r3}
 800a96e:	b503      	push	{r0, r1, lr}
 800a970:	4601      	mov	r1, r0
 800a972:	ab03      	add	r3, sp, #12
 800a974:	4805      	ldr	r0, [pc, #20]	@ (800a98c <fiprintf+0x20>)
 800a976:	f853 2b04 	ldr.w	r2, [r3], #4
 800a97a:	6800      	ldr	r0, [r0, #0]
 800a97c:	9301      	str	r3, [sp, #4]
 800a97e:	f7ff fd07 	bl	800a390 <_vfiprintf_r>
 800a982:	b002      	add	sp, #8
 800a984:	f85d eb04 	ldr.w	lr, [sp], #4
 800a988:	b003      	add	sp, #12
 800a98a:	4770      	bx	lr
 800a98c:	20000034 	.word	0x20000034

0800a990 <abort>:
 800a990:	2006      	movs	r0, #6
 800a992:	b508      	push	{r3, lr}
 800a994:	f000 f834 	bl	800aa00 <raise>
 800a998:	2001      	movs	r0, #1
 800a99a:	f7f8 fac0 	bl	8002f1e <_exit>

0800a99e <_malloc_usable_size_r>:
 800a99e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9a2:	1f18      	subs	r0, r3, #4
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	bfbc      	itt	lt
 800a9a8:	580b      	ldrlt	r3, [r1, r0]
 800a9aa:	18c0      	addlt	r0, r0, r3
 800a9ac:	4770      	bx	lr

0800a9ae <_raise_r>:
 800a9ae:	291f      	cmp	r1, #31
 800a9b0:	b538      	push	{r3, r4, r5, lr}
 800a9b2:	4605      	mov	r5, r0
 800a9b4:	460c      	mov	r4, r1
 800a9b6:	d904      	bls.n	800a9c2 <_raise_r+0x14>
 800a9b8:	2316      	movs	r3, #22
 800a9ba:	6003      	str	r3, [r0, #0]
 800a9bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a9c0:	bd38      	pop	{r3, r4, r5, pc}
 800a9c2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a9c4:	b112      	cbz	r2, 800a9cc <_raise_r+0x1e>
 800a9c6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a9ca:	b94b      	cbnz	r3, 800a9e0 <_raise_r+0x32>
 800a9cc:	4628      	mov	r0, r5
 800a9ce:	f000 f831 	bl	800aa34 <_getpid_r>
 800a9d2:	4622      	mov	r2, r4
 800a9d4:	4601      	mov	r1, r0
 800a9d6:	4628      	mov	r0, r5
 800a9d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9dc:	f000 b818 	b.w	800aa10 <_kill_r>
 800a9e0:	2b01      	cmp	r3, #1
 800a9e2:	d00a      	beq.n	800a9fa <_raise_r+0x4c>
 800a9e4:	1c59      	adds	r1, r3, #1
 800a9e6:	d103      	bne.n	800a9f0 <_raise_r+0x42>
 800a9e8:	2316      	movs	r3, #22
 800a9ea:	6003      	str	r3, [r0, #0]
 800a9ec:	2001      	movs	r0, #1
 800a9ee:	e7e7      	b.n	800a9c0 <_raise_r+0x12>
 800a9f0:	2100      	movs	r1, #0
 800a9f2:	4620      	mov	r0, r4
 800a9f4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a9f8:	4798      	blx	r3
 800a9fa:	2000      	movs	r0, #0
 800a9fc:	e7e0      	b.n	800a9c0 <_raise_r+0x12>
	...

0800aa00 <raise>:
 800aa00:	4b02      	ldr	r3, [pc, #8]	@ (800aa0c <raise+0xc>)
 800aa02:	4601      	mov	r1, r0
 800aa04:	6818      	ldr	r0, [r3, #0]
 800aa06:	f7ff bfd2 	b.w	800a9ae <_raise_r>
 800aa0a:	bf00      	nop
 800aa0c:	20000034 	.word	0x20000034

0800aa10 <_kill_r>:
 800aa10:	b538      	push	{r3, r4, r5, lr}
 800aa12:	2300      	movs	r3, #0
 800aa14:	4d06      	ldr	r5, [pc, #24]	@ (800aa30 <_kill_r+0x20>)
 800aa16:	4604      	mov	r4, r0
 800aa18:	4608      	mov	r0, r1
 800aa1a:	4611      	mov	r1, r2
 800aa1c:	602b      	str	r3, [r5, #0]
 800aa1e:	f7f8 fa6e 	bl	8002efe <_kill>
 800aa22:	1c43      	adds	r3, r0, #1
 800aa24:	d102      	bne.n	800aa2c <_kill_r+0x1c>
 800aa26:	682b      	ldr	r3, [r5, #0]
 800aa28:	b103      	cbz	r3, 800aa2c <_kill_r+0x1c>
 800aa2a:	6023      	str	r3, [r4, #0]
 800aa2c:	bd38      	pop	{r3, r4, r5, pc}
 800aa2e:	bf00      	nop
 800aa30:	20000a98 	.word	0x20000a98

0800aa34 <_getpid_r>:
 800aa34:	f7f8 ba5c 	b.w	8002ef0 <_getpid>

0800aa38 <round>:
 800aa38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa3a:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800aa3e:	f2a7 32ff 	subw	r2, r7, #1023	@ 0x3ff
 800aa42:	2a13      	cmp	r2, #19
 800aa44:	4604      	mov	r4, r0
 800aa46:	460d      	mov	r5, r1
 800aa48:	460b      	mov	r3, r1
 800aa4a:	dc1a      	bgt.n	800aa82 <round+0x4a>
 800aa4c:	2a00      	cmp	r2, #0
 800aa4e:	da0b      	bge.n	800aa68 <round+0x30>
 800aa50:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800aa54:	3201      	adds	r2, #1
 800aa56:	bf04      	itt	eq
 800aa58:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800aa5c:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800aa60:	2200      	movs	r2, #0
 800aa62:	461d      	mov	r5, r3
 800aa64:	4614      	mov	r4, r2
 800aa66:	e016      	b.n	800aa96 <round+0x5e>
 800aa68:	4815      	ldr	r0, [pc, #84]	@ (800aac0 <round+0x88>)
 800aa6a:	4110      	asrs	r0, r2
 800aa6c:	4001      	ands	r1, r0
 800aa6e:	4321      	orrs	r1, r4
 800aa70:	d011      	beq.n	800aa96 <round+0x5e>
 800aa72:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800aa76:	fa41 f202 	asr.w	r2, r1, r2
 800aa7a:	4413      	add	r3, r2
 800aa7c:	ea23 0300 	bic.w	r3, r3, r0
 800aa80:	e7ee      	b.n	800aa60 <round+0x28>
 800aa82:	2a33      	cmp	r2, #51	@ 0x33
 800aa84:	dd0a      	ble.n	800aa9c <round+0x64>
 800aa86:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800aa8a:	d104      	bne.n	800aa96 <round+0x5e>
 800aa8c:	4602      	mov	r2, r0
 800aa8e:	f7f5 fbd9 	bl	8000244 <__adddf3>
 800aa92:	4604      	mov	r4, r0
 800aa94:	460d      	mov	r5, r1
 800aa96:	4620      	mov	r0, r4
 800aa98:	4629      	mov	r1, r5
 800aa9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa9c:	f04f 30ff 	mov.w	r0, #4294967295
 800aaa0:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 800aaa4:	40f8      	lsrs	r0, r7
 800aaa6:	4220      	tst	r0, r4
 800aaa8:	d0f5      	beq.n	800aa96 <round+0x5e>
 800aaaa:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800aaae:	2201      	movs	r2, #1
 800aab0:	408a      	lsls	r2, r1
 800aab2:	1912      	adds	r2, r2, r4
 800aab4:	bf28      	it	cs
 800aab6:	3301      	addcs	r3, #1
 800aab8:	ea22 0200 	bic.w	r2, r2, r0
 800aabc:	e7d1      	b.n	800aa62 <round+0x2a>
 800aabe:	bf00      	nop
 800aac0:	000fffff 	.word	0x000fffff

0800aac4 <_init>:
 800aac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aac6:	bf00      	nop
 800aac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaca:	bc08      	pop	{r3}
 800aacc:	469e      	mov	lr, r3
 800aace:	4770      	bx	lr

0800aad0 <_fini>:
 800aad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aad2:	bf00      	nop
 800aad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aad6:	bc08      	pop	{r3}
 800aad8:	469e      	mov	lr, r3
 800aada:	4770      	bx	lr
