# Reading D:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do DE2_Clock_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying D:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {DE2_Clock_7_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity DE2_CLOCK
# -- Compiling architecture structure of DE2_CLOCK
# 
vsim gate_work.de2_clock
# vsim gate_work.de2_clock 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading gate_work.de2_clock(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 52453 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/de2_clock/clk_50Mhz
add wave -position insertpoint  \
sim:/de2_clock/hex0
add wave -position insertpoint  \
sim:/de2_clock/hex1
restart
vsim gate_work.de2_clock
# vsim gate_work.de2_clock 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading gate_work.de2_clock(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 52453 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/de2_clock/clk_50Mhz
add wave -position insertpoint  \
sim:/de2_clock/led_reset
add wave -position insertpoint  \
sim:/de2_clock/data_bus
add wave -position insertpoint  \
sim:/de2_clock/hex0
add wave -position insertpoint  \
sim:/de2_clock/hex1
run
# WARNING: No extended dataflow license exists
run 3us
