| Wirelist created using version 5.4.
V 5.4
K 133777453000 test_sample_hold
DW test_sample_hold
Q Case
|Q Digital:clock 1
AS Digital:clock SIMMODEL=VHDL
AS Digital:clock REFDES=CLOCK?
AS Digital:clock VHDL_GENERIC_DUTY=REAL:=0.5
AS Digital:clock VHDL_GENERIC_PERIOD=TIME
AS Digital:clock VHDLFILE=CLOCK.VHD
AS Digital:clock VHDL=EDULIB.CLOCK
AS Digital:clock PINORDER=CLK_OUT
AS Digital:clock INOV_VER_REC=14:51_9-11-03
AP Digital:clock 1 VHDL_TYPE=STD_LOGIC
AP Digital:clock 1 PINTYPE=OUT
|Q Electrical:v_sine 1
AS Electrical:v_sine PINORDER=POS NEG
AS Electrical:v_sine SIMMODEL=VHDL
AS Electrical:v_sine REFDES=V_SINE?
AS Electrical:v_sine VHDL_GENERIC_AC_PHASE=REAL:=0.0
AS Electrical:v_sine VHDL_GENERIC_AC_MAG=VOLTAGE:=0.0
AS Electrical:v_sine VHDL_GENERIC_DF=REAL:=0.0
AS Electrical:v_sine VHDL_GENERIC_OFFSET=VOLTAGE:=0.0
AS Electrical:v_sine VHDL_GENERIC_PHASE=REAL:=0.0
AS Electrical:v_sine VHDL_GENERIC_AMPLITUDE=VOLTAGE
AS Electrical:v_sine VHDL_GENERIC_FREQ=REAL
AS Electrical:v_sine VHDLFILE=V_SINE.VHD
AS Electrical:v_sine DESCRIPTION=SINE VOLTAGE SOURCE
AS Electrical:v_sine VHDL=EDULIB.V_SINE
AS Electrical:v_sine INOV_VER_REC=14:46_4-22-03
AP Electrical:v_sine 1 PINTYPE=TERMINAL
AP Electrical:v_sine 1 VHDL_TYPE=ELECTRICAL
AP Electrical:v_sine 2 PINTYPE=TERMINAL
AP Electrical:v_sine 2 VHDL_TYPE=ELECTRICAL
|Q Electrical:v_pulse 1
AS Electrical:v_pulse PINORDER=POS NEG
AS Electrical:v_pulse SIMMODEL=VHDL
AS Electrical:v_pulse VHDL_GENERIC_AC_PHASE=REAL:=0.0
AS Electrical:v_pulse VHDL_GENERIC_AC_MAG=VOLTAGE:=0.0
AS Electrical:v_pulse VHDL_GENERIC_PERIOD=TIME
AS Electrical:v_pulse VHDL_GENERIC_WIDTH=TIME
AS Electrical:v_pulse VHDL_GENERIC_DELAY=TIME:=0 MS
AS Electrical:v_pulse VHDL_GENERIC_TP2I=TIME:=1 NS
AS Electrical:v_pulse VHDL_GENERIC_TI2P=TIME:=1 NS
AS Electrical:v_pulse VHDL_GENERIC_PULSE=VOLTAGE
AS Electrical:v_pulse VHDL_GENERIC_INITIAL=VOLTAGE:=0.0
AS Electrical:v_pulse VHDLFILE=V_PULSE.VHD
AS Electrical:v_pulse DESCRIPTION=PULSE VOLTAGE SOURCE
AS Electrical:v_pulse VHDL=EDULIB.V_PULSE
AS Electrical:v_pulse REFDES=V_PULSE?
AS Electrical:v_pulse INOV_VER_REC=14:46_4-22-03
AP Electrical:v_pulse 1 PINTYPE=TERMINAL
AP Electrical:v_pulse 1 VHDL_TYPE=ELECTRICAL
AP Electrical:v_pulse 2 PINTYPE=TERMINAL
AP Electrical:v_pulse 2 VHDL_TYPE=ELECTRICAL
|Q sample_hold 1
AS sample_hold PINORDER=INPUT CLK OUTPUT
AS sample_hold VHDL_GENERIC_CLK_EDGE=STD_LOGIC:='1'
AS sample_hold VHDL_GENERIC_INITIAL=REAL:=0.0
AS sample_hold SIMMODEL=VHDL
AS sample_hold VHDL=SAMPLE_HOLD(DEFAULT)
AS sample_hold VHDLFILE=SAMPLE_HOLD.VHD
AS sample_hold INOV_VER_REC=14:58_4-5-18
AP sample_hold 1 VHDL_TYPE=ELECTRICAL
AP sample_hold 1 PINTYPE=TERMINAL
AP sample_hold 2 VHDL_TYPE=STD_LOGIC
AP sample_hold 2 PINTYPE=IN
AP sample_hold 3 VHDL_TYPE=REAL
AP sample_hold 3 PINTYPE=OUT
|Q linearcombination 1
AS linearcombination PINORDER=INPUTA INPUTB OUTPUT
AS linearcombination VHDL_GENERIC_COEFFB=REAL:=1.0
AS linearcombination VHDL_GENERIC_COEFFA=REAL:=1.0
AS linearcombination SIMMODEL=VHDL
AS linearcombination VHDL=LINEARCOMBINATION(DEFAULT)
AS linearcombination VHDLFILE=LINEARCOMBINATION.VHD
AS linearcombination INOV_VER_REC=8:08_4-10-18
AP linearcombination 1 VHDL_TYPE=REAL
AP linearcombination 1 PINTYPE=IN
AP linearcombination 2 VHDL_TYPE=REAL
AP linearcombination 2 PINTYPE=IN
AP linearcombination 3 VHDL_TYPE=REAL
AP linearcombination 3 PINTYPE=OUT
|Q zdelay 1
AS zdelay PINORDER=INPUT CLK OUTPUT
AS zdelay VHDL_GENERIC_CLK_EDGE=STD_LOGIC:='1'
AS zdelay VHDL_GENERIC_INITIAL=REAL:=0.0
AS zdelay VHDL_GENERIC_COUNT=INTEGER
AS zdelay SIMMODEL=VHDL
AS zdelay VHDL=ZDELAY(DEFAULT)
AS zdelay VHDLFILE=ZDELAY.VHD
AS zdelay INOV_VER_REC=15:43_4-5-18
AP zdelay 1 VHDL_TYPE=REAL
AP zdelay 1 PINTYPE=IN
AP zdelay 2 VHDL_TYPE=STD_LOGIC
AP zdelay 2 PINTYPE=IN
AP zdelay 3 VHDL_TYPE=REAL
AP zdelay 3 PINTYPE=OUT
|Q myint 1
AS myint PINORDER=INPUT CLK OUTPUT
AS myint VHDL_GENERIC_CLK_EDGE=STD_LOGIC:='1'
AS myint VHDL_GENERIC_INITIAL=REAL:=0.0
AS myint SIMMODEL=VHDL
AS myint VHDL=MYINT(DEFAULT)
AS myint VHDLFILE=MYINT.VHD
AS myint INOV_VER_REC=8:30_4-10-18
AP myint 1 VHDL_TYPE=REAL
AP myint 1 PINTYPE=IN
AP myint 2 VHDL_TYPE=STD_LOGIC
AP myint 2 PINTYPE=IN
AP myint 3 VHDL_TYPE=REAL
AP myint 3 PINTYPE=OUT
|Q Electrical:v_constant 1
AS Electrical:v_constant PINORDER=POS NEG
AS Electrical:v_constant SIMMODEL=VHDL
AS Electrical:v_constant VHDL_GENERIC_AC_PHASE=REAL:=0.0
AS Electrical:v_constant VHDL_GENERIC_AC_MAG=VOLTAGE:=0.0
AS Electrical:v_constant VHDL_GENERIC_LEVEL=VOLTAGE
AS Electrical:v_constant VHDLFILE=V_CONSTANT.VHD
AS Electrical:v_constant VHDL=EDULIB.V_CONSTANT
AS Electrical:v_constant DESCRIPTION=CONSTANT VOLTAGE SOURCE
AS Electrical:v_constant REFDES=V?
AS Electrical:v_constant INOV_VER_REC=17:40_10-2-03
AP Electrical:v_constant 1 PINTYPE=TERMINAL
AP Electrical:v_constant 1 VHDL_TYPE=ELECTRICAL
AP Electrical:v_constant 2 PINTYPE=TERMINAL
AP Electrical:v_constant 2 VHDL_TYPE=ELECTRICAL
G ELECTRICAL_REF
M Digital:clock $1I5
I $1I5 Digital:clock CLK VHDL=EDULIB.CLOCK(IDEAL)`PINORDER=CLK_OUT`VHDL_GENERIC_PERIOD=TIME:=20 MS`LABEL=CLK`REFDES=CLK`
|R 14:51_9-11-03
M Electrical:v_sine $1I3
I $1I3 Electrical:v_sine VIN ELECTRICAL_REF VHDL=EDULIB.V_SINE(IDEAL)`VHDL_GENERIC_AMPLITUDE=VOLTAGE:=1.0`VHDL_GENERIC_FREQ=REAL:=1.0`LABEL=VSINE`REFDES=VSINE`
|R 14:46_4-22-03
M Electrical:v_pulse $1I58
I $1I58 Electrical:v_pulse $1N48 ELECTRICAL_REF VHDL_GENERIC_PULSE=VOLTAGE:=1.0`VHDL_GENERIC_AC_MAG=VOLTAGE:=0.0`VHDL_GENERIC_WIDTH=TIME:=100 MS`REFDES=VCLK`LABEL=VCLK`VHDL=EDULIB.V_PULSE(IDEAL)`VHDL_GENERIC_PERIOD=TIME:=200 MS`
|R 14:46_4-22-03
M sample_hold $1I45
I $1I45 sample_hold $1N48 CLK SQ VHDL=WORK.SAMPLE_HOLD(DEFAULT)`LABEL=SH1`REFDES=SH1`
|R 14:58_4-5-18
M linearcombination $1I54
I $1I54 linearcombination SQ Z0 LINC VHDL_GENERIC_INITIAL=REAL:=0.0`VHDL=WORK.LINEARCOMBINATION(DEFAULT)`LABEL=LINC`REFDES=LINC`
|R 8:08_4-10-18
M zdelay $1I36
I $1I36 zdelay Z0 CLK Z1 LABEL=Z0`REFDES=Z0`VHDL_GENERIC_COUNT=INTEGER:=1`VHDL=WORK.ZDELAY(DEFAULT)`
|R 15:43_4-5-18
M zdelay $1I23
I $1I23 zdelay Z0 CLK Z2 LABEL=Z1`REFDES=Z1`VHDL_GENERIC_COUNT=INTEGER:=2`VHDL=WORK.ZDELAY(DEFAULT)`
|R 15:43_4-5-18
M sample_hold $1I62
I $1I62 sample_hold $1N66 CLK X VHDL=WORK.SAMPLE_HOLD(DEFAULT)`LABEL=SH2`REFDES=SH2`
|R 14:58_4-5-18
M myint $1I59
I $1I59 myint X CLK INTX VHDL=WORK.MYINT(DEFAULT)`LABEL=INT0`REFDES=INT0`
|R 8:30_4-10-18
M myint $1I60
I $1I60 myint INTX CLK INTINTX VHDL=WORK.MYINT(DEFAULT)`LABEL=INT1`REFDES=INT1`
|R 8:30_4-10-18
M Electrical:v_constant $1I61
I $1I61 Electrical:v_constant $1N66 ELECTRICAL_REF VHDL_GENERIC_LEVEL=VOLTAGE:=1.0`LABEL=VDC`REFDES=VDC`
|R 17:40_10-2-03
M sample_hold $1I1
I $1I1 sample_hold VIN CLK Z0 VHDL=WORK.SAMPLE_HOLD(DEFAULT)`LABEL=SH0`REFDES=SH0`
|R 14:58_4-5-18
EW
