INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/lab_10/lab_10.srcs/sim_1/new/sequencer_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sequencer_test'
