Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/fluctlights/Escritorio/PERTE/Dise√±o_de_Circuitos/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_pipeline_blockdesign_behav xil_defaultlib.tb_pipeline_blockdesign xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/fluctlights/Escritorio/PERTE/TFM/tfm_freertos/axis2fifo.v" Line 23. Module axis2fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fluctlights/Escritorio/PERTE/TFM/tfm_freertos/fifo2axis.v" Line 22. Module fifo2axis doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fluctlights/Escritorio/PERTE/TFM/tfm_freertos/axis2fifo.v" Line 23. Module axis2fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/fluctlights/Escritorio/PERTE/TFM/tfm_freertos/fifo2axis.v" Line 22. Module fifo2axis doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis2fifo
Compiling module xil_defaultlib.design_1_axis2fifo_0_0
Compiling module xil_defaultlib.bit_reverse_accel_regslice_both
Compiling module xil_defaultlib.bit_reverse_accel_regslice_both(...
Compiling module xil_defaultlib.bit_reverse_accel_regslice_both(...
Compiling module xil_defaultlib.bit_reverse_accel_hls_deadlock_i...
Compiling module xil_defaultlib.bit_reverse_accel
Compiling module xil_defaultlib.design_1_bit_reverse_accel_0_0
Compiling module xil_defaultlib.fifo2axis
Compiling module xil_defaultlib.design_1_fifo2axis_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb_pipeline_blockdesign
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pipeline_blockdesign_behav
