Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May  4 22:53:07 2021
| Host         : Aaron running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_controller_control_sets_placed.rpt
| Design       : top_level_controller
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             230 |           30 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             136 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+------------------+----------------+
|                  Clock Signal                  |                             Enable Signal                            |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+------------------+----------------+
|  JSTK_Interface/iSCLK                          | Joystick_Input/JSTK_Interface/SPI_Int/rSR                            | RST_IBUF                             |                3 |             16 |
|  Joystick_Input/JSTK_Interface/SPI_Ctrl/value0 |                                                                      |                                      |                2 |             16 |
| ~JSTK_Interface/iSCLK                          |                                                                      | RST_IBUF                             |                6 |             38 |
| ~JSTK_Interface/iSCLK                          | Joystick_Input/JSTK_Interface/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[4] | RST_IBUF                             |                5 |             40 |
|  CLK_IBUF_BUFG                                 |                                                                      | Servo1/Clk_100Hz/COUNT[0]_i_1_n_0    |                5 |             40 |
|  CLK_IBUF_BUFG                                 |                                                                      | Servo2/Clk_100Hz/COUNT[0]_i_1__0_n_0 |                5 |             40 |
|  CLK_IBUF_BUFG                                 |                                                                      | Servo3/Clk_100Hz/COUNT[0]_i_1__1_n_0 |                5 |             40 |
|  CLK_IBUF_BUFG                                 |                                                                      | RST_IBUF                             |                9 |             72 |
| ~JSTK_Interface/iSCLK                          | Joystick_Input/JSTK_Interface/SPI_Ctrl/tmpSR_0                       | RST_IBUF                             |               13 |             80 |
+------------------------------------------------+----------------------------------------------------------------------+--------------------------------------+------------------+----------------+


