INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/NSDC/Week 1/mem/mem.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/NSDC/Week 1/mem/mem.srcs/sim_1/new/mem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
