
EX1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000309c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080031a8  080031a8  000131a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031cc  080031cc  000200a4  2**0
                  CONTENTS
  4 .ARM          00000000  080031cc  080031cc  000200a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080031cc  080031cc  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031cc  080031cc  000131cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031d0  080031d0  000131d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  080031d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  200000a4  08003278  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  08003278  000204c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a9cb  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002075  00000000  00000000  0002aa98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba8  00000000  00000000  0002cb10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a58  00000000  00000000  0002d6b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000172ea  00000000  00000000  0002e110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d4bf  00000000  00000000  000453fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082734  00000000  00000000  000528b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d4fed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c30  00000000  00000000  000d5040  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a4 	.word	0x200000a4
 8000128:	00000000 	.word	0x00000000
 800012c:	08003190 	.word	0x08003190

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a8 	.word	0x200000a8
 8000148:	08003190 	.word	0x08003190

0800014c <Khong>:

#include "Component.h"

void Khong(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET);
 8000150:	2200      	movs	r2, #0
 8000152:	2180      	movs	r1, #128	; 0x80
 8000154:	4814      	ldr	r0, [pc, #80]	; (80001a8 <Khong+0x5c>)
 8000156:	f002 f81e 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 800015a:	2200      	movs	r2, #0
 800015c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000160:	4811      	ldr	r0, [pc, #68]	; (80001a8 <Khong+0x5c>)
 8000162:	f002 f818 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 8000166:	2200      	movs	r2, #0
 8000168:	f44f 7100 	mov.w	r1, #512	; 0x200
 800016c:	480e      	ldr	r0, [pc, #56]	; (80001a8 <Khong+0x5c>)
 800016e:	f002 f812 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000172:	2200      	movs	r2, #0
 8000174:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000178:	480b      	ldr	r0, [pc, #44]	; (80001a8 <Khong+0x5c>)
 800017a:	f002 f80c 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET);
 800017e:	2200      	movs	r2, #0
 8000180:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000184:	4808      	ldr	r0, [pc, #32]	; (80001a8 <Khong+0x5c>)
 8000186:	f002 f806 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 800018a:	2200      	movs	r2, #0
 800018c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000190:	4805      	ldr	r0, [pc, #20]	; (80001a8 <Khong+0x5c>)
 8000192:	f002 f800 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_SET);
 8000196:	2201      	movs	r2, #1
 8000198:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800019c:	4802      	ldr	r0, [pc, #8]	; (80001a8 <Khong+0x5c>)
 800019e:	f001 fffa 	bl	8002196 <HAL_GPIO_WritePin>
}
 80001a2:	bf00      	nop
 80001a4:	bd80      	pop	{r7, pc}
 80001a6:	bf00      	nop
 80001a8:	40010c00 	.word	0x40010c00

080001ac <Mot>:

void Mot(void) {
 80001ac:	b580      	push	{r7, lr}
 80001ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_SET);
 80001b0:	2201      	movs	r2, #1
 80001b2:	2180      	movs	r1, #128	; 0x80
 80001b4:	4814      	ldr	r0, [pc, #80]	; (8000208 <Mot+0x5c>)
 80001b6:	f001 ffee 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 80001ba:	2200      	movs	r2, #0
 80001bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001c0:	4811      	ldr	r0, [pc, #68]	; (8000208 <Mot+0x5c>)
 80001c2:	f001 ffe8 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 80001c6:	2200      	movs	r2, #0
 80001c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001cc:	480e      	ldr	r0, [pc, #56]	; (8000208 <Mot+0x5c>)
 80001ce:	f001 ffe2 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_SET);
 80001d2:	2201      	movs	r2, #1
 80001d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001d8:	480b      	ldr	r0, [pc, #44]	; (8000208 <Mot+0x5c>)
 80001da:	f001 ffdc 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_SET);
 80001de:	2201      	movs	r2, #1
 80001e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001e4:	4808      	ldr	r0, [pc, #32]	; (8000208 <Mot+0x5c>)
 80001e6:	f001 ffd6 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_SET);
 80001ea:	2201      	movs	r2, #1
 80001ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001f0:	4805      	ldr	r0, [pc, #20]	; (8000208 <Mot+0x5c>)
 80001f2:	f001 ffd0 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_SET);
 80001f6:	2201      	movs	r2, #1
 80001f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001fc:	4802      	ldr	r0, [pc, #8]	; (8000208 <Mot+0x5c>)
 80001fe:	f001 ffca 	bl	8002196 <HAL_GPIO_WritePin>
}
 8000202:	bf00      	nop
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	40010c00 	.word	0x40010c00

0800020c <Hai>:

void Hai(void) {
 800020c:	b580      	push	{r7, lr}
 800020e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET);
 8000210:	2200      	movs	r2, #0
 8000212:	2180      	movs	r1, #128	; 0x80
 8000214:	4814      	ldr	r0, [pc, #80]	; (8000268 <Hai+0x5c>)
 8000216:	f001 ffbe 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 800021a:	2200      	movs	r2, #0
 800021c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000220:	4811      	ldr	r0, [pc, #68]	; (8000268 <Hai+0x5c>)
 8000222:	f001 ffb8 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_SET);
 8000226:	2201      	movs	r2, #1
 8000228:	f44f 7100 	mov.w	r1, #512	; 0x200
 800022c:	480e      	ldr	r0, [pc, #56]	; (8000268 <Hai+0x5c>)
 800022e:	f001 ffb2 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000232:	2200      	movs	r2, #0
 8000234:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000238:	480b      	ldr	r0, [pc, #44]	; (8000268 <Hai+0x5c>)
 800023a:	f001 ffac 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET);
 800023e:	2200      	movs	r2, #0
 8000240:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000244:	4808      	ldr	r0, [pc, #32]	; (8000268 <Hai+0x5c>)
 8000246:	f001 ffa6 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_SET);
 800024a:	2201      	movs	r2, #1
 800024c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000250:	4805      	ldr	r0, [pc, #20]	; (8000268 <Hai+0x5c>)
 8000252:	f001 ffa0 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET);
 8000256:	2200      	movs	r2, #0
 8000258:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800025c:	4802      	ldr	r0, [pc, #8]	; (8000268 <Hai+0x5c>)
 800025e:	f001 ff9a 	bl	8002196 <HAL_GPIO_WritePin>
}
 8000262:	bf00      	nop
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	40010c00 	.word	0x40010c00

0800026c <Ba>:

void Ba(void) {
 800026c:	b580      	push	{r7, lr}
 800026e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET);
 8000270:	2200      	movs	r2, #0
 8000272:	2180      	movs	r1, #128	; 0x80
 8000274:	4814      	ldr	r0, [pc, #80]	; (80002c8 <Ba+0x5c>)
 8000276:	f001 ff8e 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 800027a:	2200      	movs	r2, #0
 800027c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000280:	4811      	ldr	r0, [pc, #68]	; (80002c8 <Ba+0x5c>)
 8000282:	f001 ff88 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 8000286:	2200      	movs	r2, #0
 8000288:	f44f 7100 	mov.w	r1, #512	; 0x200
 800028c:	480e      	ldr	r0, [pc, #56]	; (80002c8 <Ba+0x5c>)
 800028e:	f001 ff82 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000292:	2200      	movs	r2, #0
 8000294:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000298:	480b      	ldr	r0, [pc, #44]	; (80002c8 <Ba+0x5c>)
 800029a:	f001 ff7c 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_SET);
 800029e:	2201      	movs	r2, #1
 80002a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002a4:	4808      	ldr	r0, [pc, #32]	; (80002c8 <Ba+0x5c>)
 80002a6:	f001 ff76 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_SET);
 80002aa:	2201      	movs	r2, #1
 80002ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002b0:	4805      	ldr	r0, [pc, #20]	; (80002c8 <Ba+0x5c>)
 80002b2:	f001 ff70 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET);
 80002b6:	2200      	movs	r2, #0
 80002b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002bc:	4802      	ldr	r0, [pc, #8]	; (80002c8 <Ba+0x5c>)
 80002be:	f001 ff6a 	bl	8002196 <HAL_GPIO_WritePin>
}
 80002c2:	bf00      	nop
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	40010c00 	.word	0x40010c00

080002cc <Bon>:

void Bon(void) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_SET);
 80002d0:	2201      	movs	r2, #1
 80002d2:	2180      	movs	r1, #128	; 0x80
 80002d4:	4814      	ldr	r0, [pc, #80]	; (8000328 <Bon+0x5c>)
 80002d6:	f001 ff5e 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 80002da:	2200      	movs	r2, #0
 80002dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002e0:	4811      	ldr	r0, [pc, #68]	; (8000328 <Bon+0x5c>)
 80002e2:	f001 ff58 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 80002e6:	2200      	movs	r2, #0
 80002e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002ec:	480e      	ldr	r0, [pc, #56]	; (8000328 <Bon+0x5c>)
 80002ee:	f001 ff52 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_SET);
 80002f2:	2201      	movs	r2, #1
 80002f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002f8:	480b      	ldr	r0, [pc, #44]	; (8000328 <Bon+0x5c>)
 80002fa:	f001 ff4c 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_SET);
 80002fe:	2201      	movs	r2, #1
 8000300:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000304:	4808      	ldr	r0, [pc, #32]	; (8000328 <Bon+0x5c>)
 8000306:	f001 ff46 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 800030a:	2200      	movs	r2, #0
 800030c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000310:	4805      	ldr	r0, [pc, #20]	; (8000328 <Bon+0x5c>)
 8000312:	f001 ff40 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET);
 8000316:	2200      	movs	r2, #0
 8000318:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800031c:	4802      	ldr	r0, [pc, #8]	; (8000328 <Bon+0x5c>)
 800031e:	f001 ff3a 	bl	8002196 <HAL_GPIO_WritePin>
}
 8000322:	bf00      	nop
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	40010c00 	.word	0x40010c00

0800032c <Nam>:

void Nam(void) {
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET);
 8000330:	2200      	movs	r2, #0
 8000332:	2180      	movs	r1, #128	; 0x80
 8000334:	4814      	ldr	r0, [pc, #80]	; (8000388 <Nam+0x5c>)
 8000336:	f001 ff2e 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_SET);
 800033a:	2201      	movs	r2, #1
 800033c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000340:	4811      	ldr	r0, [pc, #68]	; (8000388 <Nam+0x5c>)
 8000342:	f001 ff28 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 8000346:	2200      	movs	r2, #0
 8000348:	f44f 7100 	mov.w	r1, #512	; 0x200
 800034c:	480e      	ldr	r0, [pc, #56]	; (8000388 <Nam+0x5c>)
 800034e:	f001 ff22 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000352:	2200      	movs	r2, #0
 8000354:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000358:	480b      	ldr	r0, [pc, #44]	; (8000388 <Nam+0x5c>)
 800035a:	f001 ff1c 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_SET);
 800035e:	2201      	movs	r2, #1
 8000360:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000364:	4808      	ldr	r0, [pc, #32]	; (8000388 <Nam+0x5c>)
 8000366:	f001 ff16 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 800036a:	2200      	movs	r2, #0
 800036c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000370:	4805      	ldr	r0, [pc, #20]	; (8000388 <Nam+0x5c>)
 8000372:	f001 ff10 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET);
 8000376:	2200      	movs	r2, #0
 8000378:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800037c:	4802      	ldr	r0, [pc, #8]	; (8000388 <Nam+0x5c>)
 800037e:	f001 ff0a 	bl	8002196 <HAL_GPIO_WritePin>
}
 8000382:	bf00      	nop
 8000384:	bd80      	pop	{r7, pc}
 8000386:	bf00      	nop
 8000388:	40010c00 	.word	0x40010c00

0800038c <Sau>:

void Sau(void) {
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET);
 8000390:	2200      	movs	r2, #0
 8000392:	2180      	movs	r1, #128	; 0x80
 8000394:	4814      	ldr	r0, [pc, #80]	; (80003e8 <Sau+0x5c>)
 8000396:	f001 fefe 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_SET);
 800039a:	2201      	movs	r2, #1
 800039c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003a0:	4811      	ldr	r0, [pc, #68]	; (80003e8 <Sau+0x5c>)
 80003a2:	f001 fef8 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 80003a6:	2200      	movs	r2, #0
 80003a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003ac:	480e      	ldr	r0, [pc, #56]	; (80003e8 <Sau+0x5c>)
 80003ae:	f001 fef2 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 80003b2:	2200      	movs	r2, #0
 80003b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003b8:	480b      	ldr	r0, [pc, #44]	; (80003e8 <Sau+0x5c>)
 80003ba:	f001 feec 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET);
 80003be:	2200      	movs	r2, #0
 80003c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003c4:	4808      	ldr	r0, [pc, #32]	; (80003e8 <Sau+0x5c>)
 80003c6:	f001 fee6 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 80003ca:	2200      	movs	r2, #0
 80003cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003d0:	4805      	ldr	r0, [pc, #20]	; (80003e8 <Sau+0x5c>)
 80003d2:	f001 fee0 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET);
 80003d6:	2200      	movs	r2, #0
 80003d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003dc:	4802      	ldr	r0, [pc, #8]	; (80003e8 <Sau+0x5c>)
 80003de:	f001 feda 	bl	8002196 <HAL_GPIO_WritePin>
}
 80003e2:	bf00      	nop
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	40010c00 	.word	0x40010c00

080003ec <Bay>:

void Bay(void) {
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET);
 80003f0:	2200      	movs	r2, #0
 80003f2:	2180      	movs	r1, #128	; 0x80
 80003f4:	4814      	ldr	r0, [pc, #80]	; (8000448 <Bay+0x5c>)
 80003f6:	f001 fece 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 80003fa:	2200      	movs	r2, #0
 80003fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000400:	4811      	ldr	r0, [pc, #68]	; (8000448 <Bay+0x5c>)
 8000402:	f001 fec8 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	f44f 7100 	mov.w	r1, #512	; 0x200
 800040c:	480e      	ldr	r0, [pc, #56]	; (8000448 <Bay+0x5c>)
 800040e:	f001 fec2 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_SET);
 8000412:	2201      	movs	r2, #1
 8000414:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000418:	480b      	ldr	r0, [pc, #44]	; (8000448 <Bay+0x5c>)
 800041a:	f001 febc 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_SET);
 800041e:	2201      	movs	r2, #1
 8000420:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000424:	4808      	ldr	r0, [pc, #32]	; (8000448 <Bay+0x5c>)
 8000426:	f001 feb6 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_SET);
 800042a:	2201      	movs	r2, #1
 800042c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000430:	4805      	ldr	r0, [pc, #20]	; (8000448 <Bay+0x5c>)
 8000432:	f001 feb0 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_SET);
 8000436:	2201      	movs	r2, #1
 8000438:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800043c:	4802      	ldr	r0, [pc, #8]	; (8000448 <Bay+0x5c>)
 800043e:	f001 feaa 	bl	8002196 <HAL_GPIO_WritePin>
}
 8000442:	bf00      	nop
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop
 8000448:	40010c00 	.word	0x40010c00

0800044c <Tam>:

void Tam(void) {
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET);
 8000450:	2200      	movs	r2, #0
 8000452:	2180      	movs	r1, #128	; 0x80
 8000454:	4814      	ldr	r0, [pc, #80]	; (80004a8 <Tam+0x5c>)
 8000456:	f001 fe9e 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 800045a:	2200      	movs	r2, #0
 800045c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000460:	4811      	ldr	r0, [pc, #68]	; (80004a8 <Tam+0x5c>)
 8000462:	f001 fe98 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 7100 	mov.w	r1, #512	; 0x200
 800046c:	480e      	ldr	r0, [pc, #56]	; (80004a8 <Tam+0x5c>)
 800046e:	f001 fe92 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000472:	2200      	movs	r2, #0
 8000474:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000478:	480b      	ldr	r0, [pc, #44]	; (80004a8 <Tam+0x5c>)
 800047a:	f001 fe8c 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET);
 800047e:	2200      	movs	r2, #0
 8000480:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000484:	4808      	ldr	r0, [pc, #32]	; (80004a8 <Tam+0x5c>)
 8000486:	f001 fe86 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 800048a:	2200      	movs	r2, #0
 800048c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000490:	4805      	ldr	r0, [pc, #20]	; (80004a8 <Tam+0x5c>)
 8000492:	f001 fe80 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET);
 8000496:	2200      	movs	r2, #0
 8000498:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800049c:	4802      	ldr	r0, [pc, #8]	; (80004a8 <Tam+0x5c>)
 800049e:	f001 fe7a 	bl	8002196 <HAL_GPIO_WritePin>
}
 80004a2:	bf00      	nop
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	40010c00 	.word	0x40010c00

080004ac <Chin>:

void Chin(void) {
 80004ac:	b580      	push	{r7, lr}
 80004ae:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET);
 80004b0:	2200      	movs	r2, #0
 80004b2:	2180      	movs	r1, #128	; 0x80
 80004b4:	4814      	ldr	r0, [pc, #80]	; (8000508 <Chin+0x5c>)
 80004b6:	f001 fe6e 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 80004ba:	2200      	movs	r2, #0
 80004bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004c0:	4811      	ldr	r0, [pc, #68]	; (8000508 <Chin+0x5c>)
 80004c2:	f001 fe68 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 80004c6:	2200      	movs	r2, #0
 80004c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004cc:	480e      	ldr	r0, [pc, #56]	; (8000508 <Chin+0x5c>)
 80004ce:	f001 fe62 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 80004d2:	2200      	movs	r2, #0
 80004d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004d8:	480b      	ldr	r0, [pc, #44]	; (8000508 <Chin+0x5c>)
 80004da:	f001 fe5c 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_SET);
 80004de:	2201      	movs	r2, #1
 80004e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004e4:	4808      	ldr	r0, [pc, #32]	; (8000508 <Chin+0x5c>)
 80004e6:	f001 fe56 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004f0:	4805      	ldr	r0, [pc, #20]	; (8000508 <Chin+0x5c>)
 80004f2:	f001 fe50 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET);
 80004f6:	2200      	movs	r2, #0
 80004f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004fc:	4802      	ldr	r0, [pc, #8]	; (8000508 <Chin+0x5c>)
 80004fe:	f001 fe4a 	bl	8002196 <HAL_GPIO_WritePin>
}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40010c00 	.word	0x40010c00

0800050c <display7SEG>:

void display7SEG(int num) {
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	2b09      	cmp	r3, #9
 8000518:	d834      	bhi.n	8000584 <display7SEG+0x78>
 800051a:	a201      	add	r2, pc, #4	; (adr r2, 8000520 <display7SEG+0x14>)
 800051c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000520:	08000549 	.word	0x08000549
 8000524:	0800054f 	.word	0x0800054f
 8000528:	08000555 	.word	0x08000555
 800052c:	0800055b 	.word	0x0800055b
 8000530:	08000561 	.word	0x08000561
 8000534:	08000567 	.word	0x08000567
 8000538:	0800056d 	.word	0x0800056d
 800053c:	08000573 	.word	0x08000573
 8000540:	08000579 	.word	0x08000579
 8000544:	0800057f 	.word	0x0800057f
    switch(num) {
        case 0: Khong(); break;
 8000548:	f7ff fe00 	bl	800014c <Khong>
 800054c:	e01a      	b.n	8000584 <display7SEG+0x78>
        case 1: Mot(); break;
 800054e:	f7ff fe2d 	bl	80001ac <Mot>
 8000552:	e017      	b.n	8000584 <display7SEG+0x78>
        case 2: Hai(); break;
 8000554:	f7ff fe5a 	bl	800020c <Hai>
 8000558:	e014      	b.n	8000584 <display7SEG+0x78>
        case 3: Ba(); break;
 800055a:	f7ff fe87 	bl	800026c <Ba>
 800055e:	e011      	b.n	8000584 <display7SEG+0x78>
        case 4: Bon(); break;
 8000560:	f7ff feb4 	bl	80002cc <Bon>
 8000564:	e00e      	b.n	8000584 <display7SEG+0x78>
        case 5: Nam(); break;
 8000566:	f7ff fee1 	bl	800032c <Nam>
 800056a:	e00b      	b.n	8000584 <display7SEG+0x78>
        case 6: Sau(); break;
 800056c:	f7ff ff0e 	bl	800038c <Sau>
 8000570:	e008      	b.n	8000584 <display7SEG+0x78>
        case 7: Bay(); break;
 8000572:	f7ff ff3b 	bl	80003ec <Bay>
 8000576:	e005      	b.n	8000584 <display7SEG+0x78>
        case 8: Tam(); break;
 8000578:	f7ff ff68 	bl	800044c <Tam>
 800057c:	e002      	b.n	8000584 <display7SEG+0x78>
        case 9: Chin(); break;
 800057e:	f7ff ff95 	bl	80004ac <Chin>
 8000582:	bf00      	nop
    }
}
 8000584:	bf00      	nop
 8000586:	3708      	adds	r7, #8
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}

0800058c <Khong_1>:
 *      Author: PC
 */
#include "Component_1.h"


void Khong_1(void) {
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8000590:	2200      	movs	r2, #0
 8000592:	2101      	movs	r1, #1
 8000594:	4811      	ldr	r0, [pc, #68]	; (80005dc <Khong_1+0x50>)
 8000596:	f001 fdfe 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 800059a:	2200      	movs	r2, #0
 800059c:	2102      	movs	r1, #2
 800059e:	480f      	ldr	r0, [pc, #60]	; (80005dc <Khong_1+0x50>)
 80005a0:	f001 fdf9 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80005a4:	2200      	movs	r2, #0
 80005a6:	2104      	movs	r1, #4
 80005a8:	480c      	ldr	r0, [pc, #48]	; (80005dc <Khong_1+0x50>)
 80005aa:	f001 fdf4 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80005ae:	2200      	movs	r2, #0
 80005b0:	2108      	movs	r1, #8
 80005b2:	480a      	ldr	r0, [pc, #40]	; (80005dc <Khong_1+0x50>)
 80005b4:	f001 fdef 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 80005b8:	2200      	movs	r2, #0
 80005ba:	2110      	movs	r1, #16
 80005bc:	4807      	ldr	r0, [pc, #28]	; (80005dc <Khong_1+0x50>)
 80005be:	f001 fdea 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 80005c2:	2200      	movs	r2, #0
 80005c4:	2120      	movs	r1, #32
 80005c6:	4805      	ldr	r0, [pc, #20]	; (80005dc <Khong_1+0x50>)
 80005c8:	f001 fde5 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 80005cc:	2201      	movs	r2, #1
 80005ce:	2140      	movs	r1, #64	; 0x40
 80005d0:	4802      	ldr	r0, [pc, #8]	; (80005dc <Khong_1+0x50>)
 80005d2:	f001 fde0 	bl	8002196 <HAL_GPIO_WritePin>
}
 80005d6:	bf00      	nop
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	40010c00 	.word	0x40010c00

080005e0 <Mot_1>:

void Mot_1(void) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 80005e4:	2201      	movs	r2, #1
 80005e6:	2101      	movs	r1, #1
 80005e8:	4811      	ldr	r0, [pc, #68]	; (8000630 <Mot_1+0x50>)
 80005ea:	f001 fdd4 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80005ee:	2200      	movs	r2, #0
 80005f0:	2102      	movs	r1, #2
 80005f2:	480f      	ldr	r0, [pc, #60]	; (8000630 <Mot_1+0x50>)
 80005f4:	f001 fdcf 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80005f8:	2200      	movs	r2, #0
 80005fa:	2104      	movs	r1, #4
 80005fc:	480c      	ldr	r0, [pc, #48]	; (8000630 <Mot_1+0x50>)
 80005fe:	f001 fdca 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 8000602:	2201      	movs	r2, #1
 8000604:	2108      	movs	r1, #8
 8000606:	480a      	ldr	r0, [pc, #40]	; (8000630 <Mot_1+0x50>)
 8000608:	f001 fdc5 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 800060c:	2201      	movs	r2, #1
 800060e:	2110      	movs	r1, #16
 8000610:	4807      	ldr	r0, [pc, #28]	; (8000630 <Mot_1+0x50>)
 8000612:	f001 fdc0 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8000616:	2201      	movs	r2, #1
 8000618:	2120      	movs	r1, #32
 800061a:	4805      	ldr	r0, [pc, #20]	; (8000630 <Mot_1+0x50>)
 800061c:	f001 fdbb 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 8000620:	2201      	movs	r2, #1
 8000622:	2140      	movs	r1, #64	; 0x40
 8000624:	4802      	ldr	r0, [pc, #8]	; (8000630 <Mot_1+0x50>)
 8000626:	f001 fdb6 	bl	8002196 <HAL_GPIO_WritePin>
}
 800062a:	bf00      	nop
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	40010c00 	.word	0x40010c00

08000634 <Hai_1>:

void Hai_1(void) {
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8000638:	2200      	movs	r2, #0
 800063a:	2101      	movs	r1, #1
 800063c:	4811      	ldr	r0, [pc, #68]	; (8000684 <Hai_1+0x50>)
 800063e:	f001 fdaa 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	2102      	movs	r1, #2
 8000646:	480f      	ldr	r0, [pc, #60]	; (8000684 <Hai_1+0x50>)
 8000648:	f001 fda5 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_SET);
 800064c:	2201      	movs	r2, #1
 800064e:	2104      	movs	r1, #4
 8000650:	480c      	ldr	r0, [pc, #48]	; (8000684 <Hai_1+0x50>)
 8000652:	f001 fda0 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	2108      	movs	r1, #8
 800065a:	480a      	ldr	r0, [pc, #40]	; (8000684 <Hai_1+0x50>)
 800065c:	f001 fd9b 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8000660:	2200      	movs	r2, #0
 8000662:	2110      	movs	r1, #16
 8000664:	4807      	ldr	r0, [pc, #28]	; (8000684 <Hai_1+0x50>)
 8000666:	f001 fd96 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 800066a:	2201      	movs	r2, #1
 800066c:	2120      	movs	r1, #32
 800066e:	4805      	ldr	r0, [pc, #20]	; (8000684 <Hai_1+0x50>)
 8000670:	f001 fd91 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8000674:	2200      	movs	r2, #0
 8000676:	2140      	movs	r1, #64	; 0x40
 8000678:	4802      	ldr	r0, [pc, #8]	; (8000684 <Hai_1+0x50>)
 800067a:	f001 fd8c 	bl	8002196 <HAL_GPIO_WritePin>
}
 800067e:	bf00      	nop
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	40010c00 	.word	0x40010c00

08000688 <Ba_1>:

void Ba_1(void) {
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 800068c:	2200      	movs	r2, #0
 800068e:	2101      	movs	r1, #1
 8000690:	4811      	ldr	r0, [pc, #68]	; (80006d8 <Ba_1+0x50>)
 8000692:	f001 fd80 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000696:	2200      	movs	r2, #0
 8000698:	2102      	movs	r1, #2
 800069a:	480f      	ldr	r0, [pc, #60]	; (80006d8 <Ba_1+0x50>)
 800069c:	f001 fd7b 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2104      	movs	r1, #4
 80006a4:	480c      	ldr	r0, [pc, #48]	; (80006d8 <Ba_1+0x50>)
 80006a6:	f001 fd76 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80006aa:	2200      	movs	r2, #0
 80006ac:	2108      	movs	r1, #8
 80006ae:	480a      	ldr	r0, [pc, #40]	; (80006d8 <Ba_1+0x50>)
 80006b0:	f001 fd71 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 80006b4:	2201      	movs	r2, #1
 80006b6:	2110      	movs	r1, #16
 80006b8:	4807      	ldr	r0, [pc, #28]	; (80006d8 <Ba_1+0x50>)
 80006ba:	f001 fd6c 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 80006be:	2201      	movs	r2, #1
 80006c0:	2120      	movs	r1, #32
 80006c2:	4805      	ldr	r0, [pc, #20]	; (80006d8 <Ba_1+0x50>)
 80006c4:	f001 fd67 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	2140      	movs	r1, #64	; 0x40
 80006cc:	4802      	ldr	r0, [pc, #8]	; (80006d8 <Ba_1+0x50>)
 80006ce:	f001 fd62 	bl	8002196 <HAL_GPIO_WritePin>
}
 80006d2:	bf00      	nop
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40010c00 	.word	0x40010c00

080006dc <Bon_1>:

void Bon_1(void) {
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 80006e0:	2201      	movs	r2, #1
 80006e2:	2101      	movs	r1, #1
 80006e4:	4811      	ldr	r0, [pc, #68]	; (800072c <Bon_1+0x50>)
 80006e6:	f001 fd56 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80006ea:	2200      	movs	r2, #0
 80006ec:	2102      	movs	r1, #2
 80006ee:	480f      	ldr	r0, [pc, #60]	; (800072c <Bon_1+0x50>)
 80006f0:	f001 fd51 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80006f4:	2200      	movs	r2, #0
 80006f6:	2104      	movs	r1, #4
 80006f8:	480c      	ldr	r0, [pc, #48]	; (800072c <Bon_1+0x50>)
 80006fa:	f001 fd4c 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 80006fe:	2201      	movs	r2, #1
 8000700:	2108      	movs	r1, #8
 8000702:	480a      	ldr	r0, [pc, #40]	; (800072c <Bon_1+0x50>)
 8000704:	f001 fd47 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8000708:	2201      	movs	r2, #1
 800070a:	2110      	movs	r1, #16
 800070c:	4807      	ldr	r0, [pc, #28]	; (800072c <Bon_1+0x50>)
 800070e:	f001 fd42 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000712:	2200      	movs	r2, #0
 8000714:	2120      	movs	r1, #32
 8000716:	4805      	ldr	r0, [pc, #20]	; (800072c <Bon_1+0x50>)
 8000718:	f001 fd3d 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	2140      	movs	r1, #64	; 0x40
 8000720:	4802      	ldr	r0, [pc, #8]	; (800072c <Bon_1+0x50>)
 8000722:	f001 fd38 	bl	8002196 <HAL_GPIO_WritePin>
}
 8000726:	bf00      	nop
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	40010c00 	.word	0x40010c00

08000730 <Nam_1>:

void Nam_1(void) {
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8000734:	2200      	movs	r2, #0
 8000736:	2101      	movs	r1, #1
 8000738:	4811      	ldr	r0, [pc, #68]	; (8000780 <Nam_1+0x50>)
 800073a:	f001 fd2c 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 800073e:	2201      	movs	r2, #1
 8000740:	2102      	movs	r1, #2
 8000742:	480f      	ldr	r0, [pc, #60]	; (8000780 <Nam_1+0x50>)
 8000744:	f001 fd27 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	2104      	movs	r1, #4
 800074c:	480c      	ldr	r0, [pc, #48]	; (8000780 <Nam_1+0x50>)
 800074e:	f001 fd22 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000752:	2200      	movs	r2, #0
 8000754:	2108      	movs	r1, #8
 8000756:	480a      	ldr	r0, [pc, #40]	; (8000780 <Nam_1+0x50>)
 8000758:	f001 fd1d 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 800075c:	2201      	movs	r2, #1
 800075e:	2110      	movs	r1, #16
 8000760:	4807      	ldr	r0, [pc, #28]	; (8000780 <Nam_1+0x50>)
 8000762:	f001 fd18 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000766:	2200      	movs	r2, #0
 8000768:	2120      	movs	r1, #32
 800076a:	4805      	ldr	r0, [pc, #20]	; (8000780 <Nam_1+0x50>)
 800076c:	f001 fd13 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8000770:	2200      	movs	r2, #0
 8000772:	2140      	movs	r1, #64	; 0x40
 8000774:	4802      	ldr	r0, [pc, #8]	; (8000780 <Nam_1+0x50>)
 8000776:	f001 fd0e 	bl	8002196 <HAL_GPIO_WritePin>
}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	40010c00 	.word	0x40010c00

08000784 <Sau_1>:

void Sau_1(void) {
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8000788:	2200      	movs	r2, #0
 800078a:	2101      	movs	r1, #1
 800078c:	4811      	ldr	r0, [pc, #68]	; (80007d4 <Sau_1+0x50>)
 800078e:	f001 fd02 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 8000792:	2201      	movs	r2, #1
 8000794:	2102      	movs	r1, #2
 8000796:	480f      	ldr	r0, [pc, #60]	; (80007d4 <Sau_1+0x50>)
 8000798:	f001 fcfd 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 800079c:	2200      	movs	r2, #0
 800079e:	2104      	movs	r1, #4
 80007a0:	480c      	ldr	r0, [pc, #48]	; (80007d4 <Sau_1+0x50>)
 80007a2:	f001 fcf8 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80007a6:	2200      	movs	r2, #0
 80007a8:	2108      	movs	r1, #8
 80007aa:	480a      	ldr	r0, [pc, #40]	; (80007d4 <Sau_1+0x50>)
 80007ac:	f001 fcf3 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 80007b0:	2200      	movs	r2, #0
 80007b2:	2110      	movs	r1, #16
 80007b4:	4807      	ldr	r0, [pc, #28]	; (80007d4 <Sau_1+0x50>)
 80007b6:	f001 fcee 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2120      	movs	r1, #32
 80007be:	4805      	ldr	r0, [pc, #20]	; (80007d4 <Sau_1+0x50>)
 80007c0:	f001 fce9 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 80007c4:	2200      	movs	r2, #0
 80007c6:	2140      	movs	r1, #64	; 0x40
 80007c8:	4802      	ldr	r0, [pc, #8]	; (80007d4 <Sau_1+0x50>)
 80007ca:	f001 fce4 	bl	8002196 <HAL_GPIO_WritePin>
}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40010c00 	.word	0x40010c00

080007d8 <Bay_1>:

void Bay_1(void) {
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80007dc:	2200      	movs	r2, #0
 80007de:	2101      	movs	r1, #1
 80007e0:	4811      	ldr	r0, [pc, #68]	; (8000828 <Bay_1+0x50>)
 80007e2:	f001 fcd8 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80007e6:	2200      	movs	r2, #0
 80007e8:	2102      	movs	r1, #2
 80007ea:	480f      	ldr	r0, [pc, #60]	; (8000828 <Bay_1+0x50>)
 80007ec:	f001 fcd3 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80007f0:	2200      	movs	r2, #0
 80007f2:	2104      	movs	r1, #4
 80007f4:	480c      	ldr	r0, [pc, #48]	; (8000828 <Bay_1+0x50>)
 80007f6:	f001 fcce 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 80007fa:	2201      	movs	r2, #1
 80007fc:	2108      	movs	r1, #8
 80007fe:	480a      	ldr	r0, [pc, #40]	; (8000828 <Bay_1+0x50>)
 8000800:	f001 fcc9 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8000804:	2201      	movs	r2, #1
 8000806:	2110      	movs	r1, #16
 8000808:	4807      	ldr	r0, [pc, #28]	; (8000828 <Bay_1+0x50>)
 800080a:	f001 fcc4 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 800080e:	2201      	movs	r2, #1
 8000810:	2120      	movs	r1, #32
 8000812:	4805      	ldr	r0, [pc, #20]	; (8000828 <Bay_1+0x50>)
 8000814:	f001 fcbf 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 8000818:	2201      	movs	r2, #1
 800081a:	2140      	movs	r1, #64	; 0x40
 800081c:	4802      	ldr	r0, [pc, #8]	; (8000828 <Bay_1+0x50>)
 800081e:	f001 fcba 	bl	8002196 <HAL_GPIO_WritePin>
}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40010c00 	.word	0x40010c00

0800082c <Tam_1>:

void Tam_1(void) {
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8000830:	2200      	movs	r2, #0
 8000832:	2101      	movs	r1, #1
 8000834:	4811      	ldr	r0, [pc, #68]	; (800087c <Tam_1+0x50>)
 8000836:	f001 fcae 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 800083a:	2200      	movs	r2, #0
 800083c:	2102      	movs	r1, #2
 800083e:	480f      	ldr	r0, [pc, #60]	; (800087c <Tam_1+0x50>)
 8000840:	f001 fca9 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000844:	2200      	movs	r2, #0
 8000846:	2104      	movs	r1, #4
 8000848:	480c      	ldr	r0, [pc, #48]	; (800087c <Tam_1+0x50>)
 800084a:	f001 fca4 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 800084e:	2200      	movs	r2, #0
 8000850:	2108      	movs	r1, #8
 8000852:	480a      	ldr	r0, [pc, #40]	; (800087c <Tam_1+0x50>)
 8000854:	f001 fc9f 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8000858:	2200      	movs	r2, #0
 800085a:	2110      	movs	r1, #16
 800085c:	4807      	ldr	r0, [pc, #28]	; (800087c <Tam_1+0x50>)
 800085e:	f001 fc9a 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000862:	2200      	movs	r2, #0
 8000864:	2120      	movs	r1, #32
 8000866:	4805      	ldr	r0, [pc, #20]	; (800087c <Tam_1+0x50>)
 8000868:	f001 fc95 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 800086c:	2200      	movs	r2, #0
 800086e:	2140      	movs	r1, #64	; 0x40
 8000870:	4802      	ldr	r0, [pc, #8]	; (800087c <Tam_1+0x50>)
 8000872:	f001 fc90 	bl	8002196 <HAL_GPIO_WritePin>
}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40010c00 	.word	0x40010c00

08000880 <Chin_1>:

void Chin_1(void) {
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8000884:	2200      	movs	r2, #0
 8000886:	2101      	movs	r1, #1
 8000888:	4811      	ldr	r0, [pc, #68]	; (80008d0 <Chin_1+0x50>)
 800088a:	f001 fc84 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	2102      	movs	r1, #2
 8000892:	480f      	ldr	r0, [pc, #60]	; (80008d0 <Chin_1+0x50>)
 8000894:	f001 fc7f 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000898:	2200      	movs	r2, #0
 800089a:	2104      	movs	r1, #4
 800089c:	480c      	ldr	r0, [pc, #48]	; (80008d0 <Chin_1+0x50>)
 800089e:	f001 fc7a 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	2108      	movs	r1, #8
 80008a6:	480a      	ldr	r0, [pc, #40]	; (80008d0 <Chin_1+0x50>)
 80008a8:	f001 fc75 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 80008ac:	2201      	movs	r2, #1
 80008ae:	2110      	movs	r1, #16
 80008b0:	4807      	ldr	r0, [pc, #28]	; (80008d0 <Chin_1+0x50>)
 80008b2:	f001 fc70 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2120      	movs	r1, #32
 80008ba:	4805      	ldr	r0, [pc, #20]	; (80008d0 <Chin_1+0x50>)
 80008bc:	f001 fc6b 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 80008c0:	2200      	movs	r2, #0
 80008c2:	2140      	movs	r1, #64	; 0x40
 80008c4:	4802      	ldr	r0, [pc, #8]	; (80008d0 <Chin_1+0x50>)
 80008c6:	f001 fc66 	bl	8002196 <HAL_GPIO_WritePin>
}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	40010c00 	.word	0x40010c00

080008d4 <display7SEG_1>:

void display7SEG_1(int num) {
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2b09      	cmp	r3, #9
 80008e0:	d834      	bhi.n	800094c <display7SEG_1+0x78>
 80008e2:	a201      	add	r2, pc, #4	; (adr r2, 80008e8 <display7SEG_1+0x14>)
 80008e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008e8:	08000911 	.word	0x08000911
 80008ec:	08000917 	.word	0x08000917
 80008f0:	0800091d 	.word	0x0800091d
 80008f4:	08000923 	.word	0x08000923
 80008f8:	08000929 	.word	0x08000929
 80008fc:	0800092f 	.word	0x0800092f
 8000900:	08000935 	.word	0x08000935
 8000904:	0800093b 	.word	0x0800093b
 8000908:	08000941 	.word	0x08000941
 800090c:	08000947 	.word	0x08000947
    switch(num) {
        case 0: Khong_1(); break;
 8000910:	f7ff fe3c 	bl	800058c <Khong_1>
 8000914:	e01a      	b.n	800094c <display7SEG_1+0x78>
        case 1: Mot_1(); break;
 8000916:	f7ff fe63 	bl	80005e0 <Mot_1>
 800091a:	e017      	b.n	800094c <display7SEG_1+0x78>
        case 2: Hai_1(); break;
 800091c:	f7ff fe8a 	bl	8000634 <Hai_1>
 8000920:	e014      	b.n	800094c <display7SEG_1+0x78>
        case 3: Ba_1(); break;
 8000922:	f7ff feb1 	bl	8000688 <Ba_1>
 8000926:	e011      	b.n	800094c <display7SEG_1+0x78>
        case 4: Bon_1(); break;
 8000928:	f7ff fed8 	bl	80006dc <Bon_1>
 800092c:	e00e      	b.n	800094c <display7SEG_1+0x78>
        case 5: Nam_1(); break;
 800092e:	f7ff feff 	bl	8000730 <Nam_1>
 8000932:	e00b      	b.n	800094c <display7SEG_1+0x78>
        case 6: Sau_1(); break;
 8000934:	f7ff ff26 	bl	8000784 <Sau_1>
 8000938:	e008      	b.n	800094c <display7SEG_1+0x78>
        case 7: Bay_1(); break;
 800093a:	f7ff ff4d 	bl	80007d8 <Bay_1>
 800093e:	e005      	b.n	800094c <display7SEG_1+0x78>
        case 8: Tam_1(); break;
 8000940:	f7ff ff74 	bl	800082c <Tam_1>
 8000944:	e002      	b.n	800094c <display7SEG_1+0x78>
        case 9: Chin_1(); break;
 8000946:	f7ff ff9b 	bl	8000880 <Chin_1>
 800094a:	bf00      	nop
    }
}
 800094c:	bf00      	nop
 800094e:	3708      	adds	r7, #8
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}

08000954 <subKeyProcess>:
int KeyReg2[ARRAY_SIZE] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};

int KeyReg3[ARRAY_SIZE] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};
int TimerForKeyPress[ARRAY_SIZE] = {2000, 2000, 2000, 2000};

void subKeyProcess(int i){
 8000954:	b480      	push	{r7}
 8000956:	b085      	sub	sp, #20
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
	for(int j = 0; j < ARRAY_SIZE; j++){
 800095c:	2300      	movs	r3, #0
 800095e:	60fb      	str	r3, [r7, #12]
 8000960:	e007      	b.n	8000972 <subKeyProcess+0x1e>
		button_flag[j] = 0;
 8000962:	4a0a      	ldr	r2, [pc, #40]	; (800098c <subKeyProcess+0x38>)
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	2100      	movs	r1, #0
 8000968:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int j = 0; j < ARRAY_SIZE; j++){
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	3301      	adds	r3, #1
 8000970:	60fb      	str	r3, [r7, #12]
 8000972:	68fb      	ldr	r3, [r7, #12]
 8000974:	2b03      	cmp	r3, #3
 8000976:	ddf4      	ble.n	8000962 <subKeyProcess+0xe>
	}
	button_flag[i] = 1;
 8000978:	4a04      	ldr	r2, [pc, #16]	; (800098c <subKeyProcess+0x38>)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	2101      	movs	r1, #1
 800097e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000982:	bf00      	nop
 8000984:	3714      	adds	r7, #20
 8000986:	46bd      	mov	sp, r7
 8000988:	bc80      	pop	{r7}
 800098a:	4770      	bx	lr
 800098c:	200000c0 	.word	0x200000c0

08000990 <subKeyProcess0>:

void subKeyProcess0(){
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
	PRESSED_STATE_0 = 1;
 8000994:	4b03      	ldr	r3, [pc, #12]	; (80009a4 <subKeyProcess0+0x14>)
 8000996:	2201      	movs	r2, #1
 8000998:	601a      	str	r2, [r3, #0]
}
 800099a:	bf00      	nop
 800099c:	46bd      	mov	sp, r7
 800099e:	bc80      	pop	{r7}
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	200000d0 	.word	0x200000d0

080009a8 <getKeyInput>:

void getKeyInput(){
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
	KeyReg0[0] = KeyReg1[0];
 80009ae:	4b57      	ldr	r3, [pc, #348]	; (8000b0c <getKeyInput+0x164>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	4a57      	ldr	r2, [pc, #348]	; (8000b10 <getKeyInput+0x168>)
 80009b4:	6013      	str	r3, [r2, #0]
	KeyReg1[0] = KeyReg2[0];
 80009b6:	4b57      	ldr	r3, [pc, #348]	; (8000b14 <getKeyInput+0x16c>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a54      	ldr	r2, [pc, #336]	; (8000b0c <getKeyInput+0x164>)
 80009bc:	6013      	str	r3, [r2, #0]
	KeyReg2[0] = HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);
 80009be:	2101      	movs	r1, #1
 80009c0:	4855      	ldr	r0, [pc, #340]	; (8000b18 <getKeyInput+0x170>)
 80009c2:	f001 fbd1 	bl	8002168 <HAL_GPIO_ReadPin>
 80009c6:	4603      	mov	r3, r0
 80009c8:	461a      	mov	r2, r3
 80009ca:	4b52      	ldr	r3, [pc, #328]	; (8000b14 <getKeyInput+0x16c>)
 80009cc:	601a      	str	r2, [r3, #0]

	KeyReg0[1] = KeyReg1[1];
 80009ce:	4b4f      	ldr	r3, [pc, #316]	; (8000b0c <getKeyInput+0x164>)
 80009d0:	685b      	ldr	r3, [r3, #4]
 80009d2:	4a4f      	ldr	r2, [pc, #316]	; (8000b10 <getKeyInput+0x168>)
 80009d4:	6053      	str	r3, [r2, #4]
	KeyReg1[1] = KeyReg2[1];
 80009d6:	4b4f      	ldr	r3, [pc, #316]	; (8000b14 <getKeyInput+0x16c>)
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	4a4c      	ldr	r2, [pc, #304]	; (8000b0c <getKeyInput+0x164>)
 80009dc:	6053      	str	r3, [r2, #4]
	KeyReg2[1] = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
 80009de:	2102      	movs	r1, #2
 80009e0:	484d      	ldr	r0, [pc, #308]	; (8000b18 <getKeyInput+0x170>)
 80009e2:	f001 fbc1 	bl	8002168 <HAL_GPIO_ReadPin>
 80009e6:	4603      	mov	r3, r0
 80009e8:	461a      	mov	r2, r3
 80009ea:	4b4a      	ldr	r3, [pc, #296]	; (8000b14 <getKeyInput+0x16c>)
 80009ec:	605a      	str	r2, [r3, #4]

	KeyReg0[2] = KeyReg1[2];
 80009ee:	4b47      	ldr	r3, [pc, #284]	; (8000b0c <getKeyInput+0x164>)
 80009f0:	689b      	ldr	r3, [r3, #8]
 80009f2:	4a47      	ldr	r2, [pc, #284]	; (8000b10 <getKeyInput+0x168>)
 80009f4:	6093      	str	r3, [r2, #8]
	KeyReg1[2] = KeyReg2[2];
 80009f6:	4b47      	ldr	r3, [pc, #284]	; (8000b14 <getKeyInput+0x16c>)
 80009f8:	689b      	ldr	r3, [r3, #8]
 80009fa:	4a44      	ldr	r2, [pc, #272]	; (8000b0c <getKeyInput+0x164>)
 80009fc:	6093      	str	r3, [r2, #8]
	KeyReg2[2] = HAL_GPIO_ReadPin(Button3_GPIO_Port, Button3_Pin);
 80009fe:	2104      	movs	r1, #4
 8000a00:	4845      	ldr	r0, [pc, #276]	; (8000b18 <getKeyInput+0x170>)
 8000a02:	f001 fbb1 	bl	8002168 <HAL_GPIO_ReadPin>
 8000a06:	4603      	mov	r3, r0
 8000a08:	461a      	mov	r2, r3
 8000a0a:	4b42      	ldr	r3, [pc, #264]	; (8000b14 <getKeyInput+0x16c>)
 8000a0c:	609a      	str	r2, [r3, #8]

	KeyReg0[3] = KeyReg1[3];
 8000a0e:	4b3f      	ldr	r3, [pc, #252]	; (8000b0c <getKeyInput+0x164>)
 8000a10:	68db      	ldr	r3, [r3, #12]
 8000a12:	4a3f      	ldr	r2, [pc, #252]	; (8000b10 <getKeyInput+0x168>)
 8000a14:	60d3      	str	r3, [r2, #12]
	KeyReg1[3] = KeyReg2[3];
 8000a16:	4b3f      	ldr	r3, [pc, #252]	; (8000b14 <getKeyInput+0x16c>)
 8000a18:	68db      	ldr	r3, [r3, #12]
 8000a1a:	4a3c      	ldr	r2, [pc, #240]	; (8000b0c <getKeyInput+0x164>)
 8000a1c:	60d3      	str	r3, [r2, #12]
	KeyReg2[3] = HAL_GPIO_ReadPin(Button4_GPIO_Port, Button4_Pin);
 8000a1e:	2108      	movs	r1, #8
 8000a20:	483d      	ldr	r0, [pc, #244]	; (8000b18 <getKeyInput+0x170>)
 8000a22:	f001 fba1 	bl	8002168 <HAL_GPIO_ReadPin>
 8000a26:	4603      	mov	r3, r0
 8000a28:	461a      	mov	r2, r3
 8000a2a:	4b3a      	ldr	r3, [pc, #232]	; (8000b14 <getKeyInput+0x16c>)
 8000a2c:	60da      	str	r2, [r3, #12]

	for(int i = 0; i < ARRAY_SIZE; i++){
 8000a2e:	2300      	movs	r3, #0
 8000a30:	607b      	str	r3, [r7, #4]
 8000a32:	e063      	b.n	8000afc <getKeyInput+0x154>
		if((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])){
 8000a34:	4a36      	ldr	r2, [pc, #216]	; (8000b10 <getKeyInput+0x168>)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a3c:	4933      	ldr	r1, [pc, #204]	; (8000b0c <getKeyInput+0x164>)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d156      	bne.n	8000af6 <getKeyInput+0x14e>
 8000a48:	4a30      	ldr	r2, [pc, #192]	; (8000b0c <getKeyInput+0x164>)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a50:	4930      	ldr	r1, [pc, #192]	; (8000b14 <getKeyInput+0x16c>)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	d14c      	bne.n	8000af6 <getKeyInput+0x14e>
			if(KeyReg3[i] != KeyReg2[i]){
 8000a5c:	4a2f      	ldr	r2, [pc, #188]	; (8000b1c <getKeyInput+0x174>)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a64:	492b      	ldr	r1, [pc, #172]	; (8000b14 <getKeyInput+0x16c>)
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	d017      	beq.n	8000aa0 <getKeyInput+0xf8>
				KeyReg3[i] = KeyReg2[i];
 8000a70:	4a28      	ldr	r2, [pc, #160]	; (8000b14 <getKeyInput+0x16c>)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a78:	4928      	ldr	r1, [pc, #160]	; (8000b1c <getKeyInput+0x174>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(KeyReg2[i] == PRESSED_STATE){
 8000a80:	4a24      	ldr	r2, [pc, #144]	; (8000b14 <getKeyInput+0x16c>)
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d134      	bne.n	8000af6 <getKeyInput+0x14e>
					subKeyProcess(i);
 8000a8c:	6878      	ldr	r0, [r7, #4]
 8000a8e:	f7ff ff61 	bl	8000954 <subKeyProcess>
					TimerForKeyPress[i] = 2000;
 8000a92:	4a23      	ldr	r2, [pc, #140]	; (8000b20 <getKeyInput+0x178>)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000a9a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000a9e:	e02a      	b.n	8000af6 <getKeyInput+0x14e>
				}
			}else{
				TimerForKeyPress[i]--;
 8000aa0:	4a1f      	ldr	r2, [pc, #124]	; (8000b20 <getKeyInput+0x178>)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aa8:	1e5a      	subs	r2, r3, #1
 8000aaa:	491d      	ldr	r1, [pc, #116]	; (8000b20 <getKeyInput+0x178>)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(TimerForKeyPress[i] == 0){
 8000ab2:	4a1b      	ldr	r2, [pc, #108]	; (8000b20 <getKeyInput+0x178>)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d11b      	bne.n	8000af6 <getKeyInput+0x14e>
					if(i == 0 && KeyReg2[0] == PRESSED_STATE){
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d106      	bne.n	8000ad2 <getKeyInput+0x12a>
 8000ac4:	4b13      	ldr	r3, [pc, #76]	; (8000b14 <getKeyInput+0x16c>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d102      	bne.n	8000ad2 <getKeyInput+0x12a>
						subKeyProcess0();
 8000acc:	f7ff ff60 	bl	8000990 <subKeyProcess0>
 8000ad0:	e00b      	b.n	8000aea <getKeyInput+0x142>
					}
					else if(i != 0 && KeyReg2[i] == PRESSED_STATE){
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d008      	beq.n	8000aea <getKeyInput+0x142>
 8000ad8:	4a0e      	ldr	r2, [pc, #56]	; (8000b14 <getKeyInput+0x16c>)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d102      	bne.n	8000aea <getKeyInput+0x142>
						subKeyProcess(i);
 8000ae4:	6878      	ldr	r0, [r7, #4]
 8000ae6:	f7ff ff35 	bl	8000954 <subKeyProcess>
					}
					TimerForKeyPress[i] = 2000;
 8000aea:	4a0d      	ldr	r2, [pc, #52]	; (8000b20 <getKeyInput+0x178>)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000af2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < ARRAY_SIZE; i++){
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	3301      	adds	r3, #1
 8000afa:	607b      	str	r3, [r7, #4]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2b03      	cmp	r3, #3
 8000b00:	dd98      	ble.n	8000a34 <getKeyInput+0x8c>
				}
			}
		}
	}
}
 8000b02:	bf00      	nop
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	20000010 	.word	0x20000010
 8000b10:	20000000 	.word	0x20000000
 8000b14:	20000020 	.word	0x20000020
 8000b18:	40010800 	.word	0x40010800
 8000b1c:	20000030 	.word	0x20000030
 8000b20:	20000040 	.word	0x20000040

08000b24 <Reset>:
 */

#include "fsm_automatic.h"
#include "global.h"

void Reset(){
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
	en0 = 1; en1 = 0; en2 = 1; en3 = 0;
 8000b28:	4b1e      	ldr	r3, [pc, #120]	; (8000ba4 <Reset+0x80>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	4b1e      	ldr	r3, [pc, #120]	; (8000ba8 <Reset+0x84>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	4b1d      	ldr	r3, [pc, #116]	; (8000bac <Reset+0x88>)
 8000b36:	2201      	movs	r2, #1
 8000b38:	601a      	str	r2, [r3, #0]
 8000b3a:	4b1d      	ldr	r3, [pc, #116]	; (8000bb0 <Reset+0x8c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
	i_1 = max_Red;
 8000b40:	4b1c      	ldr	r3, [pc, #112]	; (8000bb4 <Reset+0x90>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a1c      	ldr	r2, [pc, #112]	; (8000bb8 <Reset+0x94>)
 8000b46:	6013      	str	r3, [r2, #0]
	j_1 = max_Yellow;
 8000b48:	4b1c      	ldr	r3, [pc, #112]	; (8000bbc <Reset+0x98>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a1c      	ldr	r2, [pc, #112]	; (8000bc0 <Reset+0x9c>)
 8000b4e:	6013      	str	r3, [r2, #0]
	t_1 = max_Green;
 8000b50:	4b1c      	ldr	r3, [pc, #112]	; (8000bc4 <Reset+0xa0>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a1c      	ldr	r2, [pc, #112]	; (8000bc8 <Reset+0xa4>)
 8000b56:	6013      	str	r3, [r2, #0]
	i_2 = max_Red;
 8000b58:	4b16      	ldr	r3, [pc, #88]	; (8000bb4 <Reset+0x90>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a1b      	ldr	r2, [pc, #108]	; (8000bcc <Reset+0xa8>)
 8000b5e:	6013      	str	r3, [r2, #0]
	j_2 = max_Yellow;
 8000b60:	4b16      	ldr	r3, [pc, #88]	; (8000bbc <Reset+0x98>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a1a      	ldr	r2, [pc, #104]	; (8000bd0 <Reset+0xac>)
 8000b66:	6013      	str	r3, [r2, #0]
	t_2 = max_Green;
 8000b68:	4b16      	ldr	r3, [pc, #88]	; (8000bc4 <Reset+0xa0>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a19      	ldr	r2, [pc, #100]	; (8000bd4 <Reset+0xb0>)
 8000b6e:	6013      	str	r3, [r2, #0]
	test = 1; r = 1; dem = 2;
 8000b70:	4b19      	ldr	r3, [pc, #100]	; (8000bd8 <Reset+0xb4>)
 8000b72:	2201      	movs	r2, #1
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	4b19      	ldr	r3, [pc, #100]	; (8000bdc <Reset+0xb8>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	4b18      	ldr	r3, [pc, #96]	; (8000be0 <Reset+0xbc>)
 8000b7e:	2202      	movs	r2, #2
 8000b80:	601a      	str	r2, [r3, #0]
	turn = 0;
 8000b82:	4b18      	ldr	r3, [pc, #96]	; (8000be4 <Reset+0xc0>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	601a      	str	r2, [r3, #0]
	counter = 0, counter2 = 1;
 8000b88:	4b17      	ldr	r3, [pc, #92]	; (8000be8 <Reset+0xc4>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	4b17      	ldr	r3, [pc, #92]	; (8000bec <Reset+0xc8>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	601a      	str	r2, [r3, #0]
	bool = 0;
 8000b94:	4b16      	ldr	r3, [pc, #88]	; (8000bf0 <Reset+0xcc>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
}
 8000b9a:	bf00      	nop
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	20000050 	.word	0x20000050
 8000ba8:	200000dc 	.word	0x200000dc
 8000bac:	20000054 	.word	0x20000054
 8000bb0:	200000e0 	.word	0x200000e0
 8000bb4:	20000080 	.word	0x20000080
 8000bb8:	2000005c 	.word	0x2000005c
 8000bbc:	20000084 	.word	0x20000084
 8000bc0:	20000060 	.word	0x20000060
 8000bc4:	20000088 	.word	0x20000088
 8000bc8:	20000064 	.word	0x20000064
 8000bcc:	20000068 	.word	0x20000068
 8000bd0:	2000006c 	.word	0x2000006c
 8000bd4:	20000070 	.word	0x20000070
 8000bd8:	20000074 	.word	0x20000074
 8000bdc:	20000078 	.word	0x20000078
 8000be0:	2000007c 	.word	0x2000007c
 8000be4:	200000f0 	.word	0x200000f0
 8000be8:	200000ec 	.word	0x200000ec
 8000bec:	20000058 	.word	0x20000058
 8000bf0:	200000e4 	.word	0x200000e4

08000bf4 <case1>:
void case1() {
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
	switch(counter){
 8000bf8:	4ba5      	ldr	r3, [pc, #660]	; (8000e90 <case1+0x29c>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b02      	cmp	r3, #2
 8000bfe:	d079      	beq.n	8000cf4 <case1+0x100>
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	f300 80b3 	bgt.w	8000d6c <case1+0x178>
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d002      	beq.n	8000c10 <case1+0x1c>
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	d039      	beq.n	8000c82 <case1+0x8e>
 8000c0e:	e0ad      	b.n	8000d6c <case1+0x178>
	case 0:
		LED_RED_3();
 8000c10:	f000 fbb4 	bl	800137c <LED_RED_3>
		if (r == 1) {
 8000c14:	4b9f      	ldr	r3, [pc, #636]	; (8000e94 <case1+0x2a0>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d10b      	bne.n	8000c34 <case1+0x40>
			display7SEG(i_1 / 10);
 8000c1c:	4b9e      	ldr	r3, [pc, #632]	; (8000e98 <case1+0x2a4>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a9e      	ldr	r2, [pc, #632]	; (8000e9c <case1+0x2a8>)
 8000c22:	fb82 1203 	smull	r1, r2, r2, r3
 8000c26:	1092      	asrs	r2, r2, #2
 8000c28:	17db      	asrs	r3, r3, #31
 8000c2a:	1ad3      	subs	r3, r2, r3
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f7ff fc6d 	bl	800050c <display7SEG>
 8000c32:	e00f      	b.n	8000c54 <case1+0x60>
		} else {
			display7SEG(i_1 % 10);
 8000c34:	4b98      	ldr	r3, [pc, #608]	; (8000e98 <case1+0x2a4>)
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	4b98      	ldr	r3, [pc, #608]	; (8000e9c <case1+0x2a8>)
 8000c3a:	fb83 1302 	smull	r1, r3, r3, r2
 8000c3e:	1099      	asrs	r1, r3, #2
 8000c40:	17d3      	asrs	r3, r2, #31
 8000c42:	1ac9      	subs	r1, r1, r3
 8000c44:	460b      	mov	r3, r1
 8000c46:	009b      	lsls	r3, r3, #2
 8000c48:	440b      	add	r3, r1
 8000c4a:	005b      	lsls	r3, r3, #1
 8000c4c:	1ad1      	subs	r1, r2, r3
 8000c4e:	4608      	mov	r0, r1
 8000c50:	f7ff fc5c 	bl	800050c <display7SEG>
		}
		if(dem == 0){
 8000c54:	4b92      	ldr	r3, [pc, #584]	; (8000ea0 <case1+0x2ac>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d104      	bne.n	8000c66 <case1+0x72>
			i_1--;
 8000c5c:	4b8e      	ldr	r3, [pc, #568]	; (8000e98 <case1+0x2a4>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	3b01      	subs	r3, #1
 8000c62:	4a8d      	ldr	r2, [pc, #564]	; (8000e98 <case1+0x2a4>)
 8000c64:	6013      	str	r3, [r2, #0]
		}
		if(i_1 == 0) {
 8000c66:	4b8c      	ldr	r3, [pc, #560]	; (8000e98 <case1+0x2a4>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d179      	bne.n	8000d62 <case1+0x16e>
			i_1 = max_Red;
 8000c6e:	4b8d      	ldr	r3, [pc, #564]	; (8000ea4 <case1+0x2b0>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a89      	ldr	r2, [pc, #548]	; (8000e98 <case1+0x2a4>)
 8000c74:	6013      	str	r3, [r2, #0]
			counter++;
 8000c76:	4b86      	ldr	r3, [pc, #536]	; (8000e90 <case1+0x29c>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	4a84      	ldr	r2, [pc, #528]	; (8000e90 <case1+0x29c>)
 8000c7e:	6013      	str	r3, [r2, #0]
		}
		break;
 8000c80:	e06f      	b.n	8000d62 <case1+0x16e>
	case 1:
		LED_GREEN_3();
 8000c82:	f000 fb8d 	bl	80013a0 <LED_GREEN_3>
		if (r == 1) {
 8000c86:	4b83      	ldr	r3, [pc, #524]	; (8000e94 <case1+0x2a0>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d10b      	bne.n	8000ca6 <case1+0xb2>
			display7SEG(t_1 / 10);
 8000c8e:	4b86      	ldr	r3, [pc, #536]	; (8000ea8 <case1+0x2b4>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a82      	ldr	r2, [pc, #520]	; (8000e9c <case1+0x2a8>)
 8000c94:	fb82 1203 	smull	r1, r2, r2, r3
 8000c98:	1092      	asrs	r2, r2, #2
 8000c9a:	17db      	asrs	r3, r3, #31
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff fc34 	bl	800050c <display7SEG>
 8000ca4:	e00f      	b.n	8000cc6 <case1+0xd2>
		} else {
			display7SEG(t_1 % 10);
 8000ca6:	4b80      	ldr	r3, [pc, #512]	; (8000ea8 <case1+0x2b4>)
 8000ca8:	681a      	ldr	r2, [r3, #0]
 8000caa:	4b7c      	ldr	r3, [pc, #496]	; (8000e9c <case1+0x2a8>)
 8000cac:	fb83 1302 	smull	r1, r3, r3, r2
 8000cb0:	1099      	asrs	r1, r3, #2
 8000cb2:	17d3      	asrs	r3, r2, #31
 8000cb4:	1ac9      	subs	r1, r1, r3
 8000cb6:	460b      	mov	r3, r1
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	440b      	add	r3, r1
 8000cbc:	005b      	lsls	r3, r3, #1
 8000cbe:	1ad1      	subs	r1, r2, r3
 8000cc0:	4608      	mov	r0, r1
 8000cc2:	f7ff fc23 	bl	800050c <display7SEG>
		}
		if(dem == 0){
 8000cc6:	4b76      	ldr	r3, [pc, #472]	; (8000ea0 <case1+0x2ac>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d104      	bne.n	8000cd8 <case1+0xe4>
			t_1--;
 8000cce:	4b76      	ldr	r3, [pc, #472]	; (8000ea8 <case1+0x2b4>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	3b01      	subs	r3, #1
 8000cd4:	4a74      	ldr	r2, [pc, #464]	; (8000ea8 <case1+0x2b4>)
 8000cd6:	6013      	str	r3, [r2, #0]
		}
		if(t_1 == 0) {
 8000cd8:	4b73      	ldr	r3, [pc, #460]	; (8000ea8 <case1+0x2b4>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d142      	bne.n	8000d66 <case1+0x172>
			t_1 = max_Green;
 8000ce0:	4b72      	ldr	r3, [pc, #456]	; (8000eac <case1+0x2b8>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a70      	ldr	r2, [pc, #448]	; (8000ea8 <case1+0x2b4>)
 8000ce6:	6013      	str	r3, [r2, #0]
			counter++;
 8000ce8:	4b69      	ldr	r3, [pc, #420]	; (8000e90 <case1+0x29c>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	3301      	adds	r3, #1
 8000cee:	4a68      	ldr	r2, [pc, #416]	; (8000e90 <case1+0x29c>)
 8000cf0:	6013      	str	r3, [r2, #0]
		}
		break;
 8000cf2:	e038      	b.n	8000d66 <case1+0x172>
	case 2:
		LED_YELLOW_3();
 8000cf4:	f000 fb66 	bl	80013c4 <LED_YELLOW_3>
		if (r == 1) {
 8000cf8:	4b66      	ldr	r3, [pc, #408]	; (8000e94 <case1+0x2a0>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	d10b      	bne.n	8000d18 <case1+0x124>
			display7SEG(j_1 / 10);
 8000d00:	4b6b      	ldr	r3, [pc, #428]	; (8000eb0 <case1+0x2bc>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a65      	ldr	r2, [pc, #404]	; (8000e9c <case1+0x2a8>)
 8000d06:	fb82 1203 	smull	r1, r2, r2, r3
 8000d0a:	1092      	asrs	r2, r2, #2
 8000d0c:	17db      	asrs	r3, r3, #31
 8000d0e:	1ad3      	subs	r3, r2, r3
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff fbfb 	bl	800050c <display7SEG>
 8000d16:	e00f      	b.n	8000d38 <case1+0x144>
		} else {
			display7SEG(j_1 % 10);
 8000d18:	4b65      	ldr	r3, [pc, #404]	; (8000eb0 <case1+0x2bc>)
 8000d1a:	681a      	ldr	r2, [r3, #0]
 8000d1c:	4b5f      	ldr	r3, [pc, #380]	; (8000e9c <case1+0x2a8>)
 8000d1e:	fb83 1302 	smull	r1, r3, r3, r2
 8000d22:	1099      	asrs	r1, r3, #2
 8000d24:	17d3      	asrs	r3, r2, #31
 8000d26:	1ac9      	subs	r1, r1, r3
 8000d28:	460b      	mov	r3, r1
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	440b      	add	r3, r1
 8000d2e:	005b      	lsls	r3, r3, #1
 8000d30:	1ad1      	subs	r1, r2, r3
 8000d32:	4608      	mov	r0, r1
 8000d34:	f7ff fbea 	bl	800050c <display7SEG>
		}
		if(dem == 0){
 8000d38:	4b59      	ldr	r3, [pc, #356]	; (8000ea0 <case1+0x2ac>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d104      	bne.n	8000d4a <case1+0x156>
			j_1--;
 8000d40:	4b5b      	ldr	r3, [pc, #364]	; (8000eb0 <case1+0x2bc>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	3b01      	subs	r3, #1
 8000d46:	4a5a      	ldr	r2, [pc, #360]	; (8000eb0 <case1+0x2bc>)
 8000d48:	6013      	str	r3, [r2, #0]
		}
		if(j_1 == 0) {
 8000d4a:	4b59      	ldr	r3, [pc, #356]	; (8000eb0 <case1+0x2bc>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d10b      	bne.n	8000d6a <case1+0x176>
			j_1 = max_Yellow;
 8000d52:	4b58      	ldr	r3, [pc, #352]	; (8000eb4 <case1+0x2c0>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a56      	ldr	r2, [pc, #344]	; (8000eb0 <case1+0x2bc>)
 8000d58:	6013      	str	r3, [r2, #0]
			counter = 0;
 8000d5a:	4b4d      	ldr	r3, [pc, #308]	; (8000e90 <case1+0x29c>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
		}
		break;
 8000d60:	e003      	b.n	8000d6a <case1+0x176>
		break;
 8000d62:	bf00      	nop
 8000d64:	e002      	b.n	8000d6c <case1+0x178>
		break;
 8000d66:	bf00      	nop
 8000d68:	e000      	b.n	8000d6c <case1+0x178>
		break;
 8000d6a:	bf00      	nop
	}

	switch(counter2){
 8000d6c:	4b52      	ldr	r3, [pc, #328]	; (8000eb8 <case1+0x2c4>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	d07a      	beq.n	8000e6a <case1+0x276>
 8000d74:	2b02      	cmp	r3, #2
 8000d76:	f300 80d1 	bgt.w	8000f1c <case1+0x328>
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d002      	beq.n	8000d84 <case1+0x190>
 8000d7e:	2b01      	cmp	r3, #1
 8000d80:	d03a      	beq.n	8000df8 <case1+0x204>
			j_2 = max_Yellow;
			counter2 = 0;
		}
		break;
	}
}
 8000d82:	e0cb      	b.n	8000f1c <case1+0x328>
		LED_RED_4();
 8000d84:	f000 fb30 	bl	80013e8 <LED_RED_4>
		if (r == 1) {
 8000d88:	4b42      	ldr	r3, [pc, #264]	; (8000e94 <case1+0x2a0>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	2b01      	cmp	r3, #1
 8000d8e:	d10b      	bne.n	8000da8 <case1+0x1b4>
			display7SEG_1(i_2 / 10);
 8000d90:	4b4a      	ldr	r3, [pc, #296]	; (8000ebc <case1+0x2c8>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a41      	ldr	r2, [pc, #260]	; (8000e9c <case1+0x2a8>)
 8000d96:	fb82 1203 	smull	r1, r2, r2, r3
 8000d9a:	1092      	asrs	r2, r2, #2
 8000d9c:	17db      	asrs	r3, r3, #31
 8000d9e:	1ad3      	subs	r3, r2, r3
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff fd97 	bl	80008d4 <display7SEG_1>
 8000da6:	e00f      	b.n	8000dc8 <case1+0x1d4>
			display7SEG_1(i_2 % 10);
 8000da8:	4b44      	ldr	r3, [pc, #272]	; (8000ebc <case1+0x2c8>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	4b3b      	ldr	r3, [pc, #236]	; (8000e9c <case1+0x2a8>)
 8000dae:	fb83 1302 	smull	r1, r3, r3, r2
 8000db2:	1099      	asrs	r1, r3, #2
 8000db4:	17d3      	asrs	r3, r2, #31
 8000db6:	1ac9      	subs	r1, r1, r3
 8000db8:	460b      	mov	r3, r1
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	440b      	add	r3, r1
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	1ad1      	subs	r1, r2, r3
 8000dc2:	4608      	mov	r0, r1
 8000dc4:	f7ff fd86 	bl	80008d4 <display7SEG_1>
		if(dem == 0){
 8000dc8:	4b35      	ldr	r3, [pc, #212]	; (8000ea0 <case1+0x2ac>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d104      	bne.n	8000dda <case1+0x1e6>
			i_2--;
 8000dd0:	4b3a      	ldr	r3, [pc, #232]	; (8000ebc <case1+0x2c8>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	3b01      	subs	r3, #1
 8000dd6:	4a39      	ldr	r2, [pc, #228]	; (8000ebc <case1+0x2c8>)
 8000dd8:	6013      	str	r3, [r2, #0]
		if(i_2 == 0) {
 8000dda:	4b38      	ldr	r3, [pc, #224]	; (8000ebc <case1+0x2c8>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	f040 8097 	bne.w	8000f12 <case1+0x31e>
			i_2 = max_Red;
 8000de4:	4b2f      	ldr	r3, [pc, #188]	; (8000ea4 <case1+0x2b0>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a34      	ldr	r2, [pc, #208]	; (8000ebc <case1+0x2c8>)
 8000dea:	6013      	str	r3, [r2, #0]
			counter2++;
 8000dec:	4b32      	ldr	r3, [pc, #200]	; (8000eb8 <case1+0x2c4>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	3301      	adds	r3, #1
 8000df2:	4a31      	ldr	r2, [pc, #196]	; (8000eb8 <case1+0x2c4>)
 8000df4:	6013      	str	r3, [r2, #0]
		break;
 8000df6:	e08c      	b.n	8000f12 <case1+0x31e>
		LED_GREEN_4();
 8000df8:	f000 fb08 	bl	800140c <LED_GREEN_4>
		if (r == 1) {
 8000dfc:	4b25      	ldr	r3, [pc, #148]	; (8000e94 <case1+0x2a0>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d10b      	bne.n	8000e1c <case1+0x228>
			display7SEG_1(t_2 / 10);
 8000e04:	4b2e      	ldr	r3, [pc, #184]	; (8000ec0 <case1+0x2cc>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a24      	ldr	r2, [pc, #144]	; (8000e9c <case1+0x2a8>)
 8000e0a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e0e:	1092      	asrs	r2, r2, #2
 8000e10:	17db      	asrs	r3, r3, #31
 8000e12:	1ad3      	subs	r3, r2, r3
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff fd5d 	bl	80008d4 <display7SEG_1>
 8000e1a:	e00f      	b.n	8000e3c <case1+0x248>
			display7SEG_1(t_2 % 10);
 8000e1c:	4b28      	ldr	r3, [pc, #160]	; (8000ec0 <case1+0x2cc>)
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b1e      	ldr	r3, [pc, #120]	; (8000e9c <case1+0x2a8>)
 8000e22:	fb83 1302 	smull	r1, r3, r3, r2
 8000e26:	1099      	asrs	r1, r3, #2
 8000e28:	17d3      	asrs	r3, r2, #31
 8000e2a:	1ac9      	subs	r1, r1, r3
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	440b      	add	r3, r1
 8000e32:	005b      	lsls	r3, r3, #1
 8000e34:	1ad1      	subs	r1, r2, r3
 8000e36:	4608      	mov	r0, r1
 8000e38:	f7ff fd4c 	bl	80008d4 <display7SEG_1>
		if(dem == 0){
 8000e3c:	4b18      	ldr	r3, [pc, #96]	; (8000ea0 <case1+0x2ac>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d104      	bne.n	8000e4e <case1+0x25a>
			t_2--;
 8000e44:	4b1e      	ldr	r3, [pc, #120]	; (8000ec0 <case1+0x2cc>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	3b01      	subs	r3, #1
 8000e4a:	4a1d      	ldr	r2, [pc, #116]	; (8000ec0 <case1+0x2cc>)
 8000e4c:	6013      	str	r3, [r2, #0]
		if(t_2 == 0) {
 8000e4e:	4b1c      	ldr	r3, [pc, #112]	; (8000ec0 <case1+0x2cc>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d15f      	bne.n	8000f16 <case1+0x322>
			t_2 = max_Green;
 8000e56:	4b15      	ldr	r3, [pc, #84]	; (8000eac <case1+0x2b8>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4a19      	ldr	r2, [pc, #100]	; (8000ec0 <case1+0x2cc>)
 8000e5c:	6013      	str	r3, [r2, #0]
			counter2++;
 8000e5e:	4b16      	ldr	r3, [pc, #88]	; (8000eb8 <case1+0x2c4>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	3301      	adds	r3, #1
 8000e64:	4a14      	ldr	r2, [pc, #80]	; (8000eb8 <case1+0x2c4>)
 8000e66:	6013      	str	r3, [r2, #0]
		break;
 8000e68:	e055      	b.n	8000f16 <case1+0x322>
		LED_YELLOW_4();
 8000e6a:	f000 fae1 	bl	8001430 <LED_YELLOW_4>
		if (r == 1) {
 8000e6e:	4b09      	ldr	r3, [pc, #36]	; (8000e94 <case1+0x2a0>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d128      	bne.n	8000ec8 <case1+0x2d4>
			display7SEG_1(j_2 / 10);
 8000e76:	4b13      	ldr	r3, [pc, #76]	; (8000ec4 <case1+0x2d0>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4a08      	ldr	r2, [pc, #32]	; (8000e9c <case1+0x2a8>)
 8000e7c:	fb82 1203 	smull	r1, r2, r2, r3
 8000e80:	1092      	asrs	r2, r2, #2
 8000e82:	17db      	asrs	r3, r3, #31
 8000e84:	1ad3      	subs	r3, r2, r3
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff fd24 	bl	80008d4 <display7SEG_1>
 8000e8c:	e02c      	b.n	8000ee8 <case1+0x2f4>
 8000e8e:	bf00      	nop
 8000e90:	200000ec 	.word	0x200000ec
 8000e94:	20000078 	.word	0x20000078
 8000e98:	2000005c 	.word	0x2000005c
 8000e9c:	66666667 	.word	0x66666667
 8000ea0:	2000007c 	.word	0x2000007c
 8000ea4:	20000080 	.word	0x20000080
 8000ea8:	20000064 	.word	0x20000064
 8000eac:	20000088 	.word	0x20000088
 8000eb0:	20000060 	.word	0x20000060
 8000eb4:	20000084 	.word	0x20000084
 8000eb8:	20000058 	.word	0x20000058
 8000ebc:	20000068 	.word	0x20000068
 8000ec0:	20000070 	.word	0x20000070
 8000ec4:	2000006c 	.word	0x2000006c
			display7SEG_1(j_2 % 10);
 8000ec8:	4b15      	ldr	r3, [pc, #84]	; (8000f20 <case1+0x32c>)
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	4b15      	ldr	r3, [pc, #84]	; (8000f24 <case1+0x330>)
 8000ece:	fb83 1302 	smull	r1, r3, r3, r2
 8000ed2:	1099      	asrs	r1, r3, #2
 8000ed4:	17d3      	asrs	r3, r2, #31
 8000ed6:	1ac9      	subs	r1, r1, r3
 8000ed8:	460b      	mov	r3, r1
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	440b      	add	r3, r1
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	1ad1      	subs	r1, r2, r3
 8000ee2:	4608      	mov	r0, r1
 8000ee4:	f7ff fcf6 	bl	80008d4 <display7SEG_1>
		if(dem == 0){
 8000ee8:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <case1+0x334>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d104      	bne.n	8000efa <case1+0x306>
			j_2--;
 8000ef0:	4b0b      	ldr	r3, [pc, #44]	; (8000f20 <case1+0x32c>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	3b01      	subs	r3, #1
 8000ef6:	4a0a      	ldr	r2, [pc, #40]	; (8000f20 <case1+0x32c>)
 8000ef8:	6013      	str	r3, [r2, #0]
		if(j_2 == 0) {
 8000efa:	4b09      	ldr	r3, [pc, #36]	; (8000f20 <case1+0x32c>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d10b      	bne.n	8000f1a <case1+0x326>
			j_2 = max_Yellow;
 8000f02:	4b0a      	ldr	r3, [pc, #40]	; (8000f2c <case1+0x338>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a06      	ldr	r2, [pc, #24]	; (8000f20 <case1+0x32c>)
 8000f08:	6013      	str	r3, [r2, #0]
			counter2 = 0;
 8000f0a:	4b09      	ldr	r3, [pc, #36]	; (8000f30 <case1+0x33c>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
		break;
 8000f10:	e003      	b.n	8000f1a <case1+0x326>
		break;
 8000f12:	bf00      	nop
 8000f14:	e002      	b.n	8000f1c <case1+0x328>
		break;
 8000f16:	bf00      	nop
 8000f18:	e000      	b.n	8000f1c <case1+0x328>
		break;
 8000f1a:	bf00      	nop
}
 8000f1c:	bf00      	nop
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	2000006c 	.word	0x2000006c
 8000f24:	66666667 	.word	0x66666667
 8000f28:	2000007c 	.word	0x2000007c
 8000f2c:	20000084 	.word	0x20000084
 8000f30:	20000058 	.word	0x20000058

08000f34 <case2>:

#include "fsm_manual.h"
#include "scheduler.h"
int temp, test_1 = 0;

int case2(int mode, int a){
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
	if(en0 == 1)
 8000f3e:	4b37      	ldr	r3, [pc, #220]	; (800101c <case2+0xe8>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d11b      	bne.n	8000f7e <case2+0x4a>
		switch(mode){
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2b03      	cmp	r3, #3
 8000f4a:	d013      	beq.n	8000f74 <case2+0x40>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b03      	cmp	r3, #3
 8000f50:	dc17      	bgt.n	8000f82 <case2+0x4e>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d003      	beq.n	8000f60 <case2+0x2c>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d005      	beq.n	8000f6a <case2+0x36>
 8000f5e:	e010      	b.n	8000f82 <case2+0x4e>
		case 1:
//			LED_RED_1();
//			LED_RED_2();
			LED_RED_3();
 8000f60:	f000 fa0c 	bl	800137c <LED_RED_3>
			LED_RED_4();
 8000f64:	f000 fa40 	bl	80013e8 <LED_RED_4>
			break;
 8000f68:	e00b      	b.n	8000f82 <case2+0x4e>
		case 2:
//			LED_YELLOW_1();
//			LED_YELLOW_2();
			LED_YELLOW_3();
 8000f6a:	f000 fa2b 	bl	80013c4 <LED_YELLOW_3>
			LED_YELLOW_4();
 8000f6e:	f000 fa5f 	bl	8001430 <LED_YELLOW_4>
			break;
 8000f72:	e006      	b.n	8000f82 <case2+0x4e>
		case 3:
//			LED_GREEN_1();
//			LED_GREEN_2();
			LED_GREEN_3();
 8000f74:	f000 fa14 	bl	80013a0 <LED_GREEN_3>
			LED_GREEN_4();
 8000f78:	f000 fa48 	bl	800140c <LED_GREEN_4>
			break;
 8000f7c:	e001      	b.n	8000f82 <case2+0x4e>
		}
	else{
		off_LED();
 8000f7e:	f000 fa69 	bl	8001454 <off_LED>
	}

	if(button_flag[1] == 1){
 8000f82:	4b27      	ldr	r3, [pc, #156]	; (8001020 <case2+0xec>)
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d10b      	bne.n	8000fa2 <case2+0x6e>
	  button_flag[1] = 0;
 8000f8a:	4b25      	ldr	r3, [pc, #148]	; (8001020 <case2+0xec>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	605a      	str	r2, [r3, #4]
	  if(a == 99){
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	2b63      	cmp	r3, #99	; 0x63
 8000f94:	d102      	bne.n	8000f9c <case2+0x68>
		  a = 1;
 8000f96:	2301      	movs	r3, #1
 8000f98:	603b      	str	r3, [r7, #0]
 8000f9a:	e002      	b.n	8000fa2 <case2+0x6e>
	  }else
		  a++;
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	603b      	str	r3, [r7, #0]
	}
	if(button_flag[3] == 1){
 8000fa2:	4b1f      	ldr	r3, [pc, #124]	; (8001020 <case2+0xec>)
 8000fa4:	68db      	ldr	r3, [r3, #12]
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d105      	bne.n	8000fb6 <case2+0x82>
	  button_flag[3] = 0;
 8000faa:	4b1d      	ldr	r3, [pc, #116]	; (8001020 <case2+0xec>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	60da      	str	r2, [r3, #12]
	  a--;
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	603b      	str	r3, [r7, #0]
	}
	if(a == 0){
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d101      	bne.n	8000fc0 <case2+0x8c>
	  a = 99;
 8000fbc:	2363      	movs	r3, #99	; 0x63
 8000fbe:	603b      	str	r3, [r7, #0]
	}
	if(button_flag[2] == 1){
 8000fc0:	4b17      	ldr	r3, [pc, #92]	; (8001020 <case2+0xec>)
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d11b      	bne.n	8001000 <case2+0xcc>
	  button_flag[2] = 0;
 8000fc8:	4b15      	ldr	r3, [pc, #84]	; (8001020 <case2+0xec>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	609a      	str	r2, [r3, #8]
	  switch(mode){
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	2b03      	cmp	r3, #3
 8000fd2:	d011      	beq.n	8000ff8 <case2+0xc4>
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2b03      	cmp	r3, #3
 8000fd8:	dc13      	bgt.n	8001002 <case2+0xce>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d003      	beq.n	8000fe8 <case2+0xb4>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d004      	beq.n	8000ff0 <case2+0xbc>
 8000fe6:	e00c      	b.n	8001002 <case2+0xce>
	  case 1:
		  prev_max_Red = a;
 8000fe8:	4a0e      	ldr	r2, [pc, #56]	; (8001024 <case2+0xf0>)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	6013      	str	r3, [r2, #0]
		  break;
 8000fee:	e008      	b.n	8001002 <case2+0xce>
	  case 2:
		  prev_max_Yellow = a;
 8000ff0:	4a0d      	ldr	r2, [pc, #52]	; (8001028 <case2+0xf4>)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	6013      	str	r3, [r2, #0]
		  break;
 8000ff6:	e004      	b.n	8001002 <case2+0xce>
	  case 3:
		  prev_max_Green = a;
 8000ff8:	4a0c      	ldr	r2, [pc, #48]	; (800102c <case2+0xf8>)
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	6013      	str	r3, [r2, #0]
		  break;
 8000ffe:	e000      	b.n	8001002 <case2+0xce>
	  }
	}
 8001000:	bf00      	nop
	x = a;
 8001002:	4a0b      	ldr	r2, [pc, #44]	; (8001030 <case2+0xfc>)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	6013      	str	r3, [r2, #0]
	display7SEG_1(mode + 1);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3301      	adds	r3, #1
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff fc61 	bl	80008d4 <display7SEG_1>
	return a;
 8001012:	683b      	ldr	r3, [r7, #0]
}
 8001014:	4618      	mov	r0, r3
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20000050 	.word	0x20000050
 8001020:	200000c0 	.word	0x200000c0
 8001024:	2000008c 	.word	0x2000008c
 8001028:	20000090 	.word	0x20000090
 800102c:	20000094 	.word	0x20000094
 8001030:	200000e8 	.word	0x200000e8

08001034 <fsm_manual>:

void fsm_manual(){
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
	if(button_flag[0] == 1){
 8001038:	4b73      	ldr	r3, [pc, #460]	; (8001208 <fsm_manual+0x1d4>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d14f      	bne.n	80010e0 <fsm_manual+0xac>
		button_flag[0] = 0;
 8001040:	4b71      	ldr	r3, [pc, #452]	; (8001208 <fsm_manual+0x1d4>)
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
		mode++;
 8001046:	4b71      	ldr	r3, [pc, #452]	; (800120c <fsm_manual+0x1d8>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	3301      	adds	r3, #1
 800104c:	4a6f      	ldr	r2, [pc, #444]	; (800120c <fsm_manual+0x1d8>)
 800104e:	6013      	str	r3, [r2, #0]
		test_1 = 1;
 8001050:	4b6f      	ldr	r3, [pc, #444]	; (8001210 <fsm_manual+0x1dc>)
 8001052:	2201      	movs	r2, #1
 8001054:	601a      	str	r2, [r3, #0]
		if(mode == 4) {
 8001056:	4b6d      	ldr	r3, [pc, #436]	; (800120c <fsm_manual+0x1d8>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2b04      	cmp	r3, #4
 800105c:	d137      	bne.n	80010ce <fsm_manual+0x9a>
			SCH_Delete_Task(2);
 800105e:	2002      	movs	r0, #2
 8001060:	f000 fc3c 	bl	80018dc <SCH_Delete_Task>
			if(prev_max_Red == prev_max_Green + prev_max_Yellow){
 8001064:	4b6b      	ldr	r3, [pc, #428]	; (8001214 <fsm_manual+0x1e0>)
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	4b6b      	ldr	r3, [pc, #428]	; (8001218 <fsm_manual+0x1e4>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	441a      	add	r2, r3
 800106e:	4b6b      	ldr	r3, [pc, #428]	; (800121c <fsm_manual+0x1e8>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	429a      	cmp	r2, r3
 8001074:	d10c      	bne.n	8001090 <fsm_manual+0x5c>
				max_Red = prev_max_Red;
 8001076:	4b69      	ldr	r3, [pc, #420]	; (800121c <fsm_manual+0x1e8>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a69      	ldr	r2, [pc, #420]	; (8001220 <fsm_manual+0x1ec>)
 800107c:	6013      	str	r3, [r2, #0]
				max_Green = prev_max_Green;
 800107e:	4b65      	ldr	r3, [pc, #404]	; (8001214 <fsm_manual+0x1e0>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a68      	ldr	r2, [pc, #416]	; (8001224 <fsm_manual+0x1f0>)
 8001084:	6013      	str	r3, [r2, #0]
				max_Yellow = prev_max_Yellow;
 8001086:	4b64      	ldr	r3, [pc, #400]	; (8001218 <fsm_manual+0x1e4>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a67      	ldr	r2, [pc, #412]	; (8001228 <fsm_manual+0x1f4>)
 800108c:	6013      	str	r3, [r2, #0]
 800108e:	e018      	b.n	80010c2 <fsm_manual+0x8e>
			}else if(prev_max_Red > prev_max_Yellow){
 8001090:	4b62      	ldr	r3, [pc, #392]	; (800121c <fsm_manual+0x1e8>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	4b60      	ldr	r3, [pc, #384]	; (8001218 <fsm_manual+0x1e4>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	429a      	cmp	r2, r3
 800109a:	dd12      	ble.n	80010c2 <fsm_manual+0x8e>
				prev_max_Green = prev_max_Red - prev_max_Yellow;
 800109c:	4b5f      	ldr	r3, [pc, #380]	; (800121c <fsm_manual+0x1e8>)
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	4b5d      	ldr	r3, [pc, #372]	; (8001218 <fsm_manual+0x1e4>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	4a5b      	ldr	r2, [pc, #364]	; (8001214 <fsm_manual+0x1e0>)
 80010a8:	6013      	str	r3, [r2, #0]
				max_Red = prev_max_Red;
 80010aa:	4b5c      	ldr	r3, [pc, #368]	; (800121c <fsm_manual+0x1e8>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a5c      	ldr	r2, [pc, #368]	; (8001220 <fsm_manual+0x1ec>)
 80010b0:	6013      	str	r3, [r2, #0]
				max_Green = prev_max_Green;
 80010b2:	4b58      	ldr	r3, [pc, #352]	; (8001214 <fsm_manual+0x1e0>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4a5b      	ldr	r2, [pc, #364]	; (8001224 <fsm_manual+0x1f0>)
 80010b8:	6013      	str	r3, [r2, #0]
				max_Yellow = prev_max_Yellow;
 80010ba:	4b57      	ldr	r3, [pc, #348]	; (8001218 <fsm_manual+0x1e4>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a5a      	ldr	r2, [pc, #360]	; (8001228 <fsm_manual+0x1f4>)
 80010c0:	6013      	str	r3, [r2, #0]
			}
			Reset();
 80010c2:	f7ff fd2f 	bl	8000b24 <Reset>
			mode = 0;
 80010c6:	4b51      	ldr	r3, [pc, #324]	; (800120c <fsm_manual+0x1d8>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	e008      	b.n	80010e0 <fsm_manual+0xac>
		}else if(mode == 1){
 80010ce:	4b4f      	ldr	r3, [pc, #316]	; (800120c <fsm_manual+0x1d8>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d104      	bne.n	80010e0 <fsm_manual+0xac>
			SCH_Add_Task(setup_Led7SEG, 0, 50);
 80010d6:	2232      	movs	r2, #50	; 0x32
 80010d8:	2100      	movs	r1, #0
 80010da:	4854      	ldr	r0, [pc, #336]	; (800122c <fsm_manual+0x1f8>)
 80010dc:	f000 faf6 	bl	80016cc <SCH_Add_Task>
		}
	}

	switch(mode){
 80010e0:	4b4a      	ldr	r3, [pc, #296]	; (800120c <fsm_manual+0x1d8>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2b03      	cmp	r3, #3
 80010e6:	f200 808d 	bhi.w	8001204 <fsm_manual+0x1d0>
 80010ea:	a201      	add	r2, pc, #4	; (adr r2, 80010f0 <fsm_manual+0xbc>)
 80010ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010f0:	08001101 	.word	0x08001101
 80010f4:	08001179 	.word	0x08001179
 80010f8:	080011a7 	.word	0x080011a7
 80010fc:	080011d5 	.word	0x080011d5
	case 0:
		switch(en0){
 8001100:	4b4b      	ldr	r3, [pc, #300]	; (8001230 <fsm_manual+0x1fc>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d002      	beq.n	800110e <fsm_manual+0xda>
 8001108:	2b01      	cmp	r3, #1
 800110a:	d007      	beq.n	800111c <fsm_manual+0xe8>
 800110c:	e00d      	b.n	800112a <fsm_manual+0xf6>
		case 0:
			en0 = 1;
 800110e:	4b48      	ldr	r3, [pc, #288]	; (8001230 <fsm_manual+0x1fc>)
 8001110:	2201      	movs	r2, #1
 8001112:	601a      	str	r2, [r3, #0]
			en1 = 0;
 8001114:	4b47      	ldr	r3, [pc, #284]	; (8001234 <fsm_manual+0x200>)
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
			break;
 800111a:	e006      	b.n	800112a <fsm_manual+0xf6>
		case 1:
			en0 = 0;
 800111c:	4b44      	ldr	r3, [pc, #272]	; (8001230 <fsm_manual+0x1fc>)
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
			en1 = 1;
 8001122:	4b44      	ldr	r3, [pc, #272]	; (8001234 <fsm_manual+0x200>)
 8001124:	2201      	movs	r2, #1
 8001126:	601a      	str	r2, [r3, #0]
			break;
 8001128:	bf00      	nop
		}
		if(mode == 0){
 800112a:	4b38      	ldr	r3, [pc, #224]	; (800120c <fsm_manual+0x1d8>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d108      	bne.n	8001144 <fsm_manual+0x110>
			en2 = en0;
 8001132:	4b3f      	ldr	r3, [pc, #252]	; (8001230 <fsm_manual+0x1fc>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	4a40      	ldr	r2, [pc, #256]	; (8001238 <fsm_manual+0x204>)
 8001138:	6013      	str	r3, [r2, #0]
			en3 = en1;
 800113a:	4b3e      	ldr	r3, [pc, #248]	; (8001234 <fsm_manual+0x200>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a3f      	ldr	r2, [pc, #252]	; (800123c <fsm_manual+0x208>)
 8001140:	6013      	str	r3, [r2, #0]
 8001142:	e005      	b.n	8001150 <fsm_manual+0x11c>
		}else{
			en2 = 0;
 8001144:	4b3c      	ldr	r3, [pc, #240]	; (8001238 <fsm_manual+0x204>)
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
			en3 = 1;
 800114a:	4b3c      	ldr	r3, [pc, #240]	; (800123c <fsm_manual+0x208>)
 800114c:	2201      	movs	r2, #1
 800114e:	601a      	str	r2, [r3, #0]
		}
		r = -r;
 8001150:	4b3b      	ldr	r3, [pc, #236]	; (8001240 <fsm_manual+0x20c>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	425b      	negs	r3, r3
 8001156:	4a3a      	ldr	r2, [pc, #232]	; (8001240 <fsm_manual+0x20c>)
 8001158:	6013      	str	r3, [r2, #0]
		dem--;
 800115a:	4b3a      	ldr	r3, [pc, #232]	; (8001244 <fsm_manual+0x210>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	3b01      	subs	r3, #1
 8001160:	4a38      	ldr	r2, [pc, #224]	; (8001244 <fsm_manual+0x210>)
 8001162:	6013      	str	r3, [r2, #0]
		case1();
 8001164:	f7ff fd46 	bl	8000bf4 <case1>
		if(dem == 0){
 8001168:	4b36      	ldr	r3, [pc, #216]	; (8001244 <fsm_manual+0x210>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d148      	bne.n	8001202 <fsm_manual+0x1ce>
			dem = 2;
 8001170:	4b34      	ldr	r3, [pc, #208]	; (8001244 <fsm_manual+0x210>)
 8001172:	2202      	movs	r2, #2
 8001174:	601a      	str	r2, [r3, #0]
		}
	  break;
 8001176:	e044      	b.n	8001202 <fsm_manual+0x1ce>
	case 1:
		if(test_1 == 1){
 8001178:	4b25      	ldr	r3, [pc, #148]	; (8001210 <fsm_manual+0x1dc>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2b01      	cmp	r3, #1
 800117e:	d106      	bne.n	800118e <fsm_manual+0x15a>
			temp = max_Red;
 8001180:	4b27      	ldr	r3, [pc, #156]	; (8001220 <fsm_manual+0x1ec>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a30      	ldr	r2, [pc, #192]	; (8001248 <fsm_manual+0x214>)
 8001186:	6013      	str	r3, [r2, #0]
			test_1 = 0;
 8001188:	4b21      	ldr	r3, [pc, #132]	; (8001210 <fsm_manual+0x1dc>)
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
		}
		temp = case2(mode,temp);
 800118e:	4b1f      	ldr	r3, [pc, #124]	; (800120c <fsm_manual+0x1d8>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a2d      	ldr	r2, [pc, #180]	; (8001248 <fsm_manual+0x214>)
 8001194:	6812      	ldr	r2, [r2, #0]
 8001196:	4611      	mov	r1, r2
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff fecb 	bl	8000f34 <case2>
 800119e:	4603      	mov	r3, r0
 80011a0:	4a29      	ldr	r2, [pc, #164]	; (8001248 <fsm_manual+0x214>)
 80011a2:	6013      	str	r3, [r2, #0]
		break;
 80011a4:	e02e      	b.n	8001204 <fsm_manual+0x1d0>
	case 2:
		if(test_1 == 1){
 80011a6:	4b1a      	ldr	r3, [pc, #104]	; (8001210 <fsm_manual+0x1dc>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d106      	bne.n	80011bc <fsm_manual+0x188>
			temp = max_Yellow;
 80011ae:	4b1e      	ldr	r3, [pc, #120]	; (8001228 <fsm_manual+0x1f4>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a25      	ldr	r2, [pc, #148]	; (8001248 <fsm_manual+0x214>)
 80011b4:	6013      	str	r3, [r2, #0]
			test_1 = 0;
 80011b6:	4b16      	ldr	r3, [pc, #88]	; (8001210 <fsm_manual+0x1dc>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
		}
		temp = case2(mode, temp);
 80011bc:	4b13      	ldr	r3, [pc, #76]	; (800120c <fsm_manual+0x1d8>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a21      	ldr	r2, [pc, #132]	; (8001248 <fsm_manual+0x214>)
 80011c2:	6812      	ldr	r2, [r2, #0]
 80011c4:	4611      	mov	r1, r2
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff feb4 	bl	8000f34 <case2>
 80011cc:	4603      	mov	r3, r0
 80011ce:	4a1e      	ldr	r2, [pc, #120]	; (8001248 <fsm_manual+0x214>)
 80011d0:	6013      	str	r3, [r2, #0]
		break;
 80011d2:	e017      	b.n	8001204 <fsm_manual+0x1d0>
	case 3:
		if(test_1 == 1){
 80011d4:	4b0e      	ldr	r3, [pc, #56]	; (8001210 <fsm_manual+0x1dc>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d106      	bne.n	80011ea <fsm_manual+0x1b6>
			temp = max_Green;
 80011dc:	4b11      	ldr	r3, [pc, #68]	; (8001224 <fsm_manual+0x1f0>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a19      	ldr	r2, [pc, #100]	; (8001248 <fsm_manual+0x214>)
 80011e2:	6013      	str	r3, [r2, #0]
			test_1 = 0;
 80011e4:	4b0a      	ldr	r3, [pc, #40]	; (8001210 <fsm_manual+0x1dc>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
		}
		temp = case2(mode, temp);
 80011ea:	4b08      	ldr	r3, [pc, #32]	; (800120c <fsm_manual+0x1d8>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a16      	ldr	r2, [pc, #88]	; (8001248 <fsm_manual+0x214>)
 80011f0:	6812      	ldr	r2, [r2, #0]
 80011f2:	4611      	mov	r1, r2
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff fe9d 	bl	8000f34 <case2>
 80011fa:	4603      	mov	r3, r0
 80011fc:	4a12      	ldr	r2, [pc, #72]	; (8001248 <fsm_manual+0x214>)
 80011fe:	6013      	str	r3, [r2, #0]
		break;
 8001200:	e000      	b.n	8001204 <fsm_manual+0x1d0>
	  break;
 8001202:	bf00      	nop
	}
}
 8001204:	bf00      	nop
 8001206:	bd80      	pop	{r7, pc}
 8001208:	200000c0 	.word	0x200000c0
 800120c:	200000d8 	.word	0x200000d8
 8001210:	200000d4 	.word	0x200000d4
 8001214:	20000094 	.word	0x20000094
 8001218:	20000090 	.word	0x20000090
 800121c:	2000008c 	.word	0x2000008c
 8001220:	20000080 	.word	0x20000080
 8001224:	20000088 	.word	0x20000088
 8001228:	20000084 	.word	0x20000084
 800122c:	080012ad 	.word	0x080012ad
 8001230:	20000050 	.word	0x20000050
 8001234:	200000dc 	.word	0x200000dc
 8001238:	20000054 	.word	0x20000054
 800123c:	200000e0 	.word	0x200000e0
 8001240:	20000078 	.word	0x20000078
 8001244:	2000007c 	.word	0x2000007c
 8001248:	2000014c 	.word	0x2000014c

0800124c <turn_Led7SEG>:

#include "fsm_setting.h"

int mode = 0, en0 = 1, en1 = 0, en2 = 1, en3 = 0;

void turn_Led7SEG(){
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN0_GPIO_Port,EN0_Pin, en0);
 8001250:	4b11      	ldr	r3, [pc, #68]	; (8001298 <turn_Led7SEG+0x4c>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	b2db      	uxtb	r3, r3
 8001256:	461a      	mov	r2, r3
 8001258:	2140      	movs	r1, #64	; 0x40
 800125a:	4810      	ldr	r0, [pc, #64]	; (800129c <turn_Led7SEG+0x50>)
 800125c:	f000 ff9b 	bl	8002196 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port,EN1_Pin, en1);
 8001260:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <turn_Led7SEG+0x54>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	b2db      	uxtb	r3, r3
 8001266:	461a      	mov	r2, r3
 8001268:	2180      	movs	r1, #128	; 0x80
 800126a:	480c      	ldr	r0, [pc, #48]	; (800129c <turn_Led7SEG+0x50>)
 800126c:	f000 ff93 	bl	8002196 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port,EN2_Pin, en2);
 8001270:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <turn_Led7SEG+0x58>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	b2db      	uxtb	r3, r3
 8001276:	461a      	mov	r2, r3
 8001278:	f44f 7180 	mov.w	r1, #256	; 0x100
 800127c:	4807      	ldr	r0, [pc, #28]	; (800129c <turn_Led7SEG+0x50>)
 800127e:	f000 ff8a 	bl	8002196 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port,EN3_Pin, en3);
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <turn_Led7SEG+0x5c>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	b2db      	uxtb	r3, r3
 8001288:	461a      	mov	r2, r3
 800128a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800128e:	4803      	ldr	r0, [pc, #12]	; (800129c <turn_Led7SEG+0x50>)
 8001290:	f000 ff81 	bl	8002196 <HAL_GPIO_WritePin>
}
 8001294:	bf00      	nop
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000050 	.word	0x20000050
 800129c:	40010800 	.word	0x40010800
 80012a0:	200000dc 	.word	0x200000dc
 80012a4:	20000054 	.word	0x20000054
 80012a8:	200000e0 	.word	0x200000e0

080012ac <setup_Led7SEG>:

void setup_Led7SEG(){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	switch(en0){
 80012b0:	4b27      	ldr	r3, [pc, #156]	; (8001350 <setup_Led7SEG+0xa4>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d002      	beq.n	80012be <setup_Led7SEG+0x12>
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d007      	beq.n	80012cc <setup_Led7SEG+0x20>
 80012bc:	e00d      	b.n	80012da <setup_Led7SEG+0x2e>
	case 0:
		en0 = 1;
 80012be:	4b24      	ldr	r3, [pc, #144]	; (8001350 <setup_Led7SEG+0xa4>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	601a      	str	r2, [r3, #0]
		en1 = 0;
 80012c4:	4b23      	ldr	r3, [pc, #140]	; (8001354 <setup_Led7SEG+0xa8>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
		break;
 80012ca:	e006      	b.n	80012da <setup_Led7SEG+0x2e>
	case 1:
		en0 = 0;
 80012cc:	4b20      	ldr	r3, [pc, #128]	; (8001350 <setup_Led7SEG+0xa4>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
		en1 = 1;
 80012d2:	4b20      	ldr	r3, [pc, #128]	; (8001354 <setup_Led7SEG+0xa8>)
 80012d4:	2201      	movs	r2, #1
 80012d6:	601a      	str	r2, [r3, #0]
		break;
 80012d8:	bf00      	nop
	}

	if(mode == 0){
 80012da:	4b1f      	ldr	r3, [pc, #124]	; (8001358 <setup_Led7SEG+0xac>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d108      	bne.n	80012f4 <setup_Led7SEG+0x48>
		en2 = en0;
 80012e2:	4b1b      	ldr	r3, [pc, #108]	; (8001350 <setup_Led7SEG+0xa4>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a1d      	ldr	r2, [pc, #116]	; (800135c <setup_Led7SEG+0xb0>)
 80012e8:	6013      	str	r3, [r2, #0]
		en3 = en1;
 80012ea:	4b1a      	ldr	r3, [pc, #104]	; (8001354 <setup_Led7SEG+0xa8>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a1c      	ldr	r2, [pc, #112]	; (8001360 <setup_Led7SEG+0xb4>)
 80012f0:	6013      	str	r3, [r2, #0]
 80012f2:	e005      	b.n	8001300 <setup_Led7SEG+0x54>
	}else{
		en2 = 0;
 80012f4:	4b19      	ldr	r3, [pc, #100]	; (800135c <setup_Led7SEG+0xb0>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	601a      	str	r2, [r3, #0]
		en3 = 1;
 80012fa:	4b19      	ldr	r3, [pc, #100]	; (8001360 <setup_Led7SEG+0xb4>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	601a      	str	r2, [r3, #0]
	}
	r = -r;
 8001300:	4b18      	ldr	r3, [pc, #96]	; (8001364 <setup_Led7SEG+0xb8>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	425b      	negs	r3, r3
 8001306:	4a17      	ldr	r2, [pc, #92]	; (8001364 <setup_Led7SEG+0xb8>)
 8001308:	6013      	str	r3, [r2, #0]
	if(r == 1)
 800130a:	4b16      	ldr	r3, [pc, #88]	; (8001364 <setup_Led7SEG+0xb8>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	2b01      	cmp	r3, #1
 8001310:	d10b      	bne.n	800132a <setup_Led7SEG+0x7e>
		display7SEG(x / 10);
 8001312:	4b15      	ldr	r3, [pc, #84]	; (8001368 <setup_Led7SEG+0xbc>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4a15      	ldr	r2, [pc, #84]	; (800136c <setup_Led7SEG+0xc0>)
 8001318:	fb82 1203 	smull	r1, r2, r2, r3
 800131c:	1092      	asrs	r2, r2, #2
 800131e:	17db      	asrs	r3, r3, #31
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff f8f2 	bl	800050c <display7SEG>
	else
		display7SEG(x % 10);
}
 8001328:	e00f      	b.n	800134a <setup_Led7SEG+0x9e>
		display7SEG(x % 10);
 800132a:	4b0f      	ldr	r3, [pc, #60]	; (8001368 <setup_Led7SEG+0xbc>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	4b0f      	ldr	r3, [pc, #60]	; (800136c <setup_Led7SEG+0xc0>)
 8001330:	fb83 1302 	smull	r1, r3, r3, r2
 8001334:	1099      	asrs	r1, r3, #2
 8001336:	17d3      	asrs	r3, r2, #31
 8001338:	1ac9      	subs	r1, r1, r3
 800133a:	460b      	mov	r3, r1
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	440b      	add	r3, r1
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	1ad1      	subs	r1, r2, r3
 8001344:	4608      	mov	r0, r1
 8001346:	f7ff f8e1 	bl	800050c <display7SEG>
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20000050 	.word	0x20000050
 8001354:	200000dc 	.word	0x200000dc
 8001358:	200000d8 	.word	0x200000d8
 800135c:	20000054 	.word	0x20000054
 8001360:	200000e0 	.word	0x200000e0
 8001364:	20000078 	.word	0x20000078
 8001368:	200000e8 	.word	0x200000e8
 800136c:	66666667 	.word	0x66666667

08001370 <fsm_setting>:

void fsm_setting(){
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
	turn_Led7SEG();
 8001374:	f7ff ff6a 	bl	800124c <turn_Led7SEG>
}
 8001378:	bf00      	nop
 800137a:	bd80      	pop	{r7, pc}

0800137c <LED_RED_3>:
//void LED_YELLOW_b(void){
//    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
//    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_SET);
//}

void LED_RED_3(void) {
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(bit_a_GPIO_Port, bit_a_Pin, GPIO_PIN_SET);
 8001380:	2201      	movs	r2, #1
 8001382:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001386:	4805      	ldr	r0, [pc, #20]	; (800139c <LED_RED_3+0x20>)
 8001388:	f000 ff05 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(bit_b_GPIO_Port, bit_b_Pin, GPIO_PIN_SET);
 800138c:	2201      	movs	r2, #1
 800138e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001392:	4802      	ldr	r0, [pc, #8]	; (800139c <LED_RED_3+0x20>)
 8001394:	f000 feff 	bl	8002196 <HAL_GPIO_WritePin>
}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}
 800139c:	40010800 	.word	0x40010800

080013a0 <LED_GREEN_3>:

void LED_GREEN_3(void) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(bit_a_GPIO_Port, bit_a_Pin, GPIO_PIN_SET);
 80013a4:	2201      	movs	r2, #1
 80013a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013aa:	4805      	ldr	r0, [pc, #20]	; (80013c0 <LED_GREEN_3+0x20>)
 80013ac:	f000 fef3 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(bit_b_GPIO_Port, bit_b_Pin, GPIO_PIN_RESET);
 80013b0:	2200      	movs	r2, #0
 80013b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013b6:	4802      	ldr	r0, [pc, #8]	; (80013c0 <LED_GREEN_3+0x20>)
 80013b8:	f000 feed 	bl	8002196 <HAL_GPIO_WritePin>
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40010800 	.word	0x40010800

080013c4 <LED_YELLOW_3>:

void LED_YELLOW_3(void){
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(bit_a_GPIO_Port, bit_a_Pin, GPIO_PIN_RESET);
 80013c8:	2200      	movs	r2, #0
 80013ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013ce:	4805      	ldr	r0, [pc, #20]	; (80013e4 <LED_YELLOW_3+0x20>)
 80013d0:	f000 fee1 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(bit_b_GPIO_Port, bit_b_Pin, GPIO_PIN_SET);
 80013d4:	2201      	movs	r2, #1
 80013d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013da:	4802      	ldr	r0, [pc, #8]	; (80013e4 <LED_YELLOW_3+0x20>)
 80013dc:	f000 fedb 	bl	8002196 <HAL_GPIO_WritePin>
}
 80013e0:	bf00      	nop
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	40010800 	.word	0x40010800

080013e8 <LED_RED_4>:

void LED_RED_4(void) {
 80013e8:	b580      	push	{r7, lr}
 80013ea:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(bit_c_GPIO_Port, bit_c_Pin, GPIO_PIN_SET);
 80013ec:	2201      	movs	r2, #1
 80013ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013f2:	4805      	ldr	r0, [pc, #20]	; (8001408 <LED_RED_4+0x20>)
 80013f4:	f000 fecf 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(bit_d_GPIO_Port, bit_d_Pin, GPIO_PIN_SET);
 80013f8:	2201      	movs	r2, #1
 80013fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013fe:	4802      	ldr	r0, [pc, #8]	; (8001408 <LED_RED_4+0x20>)
 8001400:	f000 fec9 	bl	8002196 <HAL_GPIO_WritePin>
}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40010800 	.word	0x40010800

0800140c <LED_GREEN_4>:

void LED_GREEN_4(void) {
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(bit_c_GPIO_Port, bit_c_Pin, GPIO_PIN_SET);
 8001410:	2201      	movs	r2, #1
 8001412:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001416:	4805      	ldr	r0, [pc, #20]	; (800142c <LED_GREEN_4+0x20>)
 8001418:	f000 febd 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(bit_d_GPIO_Port, bit_d_Pin, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001422:	4802      	ldr	r0, [pc, #8]	; (800142c <LED_GREEN_4+0x20>)
 8001424:	f000 feb7 	bl	8002196 <HAL_GPIO_WritePin>
}
 8001428:	bf00      	nop
 800142a:	bd80      	pop	{r7, pc}
 800142c:	40010800 	.word	0x40010800

08001430 <LED_YELLOW_4>:

void LED_YELLOW_4(void){
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(bit_c_GPIO_Port, bit_c_Pin, GPIO_PIN_RESET);
 8001434:	2200      	movs	r2, #0
 8001436:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800143a:	4805      	ldr	r0, [pc, #20]	; (8001450 <LED_YELLOW_4+0x20>)
 800143c:	f000 feab 	bl	8002196 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(bit_d_GPIO_Port, bit_d_Pin, GPIO_PIN_SET);
 8001440:	2201      	movs	r2, #1
 8001442:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001446:	4802      	ldr	r0, [pc, #8]	; (8001450 <LED_YELLOW_4+0x20>)
 8001448:	f000 fea5 	bl	8002196 <HAL_GPIO_WritePin>
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40010800 	.word	0x40010800

08001454 <off_LED>:


void off_LED(void){
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(bit_a_GPIO_Port, bit_a_Pin, GPIO_PIN_RESET);
 8001458:	2200      	movs	r2, #0
 800145a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800145e:	480b      	ldr	r0, [pc, #44]	; (800148c <off_LED+0x38>)
 8001460:	f000 fe99 	bl	8002196 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(bit_b_GPIO_Port, bit_b_Pin, GPIO_PIN_RESET);
 8001464:	2200      	movs	r2, #0
 8001466:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800146a:	4808      	ldr	r0, [pc, #32]	; (800148c <off_LED+0x38>)
 800146c:	f000 fe93 	bl	8002196 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(bit_c_GPIO_Port, bit_c_Pin, GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001476:	4805      	ldr	r0, [pc, #20]	; (800148c <off_LED+0x38>)
 8001478:	f000 fe8d 	bl	8002196 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(bit_d_GPIO_Port, bit_d_Pin, GPIO_PIN_RESET);
 800147c:	2200      	movs	r2, #0
 800147e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001482:	4802      	ldr	r0, [pc, #8]	; (800148c <off_LED+0x38>)
 8001484:	f000 fe87 	bl	8002196 <HAL_GPIO_WritePin>
}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40010800 	.word	0x40010800

08001490 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001494:	f000 fb7e 	bl	8001b94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001498:	f000 f81a 	bl	80014d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_TIM2_Init();
 800149c:	f000 f854 	bl	8001548 <MX_TIM2_Init>
  MX_GPIO_Init();
 80014a0:	f000 f89e 	bl	80015e0 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80014a4:	4807      	ldr	r0, [pc, #28]	; (80014c4 <main+0x34>)
 80014a6:	f001 fabb 	bl	8002a20 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  SCH_Add_Task(fsm_setting,0, 1);
 80014aa:	2201      	movs	r2, #1
 80014ac:	2100      	movs	r1, #0
 80014ae:	4806      	ldr	r0, [pc, #24]	; (80014c8 <main+0x38>)
 80014b0:	f000 f90c 	bl	80016cc <SCH_Add_Task>
  SCH_Add_Task(fsm_manual, 1, 50);
 80014b4:	2232      	movs	r2, #50	; 0x32
 80014b6:	2101      	movs	r1, #1
 80014b8:	4804      	ldr	r0, [pc, #16]	; (80014cc <main+0x3c>)
 80014ba:	f000 f907 	bl	80016cc <SCH_Add_Task>

  while (1)
  {
	  SCH_Dispath_Tasks();
 80014be:	f000 f9bb 	bl	8001838 <SCH_Dispath_Tasks>
 80014c2:	e7fc      	b.n	80014be <main+0x2e>
 80014c4:	20000158 	.word	0x20000158
 80014c8:	08001371 	.word	0x08001371
 80014cc:	08001035 	.word	0x08001035

080014d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b090      	sub	sp, #64	; 0x40
 80014d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014d6:	f107 0318 	add.w	r3, r7, #24
 80014da:	2228      	movs	r2, #40	; 0x28
 80014dc:	2100      	movs	r1, #0
 80014de:	4618      	mov	r0, r3
 80014e0:	f001 fe4e 	bl	8003180 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014e4:	1d3b      	adds	r3, r7, #4
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]
 80014f0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014f2:	2302      	movs	r3, #2
 80014f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014f6:	2301      	movs	r3, #1
 80014f8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014fa:	2310      	movs	r3, #16
 80014fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014fe:	2300      	movs	r3, #0
 8001500:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001502:	f107 0318 	add.w	r3, r7, #24
 8001506:	4618      	mov	r0, r3
 8001508:	f000 fe5e 	bl	80021c8 <HAL_RCC_OscConfig>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001512:	f000 f8d5 	bl	80016c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001516:	230f      	movs	r3, #15
 8001518:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800151a:	2300      	movs	r3, #0
 800151c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800151e:	2300      	movs	r3, #0
 8001520:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001526:	2300      	movs	r3, #0
 8001528:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800152a:	1d3b      	adds	r3, r7, #4
 800152c:	2100      	movs	r1, #0
 800152e:	4618      	mov	r0, r3
 8001530:	f001 f8ca 	bl	80026c8 <HAL_RCC_ClockConfig>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800153a:	f000 f8c1 	bl	80016c0 <Error_Handler>
  }
}
 800153e:	bf00      	nop
 8001540:	3740      	adds	r7, #64	; 0x40
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
	...

08001548 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800154e:	f107 0308 	add.w	r3, r7, #8
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	605a      	str	r2, [r3, #4]
 8001558:	609a      	str	r2, [r3, #8]
 800155a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800155c:	463b      	mov	r3, r7
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001564:	4b1d      	ldr	r3, [pc, #116]	; (80015dc <MX_TIM2_Init+0x94>)
 8001566:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800156a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800156c:	4b1b      	ldr	r3, [pc, #108]	; (80015dc <MX_TIM2_Init+0x94>)
 800156e:	2200      	movs	r2, #0
 8001570:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001572:	4b1a      	ldr	r3, [pc, #104]	; (80015dc <MX_TIM2_Init+0x94>)
 8001574:	2200      	movs	r2, #0
 8001576:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001578:	4b18      	ldr	r3, [pc, #96]	; (80015dc <MX_TIM2_Init+0x94>)
 800157a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800157e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001580:	4b16      	ldr	r3, [pc, #88]	; (80015dc <MX_TIM2_Init+0x94>)
 8001582:	2200      	movs	r2, #0
 8001584:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001586:	4b15      	ldr	r3, [pc, #84]	; (80015dc <MX_TIM2_Init+0x94>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800158c:	4813      	ldr	r0, [pc, #76]	; (80015dc <MX_TIM2_Init+0x94>)
 800158e:	f001 f9f7 	bl	8002980 <HAL_TIM_Base_Init>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001598:	f000 f892 	bl	80016c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800159c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015a2:	f107 0308 	add.w	r3, r7, #8
 80015a6:	4619      	mov	r1, r3
 80015a8:	480c      	ldr	r0, [pc, #48]	; (80015dc <MX_TIM2_Init+0x94>)
 80015aa:	f001 fb75 	bl	8002c98 <HAL_TIM_ConfigClockSource>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015b4:	f000 f884 	bl	80016c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b8:	2300      	movs	r3, #0
 80015ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015bc:	2300      	movs	r3, #0
 80015be:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015c0:	463b      	mov	r3, r7
 80015c2:	4619      	mov	r1, r3
 80015c4:	4805      	ldr	r0, [pc, #20]	; (80015dc <MX_TIM2_Init+0x94>)
 80015c6:	f001 fd4d 	bl	8003064 <HAL_TIMEx_MasterConfigSynchronization>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015d0:	f000 f876 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015d4:	bf00      	nop
 80015d6:	3718      	adds	r7, #24
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000158 	.word	0x20000158

080015e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b086      	sub	sp, #24
 80015e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e6:	f107 0308 	add.w	r3, r7, #8
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f4:	4b28      	ldr	r3, [pc, #160]	; (8001698 <MX_GPIO_Init+0xb8>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	4a27      	ldr	r2, [pc, #156]	; (8001698 <MX_GPIO_Init+0xb8>)
 80015fa:	f043 0304 	orr.w	r3, r3, #4
 80015fe:	6193      	str	r3, [r2, #24]
 8001600:	4b25      	ldr	r3, [pc, #148]	; (8001698 <MX_GPIO_Init+0xb8>)
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	f003 0304 	and.w	r3, r3, #4
 8001608:	607b      	str	r3, [r7, #4]
 800160a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800160c:	4b22      	ldr	r3, [pc, #136]	; (8001698 <MX_GPIO_Init+0xb8>)
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	4a21      	ldr	r2, [pc, #132]	; (8001698 <MX_GPIO_Init+0xb8>)
 8001612:	f043 0308 	orr.w	r3, r3, #8
 8001616:	6193      	str	r3, [r2, #24]
 8001618:	4b1f      	ldr	r3, [pc, #124]	; (8001698 <MX_GPIO_Init+0xb8>)
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	f003 0308 	and.w	r3, r3, #8
 8001620:	603b      	str	r3, [r7, #0]
 8001622:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LED_RED_Pin|EN0_Pin|EN1_Pin
 8001624:	2200      	movs	r2, #0
 8001626:	f643 71f0 	movw	r1, #16368	; 0x3ff0
 800162a:	481c      	ldr	r0, [pc, #112]	; (800169c <MX_GPIO_Init+0xbc>)
 800162c:	f000 fdb3 	bl	8002196 <HAL_GPIO_WritePin>
                          |EN2_Pin|EN3_Pin|bit_a_Pin|bit_b_Pin
                          |bit_c_Pin|bit_d_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a1_Pin|b1_Pin|c1_Pin|d_Pin
 8001630:	2200      	movs	r2, #0
 8001632:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001636:	481a      	ldr	r0, [pc, #104]	; (80016a0 <MX_GPIO_Init+0xc0>)
 8001638:	f000 fdad 	bl	8002196 <HAL_GPIO_WritePin>
                          |e_Pin|f_Pin|g_Pin|GPIO_PIN_14
                          |x_Pin|d1_Pin|e1_Pin|f1_Pin
                          |g1_Pin|a_Pin|b_Pin|c_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Button1_Pin Button2_Pin Button3_Pin Button4_Pin */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|Button3_Pin|Button4_Pin;
 800163c:	230f      	movs	r3, #15
 800163e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001640:	2300      	movs	r3, #0
 8001642:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001644:	2301      	movs	r3, #1
 8001646:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001648:	f107 0308 	add.w	r3, r7, #8
 800164c:	4619      	mov	r1, r3
 800164e:	4813      	ldr	r0, [pc, #76]	; (800169c <MX_GPIO_Init+0xbc>)
 8001650:	f000 fc10 	bl	8001e74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LED_RED_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin bit_a_Pin bit_b_Pin
                           bit_c_Pin bit_d_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LED_RED_Pin|EN0_Pin|EN1_Pin
 8001654:	f643 73f0 	movw	r3, #16368	; 0x3ff0
 8001658:	60bb      	str	r3, [r7, #8]
                          |EN2_Pin|EN3_Pin|bit_a_Pin|bit_b_Pin
                          |bit_c_Pin|bit_d_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165a:	2301      	movs	r3, #1
 800165c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	2302      	movs	r3, #2
 8001664:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001666:	f107 0308 	add.w	r3, r7, #8
 800166a:	4619      	mov	r1, r3
 800166c:	480b      	ldr	r0, [pc, #44]	; (800169c <MX_GPIO_Init+0xbc>)
 800166e:	f000 fc01 	bl	8001e74 <HAL_GPIO_Init>

  /*Configure GPIO pins : a1_Pin b1_Pin c1_Pin d_Pin
                           e_Pin f_Pin g_Pin PB14
                           x_Pin d1_Pin e1_Pin f1_Pin
                           g1_Pin a_Pin b_Pin c_Pin */
  GPIO_InitStruct.Pin = a1_Pin|b1_Pin|c1_Pin|d_Pin
 8001672:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001676:	60bb      	str	r3, [r7, #8]
                          |e_Pin|f_Pin|g_Pin|GPIO_PIN_14
                          |x_Pin|d1_Pin|e1_Pin|f1_Pin
                          |g1_Pin|a_Pin|b_Pin|c_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001678:	2301      	movs	r3, #1
 800167a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001680:	2302      	movs	r3, #2
 8001682:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001684:	f107 0308 	add.w	r3, r7, #8
 8001688:	4619      	mov	r1, r3
 800168a:	4805      	ldr	r0, [pc, #20]	; (80016a0 <MX_GPIO_Init+0xc0>)
 800168c:	f000 fbf2 	bl	8001e74 <HAL_GPIO_Init>

}
 8001690:	bf00      	nop
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40021000 	.word	0x40021000
 800169c:	40010800 	.word	0x40010800
 80016a0:	40010c00 	.word	0x40010c00

080016a4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80016ac:	f000 f864 	bl	8001778 <SCH_Update>
	timerRun();
 80016b0:	f000 f99a 	bl	80019e8 <timerRun>
	getKeyInput();
 80016b4:	f7ff f978 	bl	80009a8 <getKeyInput>

}
 80016b8:	bf00      	nop
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016c4:	b672      	cpsid	i
}
 80016c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016c8:	e7fe      	b.n	80016c8 <Error_Handler+0x8>
	...

080016cc <SCH_Add_Task>:

void SCH_Init(void){
	current_index_task = 0;
}

void SCH_Add_Task(void(*pFuntion)(), uint32_t DELAY, uint32_t PERIOD){
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
	if(current_index_task < SCH_MAX_TASKS){
 80016d8:	4b25      	ldr	r3, [pc, #148]	; (8001770 <SCH_Add_Task+0xa4>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b27      	cmp	r3, #39	; 0x27
 80016de:	d842      	bhi.n	8001766 <SCH_Add_Task+0x9a>
		SCH_Tasks_G[current_index_task].pTask = pFuntion;
 80016e0:	4b23      	ldr	r3, [pc, #140]	; (8001770 <SCH_Add_Task+0xa4>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	4619      	mov	r1, r3
 80016e6:	4a23      	ldr	r2, [pc, #140]	; (8001774 <SCH_Add_Task+0xa8>)
 80016e8:	460b      	mov	r3, r1
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	440b      	add	r3, r1
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	4413      	add	r3, r2
 80016f2:	68fa      	ldr	r2, [r7, #12]
 80016f4:	601a      	str	r2, [r3, #0]
		SCH_Tasks_G[current_index_task].Delay = DELAY;
 80016f6:	4b1e      	ldr	r3, [pc, #120]	; (8001770 <SCH_Add_Task+0xa4>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	4619      	mov	r1, r3
 80016fc:	4a1d      	ldr	r2, [pc, #116]	; (8001774 <SCH_Add_Task+0xa8>)
 80016fe:	460b      	mov	r3, r1
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	440b      	add	r3, r1
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	4413      	add	r3, r2
 8001708:	3304      	adds	r3, #4
 800170a:	68ba      	ldr	r2, [r7, #8]
 800170c:	601a      	str	r2, [r3, #0]
		SCH_Tasks_G[current_index_task].Period = PERIOD;
 800170e:	4b18      	ldr	r3, [pc, #96]	; (8001770 <SCH_Add_Task+0xa4>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	4619      	mov	r1, r3
 8001714:	4a17      	ldr	r2, [pc, #92]	; (8001774 <SCH_Add_Task+0xa8>)
 8001716:	460b      	mov	r3, r1
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	440b      	add	r3, r1
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	4413      	add	r3, r2
 8001720:	3308      	adds	r3, #8
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	601a      	str	r2, [r3, #0]
		SCH_Tasks_G[current_index_task].RunMe = 0;
 8001726:	4b12      	ldr	r3, [pc, #72]	; (8001770 <SCH_Add_Task+0xa4>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	4619      	mov	r1, r3
 800172c:	4a11      	ldr	r2, [pc, #68]	; (8001774 <SCH_Add_Task+0xa8>)
 800172e:	460b      	mov	r3, r1
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	440b      	add	r3, r1
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	4413      	add	r3, r2
 8001738:	330c      	adds	r3, #12
 800173a:	2200      	movs	r2, #0
 800173c:	701a      	strb	r2, [r3, #0]

		SCH_Tasks_G[current_index_task].TaskID = current_index_task;
 800173e:	4b0c      	ldr	r3, [pc, #48]	; (8001770 <SCH_Add_Task+0xa4>)
 8001740:	781a      	ldrb	r2, [r3, #0]
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <SCH_Add_Task+0xa4>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	4619      	mov	r1, r3
 8001748:	4610      	mov	r0, r2
 800174a:	4a0a      	ldr	r2, [pc, #40]	; (8001774 <SCH_Add_Task+0xa8>)
 800174c:	460b      	mov	r3, r1
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	440b      	add	r3, r1
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4413      	add	r3, r2
 8001756:	3310      	adds	r3, #16
 8001758:	6018      	str	r0, [r3, #0]
		current_index_task++;
 800175a:	4b05      	ldr	r3, [pc, #20]	; (8001770 <SCH_Add_Task+0xa4>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	3301      	adds	r3, #1
 8001760:	b2da      	uxtb	r2, r3
 8001762:	4b03      	ldr	r3, [pc, #12]	; (8001770 <SCH_Add_Task+0xa4>)
 8001764:	701a      	strb	r2, [r3, #0]
	}
}
 8001766:	bf00      	nop
 8001768:	3714      	adds	r7, #20
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr
 8001770:	200000f4 	.word	0x200000f4
 8001774:	200001a0 	.word	0x200001a0

08001778 <SCH_Update>:

void SCH_Update(void){
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
	for(int i = 0; i < current_index_task;i++){
 800177e:	2300      	movs	r3, #0
 8001780:	607b      	str	r3, [r7, #4]
 8001782:	e048      	b.n	8001816 <SCH_Update+0x9e>
		if(SCH_Tasks_G[i].Delay > 0){
 8001784:	492a      	ldr	r1, [pc, #168]	; (8001830 <SCH_Update+0xb8>)
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	4613      	mov	r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	4413      	add	r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	440b      	add	r3, r1
 8001792:	3304      	adds	r3, #4
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d013      	beq.n	80017c2 <SCH_Update+0x4a>
			SCH_Tasks_G[i].Delay--;
 800179a:	4925      	ldr	r1, [pc, #148]	; (8001830 <SCH_Update+0xb8>)
 800179c:	687a      	ldr	r2, [r7, #4]
 800179e:	4613      	mov	r3, r2
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	4413      	add	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	440b      	add	r3, r1
 80017a8:	3304      	adds	r3, #4
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	1e59      	subs	r1, r3, #1
 80017ae:	4820      	ldr	r0, [pc, #128]	; (8001830 <SCH_Update+0xb8>)
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	4613      	mov	r3, r2
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	4413      	add	r3, r2
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	4403      	add	r3, r0
 80017bc:	3304      	adds	r3, #4
 80017be:	6019      	str	r1, [r3, #0]
 80017c0:	e026      	b.n	8001810 <SCH_Update+0x98>
		}else{
			SCH_Tasks_G[i].Delay = SCH_Tasks_G[i].Period;
 80017c2:	491b      	ldr	r1, [pc, #108]	; (8001830 <SCH_Update+0xb8>)
 80017c4:	687a      	ldr	r2, [r7, #4]
 80017c6:	4613      	mov	r3, r2
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	4413      	add	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	440b      	add	r3, r1
 80017d0:	3308      	adds	r3, #8
 80017d2:	6819      	ldr	r1, [r3, #0]
 80017d4:	4816      	ldr	r0, [pc, #88]	; (8001830 <SCH_Update+0xb8>)
 80017d6:	687a      	ldr	r2, [r7, #4]
 80017d8:	4613      	mov	r3, r2
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	4413      	add	r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4403      	add	r3, r0
 80017e2:	3304      	adds	r3, #4
 80017e4:	6019      	str	r1, [r3, #0]
			SCH_Tasks_G[i].RunMe += 1;
 80017e6:	4912      	ldr	r1, [pc, #72]	; (8001830 <SCH_Update+0xb8>)
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	4613      	mov	r3, r2
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	4413      	add	r3, r2
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	440b      	add	r3, r1
 80017f4:	330c      	adds	r3, #12
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	3301      	adds	r3, #1
 80017fa:	b2d8      	uxtb	r0, r3
 80017fc:	490c      	ldr	r1, [pc, #48]	; (8001830 <SCH_Update+0xb8>)
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	4613      	mov	r3, r2
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	4413      	add	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	440b      	add	r3, r1
 800180a:	330c      	adds	r3, #12
 800180c:	4602      	mov	r2, r0
 800180e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < current_index_task;i++){
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	3301      	adds	r3, #1
 8001814:	607b      	str	r3, [r7, #4]
 8001816:	4b07      	ldr	r3, [pc, #28]	; (8001834 <SCH_Update+0xbc>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	461a      	mov	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4293      	cmp	r3, r2
 8001820:	dbb0      	blt.n	8001784 <SCH_Update+0xc>
		}
	}
}
 8001822:	bf00      	nop
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	200001a0 	.word	0x200001a0
 8001834:	200000f4 	.word	0x200000f4

08001838 <SCH_Dispath_Tasks>:

void SCH_Dispath_Tasks(void){
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
	for(int i = 0; i < current_index_task; i++){
 800183e:	2300      	movs	r3, #0
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	e03a      	b.n	80018ba <SCH_Dispath_Tasks+0x82>
		if(SCH_Tasks_G[i].RunMe > 0){
 8001844:	4923      	ldr	r1, [pc, #140]	; (80018d4 <SCH_Dispath_Tasks+0x9c>)
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	4613      	mov	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	4413      	add	r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	440b      	add	r3, r1
 8001852:	330c      	adds	r3, #12
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d02c      	beq.n	80018b4 <SCH_Dispath_Tasks+0x7c>
			SCH_Tasks_G[i].RunMe--;
 800185a:	491e      	ldr	r1, [pc, #120]	; (80018d4 <SCH_Dispath_Tasks+0x9c>)
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	4613      	mov	r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	4413      	add	r3, r2
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	440b      	add	r3, r1
 8001868:	330c      	adds	r3, #12
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	3b01      	subs	r3, #1
 800186e:	b2d8      	uxtb	r0, r3
 8001870:	4918      	ldr	r1, [pc, #96]	; (80018d4 <SCH_Dispath_Tasks+0x9c>)
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	4613      	mov	r3, r2
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	4413      	add	r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	440b      	add	r3, r1
 800187e:	330c      	adds	r3, #12
 8001880:	4602      	mov	r2, r0
 8001882:	701a      	strb	r2, [r3, #0]
			(*SCH_Tasks_G[i].pTask)();
 8001884:	4913      	ldr	r1, [pc, #76]	; (80018d4 <SCH_Dispath_Tasks+0x9c>)
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	4613      	mov	r3, r2
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	4413      	add	r3, r2
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	440b      	add	r3, r1
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4798      	blx	r3
			if( SCH_Tasks_G[i].Period == 0){
 8001896:	490f      	ldr	r1, [pc, #60]	; (80018d4 <SCH_Dispath_Tasks+0x9c>)
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	4613      	mov	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4413      	add	r3, r2
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	440b      	add	r3, r1
 80018a4:	3308      	adds	r3, #8
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d103      	bne.n	80018b4 <SCH_Dispath_Tasks+0x7c>
				SCH_Delete_Task(i) ;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f000 f814 	bl	80018dc <SCH_Delete_Task>
	for(int i = 0; i < current_index_task; i++){
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	3301      	adds	r3, #1
 80018b8:	607b      	str	r3, [r7, #4]
 80018ba:	4b07      	ldr	r3, [pc, #28]	; (80018d8 <SCH_Dispath_Tasks+0xa0>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	461a      	mov	r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	4293      	cmp	r3, r2
 80018c4:	dbbe      	blt.n	8001844 <SCH_Dispath_Tasks+0xc>
			}
		}
	}

	SCH_Report_Status();
 80018c6:	f000 f861 	bl	800198c <SCH_Report_Status>
}
 80018ca:	bf00      	nop
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	200001a0 	.word	0x200001a0
 80018d8:	200000f4 	.word	0x200000f4

080018dc <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(uint32_t Task_ID){
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
	unsigned char Return_code;
	if( SCH_Tasks_G[Task_ID].pTask == 0) {
 80018e4:	4923      	ldr	r1, [pc, #140]	; (8001974 <SCH_Delete_Task+0x98>)
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	4613      	mov	r3, r2
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	4413      	add	r3, r2
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	440b      	add	r3, r1
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d107      	bne.n	8001908 <SCH_Delete_Task+0x2c>
		Error_code_G = ERROR_SCH_CANNOT_DELETE_TASK;
 80018f8:	4b1f      	ldr	r3, [pc, #124]	; (8001978 <SCH_Delete_Task+0x9c>)
 80018fa:	781a      	ldrb	r2, [r3, #0]
 80018fc:	4b1f      	ldr	r3, [pc, #124]	; (800197c <SCH_Delete_Task+0xa0>)
 80018fe:	701a      	strb	r2, [r3, #0]
		Return_code = RETURN_ERROR;
 8001900:	4b1f      	ldr	r3, [pc, #124]	; (8001980 <SCH_Delete_Task+0xa4>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	73fb      	strb	r3, [r7, #15]
 8001906:	e002      	b.n	800190e <SCH_Delete_Task+0x32>
	} else {
		Return_code = RETURN_NORMAL;
 8001908:	4b1e      	ldr	r3, [pc, #120]	; (8001984 <SCH_Delete_Task+0xa8>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	73fb      	strb	r3, [r7, #15]
	}
	SCH_Tasks_G[Task_ID].pTask = 0x0000 ;
 800190e:	4919      	ldr	r1, [pc, #100]	; (8001974 <SCH_Delete_Task+0x98>)
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	4613      	mov	r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	4413      	add	r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	440b      	add	r3, r1
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
	SCH_Tasks_G[Task_ID].Delay = 0;
 8001920:	4914      	ldr	r1, [pc, #80]	; (8001974 <SCH_Delete_Task+0x98>)
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	4613      	mov	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	4413      	add	r3, r2
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	440b      	add	r3, r1
 800192e:	3304      	adds	r3, #4
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
	SCH_Tasks_G[Task_ID].Period = 0;
 8001934:	490f      	ldr	r1, [pc, #60]	; (8001974 <SCH_Delete_Task+0x98>)
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	4613      	mov	r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	4413      	add	r3, r2
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	440b      	add	r3, r1
 8001942:	3308      	adds	r3, #8
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
	SCH_Tasks_G[Task_ID].RunMe = 0;
 8001948:	490a      	ldr	r1, [pc, #40]	; (8001974 <SCH_Delete_Task+0x98>)
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	4613      	mov	r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	4413      	add	r3, r2
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	440b      	add	r3, r1
 8001956:	330c      	adds	r3, #12
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
	current_index_task--;
 800195c:	4b0a      	ldr	r3, [pc, #40]	; (8001988 <SCH_Delete_Task+0xac>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	3b01      	subs	r3, #1
 8001962:	b2da      	uxtb	r2, r3
 8001964:	4b08      	ldr	r3, [pc, #32]	; (8001988 <SCH_Delete_Task+0xac>)
 8001966:	701a      	strb	r2, [r3, #0]
	return Return_code ; // return status
 8001968:	7bfb      	ldrb	r3, [r7, #15]
}
 800196a:	4618      	mov	r0, r3
 800196c:	3714      	adds	r7, #20
 800196e:	46bd      	mov	sp, r7
 8001970:	bc80      	pop	{r7}
 8001972:	4770      	bx	lr
 8001974:	200001a0 	.word	0x200001a0
 8001978:	2000014a 	.word	0x2000014a
 800197c:	200000f5 	.word	0x200000f5
 8001980:	20000148 	.word	0x20000148
 8001984:	2000014b 	.word	0x2000014b
 8001988:	200000f4 	.word	0x200000f4

0800198c <SCH_Report_Status>:

void SCH_Report_Status( void ) {
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
				Error_code_G = 0;
			}
		}
	}
	#endif
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	bc80      	pop	{r7}
 8001996:	4770      	bx	lr

08001998 <timer_run>:
void setTimer(int i, int duration){
	timer_flag[i] = 0;
	timer_counter[i] = duration ;
}

void timer_run(int i){
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
	if(timer_counter[i] > 0){
 80019a0:	4a0f      	ldr	r2, [pc, #60]	; (80019e0 <timer_run+0x48>)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	dd13      	ble.n	80019d4 <timer_run+0x3c>
		timer_counter[i]--;
 80019ac:	4a0c      	ldr	r2, [pc, #48]	; (80019e0 <timer_run+0x48>)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019b4:	1e5a      	subs	r2, r3, #1
 80019b6:	490a      	ldr	r1, [pc, #40]	; (80019e0 <timer_run+0x48>)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_counter[i] <= 0) timer_flag[i] = 1;
 80019be:	4a08      	ldr	r2, [pc, #32]	; (80019e0 <timer_run+0x48>)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	dc04      	bgt.n	80019d4 <timer_run+0x3c>
 80019ca:	4a06      	ldr	r2, [pc, #24]	; (80019e4 <timer_run+0x4c>)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2101      	movs	r1, #1
 80019d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
}
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	200000f8 	.word	0x200000f8
 80019e4:	20000120 	.word	0x20000120

080019e8 <timerRun>:

void timerRun(){
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
	timer_run(0);
 80019ec:	2000      	movs	r0, #0
 80019ee:	f7ff ffd3 	bl	8001998 <timer_run>
	timer_run(1);
 80019f2:	2001      	movs	r0, #1
 80019f4:	f7ff ffd0 	bl	8001998 <timer_run>
	timer_run(2);
 80019f8:	2002      	movs	r0, #2
 80019fa:	f7ff ffcd 	bl	8001998 <timer_run>
	timer_run(3);
 80019fe:	2003      	movs	r0, #3
 8001a00:	f7ff ffca 	bl	8001998 <timer_run>
	timer_run(4);
 8001a04:	2004      	movs	r0, #4
 8001a06:	f7ff ffc7 	bl	8001998 <timer_run>
	timer_run(5);
 8001a0a:	2005      	movs	r0, #5
 8001a0c:	f7ff ffc4 	bl	8001998 <timer_run>
	timer_run(6);
 8001a10:	2006      	movs	r0, #6
 8001a12:	f7ff ffc1 	bl	8001998 <timer_run>
	timer_run(7);
 8001a16:	2007      	movs	r0, #7
 8001a18:	f7ff ffbe 	bl	8001998 <timer_run>
	timer_run(8);
 8001a1c:	2008      	movs	r0, #8
 8001a1e:	f7ff ffbb 	bl	8001998 <timer_run>
	timer_run(9);
 8001a22:	2009      	movs	r0, #9
 8001a24:	f7ff ffb8 	bl	8001998 <timer_run>
}
 8001a28:	bf00      	nop
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b085      	sub	sp, #20
 8001a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a32:	4b15      	ldr	r3, [pc, #84]	; (8001a88 <HAL_MspInit+0x5c>)
 8001a34:	699b      	ldr	r3, [r3, #24]
 8001a36:	4a14      	ldr	r2, [pc, #80]	; (8001a88 <HAL_MspInit+0x5c>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	6193      	str	r3, [r2, #24]
 8001a3e:	4b12      	ldr	r3, [pc, #72]	; (8001a88 <HAL_MspInit+0x5c>)
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a4a:	4b0f      	ldr	r3, [pc, #60]	; (8001a88 <HAL_MspInit+0x5c>)
 8001a4c:	69db      	ldr	r3, [r3, #28]
 8001a4e:	4a0e      	ldr	r2, [pc, #56]	; (8001a88 <HAL_MspInit+0x5c>)
 8001a50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a54:	61d3      	str	r3, [r2, #28]
 8001a56:	4b0c      	ldr	r3, [pc, #48]	; (8001a88 <HAL_MspInit+0x5c>)
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a5e:	607b      	str	r3, [r7, #4]
 8001a60:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001a62:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <HAL_MspInit+0x60>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	4a04      	ldr	r2, [pc, #16]	; (8001a8c <HAL_MspInit+0x60>)
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	3714      	adds	r7, #20
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	40010000 	.word	0x40010000

08001a90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001aa0:	d113      	bne.n	8001aca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001aa2:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <HAL_TIM_Base_MspInit+0x44>)
 8001aa4:	69db      	ldr	r3, [r3, #28]
 8001aa6:	4a0b      	ldr	r2, [pc, #44]	; (8001ad4 <HAL_TIM_Base_MspInit+0x44>)
 8001aa8:	f043 0301 	orr.w	r3, r3, #1
 8001aac:	61d3      	str	r3, [r2, #28]
 8001aae:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <HAL_TIM_Base_MspInit+0x44>)
 8001ab0:	69db      	ldr	r3, [r3, #28]
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	60fb      	str	r3, [r7, #12]
 8001ab8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001aba:	2200      	movs	r2, #0
 8001abc:	2100      	movs	r1, #0
 8001abe:	201c      	movs	r0, #28
 8001ac0:	f000 f9a1 	bl	8001e06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ac4:	201c      	movs	r0, #28
 8001ac6:	f000 f9ba 	bl	8001e3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001aca:	bf00      	nop
 8001acc:	3710      	adds	r7, #16
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40021000 	.word	0x40021000

08001ad8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001adc:	e7fe      	b.n	8001adc <NMI_Handler+0x4>

08001ade <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ae2:	e7fe      	b.n	8001ae2 <HardFault_Handler+0x4>

08001ae4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ae8:	e7fe      	b.n	8001ae8 <MemManage_Handler+0x4>

08001aea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aee:	e7fe      	b.n	8001aee <BusFault_Handler+0x4>

08001af0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001af4:	e7fe      	b.n	8001af4 <UsageFault_Handler+0x4>

08001af6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bc80      	pop	{r7}
 8001b00:	4770      	bx	lr

08001b02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b02:	b480      	push	{r7}
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr

08001b0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc80      	pop	{r7}
 8001b18:	4770      	bx	lr

08001b1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b1e:	f000 f87f 	bl	8001c20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
	...

08001b28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b2c:	4802      	ldr	r0, [pc, #8]	; (8001b38 <TIM2_IRQHandler+0x10>)
 8001b2e:	f000 ffc3 	bl	8002ab8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000158 	.word	0x20000158

08001b3c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b40:	bf00      	nop
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bc80      	pop	{r7}
 8001b46:	4770      	bx	lr

08001b48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b48:	f7ff fff8 	bl	8001b3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b4c:	480b      	ldr	r0, [pc, #44]	; (8001b7c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b4e:	490c      	ldr	r1, [pc, #48]	; (8001b80 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b50:	4a0c      	ldr	r2, [pc, #48]	; (8001b84 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b54:	e002      	b.n	8001b5c <LoopCopyDataInit>

08001b56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b5a:	3304      	adds	r3, #4

08001b5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b60:	d3f9      	bcc.n	8001b56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b62:	4a09      	ldr	r2, [pc, #36]	; (8001b88 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b64:	4c09      	ldr	r4, [pc, #36]	; (8001b8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b68:	e001      	b.n	8001b6e <LoopFillZerobss>

08001b6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b6c:	3204      	adds	r2, #4

08001b6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b70:	d3fb      	bcc.n	8001b6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b72:	f001 fae1 	bl	8003138 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b76:	f7ff fc8b 	bl	8001490 <main>
  bx lr
 8001b7a:	4770      	bx	lr
  ldr r0, =_sdata
 8001b7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b80:	200000a4 	.word	0x200000a4
  ldr r2, =_sidata
 8001b84:	080031d4 	.word	0x080031d4
  ldr r2, =_sbss
 8001b88:	200000a4 	.word	0x200000a4
  ldr r4, =_ebss
 8001b8c:	200004c4 	.word	0x200004c4

08001b90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b90:	e7fe      	b.n	8001b90 <ADC1_2_IRQHandler>
	...

08001b94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b98:	4b08      	ldr	r3, [pc, #32]	; (8001bbc <HAL_Init+0x28>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a07      	ldr	r2, [pc, #28]	; (8001bbc <HAL_Init+0x28>)
 8001b9e:	f043 0310 	orr.w	r3, r3, #16
 8001ba2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ba4:	2003      	movs	r0, #3
 8001ba6:	f000 f923 	bl	8001df0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001baa:	200f      	movs	r0, #15
 8001bac:	f000 f808 	bl	8001bc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bb0:	f7ff ff3c 	bl	8001a2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40022000 	.word	0x40022000

08001bc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bc8:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <HAL_InitTick+0x54>)
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	4b12      	ldr	r3, [pc, #72]	; (8001c18 <HAL_InitTick+0x58>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bde:	4618      	mov	r0, r3
 8001be0:	f000 f93b 	bl	8001e5a <HAL_SYSTICK_Config>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e00e      	b.n	8001c0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2b0f      	cmp	r3, #15
 8001bf2:	d80a      	bhi.n	8001c0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	6879      	ldr	r1, [r7, #4]
 8001bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bfc:	f000 f903 	bl	8001e06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c00:	4a06      	ldr	r2, [pc, #24]	; (8001c1c <HAL_InitTick+0x5c>)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c06:	2300      	movs	r3, #0
 8001c08:	e000      	b.n	8001c0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c0a:	2301      	movs	r3, #1
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	20000098 	.word	0x20000098
 8001c18:	200000a0 	.word	0x200000a0
 8001c1c:	2000009c 	.word	0x2000009c

08001c20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c24:	4b05      	ldr	r3, [pc, #20]	; (8001c3c <HAL_IncTick+0x1c>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	4b05      	ldr	r3, [pc, #20]	; (8001c40 <HAL_IncTick+0x20>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4413      	add	r3, r2
 8001c30:	4a03      	ldr	r2, [pc, #12]	; (8001c40 <HAL_IncTick+0x20>)
 8001c32:	6013      	str	r3, [r2, #0]
}
 8001c34:	bf00      	nop
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr
 8001c3c:	200000a0 	.word	0x200000a0
 8001c40:	200004c0 	.word	0x200004c0

08001c44 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  return uwTick;
 8001c48:	4b02      	ldr	r3, [pc, #8]	; (8001c54 <HAL_GetTick+0x10>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bc80      	pop	{r7}
 8001c52:	4770      	bx	lr
 8001c54:	200004c0 	.word	0x200004c0

08001c58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f003 0307 	and.w	r3, r3, #7
 8001c66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c68:	4b0c      	ldr	r3, [pc, #48]	; (8001c9c <__NVIC_SetPriorityGrouping+0x44>)
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c6e:	68ba      	ldr	r2, [r7, #8]
 8001c70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c74:	4013      	ands	r3, r2
 8001c76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c8a:	4a04      	ldr	r2, [pc, #16]	; (8001c9c <__NVIC_SetPriorityGrouping+0x44>)
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	60d3      	str	r3, [r2, #12]
}
 8001c90:	bf00      	nop
 8001c92:	3714      	adds	r7, #20
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bc80      	pop	{r7}
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ca4:	4b04      	ldr	r3, [pc, #16]	; (8001cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	0a1b      	lsrs	r3, r3, #8
 8001caa:	f003 0307 	and.w	r3, r3, #7
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bc80      	pop	{r7}
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	db0b      	blt.n	8001ce6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	f003 021f 	and.w	r2, r3, #31
 8001cd4:	4906      	ldr	r1, [pc, #24]	; (8001cf0 <__NVIC_EnableIRQ+0x34>)
 8001cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cda:	095b      	lsrs	r3, r3, #5
 8001cdc:	2001      	movs	r0, #1
 8001cde:	fa00 f202 	lsl.w	r2, r0, r2
 8001ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ce6:	bf00      	nop
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr
 8001cf0:	e000e100 	.word	0xe000e100

08001cf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	6039      	str	r1, [r7, #0]
 8001cfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	db0a      	blt.n	8001d1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	b2da      	uxtb	r2, r3
 8001d0c:	490c      	ldr	r1, [pc, #48]	; (8001d40 <__NVIC_SetPriority+0x4c>)
 8001d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d12:	0112      	lsls	r2, r2, #4
 8001d14:	b2d2      	uxtb	r2, r2
 8001d16:	440b      	add	r3, r1
 8001d18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d1c:	e00a      	b.n	8001d34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	b2da      	uxtb	r2, r3
 8001d22:	4908      	ldr	r1, [pc, #32]	; (8001d44 <__NVIC_SetPriority+0x50>)
 8001d24:	79fb      	ldrb	r3, [r7, #7]
 8001d26:	f003 030f 	and.w	r3, r3, #15
 8001d2a:	3b04      	subs	r3, #4
 8001d2c:	0112      	lsls	r2, r2, #4
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	440b      	add	r3, r1
 8001d32:	761a      	strb	r2, [r3, #24]
}
 8001d34:	bf00      	nop
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	e000e100 	.word	0xe000e100
 8001d44:	e000ed00 	.word	0xe000ed00

08001d48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b089      	sub	sp, #36	; 0x24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	60f8      	str	r0, [r7, #12]
 8001d50:	60b9      	str	r1, [r7, #8]
 8001d52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f003 0307 	and.w	r3, r3, #7
 8001d5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	f1c3 0307 	rsb	r3, r3, #7
 8001d62:	2b04      	cmp	r3, #4
 8001d64:	bf28      	it	cs
 8001d66:	2304      	movcs	r3, #4
 8001d68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	3304      	adds	r3, #4
 8001d6e:	2b06      	cmp	r3, #6
 8001d70:	d902      	bls.n	8001d78 <NVIC_EncodePriority+0x30>
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	3b03      	subs	r3, #3
 8001d76:	e000      	b.n	8001d7a <NVIC_EncodePriority+0x32>
 8001d78:	2300      	movs	r3, #0
 8001d7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d80:	69bb      	ldr	r3, [r7, #24]
 8001d82:	fa02 f303 	lsl.w	r3, r2, r3
 8001d86:	43da      	mvns	r2, r3
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	401a      	ands	r2, r3
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d90:	f04f 31ff 	mov.w	r1, #4294967295
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9a:	43d9      	mvns	r1, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001da0:	4313      	orrs	r3, r2
         );
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3724      	adds	r7, #36	; 0x24
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr

08001dac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	3b01      	subs	r3, #1
 8001db8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dbc:	d301      	bcc.n	8001dc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e00f      	b.n	8001de2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dc2:	4a0a      	ldr	r2, [pc, #40]	; (8001dec <SysTick_Config+0x40>)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	3b01      	subs	r3, #1
 8001dc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dca:	210f      	movs	r1, #15
 8001dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd0:	f7ff ff90 	bl	8001cf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dd4:	4b05      	ldr	r3, [pc, #20]	; (8001dec <SysTick_Config+0x40>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dda:	4b04      	ldr	r3, [pc, #16]	; (8001dec <SysTick_Config+0x40>)
 8001ddc:	2207      	movs	r2, #7
 8001dde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001de0:	2300      	movs	r3, #0
}
 8001de2:	4618      	mov	r0, r3
 8001de4:	3708      	adds	r7, #8
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	e000e010 	.word	0xe000e010

08001df0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f7ff ff2d 	bl	8001c58 <__NVIC_SetPriorityGrouping>
}
 8001dfe:	bf00      	nop
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e06:	b580      	push	{r7, lr}
 8001e08:	b086      	sub	sp, #24
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	60b9      	str	r1, [r7, #8]
 8001e10:	607a      	str	r2, [r7, #4]
 8001e12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e18:	f7ff ff42 	bl	8001ca0 <__NVIC_GetPriorityGrouping>
 8001e1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	68b9      	ldr	r1, [r7, #8]
 8001e22:	6978      	ldr	r0, [r7, #20]
 8001e24:	f7ff ff90 	bl	8001d48 <NVIC_EncodePriority>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e2e:	4611      	mov	r1, r2
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff ff5f 	bl	8001cf4 <__NVIC_SetPriority>
}
 8001e36:	bf00      	nop
 8001e38:	3718      	adds	r7, #24
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b082      	sub	sp, #8
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	4603      	mov	r3, r0
 8001e46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff ff35 	bl	8001cbc <__NVIC_EnableIRQ>
}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b082      	sub	sp, #8
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f7ff ffa2 	bl	8001dac <SysTick_Config>
 8001e68:	4603      	mov	r3, r0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
	...

08001e74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b08b      	sub	sp, #44	; 0x2c
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e82:	2300      	movs	r3, #0
 8001e84:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e86:	e148      	b.n	800211a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e88:	2201      	movs	r2, #1
 8001e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e90:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	69fa      	ldr	r2, [r7, #28]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	f040 8137 	bne.w	8002114 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	4aa3      	ldr	r2, [pc, #652]	; (8002138 <HAL_GPIO_Init+0x2c4>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d05e      	beq.n	8001f6e <HAL_GPIO_Init+0xfa>
 8001eb0:	4aa1      	ldr	r2, [pc, #644]	; (8002138 <HAL_GPIO_Init+0x2c4>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d875      	bhi.n	8001fa2 <HAL_GPIO_Init+0x12e>
 8001eb6:	4aa1      	ldr	r2, [pc, #644]	; (800213c <HAL_GPIO_Init+0x2c8>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d058      	beq.n	8001f6e <HAL_GPIO_Init+0xfa>
 8001ebc:	4a9f      	ldr	r2, [pc, #636]	; (800213c <HAL_GPIO_Init+0x2c8>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d86f      	bhi.n	8001fa2 <HAL_GPIO_Init+0x12e>
 8001ec2:	4a9f      	ldr	r2, [pc, #636]	; (8002140 <HAL_GPIO_Init+0x2cc>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d052      	beq.n	8001f6e <HAL_GPIO_Init+0xfa>
 8001ec8:	4a9d      	ldr	r2, [pc, #628]	; (8002140 <HAL_GPIO_Init+0x2cc>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d869      	bhi.n	8001fa2 <HAL_GPIO_Init+0x12e>
 8001ece:	4a9d      	ldr	r2, [pc, #628]	; (8002144 <HAL_GPIO_Init+0x2d0>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d04c      	beq.n	8001f6e <HAL_GPIO_Init+0xfa>
 8001ed4:	4a9b      	ldr	r2, [pc, #620]	; (8002144 <HAL_GPIO_Init+0x2d0>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d863      	bhi.n	8001fa2 <HAL_GPIO_Init+0x12e>
 8001eda:	4a9b      	ldr	r2, [pc, #620]	; (8002148 <HAL_GPIO_Init+0x2d4>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d046      	beq.n	8001f6e <HAL_GPIO_Init+0xfa>
 8001ee0:	4a99      	ldr	r2, [pc, #612]	; (8002148 <HAL_GPIO_Init+0x2d4>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d85d      	bhi.n	8001fa2 <HAL_GPIO_Init+0x12e>
 8001ee6:	2b12      	cmp	r3, #18
 8001ee8:	d82a      	bhi.n	8001f40 <HAL_GPIO_Init+0xcc>
 8001eea:	2b12      	cmp	r3, #18
 8001eec:	d859      	bhi.n	8001fa2 <HAL_GPIO_Init+0x12e>
 8001eee:	a201      	add	r2, pc, #4	; (adr r2, 8001ef4 <HAL_GPIO_Init+0x80>)
 8001ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ef4:	08001f6f 	.word	0x08001f6f
 8001ef8:	08001f49 	.word	0x08001f49
 8001efc:	08001f5b 	.word	0x08001f5b
 8001f00:	08001f9d 	.word	0x08001f9d
 8001f04:	08001fa3 	.word	0x08001fa3
 8001f08:	08001fa3 	.word	0x08001fa3
 8001f0c:	08001fa3 	.word	0x08001fa3
 8001f10:	08001fa3 	.word	0x08001fa3
 8001f14:	08001fa3 	.word	0x08001fa3
 8001f18:	08001fa3 	.word	0x08001fa3
 8001f1c:	08001fa3 	.word	0x08001fa3
 8001f20:	08001fa3 	.word	0x08001fa3
 8001f24:	08001fa3 	.word	0x08001fa3
 8001f28:	08001fa3 	.word	0x08001fa3
 8001f2c:	08001fa3 	.word	0x08001fa3
 8001f30:	08001fa3 	.word	0x08001fa3
 8001f34:	08001fa3 	.word	0x08001fa3
 8001f38:	08001f51 	.word	0x08001f51
 8001f3c:	08001f65 	.word	0x08001f65
 8001f40:	4a82      	ldr	r2, [pc, #520]	; (800214c <HAL_GPIO_Init+0x2d8>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d013      	beq.n	8001f6e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f46:	e02c      	b.n	8001fa2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	623b      	str	r3, [r7, #32]
          break;
 8001f4e:	e029      	b.n	8001fa4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	3304      	adds	r3, #4
 8001f56:	623b      	str	r3, [r7, #32]
          break;
 8001f58:	e024      	b.n	8001fa4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	3308      	adds	r3, #8
 8001f60:	623b      	str	r3, [r7, #32]
          break;
 8001f62:	e01f      	b.n	8001fa4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	68db      	ldr	r3, [r3, #12]
 8001f68:	330c      	adds	r3, #12
 8001f6a:	623b      	str	r3, [r7, #32]
          break;
 8001f6c:	e01a      	b.n	8001fa4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d102      	bne.n	8001f7c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f76:	2304      	movs	r3, #4
 8001f78:	623b      	str	r3, [r7, #32]
          break;
 8001f7a:	e013      	b.n	8001fa4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d105      	bne.n	8001f90 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f84:	2308      	movs	r3, #8
 8001f86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	69fa      	ldr	r2, [r7, #28]
 8001f8c:	611a      	str	r2, [r3, #16]
          break;
 8001f8e:	e009      	b.n	8001fa4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f90:	2308      	movs	r3, #8
 8001f92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	69fa      	ldr	r2, [r7, #28]
 8001f98:	615a      	str	r2, [r3, #20]
          break;
 8001f9a:	e003      	b.n	8001fa4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	623b      	str	r3, [r7, #32]
          break;
 8001fa0:	e000      	b.n	8001fa4 <HAL_GPIO_Init+0x130>
          break;
 8001fa2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	2bff      	cmp	r3, #255	; 0xff
 8001fa8:	d801      	bhi.n	8001fae <HAL_GPIO_Init+0x13a>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	e001      	b.n	8001fb2 <HAL_GPIO_Init+0x13e>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	3304      	adds	r3, #4
 8001fb2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	2bff      	cmp	r3, #255	; 0xff
 8001fb8:	d802      	bhi.n	8001fc0 <HAL_GPIO_Init+0x14c>
 8001fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	e002      	b.n	8001fc6 <HAL_GPIO_Init+0x152>
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc2:	3b08      	subs	r3, #8
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	210f      	movs	r1, #15
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	401a      	ands	r2, r3
 8001fd8:	6a39      	ldr	r1, [r7, #32]
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe0:	431a      	orrs	r2, r3
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f000 8090 	beq.w	8002114 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ff4:	4b56      	ldr	r3, [pc, #344]	; (8002150 <HAL_GPIO_Init+0x2dc>)
 8001ff6:	699b      	ldr	r3, [r3, #24]
 8001ff8:	4a55      	ldr	r2, [pc, #340]	; (8002150 <HAL_GPIO_Init+0x2dc>)
 8001ffa:	f043 0301 	orr.w	r3, r3, #1
 8001ffe:	6193      	str	r3, [r2, #24]
 8002000:	4b53      	ldr	r3, [pc, #332]	; (8002150 <HAL_GPIO_Init+0x2dc>)
 8002002:	699b      	ldr	r3, [r3, #24]
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800200c:	4a51      	ldr	r2, [pc, #324]	; (8002154 <HAL_GPIO_Init+0x2e0>)
 800200e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002010:	089b      	lsrs	r3, r3, #2
 8002012:	3302      	adds	r3, #2
 8002014:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002018:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800201a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201c:	f003 0303 	and.w	r3, r3, #3
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	220f      	movs	r2, #15
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	43db      	mvns	r3, r3
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	4013      	ands	r3, r2
 800202e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4a49      	ldr	r2, [pc, #292]	; (8002158 <HAL_GPIO_Init+0x2e4>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d00d      	beq.n	8002054 <HAL_GPIO_Init+0x1e0>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a48      	ldr	r2, [pc, #288]	; (800215c <HAL_GPIO_Init+0x2e8>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d007      	beq.n	8002050 <HAL_GPIO_Init+0x1dc>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4a47      	ldr	r2, [pc, #284]	; (8002160 <HAL_GPIO_Init+0x2ec>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d101      	bne.n	800204c <HAL_GPIO_Init+0x1d8>
 8002048:	2302      	movs	r3, #2
 800204a:	e004      	b.n	8002056 <HAL_GPIO_Init+0x1e2>
 800204c:	2303      	movs	r3, #3
 800204e:	e002      	b.n	8002056 <HAL_GPIO_Init+0x1e2>
 8002050:	2301      	movs	r3, #1
 8002052:	e000      	b.n	8002056 <HAL_GPIO_Init+0x1e2>
 8002054:	2300      	movs	r3, #0
 8002056:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002058:	f002 0203 	and.w	r2, r2, #3
 800205c:	0092      	lsls	r2, r2, #2
 800205e:	4093      	lsls	r3, r2
 8002060:	68fa      	ldr	r2, [r7, #12]
 8002062:	4313      	orrs	r3, r2
 8002064:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002066:	493b      	ldr	r1, [pc, #236]	; (8002154 <HAL_GPIO_Init+0x2e0>)
 8002068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206a:	089b      	lsrs	r3, r3, #2
 800206c:	3302      	adds	r3, #2
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d006      	beq.n	800208e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002080:	4b38      	ldr	r3, [pc, #224]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 8002082:	689a      	ldr	r2, [r3, #8]
 8002084:	4937      	ldr	r1, [pc, #220]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	4313      	orrs	r3, r2
 800208a:	608b      	str	r3, [r1, #8]
 800208c:	e006      	b.n	800209c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800208e:	4b35      	ldr	r3, [pc, #212]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 8002090:	689a      	ldr	r2, [r3, #8]
 8002092:	69bb      	ldr	r3, [r7, #24]
 8002094:	43db      	mvns	r3, r3
 8002096:	4933      	ldr	r1, [pc, #204]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 8002098:	4013      	ands	r3, r2
 800209a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d006      	beq.n	80020b6 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80020a8:	4b2e      	ldr	r3, [pc, #184]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 80020aa:	68da      	ldr	r2, [r3, #12]
 80020ac:	492d      	ldr	r1, [pc, #180]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	60cb      	str	r3, [r1, #12]
 80020b4:	e006      	b.n	80020c4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80020b6:	4b2b      	ldr	r3, [pc, #172]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 80020b8:	68da      	ldr	r2, [r3, #12]
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	43db      	mvns	r3, r3
 80020be:	4929      	ldr	r1, [pc, #164]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 80020c0:	4013      	ands	r3, r2
 80020c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d006      	beq.n	80020de <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020d0:	4b24      	ldr	r3, [pc, #144]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 80020d2:	685a      	ldr	r2, [r3, #4]
 80020d4:	4923      	ldr	r1, [pc, #140]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	4313      	orrs	r3, r2
 80020da:	604b      	str	r3, [r1, #4]
 80020dc:	e006      	b.n	80020ec <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020de:	4b21      	ldr	r3, [pc, #132]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 80020e0:	685a      	ldr	r2, [r3, #4]
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	43db      	mvns	r3, r3
 80020e6:	491f      	ldr	r1, [pc, #124]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 80020e8:	4013      	ands	r3, r2
 80020ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d006      	beq.n	8002106 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020f8:	4b1a      	ldr	r3, [pc, #104]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	4919      	ldr	r1, [pc, #100]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 80020fe:	69bb      	ldr	r3, [r7, #24]
 8002100:	4313      	orrs	r3, r2
 8002102:	600b      	str	r3, [r1, #0]
 8002104:	e006      	b.n	8002114 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002106:	4b17      	ldr	r3, [pc, #92]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	43db      	mvns	r3, r3
 800210e:	4915      	ldr	r1, [pc, #84]	; (8002164 <HAL_GPIO_Init+0x2f0>)
 8002110:	4013      	ands	r3, r2
 8002112:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002116:	3301      	adds	r3, #1
 8002118:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002120:	fa22 f303 	lsr.w	r3, r2, r3
 8002124:	2b00      	cmp	r3, #0
 8002126:	f47f aeaf 	bne.w	8001e88 <HAL_GPIO_Init+0x14>
  }
}
 800212a:	bf00      	nop
 800212c:	bf00      	nop
 800212e:	372c      	adds	r7, #44	; 0x2c
 8002130:	46bd      	mov	sp, r7
 8002132:	bc80      	pop	{r7}
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	10320000 	.word	0x10320000
 800213c:	10310000 	.word	0x10310000
 8002140:	10220000 	.word	0x10220000
 8002144:	10210000 	.word	0x10210000
 8002148:	10120000 	.word	0x10120000
 800214c:	10110000 	.word	0x10110000
 8002150:	40021000 	.word	0x40021000
 8002154:	40010000 	.word	0x40010000
 8002158:	40010800 	.word	0x40010800
 800215c:	40010c00 	.word	0x40010c00
 8002160:	40011000 	.word	0x40011000
 8002164:	40010400 	.word	0x40010400

08002168 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002168:	b480      	push	{r7}
 800216a:	b085      	sub	sp, #20
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	460b      	mov	r3, r1
 8002172:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	887b      	ldrh	r3, [r7, #2]
 800217a:	4013      	ands	r3, r2
 800217c:	2b00      	cmp	r3, #0
 800217e:	d002      	beq.n	8002186 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002180:	2301      	movs	r3, #1
 8002182:	73fb      	strb	r3, [r7, #15]
 8002184:	e001      	b.n	800218a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002186:	2300      	movs	r3, #0
 8002188:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800218a:	7bfb      	ldrb	r3, [r7, #15]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	bc80      	pop	{r7}
 8002194:	4770      	bx	lr

08002196 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002196:	b480      	push	{r7}
 8002198:	b083      	sub	sp, #12
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
 800219e:	460b      	mov	r3, r1
 80021a0:	807b      	strh	r3, [r7, #2]
 80021a2:	4613      	mov	r3, r2
 80021a4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021a6:	787b      	ldrb	r3, [r7, #1]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d003      	beq.n	80021b4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021ac:	887a      	ldrh	r2, [r7, #2]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021b2:	e003      	b.n	80021bc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021b4:	887b      	ldrh	r3, [r7, #2]
 80021b6:	041a      	lsls	r2, r3, #16
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	611a      	str	r2, [r3, #16]
}
 80021bc:	bf00      	nop
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bc80      	pop	{r7}
 80021c4:	4770      	bx	lr
	...

080021c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b086      	sub	sp, #24
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d101      	bne.n	80021da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e26c      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	f000 8087 	beq.w	80022f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021e8:	4b92      	ldr	r3, [pc, #584]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f003 030c 	and.w	r3, r3, #12
 80021f0:	2b04      	cmp	r3, #4
 80021f2:	d00c      	beq.n	800220e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021f4:	4b8f      	ldr	r3, [pc, #572]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f003 030c 	and.w	r3, r3, #12
 80021fc:	2b08      	cmp	r3, #8
 80021fe:	d112      	bne.n	8002226 <HAL_RCC_OscConfig+0x5e>
 8002200:	4b8c      	ldr	r3, [pc, #560]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002208:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800220c:	d10b      	bne.n	8002226 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800220e:	4b89      	ldr	r3, [pc, #548]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002216:	2b00      	cmp	r3, #0
 8002218:	d06c      	beq.n	80022f4 <HAL_RCC_OscConfig+0x12c>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d168      	bne.n	80022f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	e246      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800222e:	d106      	bne.n	800223e <HAL_RCC_OscConfig+0x76>
 8002230:	4b80      	ldr	r3, [pc, #512]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a7f      	ldr	r2, [pc, #508]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002236:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800223a:	6013      	str	r3, [r2, #0]
 800223c:	e02e      	b.n	800229c <HAL_RCC_OscConfig+0xd4>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d10c      	bne.n	8002260 <HAL_RCC_OscConfig+0x98>
 8002246:	4b7b      	ldr	r3, [pc, #492]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a7a      	ldr	r2, [pc, #488]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 800224c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002250:	6013      	str	r3, [r2, #0]
 8002252:	4b78      	ldr	r3, [pc, #480]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a77      	ldr	r2, [pc, #476]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002258:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800225c:	6013      	str	r3, [r2, #0]
 800225e:	e01d      	b.n	800229c <HAL_RCC_OscConfig+0xd4>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002268:	d10c      	bne.n	8002284 <HAL_RCC_OscConfig+0xbc>
 800226a:	4b72      	ldr	r3, [pc, #456]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a71      	ldr	r2, [pc, #452]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002270:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	4b6f      	ldr	r3, [pc, #444]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a6e      	ldr	r2, [pc, #440]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 800227c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002280:	6013      	str	r3, [r2, #0]
 8002282:	e00b      	b.n	800229c <HAL_RCC_OscConfig+0xd4>
 8002284:	4b6b      	ldr	r3, [pc, #428]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a6a      	ldr	r2, [pc, #424]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 800228a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800228e:	6013      	str	r3, [r2, #0]
 8002290:	4b68      	ldr	r3, [pc, #416]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a67      	ldr	r2, [pc, #412]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002296:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800229a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d013      	beq.n	80022cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a4:	f7ff fcce 	bl	8001c44 <HAL_GetTick>
 80022a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022aa:	e008      	b.n	80022be <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022ac:	f7ff fcca 	bl	8001c44 <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	2b64      	cmp	r3, #100	; 0x64
 80022b8:	d901      	bls.n	80022be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e1fa      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022be:	4b5d      	ldr	r3, [pc, #372]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d0f0      	beq.n	80022ac <HAL_RCC_OscConfig+0xe4>
 80022ca:	e014      	b.n	80022f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022cc:	f7ff fcba 	bl	8001c44 <HAL_GetTick>
 80022d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022d2:	e008      	b.n	80022e6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022d4:	f7ff fcb6 	bl	8001c44 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b64      	cmp	r3, #100	; 0x64
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e1e6      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022e6:	4b53      	ldr	r3, [pc, #332]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d1f0      	bne.n	80022d4 <HAL_RCC_OscConfig+0x10c>
 80022f2:	e000      	b.n	80022f6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d063      	beq.n	80023ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002302:	4b4c      	ldr	r3, [pc, #304]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f003 030c 	and.w	r3, r3, #12
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00b      	beq.n	8002326 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800230e:	4b49      	ldr	r3, [pc, #292]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f003 030c 	and.w	r3, r3, #12
 8002316:	2b08      	cmp	r3, #8
 8002318:	d11c      	bne.n	8002354 <HAL_RCC_OscConfig+0x18c>
 800231a:	4b46      	ldr	r3, [pc, #280]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d116      	bne.n	8002354 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002326:	4b43      	ldr	r3, [pc, #268]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d005      	beq.n	800233e <HAL_RCC_OscConfig+0x176>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	691b      	ldr	r3, [r3, #16]
 8002336:	2b01      	cmp	r3, #1
 8002338:	d001      	beq.n	800233e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e1ba      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800233e:	4b3d      	ldr	r3, [pc, #244]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	00db      	lsls	r3, r3, #3
 800234c:	4939      	ldr	r1, [pc, #228]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 800234e:	4313      	orrs	r3, r2
 8002350:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002352:	e03a      	b.n	80023ca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	691b      	ldr	r3, [r3, #16]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d020      	beq.n	800239e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800235c:	4b36      	ldr	r3, [pc, #216]	; (8002438 <HAL_RCC_OscConfig+0x270>)
 800235e:	2201      	movs	r2, #1
 8002360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002362:	f7ff fc6f 	bl	8001c44 <HAL_GetTick>
 8002366:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002368:	e008      	b.n	800237c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800236a:	f7ff fc6b 	bl	8001c44 <HAL_GetTick>
 800236e:	4602      	mov	r2, r0
 8002370:	693b      	ldr	r3, [r7, #16]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	2b02      	cmp	r3, #2
 8002376:	d901      	bls.n	800237c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	e19b      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800237c:	4b2d      	ldr	r3, [pc, #180]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	2b00      	cmp	r3, #0
 8002386:	d0f0      	beq.n	800236a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002388:	4b2a      	ldr	r3, [pc, #168]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	695b      	ldr	r3, [r3, #20]
 8002394:	00db      	lsls	r3, r3, #3
 8002396:	4927      	ldr	r1, [pc, #156]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002398:	4313      	orrs	r3, r2
 800239a:	600b      	str	r3, [r1, #0]
 800239c:	e015      	b.n	80023ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800239e:	4b26      	ldr	r3, [pc, #152]	; (8002438 <HAL_RCC_OscConfig+0x270>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a4:	f7ff fc4e 	bl	8001c44 <HAL_GetTick>
 80023a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023aa:	e008      	b.n	80023be <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ac:	f7ff fc4a 	bl	8001c44 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d901      	bls.n	80023be <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e17a      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023be:	4b1d      	ldr	r3, [pc, #116]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0302 	and.w	r3, r3, #2
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d1f0      	bne.n	80023ac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0308 	and.w	r3, r3, #8
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d03a      	beq.n	800244c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	699b      	ldr	r3, [r3, #24]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d019      	beq.n	8002412 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023de:	4b17      	ldr	r3, [pc, #92]	; (800243c <HAL_RCC_OscConfig+0x274>)
 80023e0:	2201      	movs	r2, #1
 80023e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023e4:	f7ff fc2e 	bl	8001c44 <HAL_GetTick>
 80023e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ea:	e008      	b.n	80023fe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023ec:	f7ff fc2a 	bl	8001c44 <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e15a      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023fe:	4b0d      	ldr	r3, [pc, #52]	; (8002434 <HAL_RCC_OscConfig+0x26c>)
 8002400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002402:	f003 0302 	and.w	r3, r3, #2
 8002406:	2b00      	cmp	r3, #0
 8002408:	d0f0      	beq.n	80023ec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800240a:	2001      	movs	r0, #1
 800240c:	f000 fa9a 	bl	8002944 <RCC_Delay>
 8002410:	e01c      	b.n	800244c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002412:	4b0a      	ldr	r3, [pc, #40]	; (800243c <HAL_RCC_OscConfig+0x274>)
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002418:	f7ff fc14 	bl	8001c44 <HAL_GetTick>
 800241c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800241e:	e00f      	b.n	8002440 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002420:	f7ff fc10 	bl	8001c44 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	2b02      	cmp	r3, #2
 800242c:	d908      	bls.n	8002440 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e140      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
 8002432:	bf00      	nop
 8002434:	40021000 	.word	0x40021000
 8002438:	42420000 	.word	0x42420000
 800243c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002440:	4b9e      	ldr	r3, [pc, #632]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002444:	f003 0302 	and.w	r3, r3, #2
 8002448:	2b00      	cmp	r3, #0
 800244a:	d1e9      	bne.n	8002420 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0304 	and.w	r3, r3, #4
 8002454:	2b00      	cmp	r3, #0
 8002456:	f000 80a6 	beq.w	80025a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800245a:	2300      	movs	r3, #0
 800245c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800245e:	4b97      	ldr	r3, [pc, #604]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002460:	69db      	ldr	r3, [r3, #28]
 8002462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d10d      	bne.n	8002486 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800246a:	4b94      	ldr	r3, [pc, #592]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	4a93      	ldr	r2, [pc, #588]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002474:	61d3      	str	r3, [r2, #28]
 8002476:	4b91      	ldr	r3, [pc, #580]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247e:	60bb      	str	r3, [r7, #8]
 8002480:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002482:	2301      	movs	r3, #1
 8002484:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002486:	4b8e      	ldr	r3, [pc, #568]	; (80026c0 <HAL_RCC_OscConfig+0x4f8>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800248e:	2b00      	cmp	r3, #0
 8002490:	d118      	bne.n	80024c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002492:	4b8b      	ldr	r3, [pc, #556]	; (80026c0 <HAL_RCC_OscConfig+0x4f8>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a8a      	ldr	r2, [pc, #552]	; (80026c0 <HAL_RCC_OscConfig+0x4f8>)
 8002498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800249c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800249e:	f7ff fbd1 	bl	8001c44 <HAL_GetTick>
 80024a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a4:	e008      	b.n	80024b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024a6:	f7ff fbcd 	bl	8001c44 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	2b64      	cmp	r3, #100	; 0x64
 80024b2:	d901      	bls.n	80024b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80024b4:	2303      	movs	r3, #3
 80024b6:	e0fd      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024b8:	4b81      	ldr	r3, [pc, #516]	; (80026c0 <HAL_RCC_OscConfig+0x4f8>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d0f0      	beq.n	80024a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d106      	bne.n	80024da <HAL_RCC_OscConfig+0x312>
 80024cc:	4b7b      	ldr	r3, [pc, #492]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	4a7a      	ldr	r2, [pc, #488]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 80024d2:	f043 0301 	orr.w	r3, r3, #1
 80024d6:	6213      	str	r3, [r2, #32]
 80024d8:	e02d      	b.n	8002536 <HAL_RCC_OscConfig+0x36e>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d10c      	bne.n	80024fc <HAL_RCC_OscConfig+0x334>
 80024e2:	4b76      	ldr	r3, [pc, #472]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 80024e4:	6a1b      	ldr	r3, [r3, #32]
 80024e6:	4a75      	ldr	r2, [pc, #468]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 80024e8:	f023 0301 	bic.w	r3, r3, #1
 80024ec:	6213      	str	r3, [r2, #32]
 80024ee:	4b73      	ldr	r3, [pc, #460]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	4a72      	ldr	r2, [pc, #456]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 80024f4:	f023 0304 	bic.w	r3, r3, #4
 80024f8:	6213      	str	r3, [r2, #32]
 80024fa:	e01c      	b.n	8002536 <HAL_RCC_OscConfig+0x36e>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	2b05      	cmp	r3, #5
 8002502:	d10c      	bne.n	800251e <HAL_RCC_OscConfig+0x356>
 8002504:	4b6d      	ldr	r3, [pc, #436]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	4a6c      	ldr	r2, [pc, #432]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 800250a:	f043 0304 	orr.w	r3, r3, #4
 800250e:	6213      	str	r3, [r2, #32]
 8002510:	4b6a      	ldr	r3, [pc, #424]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002512:	6a1b      	ldr	r3, [r3, #32]
 8002514:	4a69      	ldr	r2, [pc, #420]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002516:	f043 0301 	orr.w	r3, r3, #1
 800251a:	6213      	str	r3, [r2, #32]
 800251c:	e00b      	b.n	8002536 <HAL_RCC_OscConfig+0x36e>
 800251e:	4b67      	ldr	r3, [pc, #412]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002520:	6a1b      	ldr	r3, [r3, #32]
 8002522:	4a66      	ldr	r2, [pc, #408]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002524:	f023 0301 	bic.w	r3, r3, #1
 8002528:	6213      	str	r3, [r2, #32]
 800252a:	4b64      	ldr	r3, [pc, #400]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 800252c:	6a1b      	ldr	r3, [r3, #32]
 800252e:	4a63      	ldr	r2, [pc, #396]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002530:	f023 0304 	bic.w	r3, r3, #4
 8002534:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d015      	beq.n	800256a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800253e:	f7ff fb81 	bl	8001c44 <HAL_GetTick>
 8002542:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002544:	e00a      	b.n	800255c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002546:	f7ff fb7d 	bl	8001c44 <HAL_GetTick>
 800254a:	4602      	mov	r2, r0
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	f241 3288 	movw	r2, #5000	; 0x1388
 8002554:	4293      	cmp	r3, r2
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e0ab      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800255c:	4b57      	ldr	r3, [pc, #348]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 800255e:	6a1b      	ldr	r3, [r3, #32]
 8002560:	f003 0302 	and.w	r3, r3, #2
 8002564:	2b00      	cmp	r3, #0
 8002566:	d0ee      	beq.n	8002546 <HAL_RCC_OscConfig+0x37e>
 8002568:	e014      	b.n	8002594 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800256a:	f7ff fb6b 	bl	8001c44 <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002570:	e00a      	b.n	8002588 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002572:	f7ff fb67 	bl	8001c44 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002580:	4293      	cmp	r3, r2
 8002582:	d901      	bls.n	8002588 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002584:	2303      	movs	r3, #3
 8002586:	e095      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002588:	4b4c      	ldr	r3, [pc, #304]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 800258a:	6a1b      	ldr	r3, [r3, #32]
 800258c:	f003 0302 	and.w	r3, r3, #2
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1ee      	bne.n	8002572 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002594:	7dfb      	ldrb	r3, [r7, #23]
 8002596:	2b01      	cmp	r3, #1
 8002598:	d105      	bne.n	80025a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800259a:	4b48      	ldr	r3, [pc, #288]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	4a47      	ldr	r2, [pc, #284]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 80025a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f000 8081 	beq.w	80026b2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025b0:	4b42      	ldr	r3, [pc, #264]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	f003 030c 	and.w	r3, r3, #12
 80025b8:	2b08      	cmp	r3, #8
 80025ba:	d061      	beq.n	8002680 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	69db      	ldr	r3, [r3, #28]
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d146      	bne.n	8002652 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025c4:	4b3f      	ldr	r3, [pc, #252]	; (80026c4 <HAL_RCC_OscConfig+0x4fc>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ca:	f7ff fb3b 	bl	8001c44 <HAL_GetTick>
 80025ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025d0:	e008      	b.n	80025e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025d2:	f7ff fb37 	bl	8001c44 <HAL_GetTick>
 80025d6:	4602      	mov	r2, r0
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e067      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025e4:	4b35      	ldr	r3, [pc, #212]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d1f0      	bne.n	80025d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a1b      	ldr	r3, [r3, #32]
 80025f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025f8:	d108      	bne.n	800260c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025fa:	4b30      	ldr	r3, [pc, #192]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	492d      	ldr	r1, [pc, #180]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002608:	4313      	orrs	r3, r2
 800260a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800260c:	4b2b      	ldr	r3, [pc, #172]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a19      	ldr	r1, [r3, #32]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261c:	430b      	orrs	r3, r1
 800261e:	4927      	ldr	r1, [pc, #156]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002620:	4313      	orrs	r3, r2
 8002622:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002624:	4b27      	ldr	r3, [pc, #156]	; (80026c4 <HAL_RCC_OscConfig+0x4fc>)
 8002626:	2201      	movs	r2, #1
 8002628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800262a:	f7ff fb0b 	bl	8001c44 <HAL_GetTick>
 800262e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002630:	e008      	b.n	8002644 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002632:	f7ff fb07 	bl	8001c44 <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	2b02      	cmp	r3, #2
 800263e:	d901      	bls.n	8002644 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	e037      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002644:	4b1d      	ldr	r3, [pc, #116]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800264c:	2b00      	cmp	r3, #0
 800264e:	d0f0      	beq.n	8002632 <HAL_RCC_OscConfig+0x46a>
 8002650:	e02f      	b.n	80026b2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002652:	4b1c      	ldr	r3, [pc, #112]	; (80026c4 <HAL_RCC_OscConfig+0x4fc>)
 8002654:	2200      	movs	r2, #0
 8002656:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002658:	f7ff faf4 	bl	8001c44 <HAL_GetTick>
 800265c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800265e:	e008      	b.n	8002672 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002660:	f7ff faf0 	bl	8001c44 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	2b02      	cmp	r3, #2
 800266c:	d901      	bls.n	8002672 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	e020      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002672:	4b12      	ldr	r3, [pc, #72]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d1f0      	bne.n	8002660 <HAL_RCC_OscConfig+0x498>
 800267e:	e018      	b.n	80026b2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	69db      	ldr	r3, [r3, #28]
 8002684:	2b01      	cmp	r3, #1
 8002686:	d101      	bne.n	800268c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e013      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800268c:	4b0b      	ldr	r3, [pc, #44]	; (80026bc <HAL_RCC_OscConfig+0x4f4>)
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	429a      	cmp	r2, r3
 800269e:	d106      	bne.n	80026ae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d001      	beq.n	80026b2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e000      	b.n	80026b4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3718      	adds	r7, #24
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	40021000 	.word	0x40021000
 80026c0:	40007000 	.word	0x40007000
 80026c4:	42420060 	.word	0x42420060

080026c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d101      	bne.n	80026dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e0d0      	b.n	800287e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026dc:	4b6a      	ldr	r3, [pc, #424]	; (8002888 <HAL_RCC_ClockConfig+0x1c0>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0307 	and.w	r3, r3, #7
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d910      	bls.n	800270c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ea:	4b67      	ldr	r3, [pc, #412]	; (8002888 <HAL_RCC_ClockConfig+0x1c0>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f023 0207 	bic.w	r2, r3, #7
 80026f2:	4965      	ldr	r1, [pc, #404]	; (8002888 <HAL_RCC_ClockConfig+0x1c0>)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	4313      	orrs	r3, r2
 80026f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026fa:	4b63      	ldr	r3, [pc, #396]	; (8002888 <HAL_RCC_ClockConfig+0x1c0>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0307 	and.w	r3, r3, #7
 8002702:	683a      	ldr	r2, [r7, #0]
 8002704:	429a      	cmp	r2, r3
 8002706:	d001      	beq.n	800270c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e0b8      	b.n	800287e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d020      	beq.n	800275a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0304 	and.w	r3, r3, #4
 8002720:	2b00      	cmp	r3, #0
 8002722:	d005      	beq.n	8002730 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002724:	4b59      	ldr	r3, [pc, #356]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	4a58      	ldr	r2, [pc, #352]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 800272a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800272e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0308 	and.w	r3, r3, #8
 8002738:	2b00      	cmp	r3, #0
 800273a:	d005      	beq.n	8002748 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800273c:	4b53      	ldr	r3, [pc, #332]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	4a52      	ldr	r2, [pc, #328]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 8002742:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002746:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002748:	4b50      	ldr	r3, [pc, #320]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	494d      	ldr	r1, [pc, #308]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 8002756:	4313      	orrs	r3, r2
 8002758:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 0301 	and.w	r3, r3, #1
 8002762:	2b00      	cmp	r3, #0
 8002764:	d040      	beq.n	80027e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d107      	bne.n	800277e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800276e:	4b47      	ldr	r3, [pc, #284]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d115      	bne.n	80027a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e07f      	b.n	800287e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	2b02      	cmp	r3, #2
 8002784:	d107      	bne.n	8002796 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002786:	4b41      	ldr	r3, [pc, #260]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d109      	bne.n	80027a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e073      	b.n	800287e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002796:	4b3d      	ldr	r3, [pc, #244]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 0302 	and.w	r3, r3, #2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d101      	bne.n	80027a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e06b      	b.n	800287e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027a6:	4b39      	ldr	r3, [pc, #228]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	f023 0203 	bic.w	r2, r3, #3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	4936      	ldr	r1, [pc, #216]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027b8:	f7ff fa44 	bl	8001c44 <HAL_GetTick>
 80027bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027be:	e00a      	b.n	80027d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027c0:	f7ff fa40 	bl	8001c44 <HAL_GetTick>
 80027c4:	4602      	mov	r2, r0
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	1ad3      	subs	r3, r2, r3
 80027ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e053      	b.n	800287e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027d6:	4b2d      	ldr	r3, [pc, #180]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f003 020c 	and.w	r2, r3, #12
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d1eb      	bne.n	80027c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027e8:	4b27      	ldr	r3, [pc, #156]	; (8002888 <HAL_RCC_ClockConfig+0x1c0>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	683a      	ldr	r2, [r7, #0]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d210      	bcs.n	8002818 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f6:	4b24      	ldr	r3, [pc, #144]	; (8002888 <HAL_RCC_ClockConfig+0x1c0>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f023 0207 	bic.w	r2, r3, #7
 80027fe:	4922      	ldr	r1, [pc, #136]	; (8002888 <HAL_RCC_ClockConfig+0x1c0>)
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	4313      	orrs	r3, r2
 8002804:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002806:	4b20      	ldr	r3, [pc, #128]	; (8002888 <HAL_RCC_ClockConfig+0x1c0>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0307 	and.w	r3, r3, #7
 800280e:	683a      	ldr	r2, [r7, #0]
 8002810:	429a      	cmp	r2, r3
 8002812:	d001      	beq.n	8002818 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e032      	b.n	800287e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b00      	cmp	r3, #0
 8002822:	d008      	beq.n	8002836 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002824:	4b19      	ldr	r3, [pc, #100]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	4916      	ldr	r1, [pc, #88]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 8002832:	4313      	orrs	r3, r2
 8002834:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0308 	and.w	r3, r3, #8
 800283e:	2b00      	cmp	r3, #0
 8002840:	d009      	beq.n	8002856 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002842:	4b12      	ldr	r3, [pc, #72]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	691b      	ldr	r3, [r3, #16]
 800284e:	00db      	lsls	r3, r3, #3
 8002850:	490e      	ldr	r1, [pc, #56]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 8002852:	4313      	orrs	r3, r2
 8002854:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002856:	f000 f821 	bl	800289c <HAL_RCC_GetSysClockFreq>
 800285a:	4602      	mov	r2, r0
 800285c:	4b0b      	ldr	r3, [pc, #44]	; (800288c <HAL_RCC_ClockConfig+0x1c4>)
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	091b      	lsrs	r3, r3, #4
 8002862:	f003 030f 	and.w	r3, r3, #15
 8002866:	490a      	ldr	r1, [pc, #40]	; (8002890 <HAL_RCC_ClockConfig+0x1c8>)
 8002868:	5ccb      	ldrb	r3, [r1, r3]
 800286a:	fa22 f303 	lsr.w	r3, r2, r3
 800286e:	4a09      	ldr	r2, [pc, #36]	; (8002894 <HAL_RCC_ClockConfig+0x1cc>)
 8002870:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002872:	4b09      	ldr	r3, [pc, #36]	; (8002898 <HAL_RCC_ClockConfig+0x1d0>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff f9a2 	bl	8001bc0 <HAL_InitTick>

  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3710      	adds	r7, #16
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	40022000 	.word	0x40022000
 800288c:	40021000 	.word	0x40021000
 8002890:	080031a8 	.word	0x080031a8
 8002894:	20000098 	.word	0x20000098
 8002898:	2000009c 	.word	0x2000009c

0800289c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800289c:	b480      	push	{r7}
 800289e:	b087      	sub	sp, #28
 80028a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
 80028a6:	2300      	movs	r3, #0
 80028a8:	60bb      	str	r3, [r7, #8]
 80028aa:	2300      	movs	r3, #0
 80028ac:	617b      	str	r3, [r7, #20]
 80028ae:	2300      	movs	r3, #0
 80028b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80028b2:	2300      	movs	r3, #0
 80028b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80028b6:	4b1e      	ldr	r3, [pc, #120]	; (8002930 <HAL_RCC_GetSysClockFreq+0x94>)
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f003 030c 	and.w	r3, r3, #12
 80028c2:	2b04      	cmp	r3, #4
 80028c4:	d002      	beq.n	80028cc <HAL_RCC_GetSysClockFreq+0x30>
 80028c6:	2b08      	cmp	r3, #8
 80028c8:	d003      	beq.n	80028d2 <HAL_RCC_GetSysClockFreq+0x36>
 80028ca:	e027      	b.n	800291c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028cc:	4b19      	ldr	r3, [pc, #100]	; (8002934 <HAL_RCC_GetSysClockFreq+0x98>)
 80028ce:	613b      	str	r3, [r7, #16]
      break;
 80028d0:	e027      	b.n	8002922 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	0c9b      	lsrs	r3, r3, #18
 80028d6:	f003 030f 	and.w	r3, r3, #15
 80028da:	4a17      	ldr	r2, [pc, #92]	; (8002938 <HAL_RCC_GetSysClockFreq+0x9c>)
 80028dc:	5cd3      	ldrb	r3, [r2, r3]
 80028de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d010      	beq.n	800290c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80028ea:	4b11      	ldr	r3, [pc, #68]	; (8002930 <HAL_RCC_GetSysClockFreq+0x94>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	0c5b      	lsrs	r3, r3, #17
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	4a11      	ldr	r2, [pc, #68]	; (800293c <HAL_RCC_GetSysClockFreq+0xa0>)
 80028f6:	5cd3      	ldrb	r3, [r2, r3]
 80028f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a0d      	ldr	r2, [pc, #52]	; (8002934 <HAL_RCC_GetSysClockFreq+0x98>)
 80028fe:	fb02 f203 	mul.w	r2, r2, r3
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	fbb2 f3f3 	udiv	r3, r2, r3
 8002908:	617b      	str	r3, [r7, #20]
 800290a:	e004      	b.n	8002916 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4a0c      	ldr	r2, [pc, #48]	; (8002940 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002910:	fb02 f303 	mul.w	r3, r2, r3
 8002914:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	613b      	str	r3, [r7, #16]
      break;
 800291a:	e002      	b.n	8002922 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800291c:	4b05      	ldr	r3, [pc, #20]	; (8002934 <HAL_RCC_GetSysClockFreq+0x98>)
 800291e:	613b      	str	r3, [r7, #16]
      break;
 8002920:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002922:	693b      	ldr	r3, [r7, #16]
}
 8002924:	4618      	mov	r0, r3
 8002926:	371c      	adds	r7, #28
 8002928:	46bd      	mov	sp, r7
 800292a:	bc80      	pop	{r7}
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	40021000 	.word	0x40021000
 8002934:	007a1200 	.word	0x007a1200
 8002938:	080031b8 	.word	0x080031b8
 800293c:	080031c8 	.word	0x080031c8
 8002940:	003d0900 	.word	0x003d0900

08002944 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002944:	b480      	push	{r7}
 8002946:	b085      	sub	sp, #20
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800294c:	4b0a      	ldr	r3, [pc, #40]	; (8002978 <RCC_Delay+0x34>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a0a      	ldr	r2, [pc, #40]	; (800297c <RCC_Delay+0x38>)
 8002952:	fba2 2303 	umull	r2, r3, r2, r3
 8002956:	0a5b      	lsrs	r3, r3, #9
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	fb02 f303 	mul.w	r3, r2, r3
 800295e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002960:	bf00      	nop
  }
  while (Delay --);
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	1e5a      	subs	r2, r3, #1
 8002966:	60fa      	str	r2, [r7, #12]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d1f9      	bne.n	8002960 <RCC_Delay+0x1c>
}
 800296c:	bf00      	nop
 800296e:	bf00      	nop
 8002970:	3714      	adds	r7, #20
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr
 8002978:	20000098 	.word	0x20000098
 800297c:	10624dd3 	.word	0x10624dd3

08002980 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e041      	b.n	8002a16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2b00      	cmp	r3, #0
 800299c:	d106      	bne.n	80029ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7ff f872 	bl	8001a90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2202      	movs	r2, #2
 80029b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	3304      	adds	r3, #4
 80029bc:	4619      	mov	r1, r3
 80029be:	4610      	mov	r0, r2
 80029c0:	f000 fa56 	bl	8002e70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
	...

08002a20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b085      	sub	sp, #20
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d001      	beq.n	8002a38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e035      	b.n	8002aa4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2202      	movs	r2, #2
 8002a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	68da      	ldr	r2, [r3, #12]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f042 0201 	orr.w	r2, r2, #1
 8002a4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a16      	ldr	r2, [pc, #88]	; (8002ab0 <HAL_TIM_Base_Start_IT+0x90>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d009      	beq.n	8002a6e <HAL_TIM_Base_Start_IT+0x4e>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a62:	d004      	beq.n	8002a6e <HAL_TIM_Base_Start_IT+0x4e>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a12      	ldr	r2, [pc, #72]	; (8002ab4 <HAL_TIM_Base_Start_IT+0x94>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d111      	bne.n	8002a92 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f003 0307 	and.w	r3, r3, #7
 8002a78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2b06      	cmp	r3, #6
 8002a7e:	d010      	beq.n	8002aa2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f042 0201 	orr.w	r2, r2, #1
 8002a8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a90:	e007      	b.n	8002aa2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f042 0201 	orr.w	r2, r2, #1
 8002aa0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3714      	adds	r7, #20
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	40012c00 	.word	0x40012c00
 8002ab4:	40000400 	.word	0x40000400

08002ab8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	691b      	ldr	r3, [r3, #16]
 8002ace:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d020      	beq.n	8002b1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	f003 0302 	and.w	r3, r3, #2
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d01b      	beq.n	8002b1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f06f 0202 	mvn.w	r2, #2
 8002aec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2201      	movs	r2, #1
 8002af2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	f003 0303 	and.w	r3, r3, #3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d003      	beq.n	8002b0a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f998 	bl	8002e38 <HAL_TIM_IC_CaptureCallback>
 8002b08:	e005      	b.n	8002b16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f98b 	bl	8002e26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 f99a 	bl	8002e4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	f003 0304 	and.w	r3, r3, #4
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d020      	beq.n	8002b68 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f003 0304 	and.w	r3, r3, #4
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d01b      	beq.n	8002b68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f06f 0204 	mvn.w	r2, #4
 8002b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2202      	movs	r2, #2
 8002b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 f972 	bl	8002e38 <HAL_TIM_IC_CaptureCallback>
 8002b54:	e005      	b.n	8002b62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f965 	bl	8002e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f000 f974 	bl	8002e4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2200      	movs	r2, #0
 8002b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	f003 0308 	and.w	r3, r3, #8
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d020      	beq.n	8002bb4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f003 0308 	and.w	r3, r3, #8
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d01b      	beq.n	8002bb4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f06f 0208 	mvn.w	r2, #8
 8002b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2204      	movs	r2, #4
 8002b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	f003 0303 	and.w	r3, r3, #3
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d003      	beq.n	8002ba2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f000 f94c 	bl	8002e38 <HAL_TIM_IC_CaptureCallback>
 8002ba0:	e005      	b.n	8002bae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f000 f93f 	bl	8002e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f000 f94e 	bl	8002e4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	f003 0310 	and.w	r3, r3, #16
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d020      	beq.n	8002c00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f003 0310 	and.w	r3, r3, #16
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d01b      	beq.n	8002c00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f06f 0210 	mvn.w	r2, #16
 8002bd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2208      	movs	r2, #8
 8002bd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d003      	beq.n	8002bee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 f926 	bl	8002e38 <HAL_TIM_IC_CaptureCallback>
 8002bec:	e005      	b.n	8002bfa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f000 f919 	bl	8002e26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f000 f928 	bl	8002e4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00c      	beq.n	8002c24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d007      	beq.n	8002c24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f06f 0201 	mvn.w	r2, #1
 8002c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7fe fd40 	bl	80016a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00c      	beq.n	8002c48 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d007      	beq.n	8002c48 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002c40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f000 fa6f 	bl	8003126 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00c      	beq.n	8002c6c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d007      	beq.n	8002c6c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 f8f8 	bl	8002e5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	f003 0320 	and.w	r3, r3, #32
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d00c      	beq.n	8002c90 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	f003 0320 	and.w	r3, r3, #32
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d007      	beq.n	8002c90 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f06f 0220 	mvn.w	r2, #32
 8002c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 fa42 	bl	8003114 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002c90:	bf00      	nop
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d101      	bne.n	8002cb4 <HAL_TIM_ConfigClockSource+0x1c>
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	e0b4      	b.n	8002e1e <HAL_TIM_ConfigClockSource+0x186>
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2202      	movs	r2, #2
 8002cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002cd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002cda:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68ba      	ldr	r2, [r7, #8]
 8002ce2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cec:	d03e      	beq.n	8002d6c <HAL_TIM_ConfigClockSource+0xd4>
 8002cee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cf2:	f200 8087 	bhi.w	8002e04 <HAL_TIM_ConfigClockSource+0x16c>
 8002cf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cfa:	f000 8086 	beq.w	8002e0a <HAL_TIM_ConfigClockSource+0x172>
 8002cfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d02:	d87f      	bhi.n	8002e04 <HAL_TIM_ConfigClockSource+0x16c>
 8002d04:	2b70      	cmp	r3, #112	; 0x70
 8002d06:	d01a      	beq.n	8002d3e <HAL_TIM_ConfigClockSource+0xa6>
 8002d08:	2b70      	cmp	r3, #112	; 0x70
 8002d0a:	d87b      	bhi.n	8002e04 <HAL_TIM_ConfigClockSource+0x16c>
 8002d0c:	2b60      	cmp	r3, #96	; 0x60
 8002d0e:	d050      	beq.n	8002db2 <HAL_TIM_ConfigClockSource+0x11a>
 8002d10:	2b60      	cmp	r3, #96	; 0x60
 8002d12:	d877      	bhi.n	8002e04 <HAL_TIM_ConfigClockSource+0x16c>
 8002d14:	2b50      	cmp	r3, #80	; 0x50
 8002d16:	d03c      	beq.n	8002d92 <HAL_TIM_ConfigClockSource+0xfa>
 8002d18:	2b50      	cmp	r3, #80	; 0x50
 8002d1a:	d873      	bhi.n	8002e04 <HAL_TIM_ConfigClockSource+0x16c>
 8002d1c:	2b40      	cmp	r3, #64	; 0x40
 8002d1e:	d058      	beq.n	8002dd2 <HAL_TIM_ConfigClockSource+0x13a>
 8002d20:	2b40      	cmp	r3, #64	; 0x40
 8002d22:	d86f      	bhi.n	8002e04 <HAL_TIM_ConfigClockSource+0x16c>
 8002d24:	2b30      	cmp	r3, #48	; 0x30
 8002d26:	d064      	beq.n	8002df2 <HAL_TIM_ConfigClockSource+0x15a>
 8002d28:	2b30      	cmp	r3, #48	; 0x30
 8002d2a:	d86b      	bhi.n	8002e04 <HAL_TIM_ConfigClockSource+0x16c>
 8002d2c:	2b20      	cmp	r3, #32
 8002d2e:	d060      	beq.n	8002df2 <HAL_TIM_ConfigClockSource+0x15a>
 8002d30:	2b20      	cmp	r3, #32
 8002d32:	d867      	bhi.n	8002e04 <HAL_TIM_ConfigClockSource+0x16c>
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d05c      	beq.n	8002df2 <HAL_TIM_ConfigClockSource+0x15a>
 8002d38:	2b10      	cmp	r3, #16
 8002d3a:	d05a      	beq.n	8002df2 <HAL_TIM_ConfigClockSource+0x15a>
 8002d3c:	e062      	b.n	8002e04 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6818      	ldr	r0, [r3, #0]
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	6899      	ldr	r1, [r3, #8]
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685a      	ldr	r2, [r3, #4]
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	f000 f96a 	bl	8003026 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002d60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	68ba      	ldr	r2, [r7, #8]
 8002d68:	609a      	str	r2, [r3, #8]
      break;
 8002d6a:	e04f      	b.n	8002e0c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6818      	ldr	r0, [r3, #0]
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	6899      	ldr	r1, [r3, #8]
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	f000 f953 	bl	8003026 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	689a      	ldr	r2, [r3, #8]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d8e:	609a      	str	r2, [r3, #8]
      break;
 8002d90:	e03c      	b.n	8002e0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6818      	ldr	r0, [r3, #0]
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	6859      	ldr	r1, [r3, #4]
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	461a      	mov	r2, r3
 8002da0:	f000 f8ca 	bl	8002f38 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	2150      	movs	r1, #80	; 0x50
 8002daa:	4618      	mov	r0, r3
 8002dac:	f000 f921 	bl	8002ff2 <TIM_ITRx_SetConfig>
      break;
 8002db0:	e02c      	b.n	8002e0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6818      	ldr	r0, [r3, #0]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	6859      	ldr	r1, [r3, #4]
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	f000 f8e8 	bl	8002f94 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2160      	movs	r1, #96	; 0x60
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f000 f911 	bl	8002ff2 <TIM_ITRx_SetConfig>
      break;
 8002dd0:	e01c      	b.n	8002e0c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6818      	ldr	r0, [r3, #0]
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	6859      	ldr	r1, [r3, #4]
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	68db      	ldr	r3, [r3, #12]
 8002dde:	461a      	mov	r2, r3
 8002de0:	f000 f8aa 	bl	8002f38 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2140      	movs	r1, #64	; 0x40
 8002dea:	4618      	mov	r0, r3
 8002dec:	f000 f901 	bl	8002ff2 <TIM_ITRx_SetConfig>
      break;
 8002df0:	e00c      	b.n	8002e0c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	4610      	mov	r0, r2
 8002dfe:	f000 f8f8 	bl	8002ff2 <TIM_ITRx_SetConfig>
      break;
 8002e02:	e003      	b.n	8002e0c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	73fb      	strb	r3, [r7, #15]
      break;
 8002e08:	e000      	b.n	8002e0c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002e0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2201      	movs	r2, #1
 8002e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e26:	b480      	push	{r7}
 8002e28:	b083      	sub	sp, #12
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bc80      	pop	{r7}
 8002e36:	4770      	bx	lr

08002e38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bc80      	pop	{r7}
 8002e48:	4770      	bx	lr

08002e4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002e4a:	b480      	push	{r7}
 8002e4c:	b083      	sub	sp, #12
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002e52:	bf00      	nop
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bc80      	pop	{r7}
 8002e5a:	4770      	bx	lr

08002e5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bc80      	pop	{r7}
 8002e6c:	4770      	bx	lr
	...

08002e70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b085      	sub	sp, #20
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	4a2b      	ldr	r2, [pc, #172]	; (8002f30 <TIM_Base_SetConfig+0xc0>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d007      	beq.n	8002e98 <TIM_Base_SetConfig+0x28>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e8e:	d003      	beq.n	8002e98 <TIM_Base_SetConfig+0x28>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	4a28      	ldr	r2, [pc, #160]	; (8002f34 <TIM_Base_SetConfig+0xc4>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d108      	bne.n	8002eaa <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a20      	ldr	r2, [pc, #128]	; (8002f30 <TIM_Base_SetConfig+0xc0>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d007      	beq.n	8002ec2 <TIM_Base_SetConfig+0x52>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eb8:	d003      	beq.n	8002ec2 <TIM_Base_SetConfig+0x52>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a1d      	ldr	r2, [pc, #116]	; (8002f34 <TIM_Base_SetConfig+0xc4>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d108      	bne.n	8002ed4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ec8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	695b      	ldr	r3, [r3, #20]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	68fa      	ldr	r2, [r7, #12]
 8002ee6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a0d      	ldr	r2, [pc, #52]	; (8002f30 <TIM_Base_SetConfig+0xc0>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d103      	bne.n	8002f08 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	691a      	ldr	r2, [r3, #16]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d005      	beq.n	8002f26 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	f023 0201 	bic.w	r2, r3, #1
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	611a      	str	r2, [r3, #16]
  }
}
 8002f26:	bf00      	nop
 8002f28:	3714      	adds	r7, #20
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bc80      	pop	{r7}
 8002f2e:	4770      	bx	lr
 8002f30:	40012c00 	.word	0x40012c00
 8002f34:	40000400 	.word	0x40000400

08002f38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b087      	sub	sp, #28
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
 8002f4e:	f023 0201 	bic.w	r2, r3, #1
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	699b      	ldr	r3, [r3, #24]
 8002f5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	011b      	lsls	r3, r3, #4
 8002f68:	693a      	ldr	r2, [r7, #16]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	f023 030a 	bic.w	r3, r3, #10
 8002f74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f76:	697a      	ldr	r2, [r7, #20]
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	693a      	ldr	r2, [r7, #16]
 8002f82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	697a      	ldr	r2, [r7, #20]
 8002f88:	621a      	str	r2, [r3, #32]
}
 8002f8a:	bf00      	nop
 8002f8c:	371c      	adds	r7, #28
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bc80      	pop	{r7}
 8002f92:	4770      	bx	lr

08002f94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b087      	sub	sp, #28
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6a1b      	ldr	r3, [r3, #32]
 8002fa4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6a1b      	ldr	r3, [r3, #32]
 8002faa:	f023 0210 	bic.w	r2, r3, #16
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	699b      	ldr	r3, [r3, #24]
 8002fb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002fbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	031b      	lsls	r3, r3, #12
 8002fc4:	693a      	ldr	r2, [r7, #16]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002fd0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	011b      	lsls	r3, r3, #4
 8002fd6:	697a      	ldr	r2, [r7, #20]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	693a      	ldr	r2, [r7, #16]
 8002fe0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	697a      	ldr	r2, [r7, #20]
 8002fe6:	621a      	str	r2, [r3, #32]
}
 8002fe8:	bf00      	nop
 8002fea:	371c      	adds	r7, #28
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bc80      	pop	{r7}
 8002ff0:	4770      	bx	lr

08002ff2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b085      	sub	sp, #20
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
 8002ffa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003008:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800300a:	683a      	ldr	r2, [r7, #0]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	4313      	orrs	r3, r2
 8003010:	f043 0307 	orr.w	r3, r3, #7
 8003014:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	68fa      	ldr	r2, [r7, #12]
 800301a:	609a      	str	r2, [r3, #8]
}
 800301c:	bf00      	nop
 800301e:	3714      	adds	r7, #20
 8003020:	46bd      	mov	sp, r7
 8003022:	bc80      	pop	{r7}
 8003024:	4770      	bx	lr

08003026 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003026:	b480      	push	{r7}
 8003028:	b087      	sub	sp, #28
 800302a:	af00      	add	r7, sp, #0
 800302c:	60f8      	str	r0, [r7, #12]
 800302e:	60b9      	str	r1, [r7, #8]
 8003030:	607a      	str	r2, [r7, #4]
 8003032:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003040:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	021a      	lsls	r2, r3, #8
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	431a      	orrs	r2, r3
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	4313      	orrs	r3, r2
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	4313      	orrs	r3, r2
 8003052:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	697a      	ldr	r2, [r7, #20]
 8003058:	609a      	str	r2, [r3, #8]
}
 800305a:	bf00      	nop
 800305c:	371c      	adds	r7, #28
 800305e:	46bd      	mov	sp, r7
 8003060:	bc80      	pop	{r7}
 8003062:	4770      	bx	lr

08003064 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003064:	b480      	push	{r7}
 8003066:	b085      	sub	sp, #20
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003074:	2b01      	cmp	r3, #1
 8003076:	d101      	bne.n	800307c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003078:	2302      	movs	r3, #2
 800307a:	e041      	b.n	8003100 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2202      	movs	r2, #2
 8003088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	68fa      	ldr	r2, [r7, #12]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68fa      	ldr	r2, [r7, #12]
 80030b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a14      	ldr	r2, [pc, #80]	; (800310c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d009      	beq.n	80030d4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030c8:	d004      	beq.n	80030d4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a10      	ldr	r2, [pc, #64]	; (8003110 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d10c      	bne.n	80030ee <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	68ba      	ldr	r2, [r7, #8]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68ba      	ldr	r2, [r7, #8]
 80030ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80030fe:	2300      	movs	r3, #0
}
 8003100:	4618      	mov	r0, r3
 8003102:	3714      	adds	r7, #20
 8003104:	46bd      	mov	sp, r7
 8003106:	bc80      	pop	{r7}
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	40012c00 	.word	0x40012c00
 8003110:	40000400 	.word	0x40000400

08003114 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr

08003126 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003126:	b480      	push	{r7}
 8003128:	b083      	sub	sp, #12
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	bc80      	pop	{r7}
 8003136:	4770      	bx	lr

08003138 <__libc_init_array>:
 8003138:	b570      	push	{r4, r5, r6, lr}
 800313a:	2600      	movs	r6, #0
 800313c:	4d0c      	ldr	r5, [pc, #48]	; (8003170 <__libc_init_array+0x38>)
 800313e:	4c0d      	ldr	r4, [pc, #52]	; (8003174 <__libc_init_array+0x3c>)
 8003140:	1b64      	subs	r4, r4, r5
 8003142:	10a4      	asrs	r4, r4, #2
 8003144:	42a6      	cmp	r6, r4
 8003146:	d109      	bne.n	800315c <__libc_init_array+0x24>
 8003148:	f000 f822 	bl	8003190 <_init>
 800314c:	2600      	movs	r6, #0
 800314e:	4d0a      	ldr	r5, [pc, #40]	; (8003178 <__libc_init_array+0x40>)
 8003150:	4c0a      	ldr	r4, [pc, #40]	; (800317c <__libc_init_array+0x44>)
 8003152:	1b64      	subs	r4, r4, r5
 8003154:	10a4      	asrs	r4, r4, #2
 8003156:	42a6      	cmp	r6, r4
 8003158:	d105      	bne.n	8003166 <__libc_init_array+0x2e>
 800315a:	bd70      	pop	{r4, r5, r6, pc}
 800315c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003160:	4798      	blx	r3
 8003162:	3601      	adds	r6, #1
 8003164:	e7ee      	b.n	8003144 <__libc_init_array+0xc>
 8003166:	f855 3b04 	ldr.w	r3, [r5], #4
 800316a:	4798      	blx	r3
 800316c:	3601      	adds	r6, #1
 800316e:	e7f2      	b.n	8003156 <__libc_init_array+0x1e>
 8003170:	080031cc 	.word	0x080031cc
 8003174:	080031cc 	.word	0x080031cc
 8003178:	080031cc 	.word	0x080031cc
 800317c:	080031d0 	.word	0x080031d0

08003180 <memset>:
 8003180:	4603      	mov	r3, r0
 8003182:	4402      	add	r2, r0
 8003184:	4293      	cmp	r3, r2
 8003186:	d100      	bne.n	800318a <memset+0xa>
 8003188:	4770      	bx	lr
 800318a:	f803 1b01 	strb.w	r1, [r3], #1
 800318e:	e7f9      	b.n	8003184 <memset+0x4>

08003190 <_init>:
 8003190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003192:	bf00      	nop
 8003194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003196:	bc08      	pop	{r3}
 8003198:	469e      	mov	lr, r3
 800319a:	4770      	bx	lr

0800319c <_fini>:
 800319c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800319e:	bf00      	nop
 80031a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031a2:	bc08      	pop	{r3}
 80031a4:	469e      	mov	lr, r3
 80031a6:	4770      	bx	lr
