$date
	Sun Sep 18 11:25:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module twoBMult_tb $end
$var wire 4 ! m [3:0] $end
$var reg 2 " x [1:0] $end
$var reg 2 # y [1:0] $end
$scope module fbas $end
$var wire 2 $ x [1:0] $end
$var wire 2 % y [1:0] $end
$var wire 4 & m [3:0] $end
$var wire 2 ' b [1:0] $end
$var wire 2 ( a [1:0] $end
$scope module stage0 $end
$var wire 1 ) cin $end
$var wire 2 * x [1:0] $end
$var wire 2 + y [1:0] $end
$var wire 2 , s [1:0] $end
$var wire 1 - cout $end
$var wire 1 . c1 $end
$scope module stage0 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 ) cin $end
$var wire 1 . cout $end
$var wire 1 1 s $end
$upscope $end
$scope module stage1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 . cin $end
$var wire 1 - cout $end
$var wire 1 4 s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
14
03
12
11
00
1/
0.
0-
b11 ,
b0 +
b11 *
0)
b11 (
b0 '
b110 &
b10 %
b11 $
b10 #
b11 "
b110 !
$end
#20
b100 !
b100 &
b10 ,
01
0/
b10 (
b10 *
b10 "
b10 $
#40
