{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 23:01:15 2014 " "Info: Processing started: Tue Mar 11 23:01:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_d -c vga_d " "Info: Command: quartus_sta vga_d -c vga_d" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[0\]\|combout " "Warning: Node \"dis\|addr_res\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[1\]\|combout " "Warning: Node \"dis\|addr_res\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[2\]\|combout " "Warning: Node \"dis\|addr_res\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[3\]\|combout " "Warning: Node \"dis\|addr_res\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[4\]\|combout " "Warning: Node \"dis\|addr_res\[4\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[5\]\|combout " "Warning: Node \"dis\|addr_res\[5\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[6\]\|combout " "Warning: Node \"dis\|addr_res\[6\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[7\]\|combout " "Warning: Node \"dis\|addr_res\[7\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[8\]\|combout " "Warning: Node \"dis\|addr_res\[8\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[9\]\|combout " "Warning: Node \"dis\|addr_res\[9\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[10\]\|combout " "Warning: Node \"dis\|addr_res\[10\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[11\]\|combout " "Warning: Node \"dis\|addr_res\[11\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[12\]\|combout " "Warning: Node \"dis\|addr_res\[12\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[15\]\|combout " "Warning: Node \"dis\|addr_res\[15\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[14\]\|combout " "Warning: Node \"dis\|addr_res\[14\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[13\]\|combout " "Warning: Node \"dis\|addr_res\[13\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_a\[3\]\|combout " "Warning: Node \"dis\|level_a\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_a\[0\]\|combout " "Warning: Node \"dis\|level_a\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_b\[0\]\|combout " "Warning: Node \"dis\|level_b\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_a\[1\]\|combout " "Warning: Node \"dis\|level_a\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_b\[3\]\|combout " "Warning: Node \"dis\|level_b\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_a\[2\]\|combout " "Warning: Node \"dis\|level_a\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_b\[1\]\|combout " "Warning: Node \"dis\|level_b\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_b\[2\]\|combout " "Warning: Node \"dis\|level_b\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "D:/zhuangqiu/VGA_display.v" 399 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_d.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'vga_d.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:dis\|clk_25M_res VGA_display:dis\|clk_25M_res " "Info: create_clock -period 1.000 -name VGA_display:dis\|clk_25M_res VGA_display:dis\|clk_25M_res" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "Info: create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:dis\|a VGA_display:dis\|a " "Info: create_clock -period 1.000 -name VGA_display:dis\|a VGA_display:dis\|a" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "Info: create_clock -period 1.000 -name CLK CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_25M clk_25M " "Info: create_clock -period 1.000 -name clk_25M clk_25M" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:dis\|VGA_sm:u1\|i\[3\] VGA_display:dis\|VGA_sm:u1\|i\[3\] " "Info: create_clock -period 1.000 -name VGA_display:dis\|VGA_sm:u1\|i\[3\] VGA_display:dis\|VGA_sm:u1\|i\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:dis\|n\[2\] VGA_display:dis\|n\[2\] " "Info: create_clock -period 1.000 -name VGA_display:dis\|n\[2\] VGA_display:dis\|n\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dis\|addr_res\[13\]~40  from: datad  to: combout " "Info: Cell: dis\|addr_res\[13\]~40  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.296 " "Info: Worst-case setup slack is -11.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.296      -155.896 VGA_display:dis\|VGA_sm:u1\|i\[3\]  " "Info:   -11.296      -155.896 VGA_display:dis\|VGA_sm:u1\|i\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.043       -42.333 VGA_display:dis\|n\[2\]  " "Info:    -8.043       -42.333 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.993      -375.111 VGA_display:dis\|clk_25M_res  " "Info:    -6.993      -375.111 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.027       -47.576 CLK  " "Info:    -5.027       -47.576 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.948       -13.262 VGA_display:dis\|a  " "Info:    -2.948       -13.262 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.879      -142.358 clk_25M  " "Info:    -2.879      -142.358 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.640      -116.059 clk_in  " "Info:    -2.640      -116.059 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.485 " "Info: Worst-case hold slack is -1.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.485        -9.828 VGA_display:dis\|VGA_sm:u1\|i\[3\]  " "Info:    -1.485        -9.828 VGA_display:dis\|VGA_sm:u1\|i\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.397       -17.470 VGA_display:dis\|clk_25M_res  " "Info:    -1.397       -17.470 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.387        -1.101 VGA_display:dis\|a  " "Info:    -0.387        -1.101 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025        -0.025 clk_in  " "Info:    -0.025        -0.025 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220         0.000 VGA_display:dis\|n\[2\]  " "Info:     0.220         0.000 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339         0.000 clk_25M  " "Info:     0.339         0.000 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571         0.000 CLK  " "Info:     0.571         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -63.000 clk_in  " "Info:    -3.000       -63.000 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174      -174.352 VGA_display:dis\|clk_25M_res  " "Info:    -2.174      -174.352 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.034      -127.335 VGA_display:dis\|VGA_sm:u1\|i\[3\]  " "Info:    -2.034      -127.335 VGA_display:dis\|VGA_sm:u1\|i\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 clk_25M  " "Info:    -1.000       -66.000 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 CLK  " "Info:    -1.000       -11.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 VGA_display:dis\|a  " "Info:    -1.000        -7.000 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 VGA_display:dis\|n\[2\]  " "Info:     0.424         0.000 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dis\|addr_res\[13\]~40  from: datad  to: combout " "Info: Cell: dis\|addr_res\[13\]~40  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.087 " "Info: Worst-case setup slack is -10.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.087      -139.856 VGA_display:dis\|VGA_sm:u1\|i\[3\]  " "Info:   -10.087      -139.856 VGA_display:dis\|VGA_sm:u1\|i\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.050       -36.841 VGA_display:dis\|n\[2\]  " "Info:    -7.050       -36.841 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.261      -327.808 VGA_display:dis\|clk_25M_res  " "Info:    -6.261      -327.808 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.453       -42.152 CLK  " "Info:    -4.453       -42.152 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.488      -120.008 clk_25M  " "Info:    -2.488      -120.008 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.485       -11.053 VGA_display:dis\|a  " "Info:    -2.485       -11.053 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.283       -99.091 clk_in  " "Info:    -2.283       -99.091 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.285 " "Info: Worst-case hold slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -17.031 VGA_display:dis\|clk_25M_res  " "Info:    -1.285       -17.031 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.237        -7.491 VGA_display:dis\|VGA_sm:u1\|i\[3\]  " "Info:    -1.237        -7.491 VGA_display:dis\|VGA_sm:u1\|i\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.356        -1.017 VGA_display:dis\|a  " "Info:    -0.356        -1.017 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060        -0.060 clk_in  " "Info:    -0.060        -0.060 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148         0.000 VGA_display:dis\|n\[2\]  " "Info:     0.148         0.000 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293         0.000 clk_25M  " "Info:     0.293         0.000 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512         0.000 CLK  " "Info:     0.512         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -63.000 clk_in  " "Info:    -3.000       -63.000 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174      -174.352 VGA_display:dis\|clk_25M_res  " "Info:    -2.174      -174.352 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.747      -112.642 VGA_display:dis\|VGA_sm:u1\|i\[3\]  " "Info:    -1.747      -112.642 VGA_display:dis\|VGA_sm:u1\|i\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 clk_25M  " "Info:    -1.000       -66.000 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 CLK  " "Info:    -1.000       -11.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 VGA_display:dis\|a  " "Info:    -1.000        -7.000 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466         0.000 VGA_display:dis\|n\[2\]  " "Info:     0.466         0.000 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dis\|addr_res\[13\]~40  from: datad  to: combout " "Info: Cell: dis\|addr_res\[13\]~40  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[3\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.144 " "Info: Worst-case setup slack is -6.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.144       -85.608 VGA_display:dis\|VGA_sm:u1\|i\[3\]  " "Info:    -6.144       -85.608 VGA_display:dis\|VGA_sm:u1\|i\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.063       -20.390 VGA_display:dis\|n\[2\]  " "Info:    -4.063       -20.390 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.964      -169.167 VGA_display:dis\|clk_25M_res  " "Info:    -3.964      -169.167 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.374       -22.338 CLK  " "Info:    -2.374       -22.338 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.267        -5.234 VGA_display:dis\|a  " "Info:    -1.267        -5.234 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243       -54.401 clk_25M  " "Info:    -1.243       -54.401 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.006       -39.162 clk_in  " "Info:    -1.006       -39.162 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.918 " "Info: Worst-case hold slack is -0.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.918        -7.004 VGA_display:dis\|VGA_sm:u1\|i\[3\]  " "Info:    -0.918        -7.004 VGA_display:dis\|VGA_sm:u1\|i\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.852       -10.999 VGA_display:dis\|clk_25M_res  " "Info:    -0.852       -10.999 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277        -0.680 VGA_display:dis\|a  " "Info:    -0.277        -0.680 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147        -0.161 clk_in  " "Info:    -0.147        -0.161 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156         0.000 VGA_display:dis\|n\[2\]  " "Info:     0.156         0.000 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 clk_25M  " "Info:     0.168         0.000 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 CLK  " "Info:     0.299         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -66.337 clk_in  " "Info:    -3.000       -66.337 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.152       -60.050 VGA_display:dis\|VGA_sm:u1\|i\[3\]  " "Info:    -1.152       -60.050 VGA_display:dis\|VGA_sm:u1\|i\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -118.000 VGA_display:dis\|clk_25M_res  " "Info:    -1.000      -118.000 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 clk_25M  " "Info:    -1.000       -66.000 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 CLK  " "Info:    -1.000       -11.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 VGA_display:dis\|a  " "Info:    -1.000        -7.000 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321         0.000 VGA_display:dis\|n\[2\]  " "Info:     0.321         0.000 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 11 23:01:22 2014 " "Info: Processing ended: Tue Mar 11 23:01:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
