# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: "http://devicetree.org/schemas/pinctrl/simaai,pinctrl-nvs.yaml#"
$schema: "http://devicetree.org/meta-schemas/core.yaml#"

title: Driver for the SiMa.ai NVS's Pin Control Device

maintainers:
  - Yurii Konovalenko <yurii.konovalenko@sima.ai>

description: |
  SiMa.ai NVS Pin Control Driver

properties:
  compatible:
    enum:
      - simaai,pinctrl-nvs-spi
      - simaai,pinctrl-nvs-sdemmc
    description:  Define for SiMa.ai NVS pin controller

  reg:
    items:
      - description: NVS control registers region

#PIN CONFIGURATION NODES
patternProperties:
  'pinmux$':
    oneOf:
      - $ref: "#/$defs/simaai-pin-conf"
      - patternProperties:
          ".*":
            $ref: "#/$defs/simaai-pin-conf"

'$defs':
  simaai-pin-conf:
    type: object
    description:
      Pinctrl node's client devices use subnodes for desired pin configuration.
      Client device subnodes use below standard properties.
    $ref: "#/$defs/simaai-pin-conf"

    properties:
      pins:
        description:
          List of pins affected by the properties specified in this subnode.
        items:
          - enum: [ SPI0_D0, SPI0_D1, SPI0_D2, SPI0_D3, SPI0_D4, SPI0_D5, SPI0_D6, SPI0_D7,
                    SPI0_DMS, SPI0_SCLK_N, SPI0_SCLK_P, SPI0_SS_IN, SPI0_SS0, SPI0_SS1, SPI0_SS2, SPI0_SS3,
                    SPI1_D0, SPI1_D1, SPI1_D2, SPI1_D3, SPI1_D4, SPI1_D5, SPI1_D6, SPI1_D7,
                    SPI1_DMS, SPI1_SCLK_N, SPI1_SCLK_P, SPI1_SS_IN, SPI1_SS0, SPI1_SS1, SPI1_SS2, SPI1_SS3,
                    EMMC_D0, EMMC_D1, EMMC_D2, EMMC_D3, EMMC_D4, EMMC_D5, EMMC_D6, EMMC_D7,
                    EMMC_CMD, EMMC_CLK, EMMC_RST,
                    SDIO_D0, SDIO_D1, SDIO_D2, SDIO_D3,
                    SDIO_CMD, SDIO_CLK, SDIO_WP, SDIO_DET, SDIO_VSEL ]
        minItems: 1
        maxItems: 32
      pinfroups:
        description:
          List of pin groups affected by the properties specified in this subnode.
        items:
          - enum: [ spi0_group, spi1_group, emmc_group, sdio_group ]
      drive-strength:
        enum: [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15]
        default: 0
        description:
          Selects the drive strength for the specified pins, in mA.

      bias-pull-down: true

      bias-pull-up: true

      slew-rate: true

      input-enable: true

      output-enable: true

      simaai,retention:
        description: enable retention.
        type: boolean

      simaai,hysteresys:
        description: enable hysteresis.
        type: boolean

    required:
      oneOf:
        - pins
        - groups

    additionalProperties: false

allOf:
  - $ref: "pinctrl.yaml#"

required:
  - compatible
  - reg

additionalProperties: false

examples:
  - |
    #include <dt-bindings/pinctrl/pinctrl-simaai-sio.h>
    // Pin configuration provider
    nvs_pinmux_spi: pinmux@0x0408c000 {
      compatible = "simaai,pinctrl-nvs-spi";
      reg = <0x0 0x0408c000 0 0x130>;

      pins_nvs_spi0_deafult: pins_nvs_spi0 {
        nvs_spi0_data_pins {
          pins = "SPI0_D0", "SPI0_D1", "SPI0_D2", "SPI0_D3",
                "SPI0_D4", "SPI0_D5", "SPI0_D6", "SPI0_D7";
          input-enable;
          output-enable;
          drive-strength = <7>;
        };
        nvs_spi0_clk_pins {
          pins = "SPI0_SCLK_N", "SPI0_SCLK_P";
          output-enable;
          drive-strength = <7>;
        };
        nvs_spi0_ss_pins {
          pins = "SPI0_SS0", "SPI0_SS1", "SPI0_SS2", "SPI0_SS3";
          output-enable;
          drive-strength = <7>;
        };
        nvs_spi0_ssin_pins {
          pins = "SPI0_SS_IN";
          input-enable;
          bias-pull-up;
        };
        nvs_spi0_dms_pins {
          pins = "SPI0_DMS";
          output-enable;
          drive-strength = <7>;
        };
      };
    };

    // Pin configuration consumer
    nvs_spi0: spi@0x04088000 {
      #address-cells = <1>;
      #size-cells = <0>;
      compatible = "snps,dwc-ssi-1.01a";
      reg = <0x0 0x04088000 0x0 0x100>;
      interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
      clocks = <&nvs_spi_clk>, <&nvs_spi_clk>;
      clock-names = "ssi_clk", "pclk";
      spi-max-frequency = <50000000>;
      num-cs = <4>;
      reg-io-width = <4>;
      pinctrl-0 = <&pins_nvs_spi0_deafult>;
      pinctrl-names = "default";
      dmas = <&nvs_dmac 0>, <&nvs_dmac 1>;
      dma-names = "tx", "rx";
      status = "disabled";
    };
