// Seed: 1817155224
module module_0 ();
  assign id_1.id_1 = 1'b0;
  reg id_2;
  assign id_1 = id_1;
  wire id_3;
  final @(negedge id_1) id_2 <= 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wire id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wire id_5,
    input wand id_6,
    output tri1 id_7,
    output supply0 id_8,
    input uwire id_9,
    output uwire id_10
);
  wire id_12;
  module_0 modCall_1 ();
  assign id_8 = id_2;
endmodule
