set OCC_CLK_GATE(ARM_nr_2pA_192x128)  { 
    u_hcm_ppu_u0.cluster_u0.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u1.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u10.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u11.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u12.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u13.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u14.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u15.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u2.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u3.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u4.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u5.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u6.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u7.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u8.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_ppu_u0.cluster_u9.cluster_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(ESI_nr_211_512x30)  { 
    u_hcm_mmu_u0_st_mmu_u0_st_mmu_rd_pack_u0.st_mmu_rd_pack_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_mmu_u0_st_mmu_u0_st_mmu_wr_pack_u0.st_mmu_wr_pack_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(ESI_nr_422_4096x18)  { 
    u_hcm_tm_u0_qmu_top_u0.qmu_u0.qmu_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
    u_hcm_tm_u0_qmu_top_u0.qmu_u1.qmu_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
set OCC_CLK_GATE(ESI_repair_211_8192x20)  { 
    u_hcm_tm_u0_crdt_u0.crdt_gate_tessent_tdr_SCAN_TDR_inst.OCC_CLK_GATE_EN 
} 
