Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jun  6 11:26:20 2025
| Host         : Jeppe2024 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.973        0.000                      0                 1149        0.059        0.000                      0                 1149        4.020        0.000                       0                   426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.973        0.000                      0                 1149        0.059        0.000                      0                 1149        4.020        0.000                       0                   426  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.054ns  (logic 3.216ns (45.592%)  route 3.838ns (54.408%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.546     5.067    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  gameTop/graphicEngineVGA/CounterXReg_reg[3]/Q
                         net (fo=28, routed)          1.768     7.291    gameTop/graphicEngineVGA/inSpriteXValue_7[3]
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.124     7.415 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_1/O
                         net (fo=1, routed)           0.000     7.415    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_i_1_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.816 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.816    gameTop/graphicEngineVGA/inSpriteXValue_2_carry_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.150 r  gameTop/graphicEngineVGA/inSpriteXValue_2_carry__0/O[1]
                         net (fo=4, routed)           0.618     8.768    gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/inSpriteXValue_2[4]
    SLICE_X56Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     9.604 r  gameTop/graphicEngineVGA/spriteMemories_2/ramsSpWf/RAM_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.604    gameTop/graphicEngineVGA/spriteMemories_2_n_1
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.843 f  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg_i_3/O[2]
                         net (fo=1, routed)           0.798    10.641    gameTop/graphicEngineVGA/_inSpriteXPreScaled_2_T_2[10]
    SLICE_X58Y66         LUT5 (Prop_lut5_I2_O)        0.301    10.942 r  gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry_i_3/O
                         net (fo=1, routed)           0.000    10.942    gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry_i_3_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.343 r  gameTop/graphicEngineVGA/inSpriteHorizontal_20_carry/CO[3]
                         net (fo=1, routed)           0.654    11.997    gameTop/graphicEngineVGA/inSpriteHorizontal_20
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.124    12.121 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    12.121    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_10
    SLICE_X59Y66         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.501    14.842    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)        0.029    15.094    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_2_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.860ns  (logic 3.320ns (48.397%)  route 3.540ns (51.603%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.545     5.066    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  gameTop/graphicEngineVGA/CounterXReg_reg[0]/Q
                         net (fo=35, routed)          1.649     7.171    gameTop/graphicEngineVGA/inSpriteXValue_7[0]
    SLICE_X54Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.295 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry_i_4/O
                         net (fo=1, routed)           0.000     7.295    gameTop/graphicEngineVGA/inSpriteXValue_5_carry_i_4_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.808 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.808    gameTop/graphicEngineVGA/inSpriteXValue_5_carry_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.131 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry__0/O[1]
                         net (fo=4, routed)           0.474     8.606    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/inSpriteXValue_5[4]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.839     9.445 r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.445    gameTop/graphicEngineVGA/spriteMemories_5_n_8
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.684 f  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_reg_i_2/O[2]
                         net (fo=1, routed)           0.804    10.487    gameTop/graphicEngineVGA/_inSpriteXPreScaled_5_T_2[10]
    SLICE_X53Y66         LUT5 (Prop_lut5_I2_O)        0.301    10.788 r  gameTop/graphicEngineVGA/inSpriteHorizontal_50_carry_i_3/O
                         net (fo=1, routed)           0.000    10.788    gameTop/graphicEngineVGA/inSpriteHorizontal_50_carry_i_3_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.189 r  gameTop/graphicEngineVGA/inSpriteHorizontal_50_carry/CO[3]
                         net (fo=1, routed)           0.613    11.802    gameTop/graphicEngineVGA/inSpriteHorizontal_50
    SLICE_X53Y65         LUT5 (Prop_lut5_I1_O)        0.124    11.926 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.926    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_10
    SLICE_X53Y65         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.436    14.777    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y65         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X53Y65         FDRE (Setup_fdre_C_D)        0.029    15.029    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_5_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -11.926    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 3.238ns (48.270%)  route 3.470ns (51.730%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.545     5.066    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y78         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  gameTop/graphicEngineVGA/CounterXReg_reg[5]/Q
                         net (fo=20, routed)          1.651     7.173    gameTop/graphicEngineVGA/inSpriteXValue_7[5]
    SLICE_X47Y69         LUT2 (Prop_lut2_I0_O)        0.124     7.297 r  gameTop/graphicEngineVGA/inSpriteXValue_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.297    gameTop/graphicEngineVGA/inSpriteXValue_carry__0_i_3_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.847 r  gameTop/graphicEngineVGA/inSpriteXValue_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.847    gameTop/graphicEngineVGA/inSpriteXValue_carry__0_n_0
    SLICE_X47Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.181 f  gameTop/graphicEngineVGA/inSpriteXValue_carry__1/O[1]
                         net (fo=2, routed)           0.461     8.642    gameTop/graphicEngineVGA/inSpriteXValue[9]
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.303     8.945 r  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_9/O
                         net (fo=1, routed)           0.000     8.945    gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_9_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.585 f  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_7/O[3]
                         net (fo=3, routed)           0.599    10.184    gameTop/graphicEngineVGA/_inSpriteXPreScaled_0_T_2[11]
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.306    10.490 r  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_3/O
                         net (fo=1, routed)           0.000    10.490    gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry_i_3_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.891 r  gameTop/graphicEngineVGA/inSpriteHorizontal_00_carry/CO[3]
                         net (fo=1, routed)           0.759    11.650    gameTop/graphicEngineVGA/inSpriteHorizontal_00
    SLICE_X45Y66         LUT5 (Prop_lut5_I2_O)        0.124    11.774 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.774    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_10
    SLICE_X45Y66         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.431    14.772    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X45Y66         FDRE (Setup_fdre_C_D)        0.029    15.024    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_6_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 2.431ns (37.213%)  route 4.102ns (62.787%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.545     5.066    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  gameTop/graphicEngineVGA/CounterXReg_reg[1]/Q
                         net (fo=30, routed)          1.967     7.489    gameTop/graphicEngineVGA/inSpriteXValue_7[1]
    SLICE_X47Y63         LUT1 (Prop_lut1_I0_O)        0.124     7.613 r  gameTop/graphicEngineVGA/inSpriteXValue_6_carry_i_3/O
                         net (fo=1, routed)           0.000     7.613    gameTop/graphicEngineVGA/inSpriteXValue_6_carry_i_3_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.163 r  gameTop/graphicEngineVGA/inSpriteXValue_6_carry/CO[3]
                         net (fo=1, routed)           0.000     8.163    gameTop/graphicEngineVGA/inSpriteXValue_6_carry_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.385 r  gameTop/graphicEngineVGA/inSpriteXValue_6_carry__0/O[0]
                         net (fo=4, routed)           0.833     9.218    gameTop/graphicEngineVGA/inSpriteXValue_6[4]
    SLICE_X45Y64         LUT2 (Prop_lut2_I0_O)        0.299     9.517 r  gameTop/graphicEngineVGA/_inSpriteHorizontal_6_T_140_carry_i_5/O
                         net (fo=1, routed)           0.000     9.517    gameTop/graphicEngineVGA/_inSpriteHorizontal_6_T_140_carry_i_5_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.049 r  gameTop/graphicEngineVGA/_inSpriteHorizontal_6_T_140_carry/CO[3]
                         net (fo=1, routed)           0.896    10.945    gameTop/graphicEngineVGA/_inSpriteHorizontal_6_T_140
    SLICE_X45Y65         LUT5 (Prop_lut5_I0_O)        0.124    11.069 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_6_pipeReg_1_1_i_2/O
                         net (fo=1, routed)           0.405    11.475    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_6_pipeReg_1_1_i_2_n_0
    SLICE_X45Y66         LUT5 (Prop_lut5_I0_O)        0.124    11.599 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_6_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.599    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_6_pipeReg_1_10
    SLICE_X45Y66         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_6_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.431    14.772    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_6_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X45Y66         FDRE (Setup_fdre_C_D)        0.031    15.026    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_6_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.440ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 2.547ns (38.734%)  route 4.029ns (61.266%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.545     5.066    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/Q
                         net (fo=30, routed)          1.903     7.425    gameTop/graphicEngineVGA/inSpriteXValue_7[1]
    SLICE_X48Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.549 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.549    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_3_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.099    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.433 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0/O[1]
                         net (fo=2, routed)           0.805     9.238    gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0_n_6
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.303     9.541 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5/O
                         net (fo=1, routed)           0.000     9.541    gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.073 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry/CO[3]
                         net (fo=2, routed)           0.894    10.967    gameTop/graphicEngineVGA/inSpriteHorizontal_40
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124    11.091 f  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_i_2/O
                         net (fo=1, routed)           0.426    11.517    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_i_2_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124    11.641 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.641    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_10
    SLICE_X50Y63         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.437    14.778    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.081    15.082    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_4_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -11.641    
  -------------------------------------------------------------------
                         slack                                  3.440    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.547ns (38.850%)  route 4.009ns (61.150%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.545     5.066    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/Q
                         net (fo=30, routed)          1.903     7.425    gameTop/graphicEngineVGA/inSpriteXValue_7[1]
    SLICE_X48Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.549 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.549    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_i_3_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.099 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.099    gameTop/graphicEngineVGA/inSpriteXValue_1_carry_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.433 r  gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0/O[1]
                         net (fo=2, routed)           0.805     9.238    gameTop/graphicEngineVGA/inSpriteXValue_1_carry__0_n_6
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.303     9.541 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5/O
                         net (fo=1, routed)           0.000     9.541    gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry_i_5_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.073 r  gameTop/graphicEngineVGA/inSpriteHorizontal_10_carry/CO[3]
                         net (fo=2, routed)           0.883    10.956    gameTop/graphicEngineVGA/inSpriteHorizontal_40
    SLICE_X50Y62         LUT4 (Prop_lut4_I0_O)        0.124    11.080 f  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_i_2/O
                         net (fo=1, routed)           0.417    11.498    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_i_2_n_0
    SLICE_X50Y63         LUT5 (Prop_lut5_I4_O)        0.124    11.622 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_i_1/O
                         net (fo=1, routed)           0.000    11.622    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_10
    SLICE_X50Y63         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.437    14.778    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.077    15.078    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_1_pipeReg_1_1_reg
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -11.622    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.632ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 2.154ns (37.319%)  route 3.618ns (62.681%))
  Logic Levels:           6  (CARRY4=3 LUT1=2 LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.545     5.066    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  gameTop/graphicEngineVGA/CounterXReg_reg[0]/Q
                         net (fo=35, routed)          1.649     7.171    gameTop/graphicEngineVGA/inSpriteXValue_7[0]
    SLICE_X54Y64         LUT1 (Prop_lut1_I0_O)        0.124     7.295 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry_i_4/O
                         net (fo=1, routed)           0.000     7.295    gameTop/graphicEngineVGA/inSpriteXValue_5_carry_i_4_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.808 r  gameTop/graphicEngineVGA/inSpriteXValue_5_carry/CO[3]
                         net (fo=1, routed)           0.000     7.808    gameTop/graphicEngineVGA/inSpriteXValue_5_carry_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.027 f  gameTop/graphicEngineVGA/inSpriteXValue_5_carry__0/O[0]
                         net (fo=3, routed)           0.501     8.528    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/inSpriteXValue_5[3]
    SLICE_X52Y66         LUT1 (Prop_lut1_I0_O)        0.295     8.823 r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_9__2/O
                         net (fo=1, routed)           0.000     8.823    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_9__2_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     9.075 r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_5/O[0]
                         net (fo=2, routed)           0.869     9.944    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/O[0]
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.295    10.239 r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_1__2/O
                         net (fo=1, routed)           0.598    10.838    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg_i_1__2_n_0
    RAMB18_X1Y25         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.472    14.813    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.470    gameTop/graphicEngineVGA/spriteMemories_5/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  3.632    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 2.580ns (46.927%)  route 2.918ns (53.073%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.538     5.059    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.419     5.478 r  gameTop/graphicEngineVGA/CounterYReg_reg[9]/Q
                         net (fo=20, routed)          0.932     6.410    gameTop/graphicEngineVGA/pixelYBack[9]
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.299     6.709 r  gameTop/graphicEngineVGA/RAM_reg_i_18__1/O
                         net (fo=1, routed)           0.000     6.709    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[2]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.085 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.085    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.304 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_14/O[0]
                         net (fo=1, routed)           0.652     7.956    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[8]
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     8.891 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_12__0/O[3]
                         net (fo=1, routed)           0.615     9.506    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4__10[10]
    SLICE_X56Y80         LUT3 (Prop_lut3_I2_O)        0.332     9.838 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_1__3/O
                         net (fo=1, routed)           0.719    10.557    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[10]
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.473    14.814    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.770    14.267    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterYReg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 2.516ns (46.208%)  route 2.929ns (53.792%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.538     5.059    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  gameTop/graphicEngineVGA/CounterYReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.419     5.478 r  gameTop/graphicEngineVGA/CounterYReg_reg[9]/Q
                         net (fo=20, routed)          0.932     6.410    gameTop/graphicEngineVGA/pixelYBack[9]
    SLICE_X54Y78         LUT2 (Prop_lut2_I0_O)        0.299     6.709 r  gameTop/graphicEngineVGA/RAM_reg_i_18__1/O
                         net (fo=1, routed)           0.000     6.709    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/S[2]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.085 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.085    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_15_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.304 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_14/O[0]
                         net (fo=1, routed)           0.652     7.956    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_3[8]
    SLICE_X55Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     8.831 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_12__0/O[2]
                         net (fo=1, routed)           0.604     9.435    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/_backBufferMemory_io_address_T_4__10[9]
    SLICE_X56Y79         LUT3 (Prop_lut3_I2_O)        0.328     9.763 r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg_i_2__3/O
                         net (fo=1, routed)           0.741    10.504    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/backBufferMemory_io_address[9]
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.473    14.814    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.770    14.267    gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 2.183ns (38.745%)  route 3.451ns (61.255%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.545     5.066    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  gameTop/graphicEngineVGA/CounterXReg_reg[2]/Q
                         net (fo=29, routed)          1.185     6.670    gameTop/graphicEngineVGA/inSpriteXValue_7[2]
    SLICE_X47Y68         LUT2 (Prop_lut2_I0_O)        0.299     6.969 r  gameTop/graphicEngineVGA/inSpriteXValue_carry_i_2/O
                         net (fo=1, routed)           0.000     6.969    gameTop/graphicEngineVGA/inSpriteXValue_carry_i_2_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.367 r  gameTop/graphicEngineVGA/inSpriteXValue_carry/CO[3]
                         net (fo=1, routed)           0.000     7.367    gameTop/graphicEngineVGA/inSpriteXValue_carry_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.589 f  gameTop/graphicEngineVGA/inSpriteXValue_carry__0/O[0]
                         net (fo=3, routed)           0.712     8.301    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/inSpriteXValue[3]
    SLICE_X43Y68         LUT1 (Prop_lut1_I0_O)        0.299     8.600 r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_10__0/O
                         net (fo=1, routed)           0.000     8.600    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_10__0_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.847 r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_6/O[0]
                         net (fo=2, routed)           0.835     9.682    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/O[0]
    SLICE_X44Y68         LUT3 (Prop_lut3_I0_O)        0.299     9.981 r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_1__0/O
                         net (fo=1, routed)           0.719    10.700    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg_i_1__0_n_0
    RAMB18_X1Y26         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.466    14.807    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y26         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.258    15.065    
                         clock uncertainty           -0.035    15.030    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.464    gameTop/graphicEngineVGA/spriteMemories_0/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  3.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.836%)  route 0.160ns (53.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.565     1.448    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[7]/Q
                         net (fo=3, routed)           0.160     1.749    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[7]
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.877     2.005    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.497     1.508    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.691    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.557     1.440    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1_reg/Q
                         net (fo=1, routed)           0.056     1.637    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_1
    SLICE_X45Y66         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.825     1.952    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X45Y66         FDRE                                         r  gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_0_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X45Y66         FDRE (Hold_fdre_C_D)         0.075     1.515    gameTop/graphicEngineVGA/multiHotPriortyReductionTree_io_selectInput_0_pipeReg_1_0_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.512%)  route 0.225ns (61.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.565     1.448    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[9]/Q
                         net (fo=3, routed)           0.225     1.814    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[9]
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.877     2.005    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.497     1.508    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.691    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.707%)  route 0.233ns (62.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.565     1.448    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  gameTop/graphicEngineVGA/backMemoryRestoreCounter_reg[5]/Q
                         net (fo=3, routed)           0.233     1.822    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/D[5]
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.877     2.005    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.497     1.508    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.691    gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/sprite2XReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteXPositionReg_5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.560     1.443    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  gameTop/gameLogic/sprite2XReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  gameTop/gameLogic/sprite2XReg_reg[7]/Q
                         net (fo=4, routed)           0.103     1.688    gameTop/graphicEngineVGA/spriteXPositionReg_5_reg[10]_0[6]
    SLICE_X54Y65         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.828     1.956    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  gameTop/graphicEngineVGA/spriteXPositionReg_5_reg[7]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X54Y65         FDRE (Hold_fdre_C_D)         0.083     1.539    gameTop/graphicEngineVGA/spriteXPositionReg_5_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/sprite1Visible_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteVisibleReg_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.558     1.441    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X51Y67         FDRE                                         r  gameTop/gameLogic/sprite1Visible_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  gameTop/gameLogic/sprite1Visible_reg/Q
                         net (fo=2, routed)           0.098     1.680    gameTop/graphicEngineVGA/graphicEngineVGA_io_spriteVisible_1
    SLICE_X50Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.725 r  gameTop/graphicEngineVGA/spriteVisibleReg_1_i_1/O
                         net (fo=1, routed)           0.000     1.725    gameTop/graphicEngineVGA/spriteVisibleReg_10
    SLICE_X50Y67         FDRE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.826     1.954    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y67         FDRE                                         r  gameTop/graphicEngineVGA/spriteVisibleReg_1_reg/C
                         clock pessimism             -0.500     1.454    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.120     1.574    gameTop/graphicEngineVGA/spriteVisibleReg_1_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_8/ramsSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.188%)  route 0.271ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.555     1.438    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X51Y79         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  gameTop/graphicEngineVGA/CounterXReg_reg[4]/Q
                         net (fo=29, routed)          0.271     1.851    gameTop/graphicEngineVGA/backTileMemories_8/ramsSpWf/ADDRARDADDR[4]
    RAMB18_X2Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_8/ramsSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.865     1.993    gameTop/graphicEngineVGA/backTileMemories_8/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X2Y31         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_8/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.515    
    RAMB18_X2Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.698    gameTop/graphicEngineVGA/backTileMemories_8/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_2/ramsSpWf/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.872%)  route 0.288ns (67.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/Q
                         net (fo=30, routed)          0.288     1.866    gameTop/graphicEngineVGA/backTileMemories_2/ramsSpWf/ADDRARDADDR[1]
    RAMB18_X1Y33         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_2/ramsSpWf/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.869     1.997    gameTop/graphicEngineVGA/backTileMemories_2/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y33         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_2/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X1Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.702    gameTop/graphicEngineVGA/backTileMemories_2/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/backTileMemories_6/ramsSpWf/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.872%)  route 0.288ns (67.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  gameTop/graphicEngineVGA/CounterXReg_reg[1]/Q
                         net (fo=30, routed)          0.288     1.866    gameTop/graphicEngineVGA/backTileMemories_6/ramsSpWf/ADDRARDADDR[1]
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_6/ramsSpWf/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.869     1.997    gameTop/graphicEngineVGA/backTileMemories_6/ramsSpWf/clock_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  gameTop/graphicEngineVGA/backTileMemories_6/ramsSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.702    gameTop/graphicEngineVGA/backTileMemories_6/ramsSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gameTop/btnDState_pipeReg_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/btnDState_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.297%)  route 0.119ns (45.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.554     1.437    gameTop/clock_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  gameTop/btnDState_pipeReg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  gameTop/btnDState_pipeReg_0_reg/Q
                         net (fo=1, routed)           0.119     1.697    gameTop/btnDState_pipeReg_0
    SLICE_X50Y71         FDRE                                         r  gameTop/btnDState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.822     1.950    gameTop/clock_IBUF_BUFG
    SLICE_X50Y71         FDRE                                         r  gameTop/btnDState_reg/C
                         clock pessimism             -0.478     1.472    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.059     1.531    gameTop/btnDState_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32  gameTop/graphicEngineVGA/backBufferMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36  gameTop/graphicEngineVGA/backBufferRestoreMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34  gameTop/graphicEngineVGA/backBufferShadowMemory/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34  gameTop/graphicEngineVGA/backTileMemories_0/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35  gameTop/graphicEngineVGA/backTileMemories_1/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y33  gameTop/graphicEngineVGA/backTileMemories_2/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y31  gameTop/graphicEngineVGA/backTileMemories_3/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y29  gameTop/graphicEngineVGA/backTileMemories_31/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33  gameTop/graphicEngineVGA/backTileMemories_4/ramsSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36  gameTop/graphicEngineVGA/backTileMemories_5/ramsSpWf/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76  pipeResetReg_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76  pipeResetReg_0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76  pipeResetReg_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76  pipeResetReg_1_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71  gameTop/graphicEngineVGA/io_Hsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71  gameTop/graphicEngineVGA/io_Vsync_pipeReg_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y71  gameTop/graphicEngineVGA/pixelColourVGA_pipeReg_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76  pipeResetReg_0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76  pipeResetReg_0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76  pipeResetReg_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y76  pipeResetReg_1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.910ns  (logic 4.146ns (52.407%)  route 3.765ns (47.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.478     5.538 r  gameTop/graphicEngineVGA/io_Hsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           3.765     9.303    io_Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668    12.970 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.970    io_Hsync
    P19                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.762ns  (logic 4.020ns (51.796%)  route 3.742ns (48.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]/Q
                         net (fo=1, routed)           3.742     9.322    io_vgaRed_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502    12.824 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.824    io_vgaRed[3]
    N19                                                               r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.676ns  (logic 3.975ns (51.784%)  route 3.701ns (48.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.544     5.065    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]/Q
                         net (fo=1, routed)           3.701     9.222    io_vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.741 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.741    io_vgaBlue[2]
    K18                                                               r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.664ns  (logic 3.951ns (51.554%)  route 3.713ns (48.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.544     5.065    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.713     9.234    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    12.729 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.729    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.593ns  (logic 3.959ns (52.144%)  route 3.634ns (47.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.543     5.064    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.634     9.154    lopt_2
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.657 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.657    io_vgaBlue[1]
    L18                                                               r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.576ns  (logic 4.158ns (54.889%)  route 3.417ns (45.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.539     5.060    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.478     5.538 r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           3.417     8.955    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.680    12.636 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.636    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.561ns  (logic 4.023ns (53.212%)  route 3.538ns (46.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.544     5.065    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.538     9.121    lopt_6
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.626 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.626    io_vgaGreen[1]
    H17                                                               r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 4.042ns (53.911%)  route 3.455ns (46.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.544     5.065    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]/Q
                         net (fo=1, routed)           3.455     9.038    io_vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.562 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.562    io_vgaRed[2]
    J19                                                               r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.494ns  (logic 3.981ns (53.121%)  route 3.513ns (46.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.543     5.064    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           3.513     9.033    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.558 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.558    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 4.037ns (54.132%)  route 3.421ns (45.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.541     5.062    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.518     5.580 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.421     9.001    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.520 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.520    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_backBufferWriteError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.357ns (68.402%)  route 0.627ns (31.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.583     1.466    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/Q
                         net (fo=2, routed)           0.627     2.234    io_backBufferWriteError_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.451 r  io_backBufferWriteError_OBUF_inst/O
                         net (fo=0)                   0.000     3.451    io_backBufferWriteError
    P1                                                                r  io_backBufferWriteError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.363ns (65.013%)  route 0.734ns (34.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.552     1.435    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y76         FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.734     2.310    io_missingFrameError_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.532 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.532    io_missingFrameError
    L1                                                                r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.363ns (60.755%)  route 0.880ns (39.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.555     1.438    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.880     2.460    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.681 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.681    io_vgaGreen[0]
    J17                                                               r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.389ns (58.744%)  route 0.975ns (41.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.555     1.438    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.975     2.577    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.802 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.802    io_vgaRed[0]
    G19                                                               r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.371ns (56.901%)  route 1.038ns (43.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.555     1.438    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[2]/Q
                         net (fo=1, routed)           1.038     2.618    io_vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.848 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.848    io_vgaGreen[2]
    G17                                                               r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.406ns (56.668%)  route 1.075ns (43.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.551     1.434    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y71         FDRE                                         r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.148     1.582 r  gameTop/graphicEngineVGA/io_Vsync_pipeReg_0_reg__0/Q
                         net (fo=1, routed)           1.075     2.658    io_Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.258     3.916 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.916    io_Vsync
    R19                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.384ns (55.589%)  route 1.106ns (44.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.553     1.436    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y69         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  gameTop/graphicEngineVGA/io_vgaRed_REG_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.106     2.706    lopt_10
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.926 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.926    io_vgaRed[1]
    H19                                                               r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.395ns (55.222%)  route 1.131ns (44.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.555     1.438    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  gameTop/graphicEngineVGA/io_vgaGreen_REG_reg[3]/Q
                         net (fo=1, routed)           1.131     2.734    io_vgaGreen_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.965 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.965    io_vgaGreen[3]
    D17                                                               r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.367ns (53.941%)  route 1.167ns (46.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.554     1.437    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[3]/Q
                         net (fo=1, routed)           1.167     2.745    io_vgaBlue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.971 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.971    io_vgaBlue[3]
    J18                                                               r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.338ns (52.215%)  route 1.224ns (47.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.555     1.438    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  gameTop/graphicEngineVGA/io_vgaBlue_REG_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.224     2.803    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.000 r  io_vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.000    io_vgaBlue[0]
    N18                                                               r  io_vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.436ns  (logic 1.454ns (26.741%)  route 3.983ns (73.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           3.983     5.436    gameTop/io_btnU_IBUF
    SLICE_X49Y69         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.430     4.771    gameTop/clock_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.371ns  (logic 1.451ns (27.017%)  route 3.920ns (72.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           3.920     5.371    gameTop/io_btnR_IBUF
    SLICE_X49Y69         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.430     4.771    gameTop/clock_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.452ns (27.253%)  route 3.877ns (72.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           3.877     5.330    gameTop/io_btnD_IBUF
    SLICE_X48Y72         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.427     4.768    gameTop/clock_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/btnLState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.207ns  (logic 1.451ns (27.869%)  route 3.756ns (72.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           3.756     5.207    gameTop/io_btnL_IBUF
    SLICE_X49Y69         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.430     4.771    gameTop/clock_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.131ns  (logic 1.456ns (46.510%)  route 1.675ns (53.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.675     3.131    reset_IBUF
    SLICE_X64Y75         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         1.492     4.833    clock_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  syncResetInput_REG_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            syncResetInput_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.224ns (24.835%)  route 0.679ns (75.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.679     0.903    reset_IBUF
    SLICE_X64Y75         FDRE                                         r  syncResetInput_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.847     1.975    clock_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  syncResetInput_REG_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/btnLState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.939ns  (logic 0.219ns (11.311%)  route 1.720ns (88.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           1.720     1.939    gameTop/io_btnL_IBUF
    SLICE_X49Y69         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.823     1.951    gameTop/clock_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  gameTop/btnLState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/btnUState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.971ns  (logic 0.222ns (11.259%)  route 1.749ns (88.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           1.749     1.971    gameTop/io_btnU_IBUF
    SLICE_X49Y69         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.823     1.951    gameTop/clock_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  gameTop/btnUState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/btnRState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.987ns  (logic 0.219ns (11.033%)  route 1.768ns (88.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           1.768     1.987    gameTop/io_btnR_IBUF
    SLICE_X49Y69         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.823     1.951    gameTop/clock_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  gameTop/btnRState_pipeReg_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/btnDState_pipeReg_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.011ns  (logic 0.221ns (10.969%)  route 1.790ns (89.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           1.790     2.011    gameTop/io_btnD_IBUF
    SLICE_X48Y72         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=425, routed)         0.820     1.948    gameTop/clock_IBUF_BUFG
    SLICE_X48Y72         FDRE                                         r  gameTop/btnDState_pipeReg_2_reg/C





