;redcode
;assert 1
	SPL 0, 11
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 12, #10
	SUB #50, 902
	SUB -207, <-120
	SUB -207, <-120
	MOV -54, <-20
	MOV -54, <-20
	JMP -9, @-20
	CMP -207, <-120
	CMP -207, <-120
	SUB @124, 106
	SUB @124, <306
	CMP 121, -0
	CMP 121, -0
	ADD 240, 60
	SUB 12, @12
	SPL 0, <-12
	SUB @129, 105
	SUB @600, <63
	MOV -2, <-630
	MOV -2, <-630
	ADD 240, 60
	ADD 240, 60
	MOV -2, <-630
	SLT #-12, @200
	SUB @600, @2
	SUB @-121, 123
	SLT #-12, @200
	ADD 240, 60
	DJN 220, 60
	CMP #12, @200
	SUB @121, 106
	SUB @-1, <-520
	SUB @-1, <-520
	SUB @-1, <-520
	SUB @-121, 123
	SPL 0, <-12
	ADD #12, @200
	DJN <-1, @-520
	JMN @72, #200
	ADD #12, @200
	DJN -1, @-20
	SPL 0, 11
	MOV -1, <-20
	DJN -1, @-20
	SPL @-12, #200
	DJN -1, @-20
