--
--	Conversion of Manchester encoder-decoder.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Sep 14 15:18:58 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__DInN_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__DInN_net_0 : bit;
TERMINAL Net_58 : bit;
SIGNAL tmpIO_0__DInN_net_0 : bit;
TERMINAL tmpSIOVREF__DInN_net_0 : bit;
TERMINAL Net_53 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__DInN_net_0 : bit;
TERMINAL Net_54 : bit;
TERMINAL Net_43 : bit;
TERMINAL Net_73 : bit;
TERMINAL Net_10739 : bit;
SIGNAL \Comp_2:clock\ : bit;
SIGNAL \Comp_2:Net_1\ : bit;
SIGNAL n124 : bit;
SIGNAL \Comp_2:Net_9\ : bit;
SIGNAL tmpOE__Vout_1_net_0 : bit;
SIGNAL tmpFB_0__Vout_1_net_0 : bit;
TERMINAL Net_63 : bit;
SIGNAL tmpIO_0__Vout_1_net_0 : bit;
TERMINAL tmpSIOVREF__Vout_1_net_0 : bit;
TERMINAL Net_70 : bit;
SIGNAL tmpINTERRUPT_0__Vout_1_net_0 : bit;
SIGNAL tmpOE__DInP_net_0 : bit;
SIGNAL tmpFB_0__DInP_net_0 : bit;
SIGNAL tmpIO_0__DInP_net_0 : bit;
TERMINAL tmpSIOVREF__DInP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DInP_net_0 : bit;
SIGNAL \Comp_1:clock\ : bit;
SIGNAL \Comp_1:Net_1\ : bit;
SIGNAL n123 : bit;
SIGNAL \Comp_1:Net_9\ : bit;
TERMINAL Net_7061 : bit;
TERMINAL Net_7062 : bit;
TERMINAL Net_7063 : bit;
SIGNAL \VDAC8_1:Net_83\ : bit;
SIGNAL \VDAC8_1:Net_81\ : bit;
SIGNAL \VDAC8_1:Net_82\ : bit;
TERMINAL \VDAC8_1:Net_77\ : bit;
TERMINAL \Opamp_1:Net_29\ : bit;
SIGNAL FrameRX_1 : bit;
SIGNAL Data_0 : bit;
SIGNAL Net_110 : bit;
SIGNAL Net_10449 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_7070 : bit;
SIGNAL \GlitchFilter_1:op_clk\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:or_term\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:sample\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:and_term\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:last_state\ : bit;
SIGNAL Data_sync_0 : bit;
SIGNAL Net_9581 : bit;
SIGNAL \FrameAllow:clk\ : bit;
SIGNAL \FrameAllow:rst\ : bit;
SIGNAL Net_7248 : bit;
SIGNAL \FrameAllow:control_out_0\ : bit;
SIGNAL Net_10584 : bit;
SIGNAL \FrameAllow:control_out_1\ : bit;
SIGNAL Net_10593 : bit;
SIGNAL \FrameAllow:control_out_2\ : bit;
SIGNAL Net_10585 : bit;
SIGNAL \FrameAllow:control_out_3\ : bit;
SIGNAL Net_10587 : bit;
SIGNAL \FrameAllow:control_out_4\ : bit;
SIGNAL Net_10588 : bit;
SIGNAL \FrameAllow:control_out_5\ : bit;
SIGNAL Net_10589 : bit;
SIGNAL \FrameAllow:control_out_6\ : bit;
SIGNAL Net_10590 : bit;
SIGNAL \FrameAllow:control_out_7\ : bit;
SIGNAL \FrameAllow:control_7\ : bit;
SIGNAL \FrameAllow:control_6\ : bit;
SIGNAL \FrameAllow:control_5\ : bit;
SIGNAL \FrameAllow:control_4\ : bit;
SIGNAL \FrameAllow:control_3\ : bit;
SIGNAL \FrameAllow:control_2\ : bit;
SIGNAL \FrameAllow:control_1\ : bit;
SIGNAL \FrameAllow:control_0\ : bit;
SIGNAL S : bit;
SIGNAL Net_10649 : bit;
SIGNAL Net_10749 : bit;
SIGNAL Net_1485 : bit;
SIGNAL Net_10124 : bit;
SIGNAL Net_3005 : bit;
SIGNAL \Waiter:Net_43\ : bit;
SIGNAL Net_3002 : bit;
SIGNAL \Waiter:Net_49\ : bit;
SIGNAL \Waiter:Net_82\ : bit;
SIGNAL \Waiter:Net_89\ : bit;
SIGNAL \Waiter:Net_95\ : bit;
SIGNAL \Waiter:Net_91\ : bit;
SIGNAL \Waiter:Net_102\ : bit;
SIGNAL Net_10842 : bit;
SIGNAL \Waiter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Waiter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Waiter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Waiter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Waiter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Waiter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Waiter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Waiter:CounterUDB:control_7\ : bit;
SIGNAL \Waiter:CounterUDB:control_6\ : bit;
SIGNAL \Waiter:CounterUDB:control_5\ : bit;
SIGNAL \Waiter:CounterUDB:control_4\ : bit;
SIGNAL \Waiter:CounterUDB:control_3\ : bit;
SIGNAL \Waiter:CounterUDB:control_2\ : bit;
SIGNAL \Waiter:CounterUDB:control_1\ : bit;
SIGNAL \Waiter:CounterUDB:control_0\ : bit;
SIGNAL \Waiter:CounterUDB:prevCapture\ : bit;
SIGNAL \Waiter:CounterUDB:capt_rising\ : bit;
SIGNAL \Waiter:CounterUDB:capt_falling\ : bit;
SIGNAL \Waiter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Waiter:CounterUDB:hwCapture\ : bit;
SIGNAL \Waiter:CounterUDB:reload\ : bit;
SIGNAL \Waiter:CounterUDB:final_enable\ : bit;
SIGNAL \Waiter:CounterUDB:counter_enable\ : bit;
SIGNAL \Waiter:CounterUDB:status_0\ : bit;
SIGNAL \Waiter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Waiter:CounterUDB:status_1\ : bit;
SIGNAL \Waiter:CounterUDB:per_zero\ : bit;
SIGNAL \Waiter:CounterUDB:status_2\ : bit;
SIGNAL \Waiter:CounterUDB:overflow_status\ : bit;
SIGNAL \Waiter:CounterUDB:status_3\ : bit;
SIGNAL \Waiter:CounterUDB:underflow_status\ : bit;
SIGNAL \Waiter:CounterUDB:status_4\ : bit;
SIGNAL \Waiter:CounterUDB:status_5\ : bit;
SIGNAL \Waiter:CounterUDB:fifo_full\ : bit;
SIGNAL \Waiter:CounterUDB:status_6\ : bit;
SIGNAL \Waiter:CounterUDB:fifo_nempty\ : bit;
SIGNAL Net_10779 : bit;
SIGNAL \Waiter:CounterUDB:overflow\ : bit;
SIGNAL \Waiter:CounterUDB:dp_dir\ : bit;
SIGNAL \Waiter:CounterUDB:per_equal\ : bit;
SIGNAL \Waiter:CounterUDB:underflow\ : bit;
SIGNAL \Waiter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Waiter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Waiter:CounterUDB:tc_i\ : bit;
SIGNAL \Waiter:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Waiter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Waiter:CounterUDB:cmp_less\ : bit;
SIGNAL \Waiter:CounterUDB:prevCompare\ : bit;
SIGNAL \Waiter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_3003 : bit;
SIGNAL \Waiter:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_4484 : bit;
SIGNAL \Waiter:CounterUDB:count_enable\ : bit;
SIGNAL \Waiter:CounterUDB:reload_tc\ : bit;
SIGNAL \Waiter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Waiter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Waiter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Waiter:CounterUDB:nc42\ : bit;
SIGNAL \Waiter:CounterUDB:per_FF\ : bit;
SIGNAL \Waiter:CounterUDB:cmp_equal\ : bit;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Waiter:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Waiter:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL cydff_2 : bit;
SIGNAL Net_5249 : bit;
SIGNAL cydff_2R : bit;
SIGNAL cydff_2S : bit;
SIGNAL Net_5580 : bit;
SIGNAL Net_10771 : bit;
SIGNAL Net_7125 : bit;
SIGNAL \BitCounterDec:Net_43\ : bit;
SIGNAL Net_7122 : bit;
SIGNAL \BitCounterDec:Net_49\ : bit;
SIGNAL \BitCounterDec:Net_82\ : bit;
SIGNAL \BitCounterDec:Net_89\ : bit;
SIGNAL \BitCounterDec:Net_95\ : bit;
SIGNAL \BitCounterDec:Net_91\ : bit;
SIGNAL \BitCounterDec:Net_102\ : bit;
SIGNAL Net_10862 : bit;
SIGNAL \BitCounterDec:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BitCounterDec:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \BitCounterDec:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \BitCounterDec:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \BitCounterDec:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \BitCounterDec:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \BitCounterDec:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_7\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_6\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_5\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_4\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_3\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_2\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_1\ : bit;
SIGNAL \BitCounterDec:CounterUDB:control_0\ : bit;
SIGNAL \BitCounterDec:CounterUDB:ctrl_enable\ : bit;
SIGNAL \BitCounterDec:CounterUDB:prevCapture\ : bit;
SIGNAL \BitCounterDec:CounterUDB:capt_rising\ : bit;
SIGNAL \BitCounterDec:CounterUDB:capt_falling\ : bit;
SIGNAL \BitCounterDec:CounterUDB:capt_either_edge\ : bit;
SIGNAL \BitCounterDec:CounterUDB:hwCapture\ : bit;
SIGNAL \BitCounterDec:CounterUDB:reload\ : bit;
SIGNAL \BitCounterDec:CounterUDB:reload_tc\ : bit;
SIGNAL \BitCounterDec:CounterUDB:final_enable\ : bit;
SIGNAL \BitCounterDec:CounterUDB:counter_enable\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_0\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cmp_out_status\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_1\ : bit;
SIGNAL \BitCounterDec:CounterUDB:per_zero\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_2\ : bit;
SIGNAL \BitCounterDec:CounterUDB:overflow_status\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_3\ : bit;
SIGNAL \BitCounterDec:CounterUDB:underflow_status\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_4\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_5\ : bit;
SIGNAL \BitCounterDec:CounterUDB:fifo_full\ : bit;
SIGNAL \BitCounterDec:CounterUDB:status_6\ : bit;
SIGNAL \BitCounterDec:CounterUDB:fifo_nempty\ : bit;
SIGNAL \BitCounterDec:CounterUDB:overflow\ : bit;
SIGNAL \BitCounterDec:CounterUDB:dp_dir\ : bit;
SIGNAL \BitCounterDec:CounterUDB:per_equal\ : bit;
SIGNAL \BitCounterDec:CounterUDB:underflow\ : bit;
SIGNAL \BitCounterDec:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:tc_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:tc_reg_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cmp_out_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cmp_less\ : bit;
SIGNAL \BitCounterDec:CounterUDB:prevCompare\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_7164 : bit;
SIGNAL \BitCounterDec:CounterUDB:count_stored_i\ : bit;
SIGNAL \BitCounterDec:CounterUDB:count_enable\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cs_addr_2\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cs_addr_1\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cs_addr_0\ : bit;
SIGNAL \BitCounterDec:CounterUDB:nc42\ : bit;
SIGNAL \BitCounterDec:CounterUDB:per_FF\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cmp_equal\ : bit;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterDec:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterDec:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:Net_350\ : bit;
SIGNAL \RecieveShiftReg:Net_1\ : bit;
SIGNAL \RecieveShiftReg:Net_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:ctrl_clk_enable\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:ctrl_f0_full\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:clk_fin\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_7\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_6\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_5\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_4\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:control_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:final_load\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_blk_stat_final\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_4\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_bus_stat_final\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_5\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_blk_stat_final\ : bit;
SIGNAL \RecieveShiftReg:bSR:status_6\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_7168 : bit;
SIGNAL \RecieveShiftReg:bSR:load_reg\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:reset\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:so_32_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:so_32_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:so_32_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:so_32_3\ : bit;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \RecieveShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_7167 : bit;
SIGNAL Net_3360 : bit;
SIGNAL Net_1463 : bit;
SIGNAL Net_10511 : bit;
SIGNAL Net_2241 : bit;
SIGNAL tmpOE__DOut1P_net_0 : bit;
SIGNAL My_wire_1 : bit;
SIGNAL tmpFB_0__DOut1P_net_0 : bit;
SIGNAL tmpIO_0__DOut1P_net_0 : bit;
TERMINAL tmpSIOVREF__DOut1P_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut1P_net_0 : bit;
SIGNAL Net_3004 : bit;
SIGNAL \GlitchFilter_6:op_clk\ : bit;
SIGNAL \GlitchFilter_6:state_0\ : bit;
SIGNAL \GlitchFilter_6:counter_done_0\ : bit;
SIGNAL Frame_clear_1 : bit;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cs_addr_2\ : bit;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ce0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ce0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cl0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:cl0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ff0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ff0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ce1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ce1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cl1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:cl1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:z1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:z1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ff1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ff1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ov_msb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ov_msb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:co_msb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:co_msb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cmsb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:cmsb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:so\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:so\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ce0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:cl0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:z0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:z0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ff0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ce1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:cl1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:z1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:z1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ff1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:co_msb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:cmsb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:so_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:so_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_6:genblk2:Counter0:DP:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_6:genblk2:Counter0:DP:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL preouts_0 : bit;
SIGNAL preouts_2 : bit;
SIGNAL preouts_1 : bit;
SIGNAL \GlitchFilter_3:op_clk\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:or_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_1\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_0\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:and_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:last_state\ : bit;
SIGNAL My_wire_0 : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:or_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:samples_1\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:samples_0\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:and_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:last_state\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:or_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:samples_1\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:samples_0\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:and_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:last_state\ : bit;
SIGNAL My_wire_2 : bit;
SIGNAL tmpOE__EN1_net_0 : bit;
SIGNAL tmpFB_0__EN1_net_0 : bit;
SIGNAL tmpIO_0__EN1_net_0 : bit;
TERMINAL tmpSIOVREF__EN1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EN1_net_0 : bit;
SIGNAL tmpOE__DOut1N_net_0 : bit;
SIGNAL tmpFB_0__DOut1N_net_0 : bit;
SIGNAL tmpIO_0__DOut1N_net_0 : bit;
TERMINAL tmpSIOVREF__DOut1N_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOut1N_net_0 : bit;
SIGNAL Net_7404 : bit;
SIGNAL \TransmitShiftReg:Net_350\ : bit;
SIGNAL \TransmitShiftReg:Net_2\ : bit;
SIGNAL \TransmitShiftReg:Net_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:ctrl_clk_enable\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:ctrl_f0_full\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:clk_fin\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_7\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_6\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_5\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_4\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:control_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:final_load\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_final\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_4\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_final\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_5\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_final\ : bit;
SIGNAL \TransmitShiftReg:bSR:status_6\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_final\ : bit;
SIGNAL Net_10480 : bit;
SIGNAL \TransmitShiftReg:bSR:load_reg\ : bit;
SIGNAL Net_10625 : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:reset\ : bit;
SIGNAL \TransmitShiftReg:bSR:store\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:msb0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:msb1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_bus_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f0_blk_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_bus_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:f1_blk_stat_32_2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:msb2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_1\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_0\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb2\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:so_32_3\ : bit;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:so_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \TransmitShiftReg:bSR:sC32:BShiftRegDp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL cydff_12 : bit;
SIGNAL cydff_12R : bit;
SIGNAL cydff_12S : bit;
SIGNAL Net_10110 : bit;
SIGNAL Net_10679 : bit;
SIGNAL Net_10457 : bit;
SIGNAL \StartTransmit:clk\ : bit;
SIGNAL \StartTransmit:rst\ : bit;
SIGNAL Net_11447 : bit;
SIGNAL \StartTransmit:control_out_0\ : bit;
SIGNAL Net_11342 : bit;
SIGNAL \StartTransmit:control_out_1\ : bit;
SIGNAL Net_11343 : bit;
SIGNAL \StartTransmit:control_out_2\ : bit;
SIGNAL Net_11344 : bit;
SIGNAL \StartTransmit:control_out_3\ : bit;
SIGNAL Net_11345 : bit;
SIGNAL \StartTransmit:control_out_4\ : bit;
SIGNAL Net_11346 : bit;
SIGNAL \StartTransmit:control_out_5\ : bit;
SIGNAL Net_11347 : bit;
SIGNAL \StartTransmit:control_out_6\ : bit;
SIGNAL Net_11348 : bit;
SIGNAL \StartTransmit:control_out_7\ : bit;
SIGNAL \StartTransmit:control_7\ : bit;
SIGNAL \StartTransmit:control_6\ : bit;
SIGNAL \StartTransmit:control_5\ : bit;
SIGNAL \StartTransmit:control_4\ : bit;
SIGNAL \StartTransmit:control_3\ : bit;
SIGNAL \StartTransmit:control_2\ : bit;
SIGNAL \StartTransmit:control_1\ : bit;
SIGNAL \StartTransmit:control_0\ : bit;
SIGNAL Net_10452 : bit;
SIGNAL \BitCounterEnc:Net_43\ : bit;
SIGNAL Net_10667 : bit;
SIGNAL \BitCounterEnc:Net_49\ : bit;
SIGNAL \BitCounterEnc:Net_82\ : bit;
SIGNAL \BitCounterEnc:Net_89\ : bit;
SIGNAL \BitCounterEnc:Net_95\ : bit;
SIGNAL \BitCounterEnc:Net_91\ : bit;
SIGNAL \BitCounterEnc:Net_102\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:ctrl_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_7\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_6\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_5\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_4\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_3\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:control_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCapture\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:capt_rising\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:capt_falling\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:capt_either_edge\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:hwCapture\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:reload\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:reload_tc\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:final_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:counter_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_status\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:per_zero\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow_status\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_3\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow_status\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_4\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_5\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:fifo_full\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:status_6\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:fifo_nempty\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:reset\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:dp_dir\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:per_equal\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:tc_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:tc_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_less\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCompare\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:count_stored_i\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:count_enable\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cs_addr_2\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cs_addr_1\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cs_addr_0\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:nc42\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:per_FF\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_equal\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \BitCounterEnc:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL cydff_11 : bit;
SIGNAL cydff_11R : bit;
SIGNAL cydff_11S : bit;
SIGNAL Net_10896 : bit;
SIGNAL cydff_5 : bit;
SIGNAL Net_1037 : bit;
SIGNAL cydff_5R : bit;
SIGNAL cydff_5S : bit;
SIGNAL Net_1453 : bit;
SIGNAL cydff_6 : bit;
SIGNAL Net_10720 : bit;
SIGNAL cydff_6R : bit;
SIGNAL cydff_6S : bit;
SIGNAL cydff_8 : bit;
SIGNAL Net_10731 : bit;
SIGNAL cydff_8R : bit;
SIGNAL cydff_8S : bit;
SIGNAL Net_10696 : bit;
SIGNAL cydff_3 : bit;
SIGNAL Net_10746 : bit;
SIGNAL cydff_3R : bit;
SIGNAL cydff_3S : bit;
SIGNAL \StartButton_1:status_0\ : bit;
SIGNAL Net_11125 : bit;
SIGNAL \StartButton_1:status_1\ : bit;
SIGNAL \StartButton_1:status_2\ : bit;
SIGNAL \StartButton_1:status_3\ : bit;
SIGNAL \StartButton_1:status_4\ : bit;
SIGNAL \StartButton_1:status_5\ : bit;
SIGNAL \StartButton_1:status_6\ : bit;
SIGNAL \StartButton_1:status_7\ : bit;
SIGNAL Net_11118 : bit;
SIGNAL Net_11008 : bit;
SIGNAL Start_1_MS : bit;
SIGNAL cydff_16 : bit;
SIGNAL Net_11351 : bit;
SIGNAL cydff_16R : bit;
SIGNAL Net_11446 : bit;
SIGNAL cydff_16S : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_11478 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL Net_11505 : bit;
SIGNAL \Counter_1:Net_82\ : bit;
SIGNAL \Counter_1:Net_91\ : bit;
SIGNAL \Counter_1:Net_48\ : bit;
SIGNAL \Counter_1:Net_47\ : bit;
SIGNAL \Counter_1:Net_42\ : bit;
SIGNAL Net_11488 : bit;
SIGNAL \Counter_1:Net_89\ : bit;
SIGNAL \Counter_1:Net_95\ : bit;
SIGNAL \Counter_1:Net_102\ : bit;
SIGNAL tmpOE__S1ms_net_0 : bit;
SIGNAL tmpFB_0__S1ms_net_0 : bit;
SIGNAL tmpIO_0__S1ms_net_0 : bit;
TERMINAL tmpSIOVREF__S1ms_net_0 : bit;
SIGNAL tmpINTERRUPT_0__S1ms_net_0 : bit;
SIGNAL cydff_1D : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:sample\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:last_state\\D\ : bit;
SIGNAL \Waiter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Waiter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Waiter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Waiter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Waiter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Waiter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Waiter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cydff_2D : bit;
SIGNAL \BitCounterDec:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \BitCounterDec:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \BitCounterDec:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \BitCounterDec:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \BitCounterDec:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \BitCounterDec:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \BitCounterDec:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \RecieveShiftReg:bSR:load_reg\\D\ : bit;
SIGNAL \GlitchFilter_6:state_0\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:last_state\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:samples_1\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:samples_0\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[1]:last_state\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:samples_1\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:samples_0\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[2]:last_state\\D\ : bit;
SIGNAL \TransmitShiftReg:bSR:load_reg\\D\ : bit;
SIGNAL cydff_12D : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \BitCounterEnc:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cydff_11D : bit;
SIGNAL cydff_5D : bit;
SIGNAL cydff_6D : bit;
SIGNAL cydff_8D : bit;
SIGNAL cydff_3D : bit;
SIGNAL cydff_16D : bit;
BEGIN

zero <=  ('0') ;

tmpOE__DInN_net_0 <=  ('1') ;

FrameRX_1 <= ((not n123 and n124)
	OR (not n124 and n123));

Data_0 <= ((not Net_110 and n123)
	OR (not n123 and Net_110));

\GlitchFilter_1:genblk1[0]:last_state\\D\ <= ((not Net_110 and n123 and Data_sync_0)
	OR (not n123 and Net_110 and Data_sync_0)
	OR (not Net_110 and n123 and \GlitchFilter_1:genblk1[0]:sample\)
	OR (not n123 and Net_110 and \GlitchFilter_1:genblk1[0]:sample\)
	OR (\GlitchFilter_1:genblk1[0]:sample\ and Data_sync_0));

Net_1485 <= ((Data_sync_0 and Frame_clear_1));

\Waiter:CounterUDB:hwCapture\ <= ((not \Waiter:CounterUDB:prevCapture\ and Data_sync_0 and Frame_clear_1)
	OR (not Frame_clear_1 and \Waiter:CounterUDB:prevCapture\)
	OR (not Data_sync_0 and \Waiter:CounterUDB:prevCapture\));

\Waiter:CounterUDB:status_0\ <= ((not \Waiter:CounterUDB:cmp_less\ and not \Waiter:CounterUDB:prevCompare\));

\Waiter:CounterUDB:status_2\ <= ((not \Waiter:CounterUDB:overflow_reg_i\ and \Waiter:CounterUDB:per_equal\));

\Waiter:CounterUDB:cmp_out_i\ <= (not \Waiter:CounterUDB:cmp_less\);

\Waiter:CounterUDB:count_enable\ <= ((not \Waiter:CounterUDB:count_stored_i\ and Net_4484 and Frame_clear_1));

Net_5249 <= (not cydff_2);

Net_10771 <= ((not cydff_2 and Data_sync_0 and Frame_clear_1)
	OR (not Frame_clear_1 and cydff_2)
	OR (not Data_sync_0 and cydff_2));

\BitCounterDec:CounterUDB:status_0\ <= ((not \BitCounterDec:CounterUDB:cmp_less\ and not \BitCounterDec:CounterUDB:prevCompare\));

\BitCounterDec:CounterUDB:status_2\ <= ((not \BitCounterDec:CounterUDB:overflow_reg_i\ and \BitCounterDec:CounterUDB:reload\));

\BitCounterDec:CounterUDB:cmp_out_i\ <= (not \BitCounterDec:CounterUDB:cmp_less\);

\BitCounterDec:CounterUDB:count_enable\ <= ((not cydff_2 and not \BitCounterDec:CounterUDB:count_stored_i\ and Data_sync_0 and \BitCounterDec:CounterUDB:control_7\ and Frame_clear_1)
	OR (not Data_sync_0 and not \BitCounterDec:CounterUDB:count_stored_i\ and cydff_2 and \BitCounterDec:CounterUDB:control_7\ and Frame_clear_1));

Net_1463 <= (not Net_10511);

\GlitchFilter_6:state_0\\D\ <= ((not \GlitchFilter_6:counter_done_0\ and Frame_clear_1)
	OR (not n123 and n124)
	OR (not n124 and n123));

preouts_0 <= ((not Net_10649 and not Net_10749 and preouts_2)
	OR (Net_10649 and Net_10749 and preouts_2));

preouts_1 <= ((not Net_10749 and Net_10649 and preouts_2)
	OR (not Net_10649 and Net_10749 and preouts_2));

\GlitchFilter_3:genblk1[0]:last_state\\D\ <= ((not Net_10649 and not Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:samples_1\ and \GlitchFilter_3:genblk1[0]:samples_0\)
	OR (Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[0]:samples_1\ and \GlitchFilter_3:genblk1[0]:samples_0\)
	OR (not Net_10649 and not Net_10749 and preouts_2 and My_wire_0)
	OR (Net_10649 and Net_10749 and preouts_2 and My_wire_0)
	OR (\GlitchFilter_3:genblk1[0]:samples_0\ and My_wire_0)
	OR (\GlitchFilter_3:genblk1[0]:samples_1\ and My_wire_0));

\GlitchFilter_3:genblk1[1]:last_state\\D\ <= ((not Net_10749 and Net_10649 and preouts_2 and \GlitchFilter_3:genblk1[1]:samples_1\ and \GlitchFilter_3:genblk1[1]:samples_0\)
	OR (not Net_10649 and Net_10749 and preouts_2 and \GlitchFilter_3:genblk1[1]:samples_1\ and \GlitchFilter_3:genblk1[1]:samples_0\)
	OR (not Net_10749 and Net_10649 and My_wire_1 and preouts_2)
	OR (not Net_10649 and Net_10749 and My_wire_1 and preouts_2)
	OR (My_wire_1 and \GlitchFilter_3:genblk1[1]:samples_0\)
	OR (My_wire_1 and \GlitchFilter_3:genblk1[1]:samples_1\));

\GlitchFilter_3:genblk1[2]:last_state\\D\ <= ((preouts_2 and \GlitchFilter_3:genblk1[2]:samples_1\ and \GlitchFilter_3:genblk1[2]:samples_0\)
	OR (\GlitchFilter_3:genblk1[2]:samples_0\ and My_wire_2)
	OR (\GlitchFilter_3:genblk1[2]:samples_1\ and My_wire_2)
	OR (preouts_2 and My_wire_2));

\TransmitShiftReg:bSR:status_0\ <= ((not \TransmitShiftReg:bSR:load_reg\ and Net_10679 and Net_10457));

Net_10779 <= (not Frame_clear_1);

Net_10625 <= ((Net_10679 and Net_10457));

Net_10449 <= ((not n123 and not Frame_clear_1 and n124)
	OR (not n124 and not Frame_clear_1 and n123));

\BitCounterEnc:CounterUDB:status_0\ <= ((not \BitCounterEnc:CounterUDB:cmp_less\ and not \BitCounterEnc:CounterUDB:prevCompare\));

\BitCounterEnc:CounterUDB:status_2\ <= ((not \BitCounterEnc:CounterUDB:overflow_reg_i\ and \BitCounterEnc:CounterUDB:reload\));

\BitCounterEnc:CounterUDB:cmp_out_i\ <= (not \BitCounterEnc:CounterUDB:cmp_less\);

\BitCounterEnc:CounterUDB:count_enable\ <= ((not \BitCounterEnc:CounterUDB:count_stored_i\ and Net_10749 and Net_10511));

Net_10731 <= (not cydff_8);

Net_10746 <= (not Net_10749);

Net_10720 <= (not Net_1037
	OR not cydff_5);

Net_11446 <= (not Net_11447);

DInN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ad216d65-d721-47ad-b390-994c64fc41b7",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DInN_net_0),
		analog=>Net_58,
		io=>(tmpIO_0__DInN_net_0),
		siovref=>(tmpSIOVREF__DInN_net_0),
		annotation=>Net_53,
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DInN_net_0);
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_53, Net_54));
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_43);
\Comp_2:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_73,
		vminus=>Net_10739,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>n124);
Vout_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Vout_1_net_0),
		analog=>Net_63,
		io=>(tmpIO_0__Vout_1_net_0),
		siovref=>(tmpSIOVREF__Vout_1_net_0),
		annotation=>Net_70,
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Vout_1_net_0);
DInP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dc289d35-d461-4f36-aec1-f6608f41166c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DInP_net_0),
		analog=>Net_10739,
		io=>(tmpIO_0__DInP_net_0),
		siovref=>(tmpSIOVREF__DInP_net_0),
		annotation=>Net_54,
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DInP_net_0);
\Comp_1:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_73,
		vminus=>Net_58,
		clock=>zero,
		clk_udb=>zero,
		cmpout=>n123);
T_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Transformer_v1_0",
		port_names=>"P1, P2, PCT, S1, S2, SCT",
		width=>6)
	PORT MAP(connect=>(Net_54, Net_53, Net_70, Net_7061,
			Net_7062, Net_7063));
\VDAC8_1:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>Net_73,
		iout=>\VDAC8_1:Net_77\);
\VDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\VDAC8_1:Net_77\);
\Opamp_1:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_43,
		vminus=>\Opamp_1:Net_29\,
		vout=>Net_63);
\Opamp_1:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\Opamp_1:Net_29\,
		signal2=>Net_63);
\GlitchFilter_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_7070,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\GlitchFilter_1:op_clk\);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"92638c71-d3ee-4bf8-af13-ac4852464d3e",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_9581,
		dig_domain_out=>open);
\FrameAllow:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\FrameAllow:control_7\, \FrameAllow:control_6\, \FrameAllow:control_5\, \FrameAllow:control_4\,
			\FrameAllow:control_3\, \FrameAllow:control_2\, \FrameAllow:control_1\, Net_7248));
\Waiter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10842,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\Waiter:CounterUDB:ClockOutFromEnBlock\);
\Waiter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_10779,
		clock=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Waiter:CounterUDB:status_6\, \Waiter:CounterUDB:status_5\, \Waiter:CounterUDB:hwCapture\, zero,
			\Waiter:CounterUDB:status_2\, \Waiter:CounterUDB:status_1\, \Waiter:CounterUDB:status_0\),
		interrupt=>\Waiter:Net_43\);
\Waiter:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__DInN_net_0, \Waiter:CounterUDB:count_enable\, \Waiter:CounterUDB:hwCapture\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Waiter:CounterUDB:hwCapture\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Waiter:CounterUDB:per_equal\,
		cl0=>\Waiter:CounterUDB:nc42\,
		z0=>\Waiter:CounterUDB:status_1\,
		ff0=>\Waiter:CounterUDB:per_FF\,
		ce1=>\Waiter:CounterUDB:cmp_equal\,
		cl1=>\Waiter:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Waiter:CounterUDB:status_6\,
		f0_blk_stat=>\Waiter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0feb943a-bf8d-457b-8b44-ba0833106cbd",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"20833333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4484,
		dig_domain_out=>open);
\BitCounterDec:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10862,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\);
\BitCounterDec:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10862,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\BitCounterDec:CounterUDB:Clk_Ctl_i\);
\BitCounterDec:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\BitCounterDec:CounterUDB:Clk_Ctl_i\,
		control=>(\BitCounterDec:CounterUDB:control_7\, \BitCounterDec:CounterUDB:control_6\, \BitCounterDec:CounterUDB:control_5\, \BitCounterDec:CounterUDB:control_4\,
			\BitCounterDec:CounterUDB:control_3\, \BitCounterDec:CounterUDB:control_2\, \BitCounterDec:CounterUDB:control_1\, \BitCounterDec:CounterUDB:control_0\));
\BitCounterDec:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_10779,
		clock=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		status=>(\BitCounterDec:CounterUDB:status_6\, \BitCounterDec:CounterUDB:status_5\, zero, zero,
			\BitCounterDec:CounterUDB:status_2\, \BitCounterDec:CounterUDB:status_1\, \BitCounterDec:CounterUDB:status_0\),
		interrupt=>\BitCounterDec:Net_43\);
\BitCounterDec:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__DInN_net_0, \BitCounterDec:CounterUDB:count_enable\, \BitCounterDec:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BitCounterDec:CounterUDB:reload\,
		cl0=>\BitCounterDec:CounterUDB:nc42\,
		z0=>\BitCounterDec:CounterUDB:status_1\,
		ff0=>\BitCounterDec:CounterUDB:per_FF\,
		ce1=>\BitCounterDec:CounterUDB:cmp_equal\,
		cl1=>\BitCounterDec:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\BitCounterDec:CounterUDB:status_6\,
		f0_blk_stat=>\BitCounterDec:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RecieveShiftReg:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10771,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\RecieveShiftReg:bSR:clk_fin\);
\RecieveShiftReg:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\RecieveShiftReg:bSR:clk_fin\,
		control=>(\RecieveShiftReg:bSR:control_7\, \RecieveShiftReg:bSR:control_6\, \RecieveShiftReg:bSR:control_5\, \RecieveShiftReg:bSR:control_4\,
			\RecieveShiftReg:bSR:control_3\, \RecieveShiftReg:bSR:control_2\, \RecieveShiftReg:bSR:control_1\, \RecieveShiftReg:bSR:ctrl_clk_enable\));
\RecieveShiftReg:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\RecieveShiftReg:bSR:clk_fin\,
		status=>(\RecieveShiftReg:bSR:status_6\, \RecieveShiftReg:bSR:status_5\, \RecieveShiftReg:bSR:status_4\, \RecieveShiftReg:bSR:status_3\,
			zero, Net_7164, zero),
		interrupt=>Net_7168);
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RecieveShiftReg:bSR:clk_fin\,
		cs_addr=>(\RecieveShiftReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>cydff_2,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_7164,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RecieveShiftReg:bSR:so_32_0\,
		f0_bus_stat=>\RecieveShiftReg:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\RecieveShiftReg:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\RecieveShiftReg:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\RecieveShiftReg:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cap0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RecieveShiftReg:bSR:clk_fin\,
		cs_addr=>(\RecieveShiftReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>cydff_2,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_7164,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RecieveShiftReg:bSR:so_32_1\,
		f0_bus_stat=>\RecieveShiftReg:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\RecieveShiftReg:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\RecieveShiftReg:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\RecieveShiftReg:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:carry0\,
		co=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cap0_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cap1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RecieveShiftReg:bSR:clk_fin\,
		cs_addr=>(\RecieveShiftReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>cydff_2,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_7164,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RecieveShiftReg:bSR:so_32_2\,
		f0_bus_stat=>\RecieveShiftReg:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\RecieveShiftReg:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\RecieveShiftReg:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\RecieveShiftReg:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:carry1\,
		co=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cap1_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cap2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RecieveShiftReg:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\RecieveShiftReg:bSR:clk_fin\,
		cs_addr=>(\RecieveShiftReg:bSR:ctrl_clk_enable\, zero, zero),
		route_si=>cydff_2,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>Net_7164,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\RecieveShiftReg:bSR:so_32_3\,
		f0_bus_stat=>\RecieveShiftReg:bSR:status_4\,
		f0_blk_stat=>\RecieveShiftReg:bSR:status_3\,
		f1_bus_stat=>\RecieveShiftReg:bSR:status_6\,
		f1_blk_stat=>\RecieveShiftReg:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\RecieveShiftReg:bSR:sC32:BShiftRegDp:cap2_1\, \RecieveShiftReg:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\RecieveShiftReg:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
WordShifted:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_7168);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3de63e2f-009e-4e0a-b688-6e2dad875b28",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3360,
		dig_domain_out=>open);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"808fc21e-de41-4a06-8312-4eecff54ccf8",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_7070,
		dig_domain_out=>open);
DOut1P:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d1a92a4-f694-40aa-9a5a-76a2fc7a20a0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>My_wire_1,
		fb=>(tmpFB_0__DOut1P_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut1P_net_0),
		siovref=>(tmpSIOVREF__DOut1P_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut1P_net_0);
\GlitchFilter_6:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3004,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\GlitchFilter_6:op_clk\);
\GlitchFilter_6:genblk2:Counter0:DP:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
		d0_init=>"00001001",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\GlitchFilter_6:op_clk\,
		cs_addr=>(zero, FrameRX_1, Frame_clear_1),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\GlitchFilter_6:counter_done_0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\GlitchFilter_3:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3360,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\GlitchFilter_3:op_clk\);
EN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6847f2fc-d5fa-4910-8f3d-8d45b5ceb563",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>My_wire_2,
		fb=>(tmpFB_0__EN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__EN1_net_0),
		siovref=>(tmpSIOVREF__EN1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EN1_net_0);
DOut1N:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ebc02dd0-519d-4a8e-a3ed-8da7309e851f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>My_wire_0,
		fb=>(tmpFB_0__DOut1N_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOut1N_net_0),
		siovref=>(tmpSIOVREF__DOut1N_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOut1N_net_0);
\TransmitShiftReg:bSR:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10749,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\TransmitShiftReg:bSR:clk_fin\);
\TransmitShiftReg:bSR:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000001",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\TransmitShiftReg:bSR:clk_fin\,
		control=>(\TransmitShiftReg:bSR:control_7\, \TransmitShiftReg:bSR:control_6\, \TransmitShiftReg:bSR:control_5\, \TransmitShiftReg:bSR:control_4\,
			\TransmitShiftReg:bSR:control_3\, \TransmitShiftReg:bSR:control_2\, \TransmitShiftReg:bSR:control_1\, \TransmitShiftReg:bSR:ctrl_clk_enable\));
\TransmitShiftReg:bSR:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000111",
		cy_int_mask=>"0000111")
	PORT MAP(reset=>zero,
		clock=>\TransmitShiftReg:bSR:clk_fin\,
		status=>(\TransmitShiftReg:bSR:status_6\, \TransmitShiftReg:bSR:status_5\, \TransmitShiftReg:bSR:status_4\, \TransmitShiftReg:bSR:status_3\,
			zero, zero, \TransmitShiftReg:bSR:status_0\),
		interrupt=>Net_10480);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__DInN_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TransmitShiftReg:bSR:so_32_0\,
		f0_bus_stat=>\TransmitShiftReg:bSR:f0_bus_stat_32_0\,
		f0_blk_stat=>\TransmitShiftReg:bSR:f0_blk_stat_32_0\,
		f1_bus_stat=>\TransmitShiftReg:bSR:f1_bus_stat_32_0\,
		f1_blk_stat=>\TransmitShiftReg:bSR:f1_blk_stat_32_0\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sol=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left0\,
		msbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_0\),
		cfbi=>zero,
		cfbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__DInN_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TransmitShiftReg:bSR:so_32_1\,
		f0_bus_stat=>\TransmitShiftReg:bSR:f0_bus_stat_32_1\,
		f0_blk_stat=>\TransmitShiftReg:bSR:f0_blk_stat_32_1\,
		f1_bus_stat=>\TransmitShiftReg:bSR:f1_bus_stat_32_1\,
		f1_blk_stat=>\TransmitShiftReg:bSR:f1_blk_stat_32_1\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry0\,
		co=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\,
		sir=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left0\,
		sor=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right0\,
		sil=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sol=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left1\,
		msbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb1\,
		msbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb0\,
		cei=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq0_0\),
		ceo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		cli=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt0_0\),
		clo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		zi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero0_0\),
		zo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		fi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff0_0\),
		fo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		capi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap0_0\),
		capo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_0\),
		cfbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb0\,
		cfbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__DInN_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TransmitShiftReg:bSR:so_32_2\,
		f0_bus_stat=>\TransmitShiftReg:bSR:f0_bus_stat_32_2\,
		f0_blk_stat=>\TransmitShiftReg:bSR:f0_blk_stat_32_2\,
		f1_bus_stat=>\TransmitShiftReg:bSR:f1_bus_stat_32_2\,
		f1_blk_stat=>\TransmitShiftReg:bSR:f1_blk_stat_32_2\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry1\,
		co=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\,
		sir=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left1\,
		sor=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right1\,
		sil=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sol=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left2\,
		msbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb2\,
		msbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb1\,
		cei=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq1_0\),
		ceo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		cli=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt1_0\),
		clo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		zi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero1_0\),
		zo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		fi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff1_0\),
		fo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		capi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap1_0\),
		capo=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_0\),
		cfbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb1\,
		cfbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TransmitShiftReg:bSR:sC32:BShiftRegDp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		cs_addr=>(\TransmitShiftReg:bSR:ctrl_clk_enable\, \TransmitShiftReg:bSR:status_0\, zero),
		route_si=>tmpOE__DInN_net_0,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_10649,
		f0_bus_stat=>\TransmitShiftReg:bSR:status_4\,
		f0_blk_stat=>\TransmitShiftReg:bSR:status_3\,
		f1_bus_stat=>\TransmitShiftReg:bSR:status_6\,
		f1_blk_stat=>\TransmitShiftReg:bSR:status_5\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:carry2\,
		co=>open,
		sir=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_left2\,
		sor=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:msb2\,
		cei=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_lt2_0\),
		clo=>open,
		zi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_zero2_0\),
		zo=>open,
		fi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cmp_ff2_0\),
		fo=>open,
		capi=>(\TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_1\, \TransmitShiftReg:bSR:sC32:BShiftRegDp:cap2_0\),
		capo=>open,
		cfbi=>\TransmitShiftReg:bSR:sC32:BShiftRegDp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
TransmitWordShift:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10110);
isr_Load_TrShReg:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10480);
\StartTransmit:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\StartTransmit:control_7\, \StartTransmit:control_6\, \StartTransmit:control_5\, \StartTransmit:control_4\,
			\StartTransmit:control_3\, \StartTransmit:control_2\, \StartTransmit:control_1\, Net_11447));
\BitCounterEnc:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_9581,
		enable=>tmpOE__DInN_net_0,
		clock_out=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\);
\BitCounterEnc:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		status=>(\BitCounterEnc:CounterUDB:status_6\, \BitCounterEnc:CounterUDB:status_5\, zero, zero,
			\BitCounterEnc:CounterUDB:status_2\, \BitCounterEnc:CounterUDB:status_1\, \BitCounterEnc:CounterUDB:status_0\),
		interrupt=>Net_10110);
\BitCounterEnc:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__DInN_net_0, \BitCounterEnc:CounterUDB:count_enable\, \BitCounterEnc:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\BitCounterEnc:CounterUDB:reload\,
		cl0=>\BitCounterEnc:CounterUDB:nc42\,
		z0=>\BitCounterEnc:CounterUDB:status_1\,
		ff0=>\BitCounterEnc:CounterUDB:per_FF\,
		ce1=>\BitCounterEnc:CounterUDB:cmp_equal\,
		cl1=>\BitCounterEnc:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\BitCounterEnc:CounterUDB:status_6\,
		f0_blk_stat=>\BitCounterEnc:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Clock_8:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3692bd59-6fb6-474d-981b-2cc328245c19",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10862,
		dig_domain_out=>open);
Clock_7:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2f72d279-4171-419e-b129-d0f04a61a626",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10842,
		dig_domain_out=>open);
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ef9d0457-9a44-46b2-ab48-40a996c03758",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3004,
		dig_domain_out=>open);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"dcf6f238-b9df-475c-abec-17f8532a3239",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"20833333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10896,
		dig_domain_out=>open);
EndFrame:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10779);
\StartButton_1:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>zero,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_10779));
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_11478,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_11478);
\Counter_1:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_11505,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>zero,
		tc=>Start_1_MS,
		compare=>\Counter_1:Net_47\,
		interrupt=>Net_11488);
isr_update_time:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_11488);
S1ms:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__DInN_net_0),
		y=>Start_1_MS,
		fb=>(tmpFB_0__S1ms_net_0),
		analog=>(open),
		io=>(tmpIO_0__S1ms_net_0),
		siovref=>(tmpSIOVREF__S1ms_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__DInN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__DInN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__S1ms_net_0);
Clock_10:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d89ae005-1e33-4053-b107-de78903a7c93",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_11505,
		dig_domain_out=>open);
cydff_1:cy_dff
	PORT MAP(d=>n124,
		clk=>Net_10449,
		q=>Net_110);
\GlitchFilter_1:genblk1[0]:sample\:cy_dff
	PORT MAP(d=>Data_0,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:sample\);
\GlitchFilter_1:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:last_state\\D\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>Data_sync_0);
\Waiter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_1485,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Waiter:CounterUDB:prevCapture\);
\Waiter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Waiter:CounterUDB:per_equal\,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Waiter:CounterUDB:overflow_reg_i\);
\Waiter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Waiter:CounterUDB:underflow_reg_i\);
\Waiter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Waiter:CounterUDB:per_equal\,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Waiter:CounterUDB:tc_reg_i\);
\Waiter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Waiter:CounterUDB:cmp_out_i\,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Waiter:CounterUDB:prevCompare\);
\Waiter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Waiter:CounterUDB:cmp_out_i\,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_3003);
\Waiter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_4484,
		clk=>\Waiter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Waiter:CounterUDB:count_stored_i\);
cydff_2:cy_dsrff
	PORT MAP(d=>Net_5249,
		s=>Net_10779,
		r=>zero,
		clk=>Net_3003,
		q=>cydff_2);
\BitCounterDec:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterDec:CounterUDB:prevCapture\);
\BitCounterDec:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterDec:CounterUDB:reload\,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterDec:CounterUDB:overflow_reg_i\);
\BitCounterDec:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterDec:CounterUDB:underflow_reg_i\);
\BitCounterDec:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterDec:CounterUDB:reload\,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterDec:CounterUDB:tc_reg_i\);
\BitCounterDec:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\BitCounterDec:CounterUDB:cmp_out_i\,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterDec:CounterUDB:prevCompare\);
\BitCounterDec:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterDec:CounterUDB:cmp_out_i\,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_7164);
\BitCounterDec:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_10771,
		clk=>\BitCounterDec:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterDec:CounterUDB:count_stored_i\);
\RecieveShiftReg:bSR:load_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\RecieveShiftReg:bSR:clk_fin\,
		q=>\RecieveShiftReg:bSR:load_reg\);
\GlitchFilter_6:state_0\:cy_dff
	PORT MAP(d=>\GlitchFilter_6:state_0\\D\,
		clk=>\GlitchFilter_6:op_clk\,
		q=>Frame_clear_1);
\GlitchFilter_3:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[0]:samples_0\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[0]:samples_1\);
\GlitchFilter_3:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>preouts_0,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[0]:samples_0\);
\GlitchFilter_3:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[0]:last_state\\D\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>My_wire_0);
\GlitchFilter_3:genblk1[1]:samples_1\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[1]:samples_0\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[1]:samples_1\);
\GlitchFilter_3:genblk1[1]:samples_0\:cy_dff
	PORT MAP(d=>preouts_1,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[1]:samples_0\);
\GlitchFilter_3:genblk1[1]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[1]:last_state\\D\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>My_wire_1);
\GlitchFilter_3:genblk1[2]:samples_1\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[2]:samples_0\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[2]:samples_1\);
\GlitchFilter_3:genblk1[2]:samples_0\:cy_dff
	PORT MAP(d=>preouts_2,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[2]:samples_0\);
\GlitchFilter_3:genblk1[2]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[2]:last_state\\D\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>My_wire_2);
\TransmitShiftReg:bSR:load_reg\:cy_dff
	PORT MAP(d=>Net_10625,
		clk=>\TransmitShiftReg:bSR:clk_fin\,
		q=>\TransmitShiftReg:bSR:load_reg\);
cydff_12:cy_dsrff
	PORT MAP(d=>Net_7248,
		s=>zero,
		r=>Net_1463,
		clk=>Net_10749,
		q=>preouts_2);
\BitCounterEnc:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:prevCapture\);
\BitCounterEnc:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:reload\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:overflow_reg_i\);
\BitCounterEnc:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:underflow_reg_i\);
\BitCounterEnc:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:reload\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_10667);
\BitCounterEnc:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:cmp_out_i\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:prevCompare\);
\BitCounterEnc:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\BitCounterEnc:CounterUDB:cmp_out_i\,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_10679);
\BitCounterEnc:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_10749,
		clk=>\BitCounterEnc:CounterUDB:ClockOutFromEnBlock\,
		q=>\BitCounterEnc:CounterUDB:count_stored_i\);
cydff_11:cy_dsrff
	PORT MAP(d=>zero,
		s=>Net_10457,
		r=>zero,
		clk=>Net_10667,
		q=>Net_10511);
cydff_5:cy_dsrff
	PORT MAP(d=>Net_1037,
		s=>Net_1463,
		r=>zero,
		clk=>Net_10896,
		q=>cydff_5);
cydff_6:cy_dsrff
	PORT MAP(d=>Net_10720,
		s=>Net_1463,
		r=>zero,
		clk=>Net_10896,
		q=>Net_1037);
cydff_8:cy_dsrff
	PORT MAP(d=>Net_10731,
		s=>Net_1463,
		r=>zero,
		clk=>Net_1037,
		q=>cydff_8);
cydff_3:cy_dsrff
	PORT MAP(d=>Net_10746,
		s=>Net_1463,
		r=>zero,
		clk=>cydff_8,
		q=>Net_10749);
cydff_16:cy_dsrff
	PORT MAP(d=>tmpOE__DInN_net_0,
		s=>zero,
		r=>Net_11446,
		clk=>Start_1_MS,
		q=>Net_10457);

END R_T_L;
