OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement        966.8 u
average displacement        0.5 u
max displacement            2.8 u
original HPWL           29067.5 u
legalized HPWL          29224.4 u
delta HPWL                    1 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 1857 cells, 66 terminals, 1578 edges and 4915 pins.
[INFO DPO-0109] Network stats: inst 1923, edges 1578, pins 4915
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 394 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 1529 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (20140, 22400) - (389880, 389200)
[INFO DPO-0310] Assigned 1529 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 5.856492e+07.
[INFO DPO-0302] End of matching; objective is 5.815342e+07, improvement is 0.70 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 5.098873e+07.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 4.954226e+07.
[INFO DPO-0306] Pass   3 of global swaps; hpwl is 4.923176e+07.
[INFO DPO-0307] End of global swaps; objective is 4.923176e+07, improvement is 15.34 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 4.852740e+07.
[INFO DPO-0308] Pass   2 of vertical swaps; hpwl is 4.816535e+07.
[INFO DPO-0309] End of vertical swaps; objective is 4.816535e+07, improvement is 2.17 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 4.773810e+07.
[INFO DPO-0305] End of reordering; objective is 4.773810e+07, improvement is 0.89 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 30580 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 30580, swaps 1387, moves 13087 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.773810e+07, Scratch cost 4.557368e+07, Incremental cost 4.557368e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.557368e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 4.53 percent.
[INFO DPO-0332] End of pass, Generator displacement called 30580 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 61160, swaps 2827, moves 25716 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.557368e+07, Scratch cost 4.488570e+07, Incremental cost 4.488570e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.488570e+07.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 1.51 percent.
[INFO DPO-0332] End of pass, Generator displacement called 30580 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 91740, swaps 4301, moves 37910 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.488570e+07, Scratch cost 4.455798e+07, Incremental cost 4.455798e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.455798e+07.
[INFO DPO-0327] Pass   3 of random improver; improvement in cost is 0.73 percent.
[INFO DPO-0328] End of random improver; improvement is 6.661588 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 760 cell orientations for row compatibility.
[INFO DPO-0383] Performed 508 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.411026e+07, improvement is 1.00 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            29224.4 u
Final HPWL               22000.8 u
Delta HPWL                 -24.7 %

[INFO DPL-0020] Mirrored 61 instances
[INFO DPL-0021] HPWL before           22000.8 u
[INFO DPL-0022] HPWL after            21993.5 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 799.62

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _2545_ (positive level-sensitive latch)
Endpoint: rdata_b_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.03    0.00    0.00 ^ _2545_/G (DLH_X1)
                  0.01    0.07    0.07 ^ _2545_/Q (DLH_X1)
     2    3.76                           mem[15][3] (net)
                  0.01    0.00    0.07 ^ _1438_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v _1438_/ZN (NAND2_X1)
     1    1.72                           _0818_ (net)
                  0.01    0.00    0.08 v _1440_/A2 (NAND3_X1)
                  0.01    0.02    0.10 ^ _1440_/ZN (NAND3_X1)
     1    2.02                           _0820_ (net)
                  0.01    0.00    0.10 ^ _1441_/A2 (NOR2_X1)
                  0.00    0.01    0.11 v _1441_/ZN (NOR2_X1)
     1    2.06                           _0821_ (net)
                  0.00    0.00    0.11 v _1442_/A2 (NAND2_X1)
                  0.01    0.02    0.13 ^ _1442_/ZN (NAND2_X1)
     1    4.69                           net58 (net)
                  0.01    0.00    0.13 ^ output58/A (BUF_X1)
                  0.01    0.02    0.15 ^ output58/Z (BUF_X1)
     1    1.39                           rdata_b_o[3] (net)
                  0.01    0.00    0.15 ^ rdata_b_o[3] (out)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                100.15   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[3] (input port clocked by clk)
Endpoint: rdata_b_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_b_i[3] (in)
     1    2.32                           raddr_b_i[3] (net)
                  0.00    0.00  100.00 v input9/A (CLKBUF_X3)
                  0.02    0.04  100.04 v input9/Z (CLKBUF_X3)
     4   21.00                           net9 (net)
                  0.02    0.00  100.04 v _1307_/A2 (NOR2_X4)
                  0.12    0.14  100.18 ^ _1307_/ZN (NOR2_X4)
    48  109.66                           _0690_ (net)
                  0.13    0.04  100.22 ^ _1559_/A2 (NAND3_X1)
                  0.03    0.04  100.26 v _1559_/ZN (NAND3_X1)
     1    3.02                           _0935_ (net)
                  0.03    0.00  100.26 v _1560_/A2 (NAND2_X1)
                  0.02    0.03  100.29 ^ _1560_/ZN (NAND2_X1)
     1    3.22                           _0936_ (net)
                  0.02    0.00  100.29 ^ _1561_/A (INV_X1)
                  0.01    0.01  100.30 v _1561_/ZN (INV_X1)
     1    2.51                           _0937_ (net)
                  0.01    0.00  100.30 v _1562_/A2 (NAND2_X1)
                  0.01    0.02  100.32 ^ _1562_/ZN (NAND2_X1)
     1    2.63                           _0938_ (net)
                  0.01    0.00  100.32 ^ _1572_/A1 (NOR2_X1)
                  0.01    0.01  100.33 v _1572_/ZN (NOR2_X1)
     1    2.53                           _0948_ (net)
                  0.01    0.00  100.33 v _1587_/A1 (NAND2_X1)
                  0.02    0.02  100.35 ^ _1587_/ZN (NAND2_X1)
     1    6.61                           net62 (net)
                  0.02    0.00  100.35 ^ output62/A (BUF_X1)
                  0.01    0.02  100.38 ^ output62/Z (BUF_X1)
     1    0.95                           rdata_b_o[7] (net)
                  0.01    0.00  100.38 ^ rdata_b_o[7] (out)
                                100.38   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                799.62   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[3] (input port clocked by clk)
Endpoint: rdata_b_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_b_i[3] (in)
     1    2.32                           raddr_b_i[3] (net)
                  0.00    0.00  100.00 v input9/A (CLKBUF_X3)
                  0.02    0.04  100.04 v input9/Z (CLKBUF_X3)
     4   21.00                           net9 (net)
                  0.02    0.00  100.04 v _1307_/A2 (NOR2_X4)
                  0.12    0.14  100.18 ^ _1307_/ZN (NOR2_X4)
    48  109.66                           _0690_ (net)
                  0.13    0.04  100.22 ^ _1559_/A2 (NAND3_X1)
                  0.03    0.04  100.26 v _1559_/ZN (NAND3_X1)
     1    3.02                           _0935_ (net)
                  0.03    0.00  100.26 v _1560_/A2 (NAND2_X1)
                  0.02    0.03  100.29 ^ _1560_/ZN (NAND2_X1)
     1    3.22                           _0936_ (net)
                  0.02    0.00  100.29 ^ _1561_/A (INV_X1)
                  0.01    0.01  100.30 v _1561_/ZN (INV_X1)
     1    2.51                           _0937_ (net)
                  0.01    0.00  100.30 v _1562_/A2 (NAND2_X1)
                  0.01    0.02  100.32 ^ _1562_/ZN (NAND2_X1)
     1    2.63                           _0938_ (net)
                  0.01    0.00  100.32 ^ _1572_/A1 (NOR2_X1)
                  0.01    0.01  100.33 v _1572_/ZN (NOR2_X1)
     1    2.53                           _0948_ (net)
                  0.01    0.00  100.33 v _1587_/A1 (NAND2_X1)
                  0.02    0.02  100.35 ^ _1587_/ZN (NAND2_X1)
     1    6.61                           net62 (net)
                  0.02    0.00  100.35 ^ output62/A (BUF_X1)
                  0.01    0.02  100.38 ^ output62/Z (BUF_X1)
     1    0.95                           rdata_b_o[7] (net)
                  0.01    0.00  100.38 ^ rdata_b_o[7] (out)
                                100.38   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                799.62   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_1307_/ZN                             106.81  109.66   -2.85 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.07650087773799896

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3853

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-2.8464441299438477

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0266

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
100.3780

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
799.6220

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
796.610811

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.82e-07   1.07e-07   9.38e-06   9.67e-06  24.0%
Combinational          2.33e-07   3.56e-07   3.00e-05   3.06e-05  76.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.15e-07   4.63e-07   3.94e-05   4.03e-05 100.0%
                           1.0%       1.1%      97.8%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 2110 u^2 6% utilization.
Core area = 135620632000

Elapsed time: 0:01.43[h:]min:sec. CPU time: user 1.37 sys 0.04 (99%). Peak memory: 111760KB.
