ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB298:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "usbd_cdc_if.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** #define DMABUFLEN 1024
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  45:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** uint16_t dmaBuffer[DMABUFLEN];
  51:Core/Src/main.c **** uint8_t dataReady = 0;
  52:Core/Src/main.c **** uint8_t dataHalfReady = 0;
  53:Core/Src/main.c **** uint16_t *bufPointer;
  54:Core/Src/main.c **** /* USER CODE END PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  57:Core/Src/main.c **** void SystemClock_Config(void);
  58:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  59:Core/Src/main.c **** static void MX_GPIO_Init(void);
  60:Core/Src/main.c **** static void MX_DMA_Init(void);
  61:Core/Src/main.c **** static void MX_ADC1_Init(void);
  62:Core/Src/main.c **** static void MX_TIM2_Init(void);
  63:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  68:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /**
  73:Core/Src/main.c ****   * @brief  The application entry point.
  74:Core/Src/main.c ****   * @retval int
  75:Core/Src/main.c ****   */
  76:Core/Src/main.c **** int main(void)
  77:Core/Src/main.c **** {
  78:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END 1 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  85:Core/Src/main.c ****   HAL_Init();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END Init */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Configure the system clock */
  92:Core/Src/main.c ****   SystemClock_Config();
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /* Configure the peripherals common clocks */
  95:Core/Src/main.c ****   PeriphCommonClock_Config();
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   MX_DMA_Init();
 104:Core/Src/main.c ****   MX_ADC1_Init();
 105:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 106:Core/Src/main.c ****   MX_TIM2_Init();
 107:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 108:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim2);
 109:Core/Src/main.c ****   HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_2);
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t *)dmaBuffer, DMABUFLEN);
 112:Core/Src/main.c ****   /* USER CODE END 2 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Infinite loop */
 115:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 116:Core/Src/main.c ****   while (1)
 117:Core/Src/main.c ****   {
 118:Core/Src/main.c ****     /* USER CODE END WHILE */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 121:Core/Src/main.c ****     if (dataReady == 1)
 122:Core/Src/main.c ****     {
 123:Core/Src/main.c ****       CDC_Transmit_FS((uint8_t *)bufPointer, 1024);
 124:Core/Src/main.c ****       dataReady = 0;
 125:Core/Src/main.c ****     }
 126:Core/Src/main.c ****   }
 127:Core/Src/main.c ****   /* USER CODE END 3 */
 128:Core/Src/main.c **** }
 129:Core/Src/main.c **** 
 130:Core/Src/main.c **** /**
 131:Core/Src/main.c ****   * @brief System Clock Configuration
 132:Core/Src/main.c ****   * @retval None
 133:Core/Src/main.c ****   */
 134:Core/Src/main.c **** void SystemClock_Config(void)
 135:Core/Src/main.c **** {
 136:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 137:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 140:Core/Src/main.c ****   */
 141:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 142:Core/Src/main.c ****   {
 143:Core/Src/main.c ****     Error_Handler();
 144:Core/Src/main.c ****   }
 145:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 4


 146:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 147:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 148:Core/Src/main.c ****   */
 149:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 150:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 151:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 152:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 160:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 161:Core/Src/main.c ****   {
 162:Core/Src/main.c ****     Error_Handler();
 163:Core/Src/main.c ****   }
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 168:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 169:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 170:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 172:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 175:Core/Src/main.c ****   {
 176:Core/Src/main.c ****     Error_Handler();
 177:Core/Src/main.c ****   }
 178:Core/Src/main.c **** }
 179:Core/Src/main.c **** 
 180:Core/Src/main.c **** /**
 181:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 182:Core/Src/main.c ****   * @retval None
 183:Core/Src/main.c ****   */
 184:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 185:Core/Src/main.c **** {
 186:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /** Initializes the peripherals clock
 189:Core/Src/main.c ****   */
 190:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 191:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 192:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 193:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 194:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 195:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 196:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 197:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 198:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 199:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 200:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 201:Core/Src/main.c ****   {
 202:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 5


 203:Core/Src/main.c ****   }
 204:Core/Src/main.c **** }
 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** /**
 207:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 208:Core/Src/main.c ****   * @param None
 209:Core/Src/main.c ****   * @retval None
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c **** static void MX_ADC1_Init(void)
 212:Core/Src/main.c **** {
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /** Common config
 225:Core/Src/main.c ****   */
 226:Core/Src/main.c ****   hadc1.Instance = ADC1;
 227:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 228:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 229:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 230:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 231:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 232:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 233:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 234:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 235:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 236:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 237:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 238:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 239:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 240:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 241:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 242:Core/Src/main.c ****   {
 243:Core/Src/main.c ****     Error_Handler();
 244:Core/Src/main.c ****   }
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /** Configure Regular Channel
 247:Core/Src/main.c ****   */
 248:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_5;
 249:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 250:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 251:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 252:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 253:Core/Src/main.c ****   sConfig.Offset = 0;
 254:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 255:Core/Src/main.c ****   {
 256:Core/Src/main.c ****     Error_Handler();
 257:Core/Src/main.c ****   }
 258:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 259:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 6


 260:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 261:Core/Src/main.c **** 
 262:Core/Src/main.c **** }
 263:Core/Src/main.c **** 
 264:Core/Src/main.c **** /**
 265:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 266:Core/Src/main.c ****   * @param None
 267:Core/Src/main.c ****   * @retval None
 268:Core/Src/main.c ****   */
 269:Core/Src/main.c **** static void MX_TIM2_Init(void)
 270:Core/Src/main.c **** {
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 277:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 278:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 283:Core/Src/main.c ****   htim2.Instance = TIM2;
 284:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 285:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 286:Core/Src/main.c ****   htim2.Init.Period = 800-1;
 287:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 288:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 289:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 290:Core/Src/main.c ****   {
 291:Core/Src/main.c ****     Error_Handler();
 292:Core/Src/main.c ****   }
 293:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 294:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 295:Core/Src/main.c ****   {
 296:Core/Src/main.c ****     Error_Handler();
 297:Core/Src/main.c ****   }
 298:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 299:Core/Src/main.c ****   {
 300:Core/Src/main.c ****     Error_Handler();
 301:Core/Src/main.c ****   }
 302:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 303:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 304:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 305:Core/Src/main.c ****   {
 306:Core/Src/main.c ****     Error_Handler();
 307:Core/Src/main.c ****   }
 308:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 309:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 310:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 311:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 312:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 313:Core/Src/main.c ****   {
 314:Core/Src/main.c ****     Error_Handler();
 315:Core/Src/main.c ****   }
 316:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 319:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 320:Core/Src/main.c **** 
 321:Core/Src/main.c **** }
 322:Core/Src/main.c **** 
 323:Core/Src/main.c **** /**
 324:Core/Src/main.c ****   * Enable DMA controller clock
 325:Core/Src/main.c ****   */
 326:Core/Src/main.c **** static void MX_DMA_Init(void)
 327:Core/Src/main.c **** {
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /* DMA controller clock enable */
 330:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* DMA interrupt init */
 333:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 334:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 335:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 336:Core/Src/main.c **** 
 337:Core/Src/main.c **** }
 338:Core/Src/main.c **** 
 339:Core/Src/main.c **** /**
 340:Core/Src/main.c ****   * @brief GPIO Initialization Function
 341:Core/Src/main.c ****   * @param None
 342:Core/Src/main.c ****   * @retval None
 343:Core/Src/main.c ****   */
 344:Core/Src/main.c **** static void MX_GPIO_Init(void)
 345:Core/Src/main.c **** {
  28              		.loc 1 345 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 86B0     		sub	sp, sp, #24
  37              		.cfi_def_cfa_offset 32
 346:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 346 3 view .LVU1
  39              		.loc 1 346 20 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0194     		str	r4, [sp, #4]
  42 0008 0294     		str	r4, [sp, #8]
  43 000a 0394     		str	r4, [sp, #12]
  44 000c 0494     		str	r4, [sp, #16]
  45 000e 0594     		str	r4, [sp, #20]
 347:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 348:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 351:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  46              		.loc 1 351 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 351 3 view .LVU4
  49              		.loc 1 351 3 view .LVU5
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 8


  50 0010 0E4B     		ldr	r3, .L3
  51 0012 DA6C     		ldr	r2, [r3, #76]
  52 0014 42F00102 		orr	r2, r2, #1
  53 0018 DA64     		str	r2, [r3, #76]
  54              		.loc 1 351 3 view .LVU6
  55 001a DB6C     		ldr	r3, [r3, #76]
  56 001c 03F00103 		and	r3, r3, #1
  57 0020 0093     		str	r3, [sp]
  58              		.loc 1 351 3 view .LVU7
  59 0022 009B     		ldr	r3, [sp]
  60              	.LBE4:
  61              		.loc 1 351 3 view .LVU8
 352:Core/Src/main.c **** 
 353:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 354:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIO_ADC_GPIO_Port, GPIO_ADC_Pin, GPIO_PIN_RESET);
  62              		.loc 1 354 3 view .LVU9
  63 0024 2246     		mov	r2, r4
  64 0026 1021     		movs	r1, #16
  65 0028 4FF09040 		mov	r0, #1207959552
  66 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
  67              	.LVL0:
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /*Configure GPIO pin : GPIO_ADC_Pin */
 357:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_ADC_Pin;
  68              		.loc 1 357 3 view .LVU10
  69              		.loc 1 357 23 is_stmt 0 view .LVU11
  70 0030 1023     		movs	r3, #16
  71 0032 0193     		str	r3, [sp, #4]
 358:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  72              		.loc 1 358 3 is_stmt 1 view .LVU12
  73              		.loc 1 358 24 is_stmt 0 view .LVU13
  74 0034 0123     		movs	r3, #1
  75 0036 0293     		str	r3, [sp, #8]
 359:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  76              		.loc 1 359 3 is_stmt 1 view .LVU14
  77              		.loc 1 359 24 is_stmt 0 view .LVU15
  78 0038 0394     		str	r4, [sp, #12]
 360:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  79              		.loc 1 360 3 is_stmt 1 view .LVU16
  80              		.loc 1 360 25 is_stmt 0 view .LVU17
  81 003a 0494     		str	r4, [sp, #16]
 361:Core/Src/main.c ****   HAL_GPIO_Init(GPIO_ADC_GPIO_Port, &GPIO_InitStruct);
  82              		.loc 1 361 3 is_stmt 1 view .LVU18
  83 003c 01A9     		add	r1, sp, #4
  84 003e 4FF09040 		mov	r0, #1207959552
  85 0042 FFF7FEFF 		bl	HAL_GPIO_Init
  86              	.LVL1:
 362:Core/Src/main.c **** 
 363:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 364:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 365:Core/Src/main.c **** }
  87              		.loc 1 365 1 is_stmt 0 view .LVU19
  88 0046 06B0     		add	sp, sp, #24
  89              		.cfi_def_cfa_offset 8
  90              		@ sp needed
  91 0048 10BD     		pop	{r4, pc}
  92              	.L4:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 9


  93 004a 00BF     		.align	2
  94              	.L3:
  95 004c 00100240 		.word	1073876992
  96              		.cfi_endproc
  97              	.LFE298:
  99              		.section	.text.MX_DMA_Init,"ax",%progbits
 100              		.align	1
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 105              	MX_DMA_Init:
 106              	.LFB297:
 327:Core/Src/main.c **** 
 107              		.loc 1 327 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 8
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111 0000 00B5     		push	{lr}
 112              		.cfi_def_cfa_offset 4
 113              		.cfi_offset 14, -4
 114 0002 83B0     		sub	sp, sp, #12
 115              		.cfi_def_cfa_offset 16
 330:Core/Src/main.c **** 
 116              		.loc 1 330 3 view .LVU21
 117              	.LBB5:
 330:Core/Src/main.c **** 
 118              		.loc 1 330 3 view .LVU22
 330:Core/Src/main.c **** 
 119              		.loc 1 330 3 view .LVU23
 120 0004 0A4B     		ldr	r3, .L7
 121 0006 9A6C     		ldr	r2, [r3, #72]
 122 0008 42F00102 		orr	r2, r2, #1
 123 000c 9A64     		str	r2, [r3, #72]
 330:Core/Src/main.c **** 
 124              		.loc 1 330 3 view .LVU24
 125 000e 9B6C     		ldr	r3, [r3, #72]
 126 0010 03F00103 		and	r3, r3, #1
 127 0014 0193     		str	r3, [sp, #4]
 330:Core/Src/main.c **** 
 128              		.loc 1 330 3 view .LVU25
 129 0016 019B     		ldr	r3, [sp, #4]
 130              	.LBE5:
 330:Core/Src/main.c **** 
 131              		.loc 1 330 3 view .LVU26
 334:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 132              		.loc 1 334 3 view .LVU27
 133 0018 0022     		movs	r2, #0
 134 001a 1146     		mov	r1, r2
 135 001c 0B20     		movs	r0, #11
 136 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 137              	.LVL2:
 335:Core/Src/main.c **** 
 138              		.loc 1 335 3 view .LVU28
 139 0022 0B20     		movs	r0, #11
 140 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 141              	.LVL3:
 337:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 10


 142              		.loc 1 337 1 is_stmt 0 view .LVU29
 143 0028 03B0     		add	sp, sp, #12
 144              		.cfi_def_cfa_offset 4
 145              		@ sp needed
 146 002a 5DF804FB 		ldr	pc, [sp], #4
 147              	.L8:
 148 002e 00BF     		.align	2
 149              	.L7:
 150 0030 00100240 		.word	1073876992
 151              		.cfi_endproc
 152              	.LFE297:
 154              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
 155              		.align	1
 156              		.global	HAL_ADC_ConvCpltCallback
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	HAL_ADC_ConvCpltCallback:
 162              	.LVL4:
 163              	.LFB299:
 366:Core/Src/main.c **** 
 367:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 368:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 369:Core/Src/main.c **** {
 164              		.loc 1 369 1 is_stmt 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		.loc 1 369 1 is_stmt 0 view .LVU31
 169 0000 08B5     		push	{r3, lr}
 170              		.cfi_def_cfa_offset 8
 171              		.cfi_offset 3, -8
 172              		.cfi_offset 14, -4
 370:Core/Src/main.c ****   bufPointer = &dmaBuffer[DMABUFLEN/2];
 173              		.loc 1 370 3 is_stmt 1 view .LVU32
 174              		.loc 1 370 14 is_stmt 0 view .LVU33
 175 0002 0949     		ldr	r1, .L11
 176 0004 094B     		ldr	r3, .L11+4
 177 0006 1960     		str	r1, [r3]
 371:Core/Src/main.c ****   dataReady = 1;
 178              		.loc 1 371 3 is_stmt 1 view .LVU34
 179              		.loc 1 371 13 is_stmt 0 view .LVU35
 180 0008 094B     		ldr	r3, .L11+8
 181 000a 0122     		movs	r2, #1
 182 000c 1A70     		strb	r2, [r3]
 372:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t *)dmaBuffer, DMABUFLEN);
 183              		.loc 1 372 3 is_stmt 1 view .LVU36
 184 000e 4FF48062 		mov	r2, #1024
 185 0012 A1F58061 		sub	r1, r1, #1024
 186 0016 0748     		ldr	r0, .L11+12
 187              	.LVL5:
 188              		.loc 1 372 3 is_stmt 0 view .LVU37
 189 0018 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 190              	.LVL6:
 373:Core/Src/main.c ****   HAL_GPIO_TogglePin(GPIO_ADC_GPIO_Port, GPIO_ADC_Pin);
 191              		.loc 1 373 3 is_stmt 1 view .LVU38
 192 001c 1021     		movs	r1, #16
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 11


 193 001e 4FF09040 		mov	r0, #1207959552
 194 0022 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 195              	.LVL7:
 374:Core/Src/main.c ****   
 375:Core/Src/main.c **** }
 196              		.loc 1 375 1 is_stmt 0 view .LVU39
 197 0026 08BD     		pop	{r3, pc}
 198              	.L12:
 199              		.align	2
 200              	.L11:
 201 0028 00040000 		.word	dmaBuffer+1024
 202 002c 00000000 		.word	bufPointer
 203 0030 00000000 		.word	dataReady
 204 0034 00000000 		.word	hadc1
 205              		.cfi_endproc
 206              	.LFE299:
 208              		.section	.text.HAL_ADC_ConvHalfCpltCallback,"ax",%progbits
 209              		.align	1
 210              		.global	HAL_ADC_ConvHalfCpltCallback
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 215              	HAL_ADC_ConvHalfCpltCallback:
 216              	.LVL8:
 217              	.LFB300:
 376:Core/Src/main.c **** 
 377:Core/Src/main.c **** void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
 378:Core/Src/main.c **** {
 218              		.loc 1 378 1 is_stmt 1 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222              		@ link register save eliminated.
 379:Core/Src/main.c ****   bufPointer = &dmaBuffer[0];
 223              		.loc 1 379 3 view .LVU41
 224              		.loc 1 379 14 is_stmt 0 view .LVU42
 225 0000 034B     		ldr	r3, .L14
 226 0002 044A     		ldr	r2, .L14+4
 227 0004 1A60     		str	r2, [r3]
 380:Core/Src/main.c ****   dataReady = 1; 
 228              		.loc 1 380 3 is_stmt 1 view .LVU43
 229              		.loc 1 380 13 is_stmt 0 view .LVU44
 230 0006 044B     		ldr	r3, .L14+8
 231 0008 0122     		movs	r2, #1
 232 000a 1A70     		strb	r2, [r3]
 381:Core/Src/main.c ****   
 382:Core/Src/main.c **** }
 233              		.loc 1 382 1 view .LVU45
 234 000c 7047     		bx	lr
 235              	.L15:
 236 000e 00BF     		.align	2
 237              	.L14:
 238 0010 00000000 		.word	bufPointer
 239 0014 00000000 		.word	dmaBuffer
 240 0018 00000000 		.word	dataReady
 241              		.cfi_endproc
 242              	.LFE300:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 12


 244              		.section	.text.Error_Handler,"ax",%progbits
 245              		.align	1
 246              		.global	Error_Handler
 247              		.syntax unified
 248              		.thumb
 249              		.thumb_func
 251              	Error_Handler:
 252              	.LFB301:
 383:Core/Src/main.c **** /* USER CODE END 4 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c **** /**
 386:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 387:Core/Src/main.c ****   * @retval None
 388:Core/Src/main.c ****   */
 389:Core/Src/main.c **** void Error_Handler(void)
 390:Core/Src/main.c **** {
 253              		.loc 1 390 1 is_stmt 1 view -0
 254              		.cfi_startproc
 255              		@ Volatile: function does not return.
 256              		@ args = 0, pretend = 0, frame = 0
 257              		@ frame_needed = 0, uses_anonymous_args = 0
 258              		@ link register save eliminated.
 391:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 392:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 393:Core/Src/main.c ****   __disable_irq();
 259              		.loc 1 393 3 view .LVU47
 260              	.LBB6:
 261              	.LBI6:
 262              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 13


  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 14


  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 15


 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 16


 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 263              		.loc 2 207 27 view .LVU48
 264              	.LBB7:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 265              		.loc 2 209 3 view .LVU49
 266              		.syntax unified
 267              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 268 0000 72B6     		cpsid i
 269              	@ 0 "" 2
 270              		.thumb
 271              		.syntax unified
 272              	.L17:
 273              	.LBE7:
 274              	.LBE6:
 394:Core/Src/main.c ****   while (1)
 275              		.loc 1 394 3 view .LVU50
 395:Core/Src/main.c ****   {
 396:Core/Src/main.c ****   }
 276              		.loc 1 396 3 view .LVU51
 394:Core/Src/main.c ****   while (1)
 277              		.loc 1 394 9 view .LVU52
 278 0002 FEE7     		b	.L17
 279              		.cfi_endproc
 280              	.LFE301:
 282              		.section	.text.MX_ADC1_Init,"ax",%progbits
 283              		.align	1
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 288              	MX_ADC1_Init:
 289              	.LFB295:
 212:Core/Src/main.c **** 
 290              		.loc 1 212 1 view -0
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 24
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294 0000 00B5     		push	{lr}
 295              		.cfi_def_cfa_offset 4
 296              		.cfi_offset 14, -4
 297 0002 87B0     		sub	sp, sp, #28
 298              		.cfi_def_cfa_offset 32
 218:Core/Src/main.c **** 
 299              		.loc 1 218 3 view .LVU54
 218:Core/Src/main.c **** 
 300              		.loc 1 218 26 is_stmt 0 view .LVU55
 301 0004 0023     		movs	r3, #0
 302 0006 0093     		str	r3, [sp]
 303 0008 0193     		str	r3, [sp, #4]
 304 000a 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 17


 305 000c 0393     		str	r3, [sp, #12]
 306 000e 0493     		str	r3, [sp, #16]
 307 0010 0593     		str	r3, [sp, #20]
 226:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 308              		.loc 1 226 3 is_stmt 1 view .LVU56
 226:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 309              		.loc 1 226 18 is_stmt 0 view .LVU57
 310 0012 1A48     		ldr	r0, .L24
 311 0014 1A4A     		ldr	r2, .L24+4
 312 0016 0260     		str	r2, [r0]
 227:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 313              		.loc 1 227 3 is_stmt 1 view .LVU58
 227:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 314              		.loc 1 227 29 is_stmt 0 view .LVU59
 315 0018 4360     		str	r3, [r0, #4]
 228:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 316              		.loc 1 228 3 is_stmt 1 view .LVU60
 228:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 317              		.loc 1 228 25 is_stmt 0 view .LVU61
 318 001a 8360     		str	r3, [r0, #8]
 229:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 319              		.loc 1 229 3 is_stmt 1 view .LVU62
 229:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 320              		.loc 1 229 24 is_stmt 0 view .LVU63
 321 001c C360     		str	r3, [r0, #12]
 230:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 322              		.loc 1 230 3 is_stmt 1 view .LVU64
 230:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 323              		.loc 1 230 27 is_stmt 0 view .LVU65
 324 001e 0361     		str	r3, [r0, #16]
 231:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 325              		.loc 1 231 3 is_stmt 1 view .LVU66
 231:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 326              		.loc 1 231 27 is_stmt 0 view .LVU67
 327 0020 0422     		movs	r2, #4
 328 0022 4261     		str	r2, [r0, #20]
 232:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 329              		.loc 1 232 3 is_stmt 1 view .LVU68
 232:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 330              		.loc 1 232 31 is_stmt 0 view .LVU69
 331 0024 0376     		strb	r3, [r0, #24]
 233:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 332              		.loc 1 233 3 is_stmt 1 view .LVU70
 233:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 333              		.loc 1 233 33 is_stmt 0 view .LVU71
 334 0026 4376     		strb	r3, [r0, #25]
 234:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 335              		.loc 1 234 3 is_stmt 1 view .LVU72
 234:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 336              		.loc 1 234 30 is_stmt 0 view .LVU73
 337 0028 0122     		movs	r2, #1
 338 002a C261     		str	r2, [r0, #28]
 235:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 339              		.loc 1 235 3 is_stmt 1 view .LVU74
 235:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 340              		.loc 1 235 36 is_stmt 0 view .LVU75
 341 002c 80F82030 		strb	r3, [r0, #32]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 18


 236:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 342              		.loc 1 236 3 is_stmt 1 view .LVU76
 236:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 343              		.loc 1 236 31 is_stmt 0 view .LVU77
 344 0030 4FF4D862 		mov	r2, #1728
 345 0034 8262     		str	r2, [r0, #40]
 237:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 346              		.loc 1 237 3 is_stmt 1 view .LVU78
 237:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 347              		.loc 1 237 35 is_stmt 0 view .LVU79
 348 0036 4FF44062 		mov	r2, #3072
 349 003a C262     		str	r2, [r0, #44]
 238:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 350              		.loc 1 238 3 is_stmt 1 view .LVU80
 238:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 351              		.loc 1 238 36 is_stmt 0 view .LVU81
 352 003c 80F83030 		strb	r3, [r0, #48]
 239:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 353              		.loc 1 239 3 is_stmt 1 view .LVU82
 239:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 354              		.loc 1 239 22 is_stmt 0 view .LVU83
 355 0040 4363     		str	r3, [r0, #52]
 240:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 356              		.loc 1 240 3 is_stmt 1 view .LVU84
 240:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 357              		.loc 1 240 31 is_stmt 0 view .LVU85
 358 0042 80F83830 		strb	r3, [r0, #56]
 241:Core/Src/main.c ****   {
 359              		.loc 1 241 3 is_stmt 1 view .LVU86
 241:Core/Src/main.c ****   {
 360              		.loc 1 241 7 is_stmt 0 view .LVU87
 361 0046 FFF7FEFF 		bl	HAL_ADC_Init
 362              	.LVL9:
 241:Core/Src/main.c ****   {
 363              		.loc 1 241 6 discriminator 1 view .LVU88
 364 004a 90B9     		cbnz	r0, .L22
 248:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 365              		.loc 1 248 3 is_stmt 1 view .LVU89
 248:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 366              		.loc 1 248 19 is_stmt 0 view .LVU90
 367 004c 0D4B     		ldr	r3, .L24+8
 368 004e 0093     		str	r3, [sp]
 249:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 369              		.loc 1 249 3 is_stmt 1 view .LVU91
 249:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 370              		.loc 1 249 16 is_stmt 0 view .LVU92
 371 0050 0623     		movs	r3, #6
 372 0052 0193     		str	r3, [sp, #4]
 250:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 373              		.loc 1 250 3 is_stmt 1 view .LVU93
 250:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 374              		.loc 1 250 24 is_stmt 0 view .LVU94
 375 0054 0023     		movs	r3, #0
 376 0056 0293     		str	r3, [sp, #8]
 251:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 377              		.loc 1 251 3 is_stmt 1 view .LVU95
 251:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 19


 378              		.loc 1 251 22 is_stmt 0 view .LVU96
 379 0058 7F22     		movs	r2, #127
 380 005a 0392     		str	r2, [sp, #12]
 252:Core/Src/main.c ****   sConfig.Offset = 0;
 381              		.loc 1 252 3 is_stmt 1 view .LVU97
 252:Core/Src/main.c ****   sConfig.Offset = 0;
 382              		.loc 1 252 24 is_stmt 0 view .LVU98
 383 005c 0422     		movs	r2, #4
 384 005e 0492     		str	r2, [sp, #16]
 253:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 385              		.loc 1 253 3 is_stmt 1 view .LVU99
 253:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 386              		.loc 1 253 18 is_stmt 0 view .LVU100
 387 0060 0593     		str	r3, [sp, #20]
 254:Core/Src/main.c ****   {
 388              		.loc 1 254 3 is_stmt 1 view .LVU101
 254:Core/Src/main.c ****   {
 389              		.loc 1 254 7 is_stmt 0 view .LVU102
 390 0062 6946     		mov	r1, sp
 391 0064 0548     		ldr	r0, .L24
 392 0066 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 393              	.LVL10:
 254:Core/Src/main.c ****   {
 394              		.loc 1 254 6 discriminator 1 view .LVU103
 395 006a 20B9     		cbnz	r0, .L23
 262:Core/Src/main.c **** 
 396              		.loc 1 262 1 view .LVU104
 397 006c 07B0     		add	sp, sp, #28
 398              		.cfi_remember_state
 399              		.cfi_def_cfa_offset 4
 400              		@ sp needed
 401 006e 5DF804FB 		ldr	pc, [sp], #4
 402              	.L22:
 403              		.cfi_restore_state
 243:Core/Src/main.c ****   }
 404              		.loc 1 243 5 is_stmt 1 view .LVU105
 405 0072 FFF7FEFF 		bl	Error_Handler
 406              	.LVL11:
 407              	.L23:
 256:Core/Src/main.c ****   }
 408              		.loc 1 256 5 view .LVU106
 409 0076 FFF7FEFF 		bl	Error_Handler
 410              	.LVL12:
 411              	.L25:
 412 007a 00BF     		.align	2
 413              	.L24:
 414 007c 00000000 		.word	hadc1
 415 0080 00000450 		.word	1342439424
 416 0084 2000F014 		.word	351272992
 417              		.cfi_endproc
 418              	.LFE295:
 420              		.section	.text.MX_TIM2_Init,"ax",%progbits
 421              		.align	1
 422              		.syntax unified
 423              		.thumb
 424              		.thumb_func
 426              	MX_TIM2_Init:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 20


 427              	.LFB296:
 270:Core/Src/main.c **** 
 428              		.loc 1 270 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 56
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 432 0000 00B5     		push	{lr}
 433              		.cfi_def_cfa_offset 4
 434              		.cfi_offset 14, -4
 435 0002 8FB0     		sub	sp, sp, #60
 436              		.cfi_def_cfa_offset 64
 276:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 437              		.loc 1 276 3 view .LVU108
 276:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 438              		.loc 1 276 26 is_stmt 0 view .LVU109
 439 0004 0023     		movs	r3, #0
 440 0006 0A93     		str	r3, [sp, #40]
 441 0008 0B93     		str	r3, [sp, #44]
 442 000a 0C93     		str	r3, [sp, #48]
 443 000c 0D93     		str	r3, [sp, #52]
 277:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 444              		.loc 1 277 3 is_stmt 1 view .LVU110
 277:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 445              		.loc 1 277 27 is_stmt 0 view .LVU111
 446 000e 0793     		str	r3, [sp, #28]
 447 0010 0893     		str	r3, [sp, #32]
 448 0012 0993     		str	r3, [sp, #36]
 278:Core/Src/main.c **** 
 449              		.loc 1 278 3 is_stmt 1 view .LVU112
 278:Core/Src/main.c **** 
 450              		.loc 1 278 22 is_stmt 0 view .LVU113
 451 0014 0093     		str	r3, [sp]
 452 0016 0193     		str	r3, [sp, #4]
 453 0018 0293     		str	r3, [sp, #8]
 454 001a 0393     		str	r3, [sp, #12]
 455 001c 0493     		str	r3, [sp, #16]
 456 001e 0593     		str	r3, [sp, #20]
 457 0020 0693     		str	r3, [sp, #24]
 283:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 458              		.loc 1 283 3 is_stmt 1 view .LVU114
 283:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 459              		.loc 1 283 18 is_stmt 0 view .LVU115
 460 0022 1F48     		ldr	r0, .L38
 461 0024 4FF08042 		mov	r2, #1073741824
 462 0028 0260     		str	r2, [r0]
 284:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 463              		.loc 1 284 3 is_stmt 1 view .LVU116
 284:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 464              		.loc 1 284 24 is_stmt 0 view .LVU117
 465 002a 4360     		str	r3, [r0, #4]
 285:Core/Src/main.c ****   htim2.Init.Period = 800-1;
 466              		.loc 1 285 3 is_stmt 1 view .LVU118
 285:Core/Src/main.c ****   htim2.Init.Period = 800-1;
 467              		.loc 1 285 26 is_stmt 0 view .LVU119
 468 002c 8360     		str	r3, [r0, #8]
 286:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 469              		.loc 1 286 3 is_stmt 1 view .LVU120
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 21


 286:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 470              		.loc 1 286 21 is_stmt 0 view .LVU121
 471 002e 40F21F32 		movw	r2, #799
 472 0032 C260     		str	r2, [r0, #12]
 287:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 473              		.loc 1 287 3 is_stmt 1 view .LVU122
 287:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 474              		.loc 1 287 28 is_stmt 0 view .LVU123
 475 0034 0361     		str	r3, [r0, #16]
 288:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 476              		.loc 1 288 3 is_stmt 1 view .LVU124
 288:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 477              		.loc 1 288 32 is_stmt 0 view .LVU125
 478 0036 8361     		str	r3, [r0, #24]
 289:Core/Src/main.c ****   {
 479              		.loc 1 289 3 is_stmt 1 view .LVU126
 289:Core/Src/main.c ****   {
 480              		.loc 1 289 7 is_stmt 0 view .LVU127
 481 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 482              	.LVL13:
 289:Core/Src/main.c ****   {
 483              		.loc 1 289 6 discriminator 1 view .LVU128
 484 003c 28BB     		cbnz	r0, .L33
 293:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 485              		.loc 1 293 3 is_stmt 1 view .LVU129
 293:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 486              		.loc 1 293 34 is_stmt 0 view .LVU130
 487 003e 4FF48053 		mov	r3, #4096
 488 0042 0A93     		str	r3, [sp, #40]
 294:Core/Src/main.c ****   {
 489              		.loc 1 294 3 is_stmt 1 view .LVU131
 294:Core/Src/main.c ****   {
 490              		.loc 1 294 7 is_stmt 0 view .LVU132
 491 0044 0AA9     		add	r1, sp, #40
 492 0046 1648     		ldr	r0, .L38
 493 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 494              	.LVL14:
 294:Core/Src/main.c ****   {
 495              		.loc 1 294 6 discriminator 1 view .LVU133
 496 004c F8B9     		cbnz	r0, .L34
 298:Core/Src/main.c ****   {
 497              		.loc 1 298 3 is_stmt 1 view .LVU134
 298:Core/Src/main.c ****   {
 498              		.loc 1 298 7 is_stmt 0 view .LVU135
 499 004e 1448     		ldr	r0, .L38
 500 0050 FFF7FEFF 		bl	HAL_TIM_OC_Init
 501              	.LVL15:
 298:Core/Src/main.c ****   {
 502              		.loc 1 298 6 discriminator 1 view .LVU136
 503 0054 E8B9     		cbnz	r0, .L35
 302:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 504              		.loc 1 302 3 is_stmt 1 view .LVU137
 302:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 505              		.loc 1 302 37 is_stmt 0 view .LVU138
 506 0056 2023     		movs	r3, #32
 507 0058 0793     		str	r3, [sp, #28]
 303:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 22


 508              		.loc 1 303 3 is_stmt 1 view .LVU139
 303:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 509              		.loc 1 303 33 is_stmt 0 view .LVU140
 510 005a 0023     		movs	r3, #0
 511 005c 0993     		str	r3, [sp, #36]
 304:Core/Src/main.c ****   {
 512              		.loc 1 304 3 is_stmt 1 view .LVU141
 304:Core/Src/main.c ****   {
 513              		.loc 1 304 7 is_stmt 0 view .LVU142
 514 005e 07A9     		add	r1, sp, #28
 515 0060 0F48     		ldr	r0, .L38
 516 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 517              	.LVL16:
 304:Core/Src/main.c ****   {
 518              		.loc 1 304 6 discriminator 1 view .LVU143
 519 0066 B0B9     		cbnz	r0, .L36
 308:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 520              		.loc 1 308 3 is_stmt 1 view .LVU144
 308:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 521              		.loc 1 308 20 is_stmt 0 view .LVU145
 522 0068 3023     		movs	r3, #48
 523 006a 0093     		str	r3, [sp]
 309:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 524              		.loc 1 309 3 is_stmt 1 view .LVU146
 309:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 525              		.loc 1 309 19 is_stmt 0 view .LVU147
 526 006c 0022     		movs	r2, #0
 527 006e 0192     		str	r2, [sp, #4]
 310:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 528              		.loc 1 310 3 is_stmt 1 view .LVU148
 310:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 529              		.loc 1 310 24 is_stmt 0 view .LVU149
 530 0070 0292     		str	r2, [sp, #8]
 311:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 531              		.loc 1 311 3 is_stmt 1 view .LVU150
 311:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 532              		.loc 1 311 24 is_stmt 0 view .LVU151
 533 0072 0492     		str	r2, [sp, #16]
 312:Core/Src/main.c ****   {
 534              		.loc 1 312 3 is_stmt 1 view .LVU152
 312:Core/Src/main.c ****   {
 535              		.loc 1 312 7 is_stmt 0 view .LVU153
 536 0074 6946     		mov	r1, sp
 537 0076 0A48     		ldr	r0, .L38
 538 0078 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 539              	.LVL17:
 312:Core/Src/main.c ****   {
 540              		.loc 1 312 6 discriminator 1 view .LVU154
 541 007c 68B9     		cbnz	r0, .L37
 319:Core/Src/main.c **** 
 542              		.loc 1 319 3 is_stmt 1 view .LVU155
 543 007e 0848     		ldr	r0, .L38
 544 0080 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 545              	.LVL18:
 321:Core/Src/main.c **** 
 546              		.loc 1 321 1 is_stmt 0 view .LVU156
 547 0084 0FB0     		add	sp, sp, #60
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 23


 548              		.cfi_remember_state
 549              		.cfi_def_cfa_offset 4
 550              		@ sp needed
 551 0086 5DF804FB 		ldr	pc, [sp], #4
 552              	.L33:
 553              		.cfi_restore_state
 291:Core/Src/main.c ****   }
 554              		.loc 1 291 5 is_stmt 1 view .LVU157
 555 008a FFF7FEFF 		bl	Error_Handler
 556              	.LVL19:
 557              	.L34:
 296:Core/Src/main.c ****   }
 558              		.loc 1 296 5 view .LVU158
 559 008e FFF7FEFF 		bl	Error_Handler
 560              	.LVL20:
 561              	.L35:
 300:Core/Src/main.c ****   }
 562              		.loc 1 300 5 view .LVU159
 563 0092 FFF7FEFF 		bl	Error_Handler
 564              	.LVL21:
 565              	.L36:
 306:Core/Src/main.c ****   }
 566              		.loc 1 306 5 view .LVU160
 567 0096 FFF7FEFF 		bl	Error_Handler
 568              	.LVL22:
 569              	.L37:
 314:Core/Src/main.c ****   }
 570              		.loc 1 314 5 view .LVU161
 571 009a FFF7FEFF 		bl	Error_Handler
 572              	.LVL23:
 573              	.L39:
 574 009e 00BF     		.align	2
 575              	.L38:
 576 00a0 00000000 		.word	htim2
 577              		.cfi_endproc
 578              	.LFE296:
 580              		.section	.text.SystemClock_Config,"ax",%progbits
 581              		.align	1
 582              		.global	SystemClock_Config
 583              		.syntax unified
 584              		.thumb
 585              		.thumb_func
 587              	SystemClock_Config:
 588              	.LFB293:
 135:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 589              		.loc 1 135 1 view -0
 590              		.cfi_startproc
 591              		@ args = 0, pretend = 0, frame = 88
 592              		@ frame_needed = 0, uses_anonymous_args = 0
 593 0000 00B5     		push	{lr}
 594              		.cfi_def_cfa_offset 4
 595              		.cfi_offset 14, -4
 596 0002 97B0     		sub	sp, sp, #92
 597              		.cfi_def_cfa_offset 96
 136:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 598              		.loc 1 136 3 view .LVU163
 136:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 24


 599              		.loc 1 136 22 is_stmt 0 view .LVU164
 600 0004 4422     		movs	r2, #68
 601 0006 0021     		movs	r1, #0
 602 0008 05A8     		add	r0, sp, #20
 603 000a FFF7FEFF 		bl	memset
 604              	.LVL24:
 137:Core/Src/main.c **** 
 605              		.loc 1 137 3 is_stmt 1 view .LVU165
 137:Core/Src/main.c **** 
 606              		.loc 1 137 22 is_stmt 0 view .LVU166
 607 000e 0023     		movs	r3, #0
 608 0010 0093     		str	r3, [sp]
 609 0012 0193     		str	r3, [sp, #4]
 610 0014 0293     		str	r3, [sp, #8]
 611 0016 0393     		str	r3, [sp, #12]
 612 0018 0493     		str	r3, [sp, #16]
 141:Core/Src/main.c ****   {
 613              		.loc 1 141 3 is_stmt 1 view .LVU167
 141:Core/Src/main.c ****   {
 614              		.loc 1 141 7 is_stmt 0 view .LVU168
 615 001a 4FF40070 		mov	r0, #512
 616 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 617              	.LVL25:
 141:Core/Src/main.c ****   {
 618              		.loc 1 141 6 discriminator 1 view .LVU169
 619 0022 28BB     		cbnz	r0, .L45
 149:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 620              		.loc 1 149 3 is_stmt 1 view .LVU170
 149:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 621              		.loc 1 149 36 is_stmt 0 view .LVU171
 622 0024 1023     		movs	r3, #16
 623 0026 0593     		str	r3, [sp, #20]
 150:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 624              		.loc 1 150 3 is_stmt 1 view .LVU172
 150:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 625              		.loc 1 150 30 is_stmt 0 view .LVU173
 626 0028 0122     		movs	r2, #1
 627 002a 0B92     		str	r2, [sp, #44]
 151:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 628              		.loc 1 151 3 is_stmt 1 view .LVU174
 151:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 629              		.loc 1 151 41 is_stmt 0 view .LVU175
 630 002c 0023     		movs	r3, #0
 631 002e 0C93     		str	r3, [sp, #48]
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 632              		.loc 1 152 3 is_stmt 1 view .LVU176
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 633              		.loc 1 152 35 is_stmt 0 view .LVU177
 634 0030 6023     		movs	r3, #96
 635 0032 0D93     		str	r3, [sp, #52]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 636              		.loc 1 153 3 is_stmt 1 view .LVU178
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 637              		.loc 1 153 34 is_stmt 0 view .LVU179
 638 0034 0223     		movs	r3, #2
 639 0036 0F93     		str	r3, [sp, #60]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 25


 640              		.loc 1 154 3 is_stmt 1 view .LVU180
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 641              		.loc 1 154 35 is_stmt 0 view .LVU181
 642 0038 1092     		str	r2, [sp, #64]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 643              		.loc 1 155 3 is_stmt 1 view .LVU182
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 644              		.loc 1 155 30 is_stmt 0 view .LVU183
 645 003a 1192     		str	r2, [sp, #68]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 646              		.loc 1 156 3 is_stmt 1 view .LVU184
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 647              		.loc 1 156 30 is_stmt 0 view .LVU185
 648 003c 2822     		movs	r2, #40
 649 003e 1292     		str	r2, [sp, #72]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 650              		.loc 1 157 3 is_stmt 1 view .LVU186
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 651              		.loc 1 157 30 is_stmt 0 view .LVU187
 652 0040 0722     		movs	r2, #7
 653 0042 1392     		str	r2, [sp, #76]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 654              		.loc 1 158 3 is_stmt 1 view .LVU188
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 655              		.loc 1 158 30 is_stmt 0 view .LVU189
 656 0044 1493     		str	r3, [sp, #80]
 159:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 657              		.loc 1 159 3 is_stmt 1 view .LVU190
 159:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 658              		.loc 1 159 30 is_stmt 0 view .LVU191
 659 0046 1593     		str	r3, [sp, #84]
 160:Core/Src/main.c ****   {
 660              		.loc 1 160 3 is_stmt 1 view .LVU192
 160:Core/Src/main.c ****   {
 661              		.loc 1 160 7 is_stmt 0 view .LVU193
 662 0048 05A8     		add	r0, sp, #20
 663 004a FFF7FEFF 		bl	HAL_RCC_OscConfig
 664              	.LVL26:
 160:Core/Src/main.c ****   {
 665              		.loc 1 160 6 discriminator 1 view .LVU194
 666 004e 88B9     		cbnz	r0, .L46
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 667              		.loc 1 167 3 is_stmt 1 view .LVU195
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 668              		.loc 1 167 31 is_stmt 0 view .LVU196
 669 0050 0F23     		movs	r3, #15
 670 0052 0093     		str	r3, [sp]
 169:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 671              		.loc 1 169 3 is_stmt 1 view .LVU197
 169:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 672              		.loc 1 169 34 is_stmt 0 view .LVU198
 673 0054 0323     		movs	r3, #3
 674 0056 0193     		str	r3, [sp, #4]
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 675              		.loc 1 170 3 is_stmt 1 view .LVU199
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 676              		.loc 1 170 35 is_stmt 0 view .LVU200
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 26


 677 0058 0023     		movs	r3, #0
 678 005a 0293     		str	r3, [sp, #8]
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 679              		.loc 1 171 3 is_stmt 1 view .LVU201
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 680              		.loc 1 171 36 is_stmt 0 view .LVU202
 681 005c 0393     		str	r3, [sp, #12]
 172:Core/Src/main.c **** 
 682              		.loc 1 172 3 is_stmt 1 view .LVU203
 172:Core/Src/main.c **** 
 683              		.loc 1 172 36 is_stmt 0 view .LVU204
 684 005e 0493     		str	r3, [sp, #16]
 174:Core/Src/main.c ****   {
 685              		.loc 1 174 3 is_stmt 1 view .LVU205
 174:Core/Src/main.c ****   {
 686              		.loc 1 174 7 is_stmt 0 view .LVU206
 687 0060 0421     		movs	r1, #4
 688 0062 6846     		mov	r0, sp
 689 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 690              	.LVL27:
 174:Core/Src/main.c ****   {
 691              		.loc 1 174 6 discriminator 1 view .LVU207
 692 0068 30B9     		cbnz	r0, .L47
 178:Core/Src/main.c **** 
 693              		.loc 1 178 1 view .LVU208
 694 006a 17B0     		add	sp, sp, #92
 695              		.cfi_remember_state
 696              		.cfi_def_cfa_offset 4
 697              		@ sp needed
 698 006c 5DF804FB 		ldr	pc, [sp], #4
 699              	.L45:
 700              		.cfi_restore_state
 143:Core/Src/main.c ****   }
 701              		.loc 1 143 5 is_stmt 1 view .LVU209
 702 0070 FFF7FEFF 		bl	Error_Handler
 703              	.LVL28:
 704              	.L46:
 162:Core/Src/main.c ****   }
 705              		.loc 1 162 5 view .LVU210
 706 0074 FFF7FEFF 		bl	Error_Handler
 707              	.LVL29:
 708              	.L47:
 176:Core/Src/main.c ****   }
 709              		.loc 1 176 5 view .LVU211
 710 0078 FFF7FEFF 		bl	Error_Handler
 711              	.LVL30:
 712              		.cfi_endproc
 713              	.LFE293:
 715              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 716              		.align	1
 717              		.global	PeriphCommonClock_Config
 718              		.syntax unified
 719              		.thumb
 720              		.thumb_func
 722              	PeriphCommonClock_Config:
 723              	.LFB294:
 185:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 27


 724              		.loc 1 185 1 view -0
 725              		.cfi_startproc
 726              		@ args = 0, pretend = 0, frame = 88
 727              		@ frame_needed = 0, uses_anonymous_args = 0
 728 0000 00B5     		push	{lr}
 729              		.cfi_def_cfa_offset 4
 730              		.cfi_offset 14, -4
 731 0002 97B0     		sub	sp, sp, #92
 732              		.cfi_def_cfa_offset 96
 186:Core/Src/main.c **** 
 733              		.loc 1 186 3 view .LVU213
 186:Core/Src/main.c **** 
 734              		.loc 1 186 28 is_stmt 0 view .LVU214
 735 0004 5422     		movs	r2, #84
 736 0006 0021     		movs	r1, #0
 737 0008 01A8     		add	r0, sp, #4
 738 000a FFF7FEFF 		bl	memset
 739              	.LVL31:
 190:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 740              		.loc 1 190 3 is_stmt 1 view .LVU215
 190:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 741              		.loc 1 190 38 is_stmt 0 view .LVU216
 742 000e 4FF4C043 		mov	r3, #24576
 743 0012 0193     		str	r3, [sp, #4]
 191:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 744              		.loc 1 191 3 is_stmt 1 view .LVU217
 191:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 745              		.loc 1 191 35 is_stmt 0 view .LVU218
 746 0014 4FF08053 		mov	r3, #268435456
 747 0018 1393     		str	r3, [sp, #76]
 192:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 748              		.loc 1 192 3 is_stmt 1 view .LVU219
 192:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 749              		.loc 1 192 35 is_stmt 0 view .LVU220
 750 001a 4FF08063 		mov	r3, #67108864
 751 001e 1193     		str	r3, [sp, #68]
 193:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 752              		.loc 1 193 3 is_stmt 1 view .LVU221
 193:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 753              		.loc 1 193 39 is_stmt 0 view .LVU222
 754 0020 0123     		movs	r3, #1
 755 0022 0293     		str	r3, [sp, #8]
 194:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 756              		.loc 1 194 3 is_stmt 1 view .LVU223
 194:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 757              		.loc 1 194 34 is_stmt 0 view .LVU224
 758 0024 0393     		str	r3, [sp, #12]
 195:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 759              		.loc 1 195 3 is_stmt 1 view .LVU225
 195:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 760              		.loc 1 195 34 is_stmt 0 view .LVU226
 761 0026 1823     		movs	r3, #24
 762 0028 0493     		str	r3, [sp, #16]
 196:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 763              		.loc 1 196 3 is_stmt 1 view .LVU227
 196:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 764              		.loc 1 196 34 is_stmt 0 view .LVU228
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 28


 765 002a 0723     		movs	r3, #7
 766 002c 0593     		str	r3, [sp, #20]
 197:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 767              		.loc 1 197 3 is_stmt 1 view .LVU229
 197:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 768              		.loc 1 197 34 is_stmt 0 view .LVU230
 769 002e 0223     		movs	r3, #2
 770 0030 0693     		str	r3, [sp, #24]
 198:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 771              		.loc 1 198 3 is_stmt 1 view .LVU231
 198:Core/Src/main.c ****   PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 772              		.loc 1 198 34 is_stmt 0 view .LVU232
 773 0032 0793     		str	r3, [sp, #28]
 199:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 774              		.loc 1 199 3 is_stmt 1 view .LVU233
 199:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 775              		.loc 1 199 41 is_stmt 0 view .LVU234
 776 0034 4FF08873 		mov	r3, #17825792
 777 0038 0893     		str	r3, [sp, #32]
 200:Core/Src/main.c ****   {
 778              		.loc 1 200 3 is_stmt 1 view .LVU235
 200:Core/Src/main.c ****   {
 779              		.loc 1 200 7 is_stmt 0 view .LVU236
 780 003a 01A8     		add	r0, sp, #4
 781 003c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 782              	.LVL32:
 200:Core/Src/main.c ****   {
 783              		.loc 1 200 6 discriminator 1 view .LVU237
 784 0040 10B9     		cbnz	r0, .L51
 204:Core/Src/main.c **** 
 785              		.loc 1 204 1 view .LVU238
 786 0042 17B0     		add	sp, sp, #92
 787              		.cfi_remember_state
 788              		.cfi_def_cfa_offset 4
 789              		@ sp needed
 790 0044 5DF804FB 		ldr	pc, [sp], #4
 791              	.L51:
 792              		.cfi_restore_state
 202:Core/Src/main.c ****   }
 793              		.loc 1 202 5 is_stmt 1 view .LVU239
 794 0048 FFF7FEFF 		bl	Error_Handler
 795              	.LVL33:
 796              		.cfi_endproc
 797              	.LFE294:
 799              		.section	.text.main,"ax",%progbits
 800              		.align	1
 801              		.global	main
 802              		.syntax unified
 803              		.thumb
 804              		.thumb_func
 806              	main:
 807              	.LFB292:
  77:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 808              		.loc 1 77 1 view -0
 809              		.cfi_startproc
 810              		@ Volatile: function does not return.
 811              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 29


 812              		@ frame_needed = 0, uses_anonymous_args = 0
 813 0000 08B5     		push	{r3, lr}
 814              		.cfi_def_cfa_offset 8
 815              		.cfi_offset 3, -8
 816              		.cfi_offset 14, -4
  85:Core/Src/main.c **** 
 817              		.loc 1 85 3 view .LVU241
 818 0002 FFF7FEFF 		bl	HAL_Init
 819              	.LVL34:
  92:Core/Src/main.c **** 
 820              		.loc 1 92 3 view .LVU242
 821 0006 FFF7FEFF 		bl	SystemClock_Config
 822              	.LVL35:
  95:Core/Src/main.c **** 
 823              		.loc 1 95 3 view .LVU243
 824 000a FFF7FEFF 		bl	PeriphCommonClock_Config
 825              	.LVL36:
 102:Core/Src/main.c ****   MX_DMA_Init();
 826              		.loc 1 102 3 view .LVU244
 827 000e FFF7FEFF 		bl	MX_GPIO_Init
 828              	.LVL37:
 103:Core/Src/main.c ****   MX_ADC1_Init();
 829              		.loc 1 103 3 view .LVU245
 830 0012 FFF7FEFF 		bl	MX_DMA_Init
 831              	.LVL38:
 104:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 832              		.loc 1 104 3 view .LVU246
 833 0016 FFF7FEFF 		bl	MX_ADC1_Init
 834              	.LVL39:
 105:Core/Src/main.c ****   MX_TIM2_Init();
 835              		.loc 1 105 3 view .LVU247
 836 001a FFF7FEFF 		bl	MX_USB_DEVICE_Init
 837              	.LVL40:
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 838              		.loc 1 106 3 view .LVU248
 839 001e FFF7FEFF 		bl	MX_TIM2_Init
 840              	.LVL41:
 108:Core/Src/main.c ****   HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_2);
 841              		.loc 1 108 3 view .LVU249
 842 0022 0E4C     		ldr	r4, .L56
 843 0024 2046     		mov	r0, r4
 844 0026 FFF7FEFF 		bl	HAL_TIM_Base_Start
 845              	.LVL42:
 109:Core/Src/main.c **** 
 846              		.loc 1 109 3 view .LVU250
 847 002a 0421     		movs	r1, #4
 848 002c 2046     		mov	r0, r4
 849 002e FFF7FEFF 		bl	HAL_TIM_OC_Start
 850              	.LVL43:
 111:Core/Src/main.c ****   /* USER CODE END 2 */
 851              		.loc 1 111 3 view .LVU251
 852 0032 4FF48062 		mov	r2, #1024
 853 0036 0A49     		ldr	r1, .L56+4
 854 0038 0A48     		ldr	r0, .L56+8
 855 003a FFF7FEFF 		bl	HAL_ADC_Start_DMA
 856              	.LVL44:
 857              	.L53:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 30


 116:Core/Src/main.c ****   {
 858              		.loc 1 116 3 view .LVU252
 121:Core/Src/main.c ****     {
 859              		.loc 1 121 5 view .LVU253
 121:Core/Src/main.c ****     {
 860              		.loc 1 121 19 is_stmt 0 view .LVU254
 861 003e 0A4B     		ldr	r3, .L56+12
 862 0040 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 121:Core/Src/main.c ****     {
 863              		.loc 1 121 8 view .LVU255
 864 0042 012B     		cmp	r3, #1
 865 0044 FBD1     		bne	.L53
 123:Core/Src/main.c ****       dataReady = 0;
 866              		.loc 1 123 7 is_stmt 1 view .LVU256
 867 0046 4FF48061 		mov	r1, #1024
 868 004a 084B     		ldr	r3, .L56+16
 869 004c 1868     		ldr	r0, [r3]
 870 004e FFF7FEFF 		bl	CDC_Transmit_FS
 871              	.LVL45:
 124:Core/Src/main.c ****     }
 872              		.loc 1 124 7 view .LVU257
 124:Core/Src/main.c ****     }
 873              		.loc 1 124 17 is_stmt 0 view .LVU258
 874 0052 054B     		ldr	r3, .L56+12
 875 0054 0022     		movs	r2, #0
 876 0056 1A70     		strb	r2, [r3]
 877 0058 F1E7     		b	.L53
 878              	.L57:
 879 005a 00BF     		.align	2
 880              	.L56:
 881 005c 00000000 		.word	htim2
 882 0060 00000000 		.word	dmaBuffer
 883 0064 00000000 		.word	hadc1
 884 0068 00000000 		.word	dataReady
 885 006c 00000000 		.word	bufPointer
 886              		.cfi_endproc
 887              	.LFE292:
 889              		.global	bufPointer
 890              		.section	.bss.bufPointer,"aw",%nobits
 891              		.align	2
 894              	bufPointer:
 895 0000 00000000 		.space	4
 896              		.global	dataHalfReady
 897              		.section	.bss.dataHalfReady,"aw",%nobits
 900              	dataHalfReady:
 901 0000 00       		.space	1
 902              		.global	dataReady
 903              		.section	.bss.dataReady,"aw",%nobits
 906              	dataReady:
 907 0000 00       		.space	1
 908              		.global	dmaBuffer
 909              		.section	.bss.dmaBuffer,"aw",%nobits
 910              		.align	2
 913              	dmaBuffer:
 914 0000 00000000 		.space	2048
 914      00000000 
 914      00000000 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 31


 914      00000000 
 914      00000000 
 915              		.global	htim2
 916              		.section	.bss.htim2,"aw",%nobits
 917              		.align	2
 920              	htim2:
 921 0000 00000000 		.space	76
 921      00000000 
 921      00000000 
 921      00000000 
 921      00000000 
 922              		.global	hdma_adc1
 923              		.section	.bss.hdma_adc1,"aw",%nobits
 924              		.align	2
 927              	hdma_adc1:
 928 0000 00000000 		.space	72
 928      00000000 
 928      00000000 
 928      00000000 
 928      00000000 
 929              		.global	hadc1
 930              		.section	.bss.hadc1,"aw",%nobits
 931              		.align	2
 934              	hadc1:
 935 0000 00000000 		.space	100
 935      00000000 
 935      00000000 
 935      00000000 
 935      00000000 
 936              		.text
 937              	.Letext0:
 938              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l432xx.h"
 939              		.file 4 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 940              		.file 5 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 941              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 942              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 943              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 944              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 945              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 946              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 947              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 948              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 949              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 950              		.file 15 "Core/Inc/main.h"
 951              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 952              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 953              		.file 18 "USB_DEVICE/App/usbd_cdc_if.h"
 954              		.file 19 "USB_DEVICE/App/usb_device.h"
 955              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 956              		.file 21 "<built-in>"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 32


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:21     .text.MX_GPIO_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:95     .text.MX_GPIO_Init:0000004c $d
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:100    .text.MX_DMA_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:105    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:150    .text.MX_DMA_Init:00000030 $d
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:155    .text.HAL_ADC_ConvCpltCallback:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:161    .text.HAL_ADC_ConvCpltCallback:00000000 HAL_ADC_ConvCpltCallback
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:201    .text.HAL_ADC_ConvCpltCallback:00000028 $d
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:913    .bss.dmaBuffer:00000000 dmaBuffer
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:894    .bss.bufPointer:00000000 bufPointer
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:906    .bss.dataReady:00000000 dataReady
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:934    .bss.hadc1:00000000 hadc1
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:209    .text.HAL_ADC_ConvHalfCpltCallback:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:215    .text.HAL_ADC_ConvHalfCpltCallback:00000000 HAL_ADC_ConvHalfCpltCallback
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:238    .text.HAL_ADC_ConvHalfCpltCallback:00000010 $d
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:245    .text.Error_Handler:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:251    .text.Error_Handler:00000000 Error_Handler
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:283    .text.MX_ADC1_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:288    .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:414    .text.MX_ADC1_Init:0000007c $d
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:421    .text.MX_TIM2_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:426    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:576    .text.MX_TIM2_Init:000000a0 $d
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:920    .bss.htim2:00000000 htim2
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:581    .text.SystemClock_Config:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:587    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:716    .text.PeriphCommonClock_Config:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:722    .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:800    .text.main:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:806    .text.main:00000000 main
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:881    .text.main:0000005c $d
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:891    .bss.bufPointer:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:900    .bss.dataHalfReady:00000000 dataHalfReady
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:901    .bss.dataHalfReady:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:907    .bss.dataReady:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:910    .bss.dmaBuffer:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:917    .bss.htim2:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:927    .bss.hdma_adc1:00000000 hdma_adc1
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:924    .bss.hdma_adc1:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s:931    .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_ADC_Start_DMA
HAL_GPIO_TogglePin
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccigqTaQ.s 			page 33


HAL_TIM_OC_ConfigChannel
HAL_TIM_MspPostInit
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_USB_DEVICE_Init
HAL_TIM_Base_Start
HAL_TIM_OC_Start
CDC_Transmit_FS
