
Circuit: * file: no_name.sp

Error on line 0 : m.xcl*.m_1 net_3 net_5 data vdd p w=9e-06 l=2.5e-07 ad=8.55e-12 as=8.55e-12 pd=1.99e-05 ps=1.99e-05
  only level 55-58,61,62: B3SOI(PD|FD|DD), B4SOI, STAG (SOI3) and HiSIMHV can have 5 nodes
Error on line 0 : m.xcl*.m_2 net_3 net_1 data 0 n w=3e-06 l=2.5e-07 ad=2.85e-12 as=2.85e-12 pd=7.9e-06 ps=7.9e-06
  only level 55-58,61,62: B3SOI(PD|FD|DD), B4SOI, STAG (SOI3) and HiSIMHV can have 5 nodes
Error on line 0 : m.xcl*_1.m_1 net_8 net_5 net_6 vdd p w=9e-06 l=2.5e-07 ad=8.55e-12 as=8.55e-12 pd=1.99e-05 ps=1.99e-05
  only level 55-58,61,62: B3SOI(PD|FD|DD), B4SOI, STAG (SOI3) and HiSIMHV can have 5 nodes
Error on line 0 : m.xcl*_1.m_2 net_8 net_1 net_6 0 n w=3e-06 l=2.5e-07 ad=2.85e-12 as=2.85e-12 pd=7.9e-06 ps=7.9e-06
  only level 55-58,61,62: B3SOI(PD|FD|DD), B4SOI, STAG (SOI3) and HiSIMHV can have 5 nodes
