Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec 22 16:33:31 2024
| Host         : DESKTOP-M601PBC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_mp3_control_sets_placed.rpt
| Design       : top_mp3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           17 |
| No           | No                    | Yes                    |             175 |           57 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              71 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |              Enable Signal              |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  u_top_vga/u_Vga_25MH/inst/clk_out1 | u_top_vga/u_VGA/hsync_i_1_n_0           | u_top_btn_ctrl/u3_btn_single_deb/sys_rst_n |                1 |              1 |         1.00 |
|  u_top_vga/u_Vga_25MH/inst/clk_out1 | u_top_vga/u_VGA/vsync_i_1_n_0           | u_top_btn_ctrl/u3_btn_single_deb/sys_rst_n |                1 |              1 |         1.00 |
|  clkout_0_BUFG                      |                                         | u_top_btn_ctrl/u3_btn_single_deb/sys_rst_n |                3 |              8 |         2.67 |
|  clkout_0_BUFG                      | u_top_dac/u_pcm_rom/progress[7]_i_1_n_0 | u_top_btn_ctrl/u3_btn_single_deb/sys_rst_n |                4 |              8 |         2.00 |
|  u_top_vga/u_Vga_25MH/inst/clk_out1 | u_top_vga/u_VGA/y_cnt[9]_i_1_n_0        | u_top_btn_ctrl/u3_btn_single_deb/sys_rst_n |                4 |             10 |         2.50 |
|  u_top_vga/u_Vga_25MH/inst/clk_out1 | u_top_vga/u_Pattern/play_pause_idx__0   | u_top_btn_ctrl/u3_btn_single_deb/sys_rst_n |                7 |             24 |         3.43 |
|  u_top_vga/u_Vga_25MH/inst/clk_out1 |                                         | u_top_btn_ctrl/u3_btn_single_deb/sys_rst_n |               12 |             26 |         2.17 |
|  clkout_0_BUFG                      | u_top_btn_ctrl/E[0]                     | u_top_btn_ctrl/u3_btn_single_deb/sys_rst_n |                8 |             27 |         3.38 |
|  sys_clk_in_IBUF_BUFG               |                                         |                                            |               17 |             43 |         2.53 |
|  sys_clk_in_IBUF_BUFG               |                                         | u_top_btn_ctrl/u3_btn_single_deb/sys_rst_n |               42 |            141 |         3.36 |
+-------------------------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+


